/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Assembly Matcher Source Fragment                                            *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_ASSEMBLER_HEADER
#undef GET_ASSEMBLER_HEADER
  // This should be included into the middle of the declaration of
  // your subclasses implementation of MCTargetAsmParser.
  uint64_t ComputeAvailableFeatures(uint64_t FeatureBits) const;
  void convertToMCInst(unsigned Kind, MCInst &Inst, unsigned Opcode,
                       const OperandVector &Operands);
  void convertToMapAndConstraints(unsigned Kind,
                           const OperandVector &Operands) override;
  bool mnemonicIsValid(StringRef Mnemonic, unsigned VariantID) override;
  unsigned MatchInstructionImpl(const OperandVector &Operands,
                                MCInst &Inst,
                                uint64_t &ErrorInfo, bool matchingInlineAsm,
                                unsigned VariantID = 0);
#endif // GET_ASSEMBLER_HEADER_INFO


#ifdef GET_OPERAND_DIAGNOSTIC_TYPES
#undef GET_OPERAND_DIAGNOSTIC_TYPES

#endif // GET_OPERAND_DIAGNOSTIC_TYPES


#ifdef GET_REGISTER_MATCHER
#undef GET_REGISTER_MATCHER

// Flags for subtarget features that participate in instruction matching.
enum SubtargetFeatureFlag : uint16_t {
  Feature_HasAVX512 = (1ULL << 0),
  Feature_HasCDI = (1ULL << 2),
  Feature_HasPFI = (1ULL << 5),
  Feature_HasERI = (1ULL << 4),
  Feature_HasDQI = (1ULL << 3),
  Feature_HasBWI = (1ULL << 1),
  Feature_HasVLX = (1ULL << 6),
  Feature_Not64BitMode = (1ULL << 11),
  Feature_In64BitMode = (1ULL << 9),
  Feature_In16BitMode = (1ULL << 7),
  Feature_Not16BitMode = (1ULL << 10),
  Feature_In32BitMode = (1ULL << 8),
  Feature_None = 0
};

static unsigned MatchRegisterName(StringRef Name) {
  switch (Name.size()) {
  default: break;
  case 2:	 // 33 strings to match.
    switch (Name[0]) {
    default: break;
    case 'a':	 // 3 strings to match.
      switch (Name[1]) {
      default: break;
      case 'h':	 // 1 string to match.
        return 1;	 // "ah"
      case 'l':	 // 1 string to match.
        return 2;	 // "al"
      case 'x':	 // 1 string to match.
        return 3;	 // "ax"
      }
      break;
    case 'b':	 // 4 strings to match.
      switch (Name[1]) {
      default: break;
      case 'h':	 // 1 string to match.
        return 4;	 // "bh"
      case 'l':	 // 1 string to match.
        return 5;	 // "bl"
      case 'p':	 // 1 string to match.
        return 6;	 // "bp"
      case 'x':	 // 1 string to match.
        return 8;	 // "bx"
      }
      break;
    case 'c':	 // 4 strings to match.
      switch (Name[1]) {
      default: break;
      case 'h':	 // 1 string to match.
        return 9;	 // "ch"
      case 'l':	 // 1 string to match.
        return 10;	 // "cl"
      case 's':	 // 1 string to match.
        return 11;	 // "cs"
      case 'x':	 // 1 string to match.
        return 12;	 // "cx"
      }
      break;
    case 'd':	 // 5 strings to match.
      switch (Name[1]) {
      default: break;
      case 'h':	 // 1 string to match.
        return 13;	 // "dh"
      case 'i':	 // 1 string to match.
        return 14;	 // "di"
      case 'l':	 // 1 string to match.
        return 16;	 // "dl"
      case 's':	 // 1 string to match.
        return 17;	 // "ds"
      case 'x':	 // 1 string to match.
        return 18;	 // "dx"
      }
      break;
    case 'e':	 // 1 string to match.
      if (Name[1] != 's')
        break;
      return 28;	 // "es"
    case 'f':	 // 1 string to match.
      if (Name[1] != 's')
        break;
      return 32;	 // "fs"
    case 'g':	 // 1 string to match.
      if (Name[1] != 's')
        break;
      return 33;	 // "gs"
    case 'i':	 // 1 string to match.
      if (Name[1] != 'p')
        break;
      return 34;	 // "ip"
    case 'k':	 // 8 strings to match.
      switch (Name[1]) {
      default: break;
      case '0':	 // 1 string to match.
        return 91;	 // "k0"
      case '1':	 // 1 string to match.
        return 92;	 // "k1"
      case '2':	 // 1 string to match.
        return 93;	 // "k2"
      case '3':	 // 1 string to match.
        return 94;	 // "k3"
      case '4':	 // 1 string to match.
        return 95;	 // "k4"
      case '5':	 // 1 string to match.
        return 96;	 // "k5"
      case '6':	 // 1 string to match.
        return 97;	 // "k6"
      case '7':	 // 1 string to match.
        return 98;	 // "k7"
      }
      break;
    case 'r':	 // 2 strings to match.
      switch (Name[1]) {
      default: break;
      case '8':	 // 1 string to match.
        return 107;	 // "r8"
      case '9':	 // 1 string to match.
        return 108;	 // "r9"
      }
      break;
    case 's':	 // 3 strings to match.
      switch (Name[1]) {
      default: break;
      case 'i':	 // 1 string to match.
        return 46;	 // "si"
      case 'p':	 // 1 string to match.
        return 48;	 // "sp"
      case 's':	 // 1 string to match.
        return 50;	 // "ss"
      }
      break;
    }
    break;
  case 3:	 // 72 strings to match.
    switch (Name[0]) {
    default: break;
    case 'b':	 // 1 string to match.
      if (memcmp(Name.data()+1, "pl", 2))
        break;
      return 7;	 // "bpl"
    case 'c':	 // 10 strings to match.
      if (Name[1] != 'r')
        break;
      switch (Name[2]) {
      default: break;
      case '0':	 // 1 string to match.
        return 51;	 // "cr0"
      case '1':	 // 1 string to match.
        return 52;	 // "cr1"
      case '2':	 // 1 string to match.
        return 53;	 // "cr2"
      case '3':	 // 1 string to match.
        return 54;	 // "cr3"
      case '4':	 // 1 string to match.
        return 55;	 // "cr4"
      case '5':	 // 1 string to match.
        return 56;	 // "cr5"
      case '6':	 // 1 string to match.
        return 57;	 // "cr6"
      case '7':	 // 1 string to match.
        return 58;	 // "cr7"
      case '8':	 // 1 string to match.
        return 59;	 // "cr8"
      case '9':	 // 1 string to match.
        return 60;	 // "cr9"
      }
      break;
    case 'd':	 // 11 strings to match.
      switch (Name[1]) {
      default: break;
      case 'i':	 // 1 string to match.
        if (Name[2] != 'l')
          break;
        return 15;	 // "dil"
      case 'r':	 // 10 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 67;	 // "dr0"
        case '1':	 // 1 string to match.
          return 68;	 // "dr1"
        case '2':	 // 1 string to match.
          return 69;	 // "dr2"
        case '3':	 // 1 string to match.
          return 70;	 // "dr3"
        case '4':	 // 1 string to match.
          return 71;	 // "dr4"
        case '5':	 // 1 string to match.
          return 72;	 // "dr5"
        case '6':	 // 1 string to match.
          return 73;	 // "dr6"
        case '7':	 // 1 string to match.
          return 74;	 // "dr7"
        case '8':	 // 1 string to match.
          return 75;	 // "dr8"
        case '9':	 // 1 string to match.
          return 76;	 // "dr9"
        }
        break;
      }
      break;
    case 'e':	 // 10 strings to match.
      switch (Name[1]) {
      default: break;
      case 'a':	 // 1 string to match.
        if (Name[2] != 'x')
          break;
        return 19;	 // "eax"
      case 'b':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case 'p':	 // 1 string to match.
          return 20;	 // "ebp"
        case 'x':	 // 1 string to match.
          return 21;	 // "ebx"
        }
        break;
      case 'c':	 // 1 string to match.
        if (Name[2] != 'x')
          break;
        return 22;	 // "ecx"
      case 'd':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case 'i':	 // 1 string to match.
          return 23;	 // "edi"
        case 'x':	 // 1 string to match.
          return 24;	 // "edx"
        }
        break;
      case 'i':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case 'p':	 // 1 string to match.
          return 26;	 // "eip"
        case 'z':	 // 1 string to match.
          return 27;	 // "eiz"
        }
        break;
      case 's':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case 'i':	 // 1 string to match.
          return 29;	 // "esi"
        case 'p':	 // 1 string to match.
          return 30;	 // "esp"
        }
        break;
      }
      break;
    case 'f':	 // 8 strings to match.
      if (Name[1] != 'p')
        break;
      switch (Name[2]) {
      default: break;
      case '0':	 // 1 string to match.
        return 83;	 // "fp0"
      case '1':	 // 1 string to match.
        return 84;	 // "fp1"
      case '2':	 // 1 string to match.
        return 85;	 // "fp2"
      case '3':	 // 1 string to match.
        return 86;	 // "fp3"
      case '4':	 // 1 string to match.
        return 87;	 // "fp4"
      case '5':	 // 1 string to match.
        return 88;	 // "fp5"
      case '6':	 // 1 string to match.
        return 89;	 // "fp6"
      case '7':	 // 1 string to match.
        return 90;	 // "fp7"
      }
      break;
    case 'm':	 // 8 strings to match.
      if (Name[1] != 'm')
        break;
      switch (Name[2]) {
      default: break;
      case '0':	 // 1 string to match.
        return 99;	 // "mm0"
      case '1':	 // 1 string to match.
        return 100;	 // "mm1"
      case '2':	 // 1 string to match.
        return 101;	 // "mm2"
      case '3':	 // 1 string to match.
        return 102;	 // "mm3"
      case '4':	 // 1 string to match.
        return 103;	 // "mm4"
      case '5':	 // 1 string to match.
        return 104;	 // "mm5"
      case '6':	 // 1 string to match.
        return 105;	 // "mm6"
      case '7':	 // 1 string to match.
        return 106;	 // "mm7"
      }
      break;
    case 'r':	 // 22 strings to match.
      switch (Name[1]) {
      default: break;
      case '1':	 // 6 strings to match.
        switch (Name[2]) {
        default: break;
        case '0':	 // 1 string to match.
          return 109;	 // "r10"
        case '1':	 // 1 string to match.
          return 110;	 // "r11"
        case '2':	 // 1 string to match.
          return 111;	 // "r12"
        case '3':	 // 1 string to match.
          return 112;	 // "r13"
        case '4':	 // 1 string to match.
          return 113;	 // "r14"
        case '5':	 // 1 string to match.
          return 114;	 // "r15"
        }
        break;
      case '8':	 // 3 strings to match.
        switch (Name[2]) {
        default: break;
        case 'b':	 // 1 string to match.
          return 219;	 // "r8b"
        case 'd':	 // 1 string to match.
          return 227;	 // "r8d"
        case 'w':	 // 1 string to match.
          return 235;	 // "r8w"
        }
        break;
      case '9':	 // 3 strings to match.
        switch (Name[2]) {
        default: break;
        case 'b':	 // 1 string to match.
          return 220;	 // "r9b"
        case 'd':	 // 1 string to match.
          return 228;	 // "r9d"
        case 'w':	 // 1 string to match.
          return 236;	 // "r9w"
        }
        break;
      case 'a':	 // 1 string to match.
        if (Name[2] != 'x')
          break;
        return 36;	 // "rax"
      case 'b':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case 'p':	 // 1 string to match.
          return 37;	 // "rbp"
        case 'x':	 // 1 string to match.
          return 38;	 // "rbx"
        }
        break;
      case 'c':	 // 1 string to match.
        if (Name[2] != 'x')
          break;
        return 39;	 // "rcx"
      case 'd':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case 'i':	 // 1 string to match.
          return 40;	 // "rdi"
        case 'x':	 // 1 string to match.
          return 41;	 // "rdx"
        }
        break;
      case 'i':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case 'p':	 // 1 string to match.
          return 42;	 // "rip"
        case 'z':	 // 1 string to match.
          return 43;	 // "riz"
        }
        break;
      case 's':	 // 2 strings to match.
        switch (Name[2]) {
        default: break;
        case 'i':	 // 1 string to match.
          return 44;	 // "rsi"
        case 'p':	 // 1 string to match.
          return 45;	 // "rsp"
        }
        break;
      }
      break;
    case 's':	 // 2 strings to match.
      switch (Name[1]) {
      default: break;
      case 'i':	 // 1 string to match.
        if (Name[2] != 'l')
          break;
        return 47;	 // "sil"
      case 'p':	 // 1 string to match.
        if (Name[2] != 'l')
          break;
        return 49;	 // "spl"
      }
      break;
    }
    break;
  case 4:	 // 62 strings to match.
    switch (Name[0]) {
    default: break;
    case 'c':	 // 6 strings to match.
      if (memcmp(Name.data()+1, "r1", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '0':	 // 1 string to match.
        return 61;	 // "cr10"
      case '1':	 // 1 string to match.
        return 62;	 // "cr11"
      case '2':	 // 1 string to match.
        return 63;	 // "cr12"
      case '3':	 // 1 string to match.
        return 64;	 // "cr13"
      case '4':	 // 1 string to match.
        return 65;	 // "cr14"
      case '5':	 // 1 string to match.
        return 66;	 // "cr15"
      }
      break;
    case 'd':	 // 6 strings to match.
      if (memcmp(Name.data()+1, "r1", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '0':	 // 1 string to match.
        return 77;	 // "dr10"
      case '1':	 // 1 string to match.
        return 78;	 // "dr11"
      case '2':	 // 1 string to match.
        return 79;	 // "dr12"
      case '3':	 // 1 string to match.
        return 80;	 // "dr13"
      case '4':	 // 1 string to match.
        return 81;	 // "dr14"
      case '5':	 // 1 string to match.
        return 82;	 // "dr15"
      }
      break;
    case 'f':	 // 1 string to match.
      if (memcmp(Name.data()+1, "psw", 3))
        break;
      return 31;	 // "fpsw"
    case 'n':	 // 1 string to match.
      if (memcmp(Name.data()+1, "acl", 3))
        break;
      return 35;	 // "nacl"
    case 'r':	 // 18 strings to match.
      if (Name[1] != '1')
        break;
      switch (Name[2]) {
      default: break;
      case '0':	 // 3 strings to match.
        switch (Name[3]) {
        default: break;
        case 'b':	 // 1 string to match.
          return 221;	 // "r10b"
        case 'd':	 // 1 string to match.
          return 229;	 // "r10d"
        case 'w':	 // 1 string to match.
          return 237;	 // "r10w"
        }
        break;
      case '1':	 // 3 strings to match.
        switch (Name[3]) {
        default: break;
        case 'b':	 // 1 string to match.
          return 222;	 // "r11b"
        case 'd':	 // 1 string to match.
          return 230;	 // "r11d"
        case 'w':	 // 1 string to match.
          return 238;	 // "r11w"
        }
        break;
      case '2':	 // 3 strings to match.
        switch (Name[3]) {
        default: break;
        case 'b':	 // 1 string to match.
          return 223;	 // "r12b"
        case 'd':	 // 1 string to match.
          return 231;	 // "r12d"
        case 'w':	 // 1 string to match.
          return 239;	 // "r12w"
        }
        break;
      case '3':	 // 3 strings to match.
        switch (Name[3]) {
        default: break;
        case 'b':	 // 1 string to match.
          return 224;	 // "r13b"
        case 'd':	 // 1 string to match.
          return 232;	 // "r13d"
        case 'w':	 // 1 string to match.
          return 240;	 // "r13w"
        }
        break;
      case '4':	 // 3 strings to match.
        switch (Name[3]) {
        default: break;
        case 'b':	 // 1 string to match.
          return 225;	 // "r14b"
        case 'd':	 // 1 string to match.
          return 233;	 // "r14d"
        case 'w':	 // 1 string to match.
          return 241;	 // "r14w"
        }
        break;
      case '5':	 // 3 strings to match.
        switch (Name[3]) {
        default: break;
        case 'b':	 // 1 string to match.
          return 226;	 // "r15b"
        case 'd':	 // 1 string to match.
          return 234;	 // "r15d"
        case 'w':	 // 1 string to match.
          return 242;	 // "r15w"
        }
        break;
      }
      break;
    case 'x':	 // 10 strings to match.
      if (memcmp(Name.data()+1, "mm", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '0':	 // 1 string to match.
        return 123;	 // "xmm0"
      case '1':	 // 1 string to match.
        return 124;	 // "xmm1"
      case '2':	 // 1 string to match.
        return 125;	 // "xmm2"
      case '3':	 // 1 string to match.
        return 126;	 // "xmm3"
      case '4':	 // 1 string to match.
        return 127;	 // "xmm4"
      case '5':	 // 1 string to match.
        return 128;	 // "xmm5"
      case '6':	 // 1 string to match.
        return 129;	 // "xmm6"
      case '7':	 // 1 string to match.
        return 130;	 // "xmm7"
      case '8':	 // 1 string to match.
        return 131;	 // "xmm8"
      case '9':	 // 1 string to match.
        return 132;	 // "xmm9"
      }
      break;
    case 'y':	 // 10 strings to match.
      if (memcmp(Name.data()+1, "mm", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '0':	 // 1 string to match.
        return 155;	 // "ymm0"
      case '1':	 // 1 string to match.
        return 156;	 // "ymm1"
      case '2':	 // 1 string to match.
        return 157;	 // "ymm2"
      case '3':	 // 1 string to match.
        return 158;	 // "ymm3"
      case '4':	 // 1 string to match.
        return 159;	 // "ymm4"
      case '5':	 // 1 string to match.
        return 160;	 // "ymm5"
      case '6':	 // 1 string to match.
        return 161;	 // "ymm6"
      case '7':	 // 1 string to match.
        return 162;	 // "ymm7"
      case '8':	 // 1 string to match.
        return 163;	 // "ymm8"
      case '9':	 // 1 string to match.
        return 164;	 // "ymm9"
      }
      break;
    case 'z':	 // 10 strings to match.
      if (memcmp(Name.data()+1, "mm", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '0':	 // 1 string to match.
        return 187;	 // "zmm0"
      case '1':	 // 1 string to match.
        return 188;	 // "zmm1"
      case '2':	 // 1 string to match.
        return 189;	 // "zmm2"
      case '3':	 // 1 string to match.
        return 190;	 // "zmm3"
      case '4':	 // 1 string to match.
        return 191;	 // "zmm4"
      case '5':	 // 1 string to match.
        return 192;	 // "zmm5"
      case '6':	 // 1 string to match.
        return 193;	 // "zmm6"
      case '7':	 // 1 string to match.
        return 194;	 // "zmm7"
      case '8':	 // 1 string to match.
        return 195;	 // "zmm8"
      case '9':	 // 1 string to match.
        return 196;	 // "zmm9"
      }
      break;
    }
    break;
  case 5:	 // 75 strings to match.
    switch (Name[0]) {
    default: break;
    case 'f':	 // 1 string to match.
      if (memcmp(Name.data()+1, "lags", 4))
        break;
      return 25;	 // "flags"
    case 's':	 // 8 strings to match.
      if (memcmp(Name.data()+1, "t(", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '0':	 // 1 string to match.
        if (Name[4] != ')')
          break;
        return 115;	 // "st(0)"
      case '1':	 // 1 string to match.
        if (Name[4] != ')')
          break;
        return 116;	 // "st(1)"
      case '2':	 // 1 string to match.
        if (Name[4] != ')')
          break;
        return 117;	 // "st(2)"
      case '3':	 // 1 string to match.
        if (Name[4] != ')')
          break;
        return 118;	 // "st(3)"
      case '4':	 // 1 string to match.
        if (Name[4] != ')')
          break;
        return 119;	 // "st(4)"
      case '5':	 // 1 string to match.
        if (Name[4] != ')')
          break;
        return 120;	 // "st(5)"
      case '6':	 // 1 string to match.
        if (Name[4] != ')')
          break;
        return 121;	 // "st(6)"
      case '7':	 // 1 string to match.
        if (Name[4] != ')')
          break;
        return 122;	 // "st(7)"
      }
      break;
    case 'x':	 // 22 strings to match.
      if (memcmp(Name.data()+1, "mm", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 133;	 // "xmm10"
        case '1':	 // 1 string to match.
          return 134;	 // "xmm11"
        case '2':	 // 1 string to match.
          return 135;	 // "xmm12"
        case '3':	 // 1 string to match.
          return 136;	 // "xmm13"
        case '4':	 // 1 string to match.
          return 137;	 // "xmm14"
        case '5':	 // 1 string to match.
          return 138;	 // "xmm15"
        case '6':	 // 1 string to match.
          return 139;	 // "xmm16"
        case '7':	 // 1 string to match.
          return 140;	 // "xmm17"
        case '8':	 // 1 string to match.
          return 141;	 // "xmm18"
        case '9':	 // 1 string to match.
          return 142;	 // "xmm19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 143;	 // "xmm20"
        case '1':	 // 1 string to match.
          return 144;	 // "xmm21"
        case '2':	 // 1 string to match.
          return 145;	 // "xmm22"
        case '3':	 // 1 string to match.
          return 146;	 // "xmm23"
        case '4':	 // 1 string to match.
          return 147;	 // "xmm24"
        case '5':	 // 1 string to match.
          return 148;	 // "xmm25"
        case '6':	 // 1 string to match.
          return 149;	 // "xmm26"
        case '7':	 // 1 string to match.
          return 150;	 // "xmm27"
        case '8':	 // 1 string to match.
          return 151;	 // "xmm28"
        case '9':	 // 1 string to match.
          return 152;	 // "xmm29"
        }
        break;
      case '3':	 // 2 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 153;	 // "xmm30"
        case '1':	 // 1 string to match.
          return 154;	 // "xmm31"
        }
        break;
      }
      break;
    case 'y':	 // 22 strings to match.
      if (memcmp(Name.data()+1, "mm", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 165;	 // "ymm10"
        case '1':	 // 1 string to match.
          return 166;	 // "ymm11"
        case '2':	 // 1 string to match.
          return 167;	 // "ymm12"
        case '3':	 // 1 string to match.
          return 168;	 // "ymm13"
        case '4':	 // 1 string to match.
          return 169;	 // "ymm14"
        case '5':	 // 1 string to match.
          return 170;	 // "ymm15"
        case '6':	 // 1 string to match.
          return 171;	 // "ymm16"
        case '7':	 // 1 string to match.
          return 172;	 // "ymm17"
        case '8':	 // 1 string to match.
          return 173;	 // "ymm18"
        case '9':	 // 1 string to match.
          return 174;	 // "ymm19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 175;	 // "ymm20"
        case '1':	 // 1 string to match.
          return 176;	 // "ymm21"
        case '2':	 // 1 string to match.
          return 177;	 // "ymm22"
        case '3':	 // 1 string to match.
          return 178;	 // "ymm23"
        case '4':	 // 1 string to match.
          return 179;	 // "ymm24"
        case '5':	 // 1 string to match.
          return 180;	 // "ymm25"
        case '6':	 // 1 string to match.
          return 181;	 // "ymm26"
        case '7':	 // 1 string to match.
          return 182;	 // "ymm27"
        case '8':	 // 1 string to match.
          return 183;	 // "ymm28"
        case '9':	 // 1 string to match.
          return 184;	 // "ymm29"
        }
        break;
      case '3':	 // 2 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 185;	 // "ymm30"
        case '1':	 // 1 string to match.
          return 186;	 // "ymm31"
        }
        break;
      }
      break;
    case 'z':	 // 22 strings to match.
      if (memcmp(Name.data()+1, "mm", 2))
        break;
      switch (Name[3]) {
      default: break;
      case '1':	 // 10 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 197;	 // "zmm10"
        case '1':	 // 1 string to match.
          return 198;	 // "zmm11"
        case '2':	 // 1 string to match.
          return 199;	 // "zmm12"
        case '3':	 // 1 string to match.
          return 200;	 // "zmm13"
        case '4':	 // 1 string to match.
          return 201;	 // "zmm14"
        case '5':	 // 1 string to match.
          return 202;	 // "zmm15"
        case '6':	 // 1 string to match.
          return 203;	 // "zmm16"
        case '7':	 // 1 string to match.
          return 204;	 // "zmm17"
        case '8':	 // 1 string to match.
          return 205;	 // "zmm18"
        case '9':	 // 1 string to match.
          return 206;	 // "zmm19"
        }
        break;
      case '2':	 // 10 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 207;	 // "zmm20"
        case '1':	 // 1 string to match.
          return 208;	 // "zmm21"
        case '2':	 // 1 string to match.
          return 209;	 // "zmm22"
        case '3':	 // 1 string to match.
          return 210;	 // "zmm23"
        case '4':	 // 1 string to match.
          return 211;	 // "zmm24"
        case '5':	 // 1 string to match.
          return 212;	 // "zmm25"
        case '6':	 // 1 string to match.
          return 213;	 // "zmm26"
        case '7':	 // 1 string to match.
          return 214;	 // "zmm27"
        case '8':	 // 1 string to match.
          return 215;	 // "zmm28"
        case '9':	 // 1 string to match.
          return 216;	 // "zmm29"
        }
        break;
      case '3':	 // 2 strings to match.
        switch (Name[4]) {
        default: break;
        case '0':	 // 1 string to match.
          return 217;	 // "zmm30"
        case '1':	 // 1 string to match.
          return 218;	 // "zmm31"
        }
        break;
      }
      break;
    }
    break;
  }
  return 0;
}

#endif // GET_REGISTER_MATCHER


#ifdef GET_SUBTARGET_FEATURE_NAME
#undef GET_SUBTARGET_FEATURE_NAME

// User-level names for subtarget features that participate in
// instruction matching.
static const char *getSubtargetFeatureName(uint64_t Val) {
  switch(Val) {
  case Feature_HasAVX512: return "AVX-512 ISA";
  case Feature_HasCDI: return "AVX-512 CD ISA";
  case Feature_HasPFI: return "AVX-512 PF ISA";
  case Feature_HasERI: return "AVX-512 ER ISA";
  case Feature_HasDQI: return "AVX-512 DQ ISA";
  case Feature_HasBWI: return "AVX-512 BW ISA";
  case Feature_HasVLX: return "AVX-512 VL ISA";
  case Feature_Not64BitMode: return "Not 64-bit mode";
  case Feature_In64BitMode: return "64-bit mode";
  case Feature_In16BitMode: return "16-bit mode";
  case Feature_Not16BitMode: return "Not 16-bit mode";
  case Feature_In32BitMode: return "32-bit mode";
  default: return "(unknown)";
  }
}

#endif // GET_SUBTARGET_FEATURE_NAME


#ifdef GET_MATCHER_IMPLEMENTATION
#undef GET_MATCHER_IMPLEMENTATION

static void applyMnemonicAliases(StringRef &Mnemonic, uint64_t Features, unsigned VariantID) {
  switch (VariantID) {
    case 0:
      switch (Mnemonic.size()) {
      default: break;
      case 3:	 // 6 strings to match.
        switch (Mnemonic[0]) {
        default: break;
        case 'c':	 // 4 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'b':	 // 1 string to match.
            if (Mnemonic[2] != 'w')
              break;
            Mnemonic = "cbtw";	 // "cbw"
            return;
          case 'd':	 // 1 string to match.
            if (Mnemonic[2] != 'q')
              break;
            Mnemonic = "cltd";	 // "cdq"
            return;
          case 'q':	 // 1 string to match.
            if (Mnemonic[2] != 'o')
              break;
            Mnemonic = "cqto";	 // "cqo"
            return;
          case 'w':	 // 1 string to match.
            if (Mnemonic[2] != 'd')
              break;
            Mnemonic = "cwtd";	 // "cwd"
            return;
          }
          break;
        case 'p':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "op", 2))
            break;
          if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "pop"
            Mnemonic = "popw";
          else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
            Mnemonic = "popl";
          else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
            Mnemonic = "popq";
          return;
        case 'r':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "et", 2))
            break;
          if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "ret"
            Mnemonic = "retw";
          else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
            Mnemonic = "retl";
          else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
            Mnemonic = "retq";
          return;
        }
        break;
      case 4:	 // 19 strings to match.
        switch (Mnemonic[0]) {
        default: break;
        case 'c':	 // 3 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'a':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "ll", 2))
              break;
            if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "call"
              Mnemonic = "callw";
            else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
              Mnemonic = "calll";
            else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
              Mnemonic = "callq";
            return;
          case 'd':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "qe", 2))
              break;
            Mnemonic = "cltq";	 // "cdqe"
            return;
          case 'w':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "de", 2))
              break;
            Mnemonic = "cwtl";	 // "cwde"
            return;
          }
          break;
        case 'i':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "ret", 3))
            break;
          if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "iret"
            Mnemonic = "iretw";
          else if ((Features & Feature_Not16BitMode) == Feature_Not16BitMode)
            Mnemonic = "iretl";
          return;
        case 'l':	 // 3 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'g':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "dt", 2))
              break;
            if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "lgdt"
              Mnemonic = "lgdtw";
            else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
              Mnemonic = "lgdtl";
            else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
              Mnemonic = "lgdtq";
            return;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "dt", 2))
              break;
            if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "lidt"
              Mnemonic = "lidtw";
            else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
              Mnemonic = "lidtl";
            else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
              Mnemonic = "lidtq";
            return;
          case 'r':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "et", 2))
              break;
            if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "lret"
              Mnemonic = "lretw";
            else if ((Features & Feature_Not16BitMode) == Feature_Not16BitMode)
              Mnemonic = "lretl";
            return;
          }
          break;
        case 'p':	 // 3 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'o':	 // 2 strings to match.
            if (Mnemonic[2] != 'p')
              break;
            switch (Mnemonic[3]) {
            default: break;
            case 'a':	 // 1 string to match.
              if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "popa"
                Mnemonic = "popaw";
              else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
                Mnemonic = "popal";
              return;
            case 'f':	 // 1 string to match.
              if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "popf"
                Mnemonic = "popfw";
              else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
                Mnemonic = "popfl";
              else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
                Mnemonic = "popfq";
              return;
            }
            break;
          case 'u':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "sh", 2))
              break;
            if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "push"
              Mnemonic = "pushw";
            else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
              Mnemonic = "pushl";
            else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
              Mnemonic = "pushq";
            return;
          }
          break;
        case 'r':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+1, "ep", 2))
            break;
          switch (Mnemonic[3]) {
          default: break;
          case 'e':	 // 1 string to match.
            Mnemonic = "rep";	 // "repe"
            return;
          case 'z':	 // 1 string to match.
            Mnemonic = "rep";	 // "repz"
            return;
          }
          break;
        case 's':	 // 6 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'a':	 // 4 strings to match.
            if (Mnemonic[2] != 'l')
              break;
            switch (Mnemonic[3]) {
            default: break;
            case 'b':	 // 1 string to match.
              Mnemonic = "shlb";	 // "salb"
              return;
            case 'l':	 // 1 string to match.
              Mnemonic = "shll";	 // "sall"
              return;
            case 'q':	 // 1 string to match.
              Mnemonic = "shlq";	 // "salq"
              return;
            case 'w':	 // 1 string to match.
              Mnemonic = "shlw";	 // "salw"
              return;
            }
            break;
          case 'g':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "dt", 2))
              break;
            if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "sgdt"
              Mnemonic = "sgdtw";
            else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
              Mnemonic = "sgdtl";
            else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
              Mnemonic = "sgdtq";
            return;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "dt", 2))
              break;
            if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "sidt"
              Mnemonic = "sidtw";
            else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
              Mnemonic = "sidtl";
            else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
              Mnemonic = "sidtq";
            return;
          }
          break;
        case 'u':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "d2a", 3))
            break;
          Mnemonic = "ud2";	 // "ud2a"
          return;
        }
        break;
      case 5:	 // 11 strings to match.
        switch (Mnemonic[0]) {
        default: break;
        case 'f':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "ildq", 4))
            break;
          Mnemonic = "fildll";	 // "fildq"
          return;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "oopz", 4))
            break;
          Mnemonic = "loope";	 // "loopz"
          return;
        case 'p':	 // 3 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "pfd", 3))
              break;
            Mnemonic = "popfl";	 // "popfd"
            return;
          case 'u':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+2, "sh", 2))
              break;
            switch (Mnemonic[4]) {
            default: break;
            case 'a':	 // 1 string to match.
              if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "pusha"
                Mnemonic = "pushaw";
              else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
                Mnemonic = "pushal";
              return;
            case 'f':	 // 1 string to match.
              if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "pushf"
                Mnemonic = "pushfw";
              else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
                Mnemonic = "pushfl";
              else if ((Features & Feature_In64BitMode) == Feature_In64BitMode)
                Mnemonic = "pushfq";
              return;
            }
            break;
          }
          break;
        case 'r':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "epnz", 4))
            break;
          Mnemonic = "repne";	 // "repnz"
          return;
        case 's':	 // 4 strings to match.
          if (memcmp(Mnemonic.data()+1, "mov", 3))
            break;
          switch (Mnemonic[4]) {
          default: break;
          case 'b':	 // 1 string to match.
            Mnemonic = "movsb";	 // "smovb"
            return;
          case 'l':	 // 1 string to match.
            Mnemonic = "movsl";	 // "smovl"
            return;
          case 'q':	 // 1 string to match.
            Mnemonic = "movsq";	 // "smovq"
            return;
          case 'w':	 // 1 string to match.
            Mnemonic = "movsw";	 // "smovw"
            return;
          }
          break;
        case 'v':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "errw", 4))
            break;
          Mnemonic = "verr";	 // "verrw"
          return;
        }
        break;
      case 6:	 // 17 strings to match.
        switch (Mnemonic[0]) {
        default: break;
        case 'c':	 // 6 strings to match.
          if (memcmp(Mnemonic.data()+1, "mov", 3))
            break;
          switch (Mnemonic[4]) {
          default: break;
          case 'c':	 // 3 strings to match.
            switch (Mnemonic[5]) {
            default: break;
            case 'l':	 // 1 string to match.
              Mnemonic = "cmovbl";	 // "cmovcl"
              return;
            case 'q':	 // 1 string to match.
              Mnemonic = "cmovbq";	 // "cmovcq"
              return;
            case 'w':	 // 1 string to match.
              Mnemonic = "cmovbw";	 // "cmovcw"
              return;
            }
            break;
          case 'z':	 // 3 strings to match.
            switch (Mnemonic[5]) {
            default: break;
            case 'l':	 // 1 string to match.
              Mnemonic = "cmovel";	 // "cmovzl"
              return;
            case 'q':	 // 1 string to match.
              Mnemonic = "cmoveq";	 // "cmovzq"
              return;
            case 'w':	 // 1 string to match.
              Mnemonic = "cmovew";	 // "cmovzw"
              return;
            }
            break;
          }
          break;
        case 'f':	 // 5 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'c':	 // 3 strings to match.
            switch (Mnemonic[2]) {
            default: break;
            case 'm':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+3, "ov", 2))
                break;
              switch (Mnemonic[5]) {
              default: break;
              case 'a':	 // 1 string to match.
                Mnemonic = "fcmovnbe";	 // "fcmova"
                return;
              case 'z':	 // 1 string to match.
                Mnemonic = "fcmove";	 // "fcmovz"
                return;
              }
              break;
            case 'o':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+3, "mip", 3))
                break;
              Mnemonic = "fcompi";	 // "fcomip"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "stpq", 4))
              break;
            Mnemonic = "fistpll";	 // "fistpq"
            return;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "dcww", 4))
              break;
            Mnemonic = "fldcw";	 // "fldcww"
            return;
          }
          break;
        case 'l':	 // 3 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'e':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+2, "ave", 3))
              break;
            switch (Mnemonic[5]) {
            default: break;
            case 'l':	 // 1 string to match.
              if ((Features & Feature_Not64BitMode) == Feature_Not64BitMode)	 // "leavel"
                Mnemonic = "leave";
              return;
            case 'q':	 // 1 string to match.
              if ((Features & Feature_In64BitMode) == Feature_In64BitMode)	 // "leaveq"
                Mnemonic = "leave";
              return;
            }
            break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "opnz", 4))
              break;
            Mnemonic = "loopne";	 // "loopnz"
            return;
          }
          break;
        case 'p':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "ushfd", 5))
            break;
          Mnemonic = "pushfl";	 // "pushfd"
          return;
        case 's':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "ysret", 5))
            break;
          Mnemonic = "sysretl";	 // "sysret"
          return;
        case 'x':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "saveq", 5))
            break;
          Mnemonic = "xsave64";	 // "xsaveq"
          return;
        }
        break;
      case 7:	 // 33 strings to match.
        switch (Mnemonic[0]) {
        default: break;
        case 'c':	 // 24 strings to match.
          if (memcmp(Mnemonic.data()+1, "mov", 3))
            break;
          switch (Mnemonic[4]) {
          default: break;
          case 'n':	 // 18 strings to match.
            switch (Mnemonic[5]) {
            default: break;
            case 'a':	 // 3 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'l':	 // 1 string to match.
                Mnemonic = "cmovbel";	 // "cmovnal"
                return;
              case 'q':	 // 1 string to match.
                Mnemonic = "cmovbeq";	 // "cmovnaq"
                return;
              case 'w':	 // 1 string to match.
                Mnemonic = "cmovbew";	 // "cmovnaw"
                return;
              }
              break;
            case 'b':	 // 3 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'l':	 // 1 string to match.
                Mnemonic = "cmovael";	 // "cmovnbl"
                return;
              case 'q':	 // 1 string to match.
                Mnemonic = "cmovaeq";	 // "cmovnbq"
                return;
              case 'w':	 // 1 string to match.
                Mnemonic = "cmovaew";	 // "cmovnbw"
                return;
              }
              break;
            case 'c':	 // 3 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'l':	 // 1 string to match.
                Mnemonic = "cmovael";	 // "cmovncl"
                return;
              case 'q':	 // 1 string to match.
                Mnemonic = "cmovaeq";	 // "cmovncq"
                return;
              case 'w':	 // 1 string to match.
                Mnemonic = "cmovaew";	 // "cmovncw"
                return;
              }
              break;
            case 'g':	 // 3 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'l':	 // 1 string to match.
                Mnemonic = "cmovlel";	 // "cmovngl"
                return;
              case 'q':	 // 1 string to match.
                Mnemonic = "cmovleq";	 // "cmovngq"
                return;
              case 'w':	 // 1 string to match.
                Mnemonic = "cmovlew";	 // "cmovngw"
                return;
              }
              break;
            case 'l':	 // 3 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'l':	 // 1 string to match.
                Mnemonic = "cmovgel";	 // "cmovnll"
                return;
              case 'q':	 // 1 string to match.
                Mnemonic = "cmovgeq";	 // "cmovnlq"
                return;
              case 'w':	 // 1 string to match.
                Mnemonic = "cmovgew";	 // "cmovnlw"
                return;
              }
              break;
            case 'z':	 // 3 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'l':	 // 1 string to match.
                Mnemonic = "cmovnel";	 // "cmovnzl"
                return;
              case 'q':	 // 1 string to match.
                Mnemonic = "cmovneq";	 // "cmovnzq"
                return;
              case 'w':	 // 1 string to match.
                Mnemonic = "cmovnew";	 // "cmovnzw"
                return;
              }
              break;
            }
            break;
          case 'p':	 // 6 strings to match.
            switch (Mnemonic[5]) {
            default: break;
            case 'e':	 // 3 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'l':	 // 1 string to match.
                Mnemonic = "cmovpl";	 // "cmovpel"
                return;
              case 'q':	 // 1 string to match.
                Mnemonic = "cmovpq";	 // "cmovpeq"
                return;
              case 'w':	 // 1 string to match.
                Mnemonic = "cmovpw";	 // "cmovpew"
                return;
              }
              break;
            case 'o':	 // 3 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'l':	 // 1 string to match.
                Mnemonic = "cmovnpl";	 // "cmovpol"
                return;
              case 'q':	 // 1 string to match.
                Mnemonic = "cmovnpq";	 // "cmovpoq"
                return;
              case 'w':	 // 1 string to match.
                Mnemonic = "cmovnpw";	 // "cmovpow"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'f':	 // 7 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'c':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+2, "mov", 3))
              break;
            switch (Mnemonic[5]) {
            default: break;
            case 'a':	 // 1 string to match.
              if (Mnemonic[6] != 'e')
                break;
              Mnemonic = "fcmovnb";	 // "fcmovae"
              return;
            case 'n':	 // 1 string to match.
              if (Mnemonic[6] != 'a')
                break;
              Mnemonic = "fcmovbe";	 // "fcmovna"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "sttpq", 5))
              break;
            Mnemonic = "fisttpll";	 // "fisttpq"
            return;
          case 'n':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+2, "st", 2))
              break;
            switch (Mnemonic[4]) {
            default: break;
            case 'c':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "ww", 2))
                break;
              Mnemonic = "fnstcw";	 // "fnstcww"
              return;
            case 's':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "ww", 2))
                break;
              Mnemonic = "fnstsw";	 // "fnstsww"
              return;
            }
            break;
          case 'u':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "comip", 5))
              break;
            Mnemonic = "fucompi";	 // "fucomip"
            return;
          case 'x':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "saveq", 5))
              break;
            Mnemonic = "fxsave64";	 // "fxsaveq"
            return;
          }
          break;
        case 's':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "ysexit", 6))
            break;
          Mnemonic = "sysexitl";	 // "sysexit"
          return;
        case 'x':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "rstorq", 6))
            break;
          Mnemonic = "xrstor64";	 // "xrstorq"
          return;
        }
        break;
      case 8:	 // 14 strings to match.
        switch (Mnemonic[0]) {
        default: break;
        case 'c':	 // 12 strings to match.
          if (memcmp(Mnemonic.data()+1, "movn", 4))
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'a':	 // 3 strings to match.
            if (Mnemonic[6] != 'e')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'l':	 // 1 string to match.
              Mnemonic = "cmovbl";	 // "cmovnael"
              return;
            case 'q':	 // 1 string to match.
              Mnemonic = "cmovbq";	 // "cmovnaeq"
              return;
            case 'w':	 // 1 string to match.
              Mnemonic = "cmovbw";	 // "cmovnaew"
              return;
            }
            break;
          case 'b':	 // 3 strings to match.
            if (Mnemonic[6] != 'e')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'l':	 // 1 string to match.
              Mnemonic = "cmoval";	 // "cmovnbel"
              return;
            case 'q':	 // 1 string to match.
              Mnemonic = "cmovaq";	 // "cmovnbeq"
              return;
            case 'w':	 // 1 string to match.
              Mnemonic = "cmovaw";	 // "cmovnbew"
              return;
            }
            break;
          case 'g':	 // 3 strings to match.
            if (Mnemonic[6] != 'e')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'l':	 // 1 string to match.
              Mnemonic = "cmovll";	 // "cmovngel"
              return;
            case 'q':	 // 1 string to match.
              Mnemonic = "cmovlq";	 // "cmovngeq"
              return;
            case 'w':	 // 1 string to match.
              Mnemonic = "cmovlw";	 // "cmovngew"
              return;
            }
            break;
          case 'l':	 // 3 strings to match.
            if (Mnemonic[6] != 'e')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'l':	 // 1 string to match.
              Mnemonic = "cmovgl";	 // "cmovnlel"
              return;
            case 'q':	 // 1 string to match.
              Mnemonic = "cmovgq";	 // "cmovnleq"
              return;
            case 'w':	 // 1 string to match.
              Mnemonic = "cmovgw";	 // "cmovnlew"
              return;
            }
            break;
          }
          break;
        case 'f':	 // 2 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'c':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "movnae", 6))
              break;
            Mnemonic = "fcmovb";	 // "fcmovnae"
            return;
          case 'x':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "rstorq", 6))
              break;
            Mnemonic = "fxrstor64";	 // "fxrstorq"
            return;
          }
          break;
        }
        break;
      case 9:	 // 1 string to match.
        if (memcmp(Mnemonic.data()+0, "xsaveoptq", 9))
          break;
        Mnemonic = "xsaveopt64";	 // "xsaveoptq"
        return;
      }
    break;
    case 1:
      switch (Mnemonic.size()) {
      default: break;
      case 4:	 // 1 string to match.
        if (memcmp(Mnemonic.data()+0, "popa", 4))
          break;
        if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "popa"
          Mnemonic = "popaw";
        else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
          Mnemonic = "popal";
        return;
      case 5:	 // 4 strings to match.
        switch (Mnemonic[0]) {
        default: break;
        case 'c':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+1, "mov", 3))
            break;
          switch (Mnemonic[4]) {
          default: break;
          case 'c':	 // 1 string to match.
            Mnemonic = "cmovb";	 // "cmovc"
            return;
          case 'z':	 // 1 string to match.
            Mnemonic = "cmove";	 // "cmovz"
            return;
          }
          break;
        case 'p':	 // 2 strings to match.
          switch (Mnemonic[1]) {
          default: break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "pad", 3))
              break;
            if ((Features & Feature_Not64BitMode) == Feature_Not64BitMode)	 // "popad"
              Mnemonic = "popal";
            return;
          case 'u':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+2, "sha", 3))
              break;
            if ((Features & Feature_In16BitMode) == Feature_In16BitMode)	 // "pusha"
              Mnemonic = "pushaw";
            else if ((Features & Feature_In32BitMode) == Feature_In32BitMode)
              Mnemonic = "pushal";
            return;
          }
          break;
        }
        break;
      case 6:	 // 9 strings to match.
        switch (Mnemonic[0]) {
        default: break;
        case 'c':	 // 8 strings to match.
          if (memcmp(Mnemonic.data()+1, "mov", 3))
            break;
          switch (Mnemonic[4]) {
          default: break;
          case 'n':	 // 6 strings to match.
            switch (Mnemonic[5]) {
            default: break;
            case 'a':	 // 1 string to match.
              Mnemonic = "cmovbe";	 // "cmovna"
              return;
            case 'b':	 // 1 string to match.
              Mnemonic = "cmovae";	 // "cmovnb"
              return;
            case 'c':	 // 1 string to match.
              Mnemonic = "cmovae";	 // "cmovnc"
              return;
            case 'g':	 // 1 string to match.
              Mnemonic = "cmovle";	 // "cmovng"
              return;
            case 'l':	 // 1 string to match.
              Mnemonic = "cmovge";	 // "cmovnl"
              return;
            case 'z':	 // 1 string to match.
              Mnemonic = "cmovne";	 // "cmovnz"
              return;
            }
            break;
          case 'p':	 // 2 strings to match.
            switch (Mnemonic[5]) {
            default: break;
            case 'e':	 // 1 string to match.
              Mnemonic = "cmovp";	 // "cmovpe"
              return;
            case 'o':	 // 1 string to match.
              Mnemonic = "cmovnp";	 // "cmovpo"
              return;
            }
            break;
          }
          break;
        case 'p':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+1, "ushad", 5))
            break;
          if ((Features & Feature_Not64BitMode) == Feature_Not64BitMode)	 // "pushad"
            Mnemonic = "pushal";
          return;
        }
        break;
      case 7:	 // 4 strings to match.
        if (memcmp(Mnemonic.data()+0, "cmovn", 5))
          break;
        switch (Mnemonic[5]) {
        default: break;
        case 'a':	 // 1 string to match.
          if (Mnemonic[6] != 'e')
            break;
          Mnemonic = "cmovb";	 // "cmovnae"
          return;
        case 'b':	 // 1 string to match.
          if (Mnemonic[6] != 'e')
            break;
          Mnemonic = "cmova";	 // "cmovnbe"
          return;
        case 'g':	 // 1 string to match.
          if (Mnemonic[6] != 'e')
            break;
          Mnemonic = "cmovl";	 // "cmovnge"
          return;
        case 'l':	 // 1 string to match.
          if (Mnemonic[6] != 'e')
            break;
          Mnemonic = "cmovg";	 // "cmovnle"
          return;
        }
        break;
      }
    break;
  }
  switch (Mnemonic.size()) {
  default: break;
  case 2:	 // 2 strings to match.
    if (Mnemonic[0] != 'j')
      break;
    switch (Mnemonic[1]) {
    default: break;
    case 'c':	 // 1 string to match.
      Mnemonic = "jb";	 // "jc"
      return;
    case 'z':	 // 1 string to match.
      Mnemonic = "je";	 // "jz"
      return;
    }
    break;
  case 3:	 // 8 strings to match.
    if (Mnemonic[0] != 'j')
      break;
    switch (Mnemonic[1]) {
    default: break;
    case 'n':	 // 6 strings to match.
      switch (Mnemonic[2]) {
      default: break;
      case 'a':	 // 1 string to match.
        Mnemonic = "jbe";	 // "jna"
        return;
      case 'b':	 // 1 string to match.
        Mnemonic = "jae";	 // "jnb"
        return;
      case 'c':	 // 1 string to match.
        Mnemonic = "jae";	 // "jnc"
        return;
      case 'g':	 // 1 string to match.
        Mnemonic = "jle";	 // "jng"
        return;
      case 'l':	 // 1 string to match.
        Mnemonic = "jge";	 // "jnl"
        return;
      case 'z':	 // 1 string to match.
        Mnemonic = "jne";	 // "jnz"
        return;
      }
      break;
    case 'p':	 // 2 strings to match.
      switch (Mnemonic[2]) {
      default: break;
      case 'e':	 // 1 string to match.
        Mnemonic = "jp";	 // "jpe"
        return;
      case 'o':	 // 1 string to match.
        Mnemonic = "jnp";	 // "jpo"
        return;
      }
      break;
    }
    break;
  case 4:	 // 6 strings to match.
    switch (Mnemonic[0]) {
    default: break;
    case 'j':	 // 4 strings to match.
      if (Mnemonic[1] != 'n')
        break;
      switch (Mnemonic[2]) {
      default: break;
      case 'a':	 // 1 string to match.
        if (Mnemonic[3] != 'e')
          break;
        Mnemonic = "jb";	 // "jnae"
        return;
      case 'b':	 // 1 string to match.
        if (Mnemonic[3] != 'e')
          break;
        Mnemonic = "ja";	 // "jnbe"
        return;
      case 'g':	 // 1 string to match.
        if (Mnemonic[3] != 'e')
          break;
        Mnemonic = "jl";	 // "jnge"
        return;
      case 'l':	 // 1 string to match.
        if (Mnemonic[3] != 'e')
          break;
        Mnemonic = "jg";	 // "jnle"
        return;
      }
      break;
    case 's':	 // 2 strings to match.
      if (memcmp(Mnemonic.data()+1, "et", 2))
        break;
      switch (Mnemonic[3]) {
      default: break;
      case 'c':	 // 1 string to match.
        Mnemonic = "setb";	 // "setc"
        return;
      case 'z':	 // 1 string to match.
        Mnemonic = "sete";	 // "setz"
        return;
      }
      break;
    }
    break;
  case 5:	 // 9 strings to match.
    switch (Mnemonic[0]) {
    default: break;
    case 'f':	 // 1 string to match.
      if (memcmp(Mnemonic.data()+1, "wait", 4))
        break;
      Mnemonic = "wait";	 // "fwait"
      return;
    case 's':	 // 8 strings to match.
      if (memcmp(Mnemonic.data()+1, "et", 2))
        break;
      switch (Mnemonic[3]) {
      default: break;
      case 'n':	 // 6 strings to match.
        switch (Mnemonic[4]) {
        default: break;
        case 'a':	 // 1 string to match.
          Mnemonic = "setbe";	 // "setna"
          return;
        case 'b':	 // 1 string to match.
          Mnemonic = "setae";	 // "setnb"
          return;
        case 'c':	 // 1 string to match.
          Mnemonic = "setae";	 // "setnc"
          return;
        case 'g':	 // 1 string to match.
          Mnemonic = "setle";	 // "setng"
          return;
        case 'l':	 // 1 string to match.
          Mnemonic = "setge";	 // "setnl"
          return;
        case 'z':	 // 1 string to match.
          Mnemonic = "setne";	 // "setnz"
          return;
        }
        break;
      case 'p':	 // 2 strings to match.
        switch (Mnemonic[4]) {
        default: break;
        case 'e':	 // 1 string to match.
          Mnemonic = "setp";	 // "setpe"
          return;
        case 'o':	 // 1 string to match.
          Mnemonic = "setnp";	 // "setpo"
          return;
        }
        break;
      }
      break;
    }
    break;
  case 6:	 // 4 strings to match.
    if (memcmp(Mnemonic.data()+0, "setn", 4))
      break;
    switch (Mnemonic[4]) {
    default: break;
    case 'a':	 // 1 string to match.
      if (Mnemonic[5] != 'e')
        break;
      Mnemonic = "setb";	 // "setnae"
      return;
    case 'b':	 // 1 string to match.
      if (Mnemonic[5] != 'e')
        break;
      Mnemonic = "seta";	 // "setnbe"
      return;
    case 'g':	 // 1 string to match.
      if (Mnemonic[5] != 'e')
        break;
      Mnemonic = "setl";	 // "setnge"
      return;
    case 'l':	 // 1 string to match.
      if (Mnemonic[5] != 'e')
        break;
      Mnemonic = "setg";	 // "setnle"
      return;
    }
    break;
  case 10:	 // 1 string to match.
    if (memcmp(Mnemonic.data()+0, "naclrestsp", 10))
      break;
    Mnemonic = "naclrestsp_noflags";	 // "naclrestsp"
    return;
  }
}

namespace {
enum OperatorConversionKind {
  CVT_Done,
  CVT_Reg,
  CVT_Tied,
  CVT_imm_95_10,
  CVT_95_addImmOperands,
  CVT_95_Reg,
  CVT_95_addMemOperands,
  CVT_95_addAbsMemOperands,
  CVT_95_addDstIdxOperands,
  CVT_95_addSrcIdxOperands,
  CVT_95_addGR32orGR64Operands,
  CVT_regST0,
  CVT_regST1,
  CVT_95_addMemOffsOperands,
  CVT_imm_95_17,
  CVT_imm_95_1,
  CVT_imm_95_16,
  CVT_imm_95_0,
  CVT_95_addAVX512RCOperands,
  CVT_NUM_CONVERTERS
};

enum InstructionConversionKind {
  Convert_NoOperands,
  Convert__imm_95_10,
  Convert__Imm1_0,
  Convert__Imm1_1,
  Convert__Reg1_0__Tie0__Reg1_1,
  Convert__Reg1_0__Tie0__Imm1_1,
  Convert__Reg1_0__Tie0__Mem85_1,
  Convert__Reg1_0__Tie0__ImmSExti16i81_1,
  Convert__Reg1_0__Tie0__Mem165_1,
  Convert__Reg1_0__Tie0__ImmSExti32i81_1,
  Convert__Reg1_0__Tie0__Mem325_1,
  Convert__ImmSExti64i321_1,
  Convert__Reg1_0__Tie0__ImmSExti64i81_1,
  Convert__Reg1_0__Tie0__ImmSExti64i321_1,
  Convert__Reg1_0__Tie0__Mem645_1,
  Convert__Mem165_0__Reg1_1,
  Convert__Mem165_0__ImmSExti16i81_1,
  Convert__Mem165_0__Imm1_1,
  Convert__Mem325_0__Reg1_1,
  Convert__Mem325_0__ImmSExti32i81_1,
  Convert__Mem325_0__Imm1_1,
  Convert__Mem645_0__Reg1_1,
  Convert__Mem645_0__ImmSExti64i81_1,
  Convert__Mem645_0__ImmSExti64i321_1,
  Convert__Mem85_0__Reg1_1,
  Convert__Mem85_0__Imm1_1,
  Convert__Reg1_1__Tie0__Reg1_0,
  Convert__Mem85_1__Reg1_0,
  Convert__Reg1_1__Tie0__Imm1_0,
  Convert__Mem85_1__Imm1_0,
  Convert__Reg1_1__Tie0__Mem85_0,
  Convert__Mem325_1__Reg1_0,
  Convert__Reg1_1__Tie0__ImmSExti32i81_0,
  Convert__Mem325_1__ImmSExti32i81_0,
  Convert__Mem325_1__Imm1_0,
  Convert__Reg1_1__Tie0__Mem325_0,
  Convert__Mem645_1__Reg1_0,
  Convert__Reg1_1__Tie0__ImmSExti64i81_0,
  Convert__Mem645_1__ImmSExti64i81_0,
  Convert__ImmSExti64i321_0,
  Convert__Reg1_1__Tie0__ImmSExti64i321_0,
  Convert__Mem645_1__ImmSExti64i321_0,
  Convert__Reg1_1__Tie0__Mem645_0,
  Convert__Mem165_1__Reg1_0,
  Convert__Reg1_1__Tie0__ImmSExti16i81_0,
  Convert__Mem165_1__ImmSExti16i81_0,
  Convert__Mem165_1__Imm1_0,
  Convert__Reg1_1__Tie0__Mem165_0,
  Convert__Reg1_0__Tie0__Mem1285_1,
  Convert__Reg1_1__Tie0__Mem1285_0,
  Convert__Reg1_0__Reg1_1,
  Convert__Reg1_0__Mem325_1,
  Convert__Reg1_0__Mem645_1,
  Convert__Reg1_1__Reg1_0,
  Convert__Reg1_1__Mem325_0,
  Convert__Reg1_1__Mem645_0,
  Convert__Reg1_0__Mem1285_1,
  Convert__Reg1_1__Mem1285_0,
  Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2,
  Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_1__Reg1_2,
  Convert__Reg1_0__Reg1_1__Mem325_2,
  Convert__Reg1_0__Reg1_1__Mem645_2,
  Convert__Reg1_2__Reg1_1__Reg1_0,
  Convert__Reg1_2__Reg1_1__Mem325_0,
  Convert__Reg1_2__Reg1_1__Mem645_0,
  Convert__Reg1_0__Reg1_1__Imm1_2,
  Convert__Reg1_0__Mem325_1__Reg1_2,
  Convert__Reg1_0__Mem325_1__Imm1_2,
  Convert__Reg1_0__Reg1_1__ImmSExti64i321_2,
  Convert__Reg1_0__Mem645_1__Reg1_2,
  Convert__Reg1_0__Mem645_1__ImmSExti64i321_2,
  Convert__Reg1_2__Reg1_1__ImmSExti64i321_0,
  Convert__Reg1_2__Mem645_1__ImmSExti64i321_0,
  Convert__Reg1_2__Reg1_1__Imm1_0,
  Convert__Reg1_2__Mem325_1__Imm1_0,
  Convert__Reg1_2__Mem325_1__Reg1_0,
  Convert__Reg1_2__Mem645_1__Reg1_0,
  Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2,
  Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Tie0__Reg1_1,
  Convert__Reg1_2__Tie0__Mem1285_1,
  Convert__Reg1_0__Mem165_1,
  Convert__Reg1_1__Mem165_0,
  Convert__Reg1_0__Tie0,
  Convert__Reg1_0__ImmSExti16i81_1,
  Convert__Reg1_0__ImmSExti32i81_1,
  Convert__Reg1_0__ImmSExti64i81_1,
  Convert__Reg1_1__ImmSExti32i81_0,
  Convert__Reg1_1__ImmSExti64i81_0,
  Convert__Reg1_1__ImmSExti16i81_0,
  Convert__Reg1_0,
  Convert__AbsMem1_0,
  Convert__Mem165_0,
  Convert__Mem325_0,
  Convert__Mem645_0,
  Convert__Mem165_1,
  Convert__Mem325_1,
  Convert__Mem645_1,
  Convert__Imm1_1__Imm1_0,
  Convert__Reg1_1,
  Convert__Mem85_0,
  Convert__Reg1_0__Tie0__Reg1_0,
  Convert__Reg1_0__Imm1_1,
  Convert__Reg1_0__Mem85_1,
  Convert__Reg1_0__ImmSExti64i321_1,
  Convert__Reg1_3__Tie0__Reg1_2__Imm1_0,
  Convert__Reg1_2__Tie0__Reg1_3__Imm1_0,
  Convert__Reg1_2__Tie0__Mem1285_3__Imm1_0,
  Convert__Reg1_3__Tie0__Mem1285_2__Imm1_0,
  Convert__Reg1_2__Tie0__Mem645_3__Imm1_0,
  Convert__Reg1_3__Tie0__Mem645_2__Imm1_0,
  Convert__Reg1_3__Tie0__Mem325_2__Imm1_0,
  Convert__Reg1_2__Tie0__Mem325_3__Imm1_0,
  Convert__Reg1_1__Imm1_0,
  Convert__Reg1_1__Mem85_0,
  Convert__Reg1_1__ImmSExti64i321_0,
  Convert__DstIdx81_0__SrcIdx82_1,
  Convert__DstIdx81_1__SrcIdx82_0,
  Convert__DstIdx321_1__SrcIdx322_0,
  Convert__Reg1_0__Tie0__Mem645_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Tie0__Mem645_1__ImmUnsignedi81_0,
  Convert__DstIdx321_0__SrcIdx322_1,
  Convert__DstIdx641_0__SrcIdx642_1,
  Convert__DstIdx641_1__SrcIdx642_0,
  Convert__Reg1_0__Tie0__Mem325_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Tie0__Mem325_1__ImmUnsignedi81_0,
  Convert__DstIdx161_0__SrcIdx162_1,
  Convert__DstIdx161_1__SrcIdx162_0,
  Convert__Mem1285_0,
  Convert__Mem85_1,
  Convert__Imm1_0__Imm1_1,
  Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Mem325_2__Reg1_1__ImmUnsignedi81_0,
  Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2,
  Convert__Mem325_0__Reg1_1__ImmUnsignedi81_2,
  Convert__Reg1_0__Tie0__ImmUnsignedi81_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Tie0__ImmUnsignedi81_1__ImmUnsignedi81_0,
  Convert__regST0,
  Convert__regST1,
  Convert__Mem805_0,
  Convert__Mem5_0,
  Convert__Reg1_0__Reg1_1__ImmSExti16i81_2,
  Convert__Reg1_0__Mem165_1__ImmSExti16i81_2,
  Convert__Reg1_0__Mem165_1__Imm1_2,
  Convert__Reg1_0__Reg1_1__ImmSExti32i81_2,
  Convert__Reg1_0__Mem325_1__ImmSExti32i81_2,
  Convert__Reg1_0__Reg1_1__ImmSExti64i81_2,
  Convert__Reg1_0__Mem645_1__ImmSExti64i81_2,
  Convert__Reg1_0__Reg1_0__ImmSExti32i81_1,
  Convert__Reg1_0__Reg1_0__Imm1_1,
  Convert__Reg1_1__Reg1_1__ImmSExti32i81_0,
  Convert__Reg1_1__Reg1_1__Imm1_0,
  Convert__Reg1_2__Reg1_1__ImmSExti32i81_0,
  Convert__Reg1_2__Mem325_1__ImmSExti32i81_0,
  Convert__Reg1_0__Reg1_0__ImmSExti64i81_1,
  Convert__Reg1_0__Reg1_0__ImmSExti64i321_1,
  Convert__Reg1_1__Reg1_1__ImmSExti64i81_0,
  Convert__Reg1_1__Reg1_1__ImmSExti64i321_0,
  Convert__Reg1_2__Reg1_1__ImmSExti64i81_0,
  Convert__Reg1_2__Mem645_1__ImmSExti64i81_0,
  Convert__Reg1_0__Reg1_0__ImmSExti16i81_1,
  Convert__Reg1_1__Reg1_1__ImmSExti16i81_0,
  Convert__Reg1_2__Reg1_1__ImmSExti16i81_0,
  Convert__Reg1_2__Mem165_1__ImmSExti16i81_0,
  Convert__Reg1_2__Mem165_1__Imm1_0,
  Convert__DstIdx81_1,
  Convert__DstIdx81_0,
  Convert__DstIdx321_0,
  Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2__ImmUnsignedi81_3,
  Convert__Reg1_3__Tie0__Reg1_2__ImmUnsignedi81_1__ImmUnsignedi81_0,
  Convert__DstIdx321_1,
  Convert__DstIdx161_1,
  Convert__DstIdx161_0,
  Convert__Mem5_1,
  Convert__Reg1_0__Mem5_1,
  Convert__Reg1_1__Mem5_0,
  Convert__SrcIdx82_1,
  Convert__SrcIdx162_1,
  Convert__SrcIdx322_1,
  Convert__SrcIdx642_1,
  Convert__SrcIdx162_0,
  Convert__SrcIdx322_0,
  Convert__SrcIdx642_0,
  Convert__SrcIdx82_0,
  Convert__MemOffs16_82_1,
  Convert__MemOffs32_82_1,
  Convert__MemOffs16_162_1,
  Convert__MemOffs32_162_1,
  Convert__MemOffs16_322_1,
  Convert__MemOffs32_322_1,
  Convert__MemOffs32_642_1,
  Convert__MemOffs16_162_0,
  Convert__MemOffs16_322_0,
  Convert__MemOffs16_82_0,
  Convert__MemOffs32_162_0,
  Convert__MemOffs32_322_0,
  Convert__MemOffs32_642_0,
  Convert__MemOffs32_82_0,
  Convert__MemOffs64_82_1,
  Convert__MemOffs64_162_1,
  Convert__MemOffs64_322_1,
  Convert__MemOffs64_642_1,
  Convert__MemOffs64_162_0,
  Convert__MemOffs64_322_0,
  Convert__MemOffs64_642_0,
  Convert__MemOffs64_82_0,
  Convert__Mem1285_1__Reg1_0,
  Convert__Mem1285_0__Reg1_1,
  Convert__GR32orGR641_1__Reg1_0,
  Convert__GR32orGR641_0__Reg1_1,
  Convert__ImmSExti64i81_1__Reg1_0,
  Convert__ImmSExti64i321_1__Reg1_0,
  Convert__ImmSExti64i81_0__Reg1_1,
  Convert__ImmSExti64i321_0__Reg1_1,
  Convert__Reg1_1__Tie0__Reg1_0__imm_95_17,
  Convert__Reg1_0__Tie0__Reg1_1__imm_95_17,
  Convert__Reg1_0__Tie0__Mem1285_1__imm_95_17,
  Convert__Reg1_1__Tie0__Mem1285_0__imm_95_17,
  Convert__Reg1_1__Tie0__Reg1_0__imm_95_1,
  Convert__Reg1_0__Tie0__Reg1_1__imm_95_1,
  Convert__Reg1_0__Tie0__Mem1285_1__imm_95_1,
  Convert__Reg1_1__Tie0__Mem1285_0__imm_95_1,
  Convert__Reg1_1__Tie0__Reg1_0__imm_95_16,
  Convert__Reg1_0__Tie0__Reg1_1__imm_95_16,
  Convert__Reg1_0__Tie0__Mem1285_1__imm_95_16,
  Convert__Reg1_1__Tie0__Mem1285_0__imm_95_16,
  Convert__Reg1_1__Tie0__Reg1_0__imm_95_0,
  Convert__Reg1_0__Tie0__Reg1_1__imm_95_0,
  Convert__Reg1_0__Tie0__Mem1285_1__imm_95_0,
  Convert__Reg1_1__Tie0__Mem1285_0__imm_95_0,
  Convert__Mem85_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Mem85_0__Reg1_1__ImmUnsignedi81_2,
  Convert__Mem645_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Mem645_0__Reg1_1__ImmUnsignedi81_2,
  Convert__Mem165_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Mem165_0__Reg1_1__ImmUnsignedi81_2,
  Convert__Reg1_0__Tie0__GR32orGR641_1__ImmUnsignedi81_2,
  Convert__Reg1_0__Tie0__Mem85_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Tie0__GR32orGR641_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Tie0__Mem85_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Tie0__Mem165_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Tie0__Mem165_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Mem645_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Mem645_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Tie0__ImmUnsignedi81_1,
  Convert__Reg1_1__Tie0__ImmUnsignedi81_0,
  Convert__ImmSExti64i81_0,
  Convert__ImmSExti16i81_0,
  Convert__ImmSExti32i81_0,
  Convert__Mem645_0__Imm1_1,
  Convert__Reg1_1__Tie0,
  Convert__Mem645_1__Imm1_0,
  Convert__Reg1_0__Mem645_1__Imm1_2,
  Convert__Reg1_2__Mem645_1__Imm1_0,
  Convert__DstIdx641_1,
  Convert__DstIdx641_0,
  Convert__Reg1_0__Tie0__Reg1_1__Imm1_2,
  Convert__Mem165_0__Reg1_1__Imm1_2,
  Convert__Mem325_0__Reg1_1__Imm1_2,
  Convert__Mem645_0__Reg1_1__Imm1_2,
  Convert__Mem325_2__Reg1_1,
  Convert__Reg1_2__Tie0__Reg1_1__Imm1_0,
  Convert__Mem325_2__Reg1_1__Imm1_0,
  Convert__Mem645_2__Reg1_1,
  Convert__Mem645_2__Reg1_1__Imm1_0,
  Convert__Mem165_2__Reg1_1,
  Convert__Mem165_2__Reg1_1__Imm1_0,
  Convert__Reg1_0__Reg1_1__Mem1285_2,
  Convert__Reg1_0__Reg1_1__Mem2565_2,
  Convert__Reg1_0__Reg1_1__Mem5125_2,
  Convert__Reg1_2__Reg1_1__Mem1285_0,
  Convert__Reg1_2__Reg1_1__Mem2565_0,
  Convert__Reg1_2__Reg1_1__Mem5125_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3,
  Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0,
  Convert__Reg1_3__Reg1_2__Mem645_0,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5,
  Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5,
  Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0,
  Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0,
  Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0,
  Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6,
  Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5,
  Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0,
  Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6,
  Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6,
  Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0,
  Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0,
  Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0,
  Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0,
  Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0,
  Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6,
  Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7,
  Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0,
  Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0,
  Convert__Reg1_3__Reg1_2__Mem325_0,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5,
  Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0,
  Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6,
  Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3,
  Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3,
  Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6,
  Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__ImmUnsignedi81_7,
  Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5,
  Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3,
  Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3,
  Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0,
  Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0,
  Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3,
  Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3,
  Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0,
  Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3,
  Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0,
  Convert__Reg1_0__Reg1_2__Mem1285_5,
  Convert__Reg1_1__Reg1_3__Mem1285_0,
  Convert__Reg1_0__Mem2565_1,
  Convert__Reg1_1__Mem2565_0,
  Convert__Reg1_0__Reg1_2__Mem2565_5,
  Convert__Reg1_1__Reg1_3__Mem2565_0,
  Convert__Reg1_1__Tie0__Reg1_3__Reg1_0,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4,
  Convert__Reg1_0__Tie0__Reg1_2__Mem645_4,
  Convert__Reg1_1__Tie0__Reg1_3__Mem645_0,
  Convert__Reg1_1__Reg1_3__Reg1_0,
  Convert__Reg1_0__Reg1_2__Reg1_5,
  Convert__Reg1_0__Reg1_2__Mem645_5,
  Convert__Reg1_1__Reg1_3__Mem645_0,
  Convert__Reg1_0__Tie0__Reg1_2__Mem325_4,
  Convert__Reg1_1__Tie0__Reg1_3__Mem325_0,
  Convert__Reg1_0__Reg1_2__Mem325_5,
  Convert__Reg1_1__Reg1_3__Mem325_0,
  Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0,
  Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0,
  Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0,
  Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0,
  Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0,
  Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0,
  Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0,
  Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0,
  Convert__Reg1_4__Reg1_3__Mem645_2__Imm1_0,
  Convert__Reg1_4__Reg1_3__Mem325_2__Imm1_0,
  Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0,
  Convert__Reg1_5__Reg1_4__Reg1_3__Imm1_0,
  Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0,
  Convert__Reg1_4__Reg1_3__Reg1_2__ImmUnsignedi81_1,
  Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_3,
  Convert__Reg1_3__Reg1_2__Mem645_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_3,
  Convert__Reg1_3__Reg1_2__Mem325_1__ImmUnsignedi81_0,
  Convert__Mem1285_1__Reg1_3__Reg1_0,
  Convert__Mem2565_1__Reg1_3__Reg1_0,
  Convert__Mem5125_1__Reg1_3__Reg1_0,
  Convert__Mem1285_0__Reg1_2__Reg1_4,
  Convert__Mem2565_0__Reg1_2__Reg1_4,
  Convert__Mem5125_0__Reg1_2__Reg1_4,
  Convert__Reg1_0__Mem5125_1,
  Convert__Reg1_1__Mem5125_0,
  Convert__Reg1_0__Reg1_1__AVX512RC1_2,
  Convert__Reg1_2__Reg1_1__AVX512RC1_0,
  Convert__Mem1285_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Mem2565_2__Reg1_1__ImmUnsignedi81_0,
  Convert__Mem1285_0__Reg1_1__ImmUnsignedi81_2,
  Convert__Mem2565_0__Reg1_1__ImmUnsignedi81_2,
  Convert__Reg1_0__Reg1_2,
  Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4,
  Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0,
  Convert__Reg1_0__Reg1_2__Mem5125_5,
  Convert__Reg1_1__Reg1_3__Mem5125_0,
  Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4,
  Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4,
  Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0,
  Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5,
  Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6,
  Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Tie0__Reg1_1__Reg1_0,
  Convert__Reg1_0__Tie0__Reg1_1__Reg1_2,
  Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2,
  Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2,
  Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2,
  Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0,
  Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0,
  Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0,
  Convert__Reg1_0__Tie0__Reg1_1__Mem645_2,
  Convert__Reg1_3__Tie0__Reg1_2__Mem645_0,
  Convert__Reg1_0__Tie0__Reg1_1__Mem325_2,
  Convert__Reg1_3__Tie0__Reg1_2__Mem325_0,
  Convert__Reg1_2__Tie0__Reg1_1__Mem645_0,
  Convert__Reg1_2__Tie0__Reg1_1__Mem325_0,
  Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3,
  Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6,
  Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3,
  Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3,
  Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0,
  Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__Mem645_3,
  Convert__Reg1_0__Reg1_1__Mem645_2__Reg1_3,
  Convert__Reg1_3__Reg1_2__Mem645_1__Reg1_0,
  Convert__Reg1_3__Reg1_2__Reg1_1__Mem645_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__Mem325_3,
  Convert__Reg1_0__Reg1_1__Mem325_2__Reg1_3,
  Convert__Reg1_3__Reg1_2__Mem325_1__Reg1_0,
  Convert__Reg1_3__Reg1_2__Reg1_1__Mem325_0,
  Convert__Reg1_2__Reg1_0__Tie0__MemVX645_1__Tie1,
  Convert__Reg1_0__Reg1_2__Tie0__MemVX645_1__Tie1,
  Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVY645_4,
  Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVY645_0,
  Convert__Reg1_2__Reg1_0__Tie0__MemVX325_1__Tie1,
  Convert__Reg1_0__Reg1_2__Tie0__MemVX325_1__Tie1,
  Convert__Reg1_2__Reg1_0__Tie0__MemVY325_1__Tie1,
  Convert__Reg1_0__Reg1_2__Tie0__MemVY325_1__Tie1,
  Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ325_4,
  Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ325_0,
  Convert__Reg1_1__MemVY325_3,
  Convert__Reg1_2__MemVY325_0,
  Convert__Reg1_1__MemVZ325_3,
  Convert__Reg1_2__MemVZ325_0,
  Convert__Reg1_1__MemVZ645_3,
  Convert__Reg1_2__MemVZ645_0,
  Convert__Reg1_2__Reg1_0__Tie0__MemVY645_1__Tie1,
  Convert__Reg1_0__Reg1_2__Tie0__MemVY645_1__Tie1,
  Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ645_4,
  Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ645_0,
  Convert__Mem1285_2__Reg1_1__Reg1_0,
  Convert__Mem2565_2__Reg1_1__Reg1_0,
  Convert__Mem1285_0__Reg1_1__Reg1_2,
  Convert__Mem2565_0__Reg1_1__Reg1_2,
  Convert__Reg1_0__Reg1_2__Reg1_3,
  Convert__Mem2565_1__Reg1_0,
  Convert__Mem5125_1__Reg1_0,
  Convert__Mem2565_0__Reg1_1,
  Convert__Mem5125_0__Reg1_1,
  Convert__Mem645_1__Reg1_3__Reg1_0,
  Convert__Mem645_0__Reg1_2__Reg1_4,
  Convert__Mem325_1__Reg1_3__Reg1_0,
  Convert__Mem325_0__Reg1_2__Reg1_4,
  Convert__Reg1_2__Mem325_0,
  Convert__Reg1_0__Reg1_2__Reg1_4,
  Convert__Reg1_0__Reg1_2__Mem5125_4,
  Convert__Reg1_0__Reg1_2__Mem325_4,
  Convert__Reg1_2__Reg1_4__Mem325_0,
  Convert__Reg1_2__Mem645_0,
  Convert__Reg1_0__Reg1_2__Mem645_4,
  Convert__Reg1_2__Reg1_4__Mem645_0,
  Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_17,
  Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_17,
  Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_17,
  Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_17,
  Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_1,
  Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_1,
  Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_1,
  Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_1,
  Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_16,
  Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_16,
  Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_16,
  Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_16,
  Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0,
  Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_0,
  Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_0,
  Convert__Reg1_5__Reg1_4__Mem325_2__Imm1_0,
  Convert__Reg1_5__Reg1_4__Mem645_2__Imm1_0,
  Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0,
  Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0,
  Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0,
  Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0,
  Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0,
  Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0,
  Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0,
  Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0,
  Convert__Reg1_2__Reg1_4__Reg1_6__Mem325_7__Imm1_0,
  Convert__Reg1_5__Reg1_7__Reg1_4__Mem325_2__Imm1_0,
  Convert__Reg1_2__Reg1_4__Reg1_6__Mem645_7__Imm1_0,
  Convert__Reg1_5__Reg1_7__Reg1_4__Mem645_2__Imm1_0,
  Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6,
  Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0,
  Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0,
  Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_4,
  Convert__Reg1_4__Reg1_3__Mem325_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5__ImmUnsignedi81_7,
  Convert__Reg1_4__Reg1_6__Reg1_3__Mem325_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_4,
  Convert__Reg1_4__Reg1_3__Mem645_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5__ImmUnsignedi81_7,
  Convert__Reg1_4__Reg1_6__Reg1_3__Mem645_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3,
  Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3,
  Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0,
  Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0,
  Convert__Reg1_2__Tie0__Reg1_4__Mem325_0,
  Convert__Reg1_2__Tie0__Reg1_4__Mem645_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__Imm1_4,
  Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3__Imm1_4,
  Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3__Imm1_4,
  Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3__Imm1_4,
  Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3__Imm1_4,
  Convert__Reg1_4__Reg1_3__Reg1_2__Reg1_1__Imm1_0,
  Convert__Reg1_4__Reg1_3__Mem1285_2__Reg1_1__Imm1_0,
  Convert__Reg1_4__Reg1_3__Mem2565_2__Reg1_1__Imm1_0,
  Convert__Reg1_4__Reg1_3__Reg1_2__Mem1285_1__Imm1_0,
  Convert__Reg1_4__Reg1_3__Reg1_2__Mem2565_1__Imm1_0,
  Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2,
  Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2,
  Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_1__GR32orGR641_2__ImmUnsignedi81_3,
  Convert__Reg1_0__Reg1_1__Mem85_2__ImmUnsignedi81_3,
  Convert__Reg1_3__Reg1_2__GR32orGR641_1__ImmUnsignedi81_0,
  Convert__Reg1_3__Reg1_2__Mem85_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_1__Mem165_2__ImmUnsignedi81_3,
  Convert__Reg1_3__Reg1_2__Mem165_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Mem1285_4,
  Convert__Reg1_0__Reg1_2__Mem2565_4,
  Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3,
  Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5,
  Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5,
  Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5,
  Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6,
  Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6,
  Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6,
  Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6,
  Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0,
  Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7,
  Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3,
  Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6,
  Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7,
  Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0,
  Convert__Reg1_2__Mem1285_1__Reg1_0,
  Convert__Reg1_0__Mem1285_1__Reg1_2,
  Convert__Reg1_0__Mem1285_1__Imm1_2,
  Convert__Reg1_2__Mem1285_1__Imm1_0,
  Convert__Reg1_3__MemVZ325_1__Tie0__Reg1_0,
  Convert__Reg1_2__MemVZ325_0__Tie0__Reg1_4,
  Convert__Reg1_3__MemVY645_1__Tie0__Reg1_0,
  Convert__Reg1_2__MemVY645_0__Tie0__Reg1_4,
  Convert__Reg1_3__MemVZ645_1__Tie0__Reg1_0,
  Convert__Reg1_2__MemVZ645_0__Tie0__Reg1_4,
  Convert__Reg1_0__Reg1_2__Reg1_3__ImmUnsignedi81_4,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6,
  Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0,
  Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6__ImmUnsignedi81_7,
  Convert__AbsMem161_0,
  CVT_NUM_SIGNATURES
};

} // end anonymous namespace

static const uint8_t ConversionTable[CVT_NUM_SIGNATURES][13] = {
  // Convert_NoOperands
  { CVT_Done },
  // Convert__imm_95_10
  { CVT_imm_95_10, 0, CVT_Done },
  // Convert__Imm1_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Imm1_1
  { CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__Imm1_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem85_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__ImmSExti16i81_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem165_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__ImmSExti32i81_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem325_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__ImmSExti64i321_1
  { CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__ImmSExti64i81_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__ImmSExti64i321_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem645_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Mem165_0__Reg1_1
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem165_0__ImmSExti16i81_1
  { CVT_95_addMemOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Mem165_0__Imm1_1
  { CVT_95_addMemOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Mem325_0__Reg1_1
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem325_0__ImmSExti32i81_1
  { CVT_95_addMemOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Mem325_0__Imm1_1
  { CVT_95_addMemOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Mem645_0__Reg1_1
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem645_0__ImmSExti64i81_1
  { CVT_95_addMemOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Mem645_0__ImmSExti64i321_1
  { CVT_95_addMemOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Mem85_0__Reg1_1
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem85_0__Imm1_1
  { CVT_95_addMemOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem85_1__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__Imm1_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem85_1__Imm1_0
  { CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem85_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem325_1__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__ImmSExti32i81_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem325_1__ImmSExti32i81_0
  { CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem325_1__Imm1_0
  { CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem325_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem645_1__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__ImmSExti64i81_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem645_1__ImmSExti64i81_0
  { CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__ImmSExti64i321_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__ImmSExti64i321_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem645_1__ImmSExti64i321_0
  { CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem645_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem165_1__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__ImmSExti16i81_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem165_1__ImmSExti16i81_0
  { CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem165_1__Imm1_0
  { CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem165_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem1285_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem1285_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__Reg1_0__Mem325_1
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_0__Mem645_1
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_1__Reg1_0
  { CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_1__Mem325_0
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_1__Mem645_0
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Mem1285_1
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_1__Mem1285_0
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem325_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem645_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Reg1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem325_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem645_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Imm1_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Mem325_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Mem325_1__Imm1_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmSExti64i321_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Mem645_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Mem645_1__ImmSExti64i321_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Reg1_1__ImmSExti64i321_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem645_1__ImmSExti64i321_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem325_1__Imm1_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem325_1__Reg1_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_2__Mem645_1__Reg1_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem1285_1
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_0__Mem165_1
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_1__Mem165_0
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_Done },
  // Convert__Reg1_0__ImmSExti16i81_1
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__ImmSExti32i81_1
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__ImmSExti64i81_1
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_1__ImmSExti32i81_0
  { CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__ImmSExti64i81_0
  { CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__ImmSExti16i81_0
  { CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0
  { CVT_95_Reg, 1, CVT_Done },
  // Convert__AbsMem1_0
  { CVT_95_addAbsMemOperands, 1, CVT_Done },
  // Convert__Mem165_0
  { CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem325_0
  { CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem645_0
  { CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem165_1
  { CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Mem325_1
  { CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Mem645_1
  { CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Imm1_1__Imm1_0
  { CVT_95_addImmOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1
  { CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem85_0
  { CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_0
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Imm1_1
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Mem85_1
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_0__ImmSExti64i321_1
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_2__Imm1_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_3__Imm1_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 4, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem1285_3__Imm1_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 4, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Tie0__Mem1285_2__Imm1_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem645_3__Imm1_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 4, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Tie0__Mem645_2__Imm1_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Tie0__Mem325_2__Imm1_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem325_3__Imm1_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 4, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Imm1_0
  { CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Mem85_0
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_1__ImmSExti64i321_0
  { CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__DstIdx81_0__SrcIdx82_1
  { CVT_95_addDstIdxOperands, 1, CVT_95_addSrcIdxOperands, 2, CVT_Done },
  // Convert__DstIdx81_1__SrcIdx82_0
  { CVT_95_addDstIdxOperands, 2, CVT_95_addSrcIdxOperands, 1, CVT_Done },
  // Convert__DstIdx321_1__SrcIdx322_0
  { CVT_95_addDstIdxOperands, 2, CVT_95_addSrcIdxOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem645_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem645_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__DstIdx321_0__SrcIdx322_1
  { CVT_95_addDstIdxOperands, 1, CVT_95_addSrcIdxOperands, 2, CVT_Done },
  // Convert__DstIdx641_0__SrcIdx642_1
  { CVT_95_addDstIdxOperands, 1, CVT_95_addSrcIdxOperands, 2, CVT_Done },
  // Convert__DstIdx641_1__SrcIdx642_0
  { CVT_95_addDstIdxOperands, 2, CVT_95_addSrcIdxOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem325_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem325_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__DstIdx161_0__SrcIdx162_1
  { CVT_95_addDstIdxOperands, 1, CVT_95_addSrcIdxOperands, 2, CVT_Done },
  // Convert__DstIdx161_1__SrcIdx162_0
  { CVT_95_addDstIdxOperands, 2, CVT_95_addSrcIdxOperands, 1, CVT_Done },
  // Convert__Mem1285_0
  { CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem85_1
  { CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Imm1_0__Imm1_1
  { CVT_95_addImmOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_addGR32orGR64Operands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem325_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_addGR32orGR64Operands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Mem325_0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__ImmUnsignedi81_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Tie0__ImmUnsignedi81_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__regST0
  { CVT_regST0, 0, CVT_Done },
  // Convert__regST1
  { CVT_regST1, 0, CVT_Done },
  // Convert__Mem805_0
  { CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem5_0
  { CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmSExti16i81_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Mem165_1__ImmSExti16i81_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Mem165_1__Imm1_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmSExti32i81_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Mem325_1__ImmSExti32i81_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmSExti64i81_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Mem645_1__ImmSExti64i81_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_0__ImmSExti32i81_1
  { CVT_95_Reg, 1, CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Reg1_0__Imm1_1
  { CVT_95_Reg, 1, CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_1__Reg1_1__ImmSExti32i81_0
  { CVT_95_Reg, 2, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Reg1_1__Imm1_0
  { CVT_95_Reg, 2, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__ImmSExti32i81_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem325_1__ImmSExti32i81_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_0__ImmSExti64i81_1
  { CVT_95_Reg, 1, CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Reg1_0__ImmSExti64i321_1
  { CVT_95_Reg, 1, CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_1__Reg1_1__ImmSExti64i81_0
  { CVT_95_Reg, 2, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_1__Reg1_1__ImmSExti64i321_0
  { CVT_95_Reg, 2, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__ImmSExti64i81_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem645_1__ImmSExti64i81_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_0__ImmSExti16i81_1
  { CVT_95_Reg, 1, CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_1__Reg1_1__ImmSExti16i81_0
  { CVT_95_Reg, 2, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__ImmSExti16i81_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem165_1__ImmSExti16i81_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem165_1__Imm1_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__DstIdx81_1
  { CVT_95_addDstIdxOperands, 2, CVT_Done },
  // Convert__DstIdx81_0
  { CVT_95_addDstIdxOperands, 1, CVT_Done },
  // Convert__DstIdx321_0
  { CVT_95_addDstIdxOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_2__ImmUnsignedi81_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addImmOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__DstIdx321_1
  { CVT_95_addDstIdxOperands, 2, CVT_Done },
  // Convert__DstIdx161_1
  { CVT_95_addDstIdxOperands, 2, CVT_Done },
  // Convert__DstIdx161_0
  { CVT_95_addDstIdxOperands, 1, CVT_Done },
  // Convert__Mem5_1
  { CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_0__Mem5_1
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_1__Mem5_0
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__SrcIdx82_1
  { CVT_95_addSrcIdxOperands, 2, CVT_Done },
  // Convert__SrcIdx162_1
  { CVT_95_addSrcIdxOperands, 2, CVT_Done },
  // Convert__SrcIdx322_1
  { CVT_95_addSrcIdxOperands, 2, CVT_Done },
  // Convert__SrcIdx642_1
  { CVT_95_addSrcIdxOperands, 2, CVT_Done },
  // Convert__SrcIdx162_0
  { CVT_95_addSrcIdxOperands, 1, CVT_Done },
  // Convert__SrcIdx322_0
  { CVT_95_addSrcIdxOperands, 1, CVT_Done },
  // Convert__SrcIdx642_0
  { CVT_95_addSrcIdxOperands, 1, CVT_Done },
  // Convert__SrcIdx82_0
  { CVT_95_addSrcIdxOperands, 1, CVT_Done },
  // Convert__MemOffs16_82_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs32_82_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs16_162_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs32_162_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs16_322_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs32_322_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs32_642_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs16_162_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs16_322_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs16_82_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs32_162_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs32_322_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs32_642_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs32_82_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs64_82_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs64_162_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs64_322_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs64_642_1
  { CVT_95_addMemOffsOperands, 2, CVT_Done },
  // Convert__MemOffs64_162_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs64_322_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs64_642_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__MemOffs64_82_0
  { CVT_95_addMemOffsOperands, 1, CVT_Done },
  // Convert__Mem1285_1__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem1285_0__Reg1_1
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__GR32orGR641_1__Reg1_0
  { CVT_95_addGR32orGR64Operands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__GR32orGR641_0__Reg1_1
  { CVT_95_addGR32orGR64Operands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__ImmSExti64i81_1__Reg1_0
  { CVT_95_addImmOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__ImmSExti64i321_1__Reg1_0
  { CVT_95_addImmOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__ImmSExti64i81_0__Reg1_1
  { CVT_95_addImmOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__ImmSExti64i321_0__Reg1_1
  { CVT_95_addImmOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_0__imm_95_17
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 1, CVT_imm_95_17, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__imm_95_17
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_imm_95_17, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem1285_1__imm_95_17
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_imm_95_17, 0, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem1285_0__imm_95_17
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_imm_95_17, 0, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_0__imm_95_1
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 1, CVT_imm_95_1, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__imm_95_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_imm_95_1, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem1285_1__imm_95_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_imm_95_1, 0, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem1285_0__imm_95_1
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_imm_95_1, 0, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_0__imm_95_16
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 1, CVT_imm_95_16, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__imm_95_16
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_imm_95_16, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem1285_1__imm_95_16
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_imm_95_16, 0, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem1285_0__imm_95_16
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_imm_95_16, 0, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_0__imm_95_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 1, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__imm_95_0
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem1285_1__imm_95_0
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_1__Tie0__Mem1285_0__imm_95_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addMemOperands, 1, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Mem85_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem85_0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Mem645_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem645_0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Mem165_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem165_0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__GR32orGR641_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addGR32orGR64Operands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem85_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Tie0__GR32orGR641_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addGR32orGR64Operands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem85_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Mem165_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Tie0__Mem165_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Mem645_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Mem645_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__ImmUnsignedi81_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_1__Tie0__ImmUnsignedi81_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__ImmSExti64i81_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__ImmSExti16i81_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__ImmSExti32i81_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem645_0__Imm1_1
  { CVT_95_addMemOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_1__Tie0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_Done },
  // Convert__Mem645_1__Imm1_0
  { CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Mem645_1__Imm1_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Mem645_1__Imm1_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__DstIdx641_1
  { CVT_95_addDstIdxOperands, 2, CVT_Done },
  // Convert__DstIdx641_0
  { CVT_95_addDstIdxOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Imm1_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Mem165_0__Reg1_1__Imm1_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Mem325_0__Reg1_1__Imm1_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Mem645_0__Reg1_1__Imm1_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Mem325_2__Reg1_1
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1__Imm1_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem325_2__Reg1_1__Imm1_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem645_2__Reg1_1
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem645_2__Reg1_1__Imm1_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem165_2__Reg1_1
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem165_2__Reg1_1__Imm1_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem2565_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem5125_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem1285_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem2565_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem5125_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addAVX512RCOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addAVX512RCOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem645_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 6, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_Reg, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 6, CVT_95_addAVX512RCOperands, 7, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addAVX512RCOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_Reg, 7, CVT_95_addAVX512RCOperands, 8, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addAVX512RCOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem325_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__ImmUnsignedi81_7
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_Reg, 7, CVT_95_addImmOperands, 8, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem1285_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Mem1285_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Mem2565_1
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_1__Mem2565_0
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem2565_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Mem2565_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_3__Reg1_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 4, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem645_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_3__Mem645_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Reg1_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem645_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Mem645_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem325_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_3__Mem325_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem325_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Mem325_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_Reg, 5, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem645_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem325_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_5__Reg1_4__Reg1_3__Imm1_0
  { CVT_95_Reg, 6, CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Reg1_2__ImmUnsignedi81_1
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem645_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem325_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem1285_1__Reg1_3__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 4, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem2565_1__Reg1_3__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 4, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem5125_1__Reg1_3__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 4, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem1285_0__Reg1_2__Reg1_4
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_Done },
  // Convert__Mem2565_0__Reg1_2__Reg1_4
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_Done },
  // Convert__Mem5125_0__Reg1_2__Reg1_4
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_0__Mem5125_1
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_Done },
  // Convert__Reg1_1__Mem5125_0
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__AVX512RC1_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addAVX512RCOperands, 3, CVT_Done },
  // Convert__Reg1_2__Reg1_1__AVX512RC1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addAVX512RCOperands, 1, CVT_Done },
  // Convert__Mem1285_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem2565_2__Reg1_1__ImmUnsignedi81_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Mem1285_0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Mem2565_0__Reg1_1__ImmUnsignedi81_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_2
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem5125_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Mem5125_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0
  { CVT_95_Reg, 2, CVT_Tied, 0, CVT_95_Reg, 4, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addImmOperands, 6, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1__Reg1_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Reg1_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Mem645_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_2__Mem645_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Mem325_2
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_2__Mem325_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1__Mem645_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_1__Mem325_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addAVX512RCOperands, 4, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addAVX512RCOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_Reg, 7, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_Reg, 7, CVT_95_addAVX512RCOperands, 8, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addMemOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addMemOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Mem645_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addMemOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem645_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem645_1__Reg1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Reg1_1__Mem645_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Mem325_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addMemOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem325_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem325_1__Reg1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Reg1_1__Mem325_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_0__Tie0__MemVX645_1__Tie1
  { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Tied, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Tie0__MemVX645_1__Tie1
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Tied, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVY645_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_Tied, 0, CVT_Tied, 1, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVY645_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_Tied, 0, CVT_Tied, 1, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_0__Tie0__MemVX325_1__Tie1
  { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Tied, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Tie0__MemVX325_1__Tie1
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Tied, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_0__Tie0__MemVY325_1__Tie1
  { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Tied, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Tie0__MemVY325_1__Tie1
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Tied, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ325_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_Tied, 0, CVT_Tied, 1, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ325_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_Tied, 0, CVT_Tied, 1, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_1__MemVY325_3
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 4, CVT_Done },
  // Convert__Reg1_2__MemVY325_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_1__MemVZ325_3
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 4, CVT_Done },
  // Convert__Reg1_2__MemVZ325_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_1__MemVZ645_3
  { CVT_95_Reg, 2, CVT_95_addMemOperands, 4, CVT_Done },
  // Convert__Reg1_2__MemVZ645_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_0__Tie0__MemVY645_1__Tie1
  { CVT_95_Reg, 3, CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Tied, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Tie0__MemVY645_1__Tie1
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_addMemOperands, 2, CVT_Tied, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ645_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_Tied, 0, CVT_Tied, 1, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ645_0
  { CVT_95_Reg, 2, CVT_95_Reg, 4, CVT_Tied, 0, CVT_Tied, 1, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Mem1285_2__Reg1_1__Reg1_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem2565_2__Reg1_1__Reg1_0
  { CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem1285_0__Reg1_1__Reg1_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Mem2565_0__Reg1_1__Reg1_2
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Mem2565_1__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem5125_1__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem2565_0__Reg1_1
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem5125_0__Reg1_1
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__Mem645_1__Reg1_3__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 4, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem645_0__Reg1_2__Reg1_4
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_Done },
  // Convert__Mem325_1__Reg1_3__Reg1_0
  { CVT_95_addMemOperands, 2, CVT_95_Reg, 4, CVT_95_Reg, 1, CVT_Done },
  // Convert__Mem325_0__Reg1_2__Reg1_4
  { CVT_95_addMemOperands, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_2__Mem325_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem5125_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem325_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Mem325_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem645_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem645_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Mem645_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_17
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_imm_95_17, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_17
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_imm_95_17, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_17
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_imm_95_17, 0, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_17
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_imm_95_17, 0, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_1
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_imm_95_1, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_1
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_imm_95_1, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_1
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_imm_95_1, 0, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_1
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_imm_95_1, 0, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_16
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_imm_95_16, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_16
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_imm_95_16, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_16
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_imm_95_16, 0, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_16
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_imm_95_16, 0, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_0
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_0
  { CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addMemOperands, 1, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_5__Reg1_4__Mem325_2__Imm1_0
  { CVT_95_Reg, 6, CVT_95_Reg, 5, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_5__Reg1_4__Mem645_2__Imm1_0
  { CVT_95_Reg, 6, CVT_95_Reg, 5, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_Reg, 8, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_addMemOperands, 8, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_addMemOperands, 8, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_addMemOperands, 8, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_6__Mem325_7__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_addMemOperands, 8, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_5__Reg1_7__Reg1_4__Mem325_2__Imm1_0
  { CVT_95_Reg, 6, CVT_95_Reg, 8, CVT_95_Reg, 5, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Reg1_6__Mem645_7__Imm1_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_addMemOperands, 8, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_5__Reg1_7__Reg1_4__Mem645_2__Imm1_0
  { CVT_95_Reg, 6, CVT_95_Reg, 8, CVT_95_Reg, 5, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_Reg, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem325_1__ImmUnsignedi81_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5__ImmUnsignedi81_7
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 8, CVT_Done },
  // Convert__Reg1_4__Reg1_6__Reg1_3__Mem325_1__ImmUnsignedi81_0
  { CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem645_1__ImmUnsignedi81_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5__ImmUnsignedi81_7
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 8, CVT_Done },
  // Convert__Reg1_4__Reg1_6__Reg1_3__Mem645_1__ImmUnsignedi81_0
  { CVT_95_Reg, 5, CVT_95_Reg, 7, CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Mem325_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Mem645_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_addMemOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__Imm1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3__Imm1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addMemOperands, 4, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3__Imm1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_Reg, 4, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3__Imm1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addMemOperands, 4, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3__Imm1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_Reg, 4, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Reg1_2__Reg1_1__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem1285_2__Reg1_1__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Mem2565_2__Reg1_1__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_addMemOperands, 3, CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Reg1_2__Mem1285_1__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__Reg1_3__Reg1_2__Mem2565_1__Imm1_0
  { CVT_95_Reg, 5, CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__GR32orGR641_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addGR32orGR64Operands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem85_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__GR32orGR641_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addGR32orGR64Operands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem85_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Mem165_2__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addMemOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Reg1_2__Mem165_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem1285_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem2565_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_Done },
  // Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 6, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 6, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 6, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_Tied, 0, CVT_95_Reg, 5, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 6, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0
  { CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 8, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_addMemOperands, 5, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 6, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 8, CVT_Done },
  // Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_95_Reg, 6, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_2__Mem1285_1__Reg1_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_0__Mem1285_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Mem1285_1__Imm1_2
  { CVT_95_Reg, 1, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 3, CVT_Done },
  // Convert__Reg1_2__Mem1285_1__Imm1_0
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_3__MemVZ325_1__Tie0__Reg1_0
  { CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_Tied, 0, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_2__MemVZ325_0__Tie0__Reg1_4
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Tied, 0, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_3__MemVY645_1__Tie0__Reg1_0
  { CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_Tied, 0, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_2__MemVY645_0__Tie0__Reg1_4
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Tied, 0, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_3__MemVZ645_1__Tie0__Reg1_0
  { CVT_95_Reg, 4, CVT_95_addMemOperands, 2, CVT_Tied, 0, CVT_95_Reg, 1, CVT_Done },
  // Convert__Reg1_2__MemVZ645_0__Tie0__Reg1_4
  { CVT_95_Reg, 3, CVT_95_addMemOperands, 1, CVT_Tied, 0, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_3__ImmUnsignedi81_4
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addImmOperands, 5, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 5, CVT_95_addMemOperands, 6, CVT_95_addImmOperands, 7, CVT_Done },
  // Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0
  { CVT_95_Reg, 4, CVT_Tied, 0, CVT_95_Reg, 6, CVT_95_Reg, 3, CVT_95_addMemOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6__ImmUnsignedi81_7
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_Reg, 6, CVT_95_addMemOperands, 7, CVT_95_addImmOperands, 8, CVT_Done },
  // Convert__AbsMem161_0
  { CVT_95_addAbsMemOperands, 1, CVT_Done },
};

void X86AsmParser::
convertToMCInst(unsigned Kind, MCInst &Inst, unsigned Opcode,
                const OperandVector &Operands) {
  assert(Kind < CVT_NUM_SIGNATURES && "Invalid signature!");
  const uint8_t *Converter = ConversionTable[Kind];
  Inst.setOpcode(Opcode);
  for (const uint8_t *p = Converter; *p; p+= 2) {
    switch (*p) {
    default: llvm_unreachable("invalid conversion entry!");
    case CVT_Reg:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addRegOperands(Inst, 1);
      break;
    case CVT_Tied:
      Inst.addOperand(Inst.getOperand(*(p + 1)));
      break;
    case CVT_imm_95_10:
      Inst.addOperand(MCOperand::CreateImm(10));
      break;
    case CVT_95_addImmOperands:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addImmOperands(Inst, 1);
      break;
    case CVT_95_Reg:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addRegOperands(Inst, 1);
      break;
    case CVT_95_addMemOperands:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addMemOperands(Inst, 5);
      break;
    case CVT_95_addAbsMemOperands:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addAbsMemOperands(Inst, 1);
      break;
    case CVT_95_addDstIdxOperands:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addDstIdxOperands(Inst, 1);
      break;
    case CVT_95_addSrcIdxOperands:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addSrcIdxOperands(Inst, 2);
      break;
    case CVT_95_addGR32orGR64Operands:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addGR32orGR64Operands(Inst, 1);
      break;
    case CVT_regST0:
      Inst.addOperand(MCOperand::CreateReg(X86::ST0));
      break;
    case CVT_regST1:
      Inst.addOperand(MCOperand::CreateReg(X86::ST1));
      break;
    case CVT_95_addMemOffsOperands:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addMemOffsOperands(Inst, 2);
      break;
    case CVT_imm_95_17:
      Inst.addOperand(MCOperand::CreateImm(17));
      break;
    case CVT_imm_95_1:
      Inst.addOperand(MCOperand::CreateImm(1));
      break;
    case CVT_imm_95_16:
      Inst.addOperand(MCOperand::CreateImm(16));
      break;
    case CVT_imm_95_0:
      Inst.addOperand(MCOperand::CreateImm(0));
      break;
    case CVT_95_addAVX512RCOperands:
      static_cast<X86Operand&>(*Operands[*(p + 1)]).addAVX512RCOperands(Inst, 1);
      break;
    }
  }
}

void X86AsmParser::
convertToMapAndConstraints(unsigned Kind,
                           const OperandVector &Operands) {
  assert(Kind < CVT_NUM_SIGNATURES && "Invalid signature!");
  unsigned NumMCOperands = 0;
  const uint8_t *Converter = ConversionTable[Kind];
  for (const uint8_t *p = Converter; *p; p+= 2) {
    switch (*p) {
    default: llvm_unreachable("invalid conversion entry!");
    case CVT_Reg:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("r");
      ++NumMCOperands;
      break;
    case CVT_Tied:
      ++NumMCOperands;
      break;
    case CVT_imm_95_10:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addImmOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_Reg:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("r");
      NumMCOperands += 1;
      break;
    case CVT_95_addMemOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 5;
      break;
    case CVT_95_addAbsMemOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addDstIdxOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addSrcIdxOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_95_addGR32orGR64Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_regST0:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      ++NumMCOperands;
      break;
    case CVT_regST1:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      ++NumMCOperands;
      break;
    case CVT_95_addMemOffsOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 2;
      break;
    case CVT_imm_95_17:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_imm_95_1:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_imm_95_16:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_imm_95_0:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addAVX512RCOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    }
  }
}

namespace {

/// MatchClassKind - The kinds of classes which participate in
/// instruction matching.
enum MatchClassKind {
  InvalidMatchClass = 0,
  MCK__STAR_, // '*'
  MCK_b, // 'b'
  MCK_d, // 'd'
  MCK_pd, // 'pd'
  MCK_ps, // 'ps'
  MCK_q, // 'q'
  MCK_sd, // 'sd'
  MCK_ss, // 'ss'
  MCK_ub, // 'ub'
  MCK_ud, // 'ud'
  MCK_uq, // 'uq'
  MCK_uw, // 'uw'
  MCK_w, // 'w'
  MCK__123_, // '{'
  MCK__123_1to16_125_, // '{1to16}'
  MCK__123_1to2_125_, // '{1to2}'
  MCK__123_1to4_125_, // '{1to4}'
  MCK__123_1to8_125_, // '{1to8}'
  MCK__123_sae_125_, // '{sae}'
  MCK__123_z_125_, // '{z}'
  MCK__123_z_125__123_sae_125_, // '{z}{sae}'
  MCK__125_, // '}'
  MCK__125__123_sae_125_, // '}{sae}'
  MCK_AL, // register class 'AL'
  MCK_CL, // register class 'CL'
  MCK_GR8_ABCD_L, // register class 'GR8_ABCD_L'
  MCK_GR8_ABCD_H, // register class 'GR8_ABCD_H'
  MCK_GR8_NOREX, // register class 'GR8_NOREX'
  MCK_GR8, // register class 'GR8'
  MCK_AX, // register class 'AX'
  MCK_DX, // register class 'DX'
  MCK_GR16_ABCD, // register class 'GR16_ABCD'
  MCK_GR16_NOREX, // register class 'GR16_NOREX'
  MCK_GR16, // register class 'GR16'
  MCK_EAX, // register class 'EAX'
  MCK_EDX, // register class 'EDX'
  MCK_GR32_AD, // register class 'GR32_AD'
  MCK_ECX, // register class 'ECX'
  MCK_Reg20, // derived register class
  MCK_Reg21, // derived register class
  MCK_Reg22, // derived register class
  MCK_Reg23, // derived register class
  MCK_Reg25, // derived register class
  MCK_GR32_NOAX, // register class 'GR32_NOAX'
  MCK_GR32_TC, // register class 'GR32_TC'
  MCK_GR32_ABCD, // register class 'GR32_ABCD'
  MCK_GR32_NOREX_NOSP, // register class 'GR32_NOREX_NOSP'
  MCK_GR32_NOREX, // register class 'GR32_NOREX'
  MCK_GR32_NOSP, // register class 'GR32_NOSP'
  MCK_GR32, // register class 'GR32'
  MCK_RAX, // register class 'RAX'
  MCK_RDX, // register class 'RDX'
  MCK_Reg28, // derived register class
  MCK_RCX, // register class 'RCX'
  MCK_Reg43, // derived register class
  MCK_Reg29, // derived register class
  MCK_Reg49, // derived register class
  MCK_Reg37, // derived register class
  MCK_Reg51, // derived register class
  MCK_Reg50, // derived register class
  MCK_Reg48, // derived register class
  MCK_GR64_ABCD, // register class 'GR64_ABCD'
  MCK_GR64_NOREX_NOSP, // register class 'GR64_NOREX_NOSP'
  MCK_Reg32, // derived register class
  MCK_Reg38, // derived register class
  MCK_Reg40, // derived register class
  MCK_Reg44, // derived register class
  MCK_Reg45, // derived register class
  MCK_Reg46, // derived register class
  MCK_Reg47, // derived register class
  MCK_GR64_TCW64, // register class 'GR64_TCW64'
  MCK_GR64_NOSP, // register class 'GR64_NOSP'
  MCK_Reg33, // derived register class
  MCK_GR64_NOREX, // register class 'GR64_NOREX'
  MCK_GR64_TC, // register class 'GR64_TC'
  MCK_GR64, // register class 'GR64'
  MCK_VR64, // register class 'VR64'
  MCK_RFP32, // register class 'RFP32,RFP64,RFP80'
  MCK_XMM0, // register class 'XMM0'
  MCK_FR32, // register class 'FR32,FR64,VR128'
  MCK_FR32X, // register class 'FR32X,FR64X,VR128X'
  MCK_VR256, // register class 'VR256'
  MCK_VR256X, // register class 'VR256X'
  MCK_Reg60, // derived register class
  MCK_VR512, // register class 'VR512'
  MCK_VK1WM, // register class 'VK1WM,VK2WM,VK4WM,VK8WM,VK16WM,VK32WM,VK64WM'
  MCK_VK1, // register class 'VK1,VK2,VK4,VK8,VK16,VK32,VK64'
  MCK_ST0, // register class 'ST0'
  MCK_RST, // register class 'RST'
  MCK_FPCCR, // register class 'FPCCR'
  MCK_CCR, // register class 'CCR'
  MCK_CS, // register class 'CS'
  MCK_DS, // register class 'DS'
  MCK_SS, // register class 'SS'
  MCK_ES, // register class 'ES'
  MCK_FS, // register class 'FS'
  MCK_GS, // register class 'GS'
  MCK_SEGMENT_REG, // register class 'SEGMENT_REG'
  MCK_DEBUG_REG, // register class 'DEBUG_REG'
  MCK_CONTROL_REG, // register class 'CONTROL_REG'
  MCK_AVX512RC, // user defined class 'AVX512RCOperand'
  MCK_ImmSExti64i8, // user defined class 'ImmSExti64i8AsmOperand'
  MCK_ImmSExti16i8, // user defined class 'ImmSExti16i8AsmOperand'
  MCK_ImmSExti32i8, // user defined class 'ImmSExti32i8AsmOperand'
  MCK_ImmSExti64i32, // user defined class 'ImmSExti64i32AsmOperand'
  MCK_Imm, // user defined class 'ImmAsmOperand'
  MCK_ImmUnsignedi8, // user defined class 'ImmUnsignedi8AsmOperand'
  MCK_AbsMem16, // user defined class 'X86AbsMem16AsmOperand'
  MCK_AbsMem, // user defined class 'X86AbsMemAsmOperand'
  MCK_DstIdx16, // user defined class 'X86DstIdx16Operand'
  MCK_DstIdx32, // user defined class 'X86DstIdx32Operand'
  MCK_DstIdx64, // user defined class 'X86DstIdx64Operand'
  MCK_DstIdx8, // user defined class 'X86DstIdx8Operand'
  MCK_GR32orGR64, // user defined class 'X86GR32orGR64AsmOperand'
  MCK_Mem128, // user defined class 'X86Mem128AsmOperand'
  MCK_Mem16, // user defined class 'X86Mem16AsmOperand'
  MCK_Mem256, // user defined class 'X86Mem256AsmOperand'
  MCK_Mem32, // user defined class 'X86Mem32AsmOperand'
  MCK_Mem512, // user defined class 'X86Mem512AsmOperand'
  MCK_Mem64, // user defined class 'X86Mem64AsmOperand'
  MCK_Mem80, // user defined class 'X86Mem80AsmOperand'
  MCK_Mem8, // user defined class 'X86Mem8AsmOperand'
  MCK_Mem, // user defined class 'X86MemAsmOperand'
  MCK_MemOffs16_16, // user defined class 'X86MemOffs16_16AsmOperand'
  MCK_MemOffs16_32, // user defined class 'X86MemOffs16_32AsmOperand'
  MCK_MemOffs16_8, // user defined class 'X86MemOffs16_8AsmOperand'
  MCK_MemOffs32_16, // user defined class 'X86MemOffs32_16AsmOperand'
  MCK_MemOffs32_32, // user defined class 'X86MemOffs32_32AsmOperand'
  MCK_MemOffs32_64, // user defined class 'X86MemOffs32_64AsmOperand'
  MCK_MemOffs32_8, // user defined class 'X86MemOffs32_8AsmOperand'
  MCK_MemOffs64_16, // user defined class 'X86MemOffs64_16AsmOperand'
  MCK_MemOffs64_32, // user defined class 'X86MemOffs64_32AsmOperand'
  MCK_MemOffs64_64, // user defined class 'X86MemOffs64_64AsmOperand'
  MCK_MemOffs64_8, // user defined class 'X86MemOffs64_8AsmOperand'
  MCK_MemVX32, // user defined class 'X86MemVX32Operand'
  MCK_MemVX64, // user defined class 'X86MemVX64Operand'
  MCK_MemVY32, // user defined class 'X86MemVY32Operand'
  MCK_MemVY64, // user defined class 'X86MemVY64Operand'
  MCK_MemVZ32, // user defined class 'X86MemVZ32Operand'
  MCK_MemVZ64, // user defined class 'X86MemVZ64Operand'
  MCK_SrcIdx16, // user defined class 'X86SrcIdx16Operand'
  MCK_SrcIdx32, // user defined class 'X86SrcIdx32Operand'
  MCK_SrcIdx64, // user defined class 'X86SrcIdx64Operand'
  MCK_SrcIdx8, // user defined class 'X86SrcIdx8Operand'
  NumMatchClassKinds
};

}

static MatchClassKind matchTokenString(StringRef Name) {
  switch (Name.size()) {
  default: break;
  case 1:	 // 7 strings to match.
    switch (Name[0]) {
    default: break;
    case '*':	 // 1 string to match.
      return MCK__STAR_;	 // "*"
    case 'b':	 // 1 string to match.
      return MCK_b;	 // "b"
    case 'd':	 // 1 string to match.
      return MCK_d;	 // "d"
    case 'q':	 // 1 string to match.
      return MCK_q;	 // "q"
    case 'w':	 // 1 string to match.
      return MCK_w;	 // "w"
    case '{':	 // 1 string to match.
      return MCK__123_;	 // "{"
    case '}':	 // 1 string to match.
      return MCK__125_;	 // "}"
    }
    break;
  case 2:	 // 8 strings to match.
    switch (Name[0]) {
    default: break;
    case 'p':	 // 2 strings to match.
      switch (Name[1]) {
      default: break;
      case 'd':	 // 1 string to match.
        return MCK_pd;	 // "pd"
      case 's':	 // 1 string to match.
        return MCK_ps;	 // "ps"
      }
      break;
    case 's':	 // 2 strings to match.
      switch (Name[1]) {
      default: break;
      case 'd':	 // 1 string to match.
        return MCK_sd;	 // "sd"
      case 's':	 // 1 string to match.
        return MCK_ss;	 // "ss"
      }
      break;
    case 'u':	 // 4 strings to match.
      switch (Name[1]) {
      default: break;
      case 'b':	 // 1 string to match.
        return MCK_ub;	 // "ub"
      case 'd':	 // 1 string to match.
        return MCK_ud;	 // "ud"
      case 'q':	 // 1 string to match.
        return MCK_uq;	 // "uq"
      case 'w':	 // 1 string to match.
        return MCK_uw;	 // "uw"
      }
      break;
    }
    break;
  case 3:	 // 1 string to match.
    if (memcmp(Name.data()+0, "{z}", 3))
      break;
    return MCK__123_z_125_;	 // "{z}"
  case 5:	 // 1 string to match.
    if (memcmp(Name.data()+0, "{sae}", 5))
      break;
    return MCK__123_sae_125_;	 // "{sae}"
  case 6:	 // 4 strings to match.
    switch (Name[0]) {
    default: break;
    case '{':	 // 3 strings to match.
      if (memcmp(Name.data()+1, "1to", 3))
        break;
      switch (Name[4]) {
      default: break;
      case '2':	 // 1 string to match.
        if (Name[5] != '}')
          break;
        return MCK__123_1to2_125_;	 // "{1to2}"
      case '4':	 // 1 string to match.
        if (Name[5] != '}')
          break;
        return MCK__123_1to4_125_;	 // "{1to4}"
      case '8':	 // 1 string to match.
        if (Name[5] != '}')
          break;
        return MCK__123_1to8_125_;	 // "{1to8}"
      }
      break;
    case '}':	 // 1 string to match.
      if (memcmp(Name.data()+1, "{sae}", 5))
        break;
      return MCK__125__123_sae_125_;	 // "}{sae}"
    }
    break;
  case 7:	 // 1 string to match.
    if (memcmp(Name.data()+0, "{1to16}", 7))
      break;
    return MCK__123_1to16_125_;	 // "{1to16}"
  case 8:	 // 1 string to match.
    if (memcmp(Name.data()+0, "{z}{sae}", 8))
      break;
    return MCK__123_z_125__123_sae_125_;	 // "{z}{sae}"
  }
  return InvalidMatchClass;
}

/// isSubclass - Compute whether \p A is a subclass of \p B.
static bool isSubclass(MatchClassKind A, MatchClassKind B) {
  if (A == B)
    return true;

  switch (A) {
  default:
    return false;

  case MCK_AL:
    switch (B) {
    default: return false;
    case MCK_GR8_ABCD_L: return true;
    case MCK_GR8_NOREX: return true;
    case MCK_GR8: return true;
    }

  case MCK_CL:
    switch (B) {
    default: return false;
    case MCK_GR8_ABCD_L: return true;
    case MCK_GR8_NOREX: return true;
    case MCK_GR8: return true;
    }

  case MCK_GR8_ABCD_L:
    switch (B) {
    default: return false;
    case MCK_GR8_NOREX: return true;
    case MCK_GR8: return true;
    }

  case MCK_GR8_ABCD_H:
    switch (B) {
    default: return false;
    case MCK_GR8_NOREX: return true;
    case MCK_GR8: return true;
    }

  case MCK_GR8_NOREX:
    return B == MCK_GR8;

  case MCK_AX:
    switch (B) {
    default: return false;
    case MCK_GR16_ABCD: return true;
    case MCK_GR16_NOREX: return true;
    case MCK_GR16: return true;
    }

  case MCK_DX:
    switch (B) {
    default: return false;
    case MCK_GR16_ABCD: return true;
    case MCK_GR16_NOREX: return true;
    case MCK_GR16: return true;
    }

  case MCK_GR16_ABCD:
    switch (B) {
    default: return false;
    case MCK_GR16_NOREX: return true;
    case MCK_GR16: return true;
    }

  case MCK_GR16_NOREX:
    return B == MCK_GR16;

  case MCK_EAX:
    switch (B) {
    default: return false;
    case MCK_GR32_AD: return true;
    case MCK_GR32_TC: return true;
    case MCK_GR32_ABCD: return true;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_EDX:
    switch (B) {
    default: return false;
    case MCK_GR32_AD: return true;
    case MCK_Reg20: return true;
    case MCK_Reg21: return true;
    case MCK_Reg22: return true;
    case MCK_Reg23: return true;
    case MCK_Reg25: return true;
    case MCK_GR32_NOAX: return true;
    case MCK_GR32_TC: return true;
    case MCK_GR32_ABCD: return true;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_GR32_AD:
    switch (B) {
    default: return false;
    case MCK_GR32_TC: return true;
    case MCK_GR32_ABCD: return true;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_ECX:
    switch (B) {
    default: return false;
    case MCK_Reg20: return true;
    case MCK_Reg21: return true;
    case MCK_Reg22: return true;
    case MCK_Reg23: return true;
    case MCK_Reg25: return true;
    case MCK_GR32_NOAX: return true;
    case MCK_GR32_TC: return true;
    case MCK_GR32_ABCD: return true;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_Reg20:
    switch (B) {
    default: return false;
    case MCK_Reg21: return true;
    case MCK_Reg22: return true;
    case MCK_Reg23: return true;
    case MCK_Reg25: return true;
    case MCK_GR32_NOAX: return true;
    case MCK_GR32_TC: return true;
    case MCK_GR32_ABCD: return true;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_Reg21:
    switch (B) {
    default: return false;
    case MCK_Reg22: return true;
    case MCK_Reg23: return true;
    case MCK_Reg25: return true;
    case MCK_GR32_NOAX: return true;
    case MCK_GR32_ABCD: return true;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_Reg22:
    switch (B) {
    default: return false;
    case MCK_Reg23: return true;
    case MCK_Reg25: return true;
    case MCK_GR32_NOAX: return true;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_Reg23:
    switch (B) {
    default: return false;
    case MCK_GR32_NOAX: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32: return true;
    }

  case MCK_Reg25:
    switch (B) {
    default: return false;
    case MCK_GR32_NOAX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_GR32_NOAX:
    return B == MCK_GR32;

  case MCK_GR32_TC:
    switch (B) {
    default: return false;
    case MCK_GR32_ABCD: return true;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_GR32_ABCD:
    switch (B) {
    default: return false;
    case MCK_GR32_NOREX_NOSP: return true;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_GR32_NOREX_NOSP:
    switch (B) {
    default: return false;
    case MCK_GR32_NOREX: return true;
    case MCK_GR32_NOSP: return true;
    case MCK_GR32: return true;
    }

  case MCK_GR32_NOREX:
    return B == MCK_GR32;

  case MCK_GR32_NOSP:
    return B == MCK_GR32;

  case MCK_RAX:
    switch (B) {
    default: return false;
    case MCK_Reg28: return true;
    case MCK_Reg29: return true;
    case MCK_Reg37: return true;
    case MCK_GR64_ABCD: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg38: return true;
    case MCK_Reg40: return true;
    case MCK_GR64_TCW64: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_RDX:
    switch (B) {
    default: return false;
    case MCK_Reg28: return true;
    case MCK_Reg43: return true;
    case MCK_Reg29: return true;
    case MCK_Reg49: return true;
    case MCK_Reg37: return true;
    case MCK_Reg51: return true;
    case MCK_Reg50: return true;
    case MCK_Reg48: return true;
    case MCK_GR64_ABCD: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg38: return true;
    case MCK_Reg40: return true;
    case MCK_Reg44: return true;
    case MCK_Reg45: return true;
    case MCK_Reg46: return true;
    case MCK_Reg47: return true;
    case MCK_GR64_TCW64: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg28:
    switch (B) {
    default: return false;
    case MCK_Reg29: return true;
    case MCK_Reg37: return true;
    case MCK_GR64_ABCD: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg38: return true;
    case MCK_Reg40: return true;
    case MCK_GR64_TCW64: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_RCX:
    switch (B) {
    default: return false;
    case MCK_Reg43: return true;
    case MCK_Reg29: return true;
    case MCK_Reg49: return true;
    case MCK_Reg37: return true;
    case MCK_Reg51: return true;
    case MCK_Reg50: return true;
    case MCK_Reg48: return true;
    case MCK_GR64_ABCD: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg38: return true;
    case MCK_Reg40: return true;
    case MCK_Reg44: return true;
    case MCK_Reg45: return true;
    case MCK_Reg46: return true;
    case MCK_Reg47: return true;
    case MCK_GR64_TCW64: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg43:
    switch (B) {
    default: return false;
    case MCK_Reg29: return true;
    case MCK_Reg49: return true;
    case MCK_Reg37: return true;
    case MCK_Reg51: return true;
    case MCK_Reg50: return true;
    case MCK_Reg48: return true;
    case MCK_GR64_ABCD: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg38: return true;
    case MCK_Reg40: return true;
    case MCK_Reg44: return true;
    case MCK_Reg45: return true;
    case MCK_Reg46: return true;
    case MCK_Reg47: return true;
    case MCK_GR64_TCW64: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg29:
    switch (B) {
    default: return false;
    case MCK_Reg37: return true;
    case MCK_GR64_ABCD: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg38: return true;
    case MCK_Reg40: return true;
    case MCK_GR64_TCW64: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg49:
    switch (B) {
    default: return false;
    case MCK_Reg37: return true;
    case MCK_Reg50: return true;
    case MCK_Reg48: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg38: return true;
    case MCK_Reg40: return true;
    case MCK_Reg45: return true;
    case MCK_Reg46: return true;
    case MCK_Reg47: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg37:
    switch (B) {
    default: return false;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg38: return true;
    case MCK_Reg40: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg51:
    switch (B) {
    default: return false;
    case MCK_Reg50: return true;
    case MCK_Reg48: return true;
    case MCK_Reg38: return true;
    case MCK_Reg47: return true;
    case MCK_GR64_TCW64: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg50:
    switch (B) {
    default: return false;
    case MCK_Reg48: return true;
    case MCK_Reg38: return true;
    case MCK_Reg47: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg48:
    switch (B) {
    default: return false;
    case MCK_Reg47: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64: return true;
    }

  case MCK_GR64_ABCD:
    switch (B) {
    default: return false;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64: return true;
    }

  case MCK_GR64_NOREX_NOSP:
    switch (B) {
    default: return false;
    case MCK_Reg32: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg32:
    switch (B) {
    default: return false;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg38:
    switch (B) {
    default: return false;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg40:
    switch (B) {
    default: return false;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg44:
    switch (B) {
    default: return false;
    case MCK_Reg48: return true;
    case MCK_GR64_ABCD: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg45: return true;
    case MCK_Reg46: return true;
    case MCK_Reg47: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg45:
    switch (B) {
    default: return false;
    case MCK_Reg48: return true;
    case MCK_GR64_NOREX_NOSP: return true;
    case MCK_Reg32: return true;
    case MCK_Reg46: return true;
    case MCK_Reg47: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg46:
    switch (B) {
    default: return false;
    case MCK_Reg32: return true;
    case MCK_Reg47: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_NOREX: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg47:
    switch (B) {
    default: return false;
    case MCK_Reg33: return true;
    case MCK_GR64: return true;
    }

  case MCK_GR64_TCW64:
    switch (B) {
    default: return false;
    case MCK_Reg38: return true;
    case MCK_GR64_NOSP: return true;
    case MCK_Reg33: return true;
    case MCK_GR64_TC: return true;
    case MCK_GR64: return true;
    }

  case MCK_GR64_NOSP:
    switch (B) {
    default: return false;
    case MCK_Reg33: return true;
    case MCK_GR64: return true;
    }

  case MCK_Reg33:
    return B == MCK_GR64;

  case MCK_GR64_NOREX:
    return B == MCK_GR64;

  case MCK_GR64_TC:
    return B == MCK_GR64;

  case MCK_XMM0:
    switch (B) {
    default: return false;
    case MCK_FR32: return true;
    case MCK_FR32X: return true;
    }

  case MCK_FR32:
    return B == MCK_FR32X;

  case MCK_VR256:
    return B == MCK_VR256X;

  case MCK_Reg60:
    return B == MCK_VR512;

  case MCK_VK1WM:
    return B == MCK_VK1;

  case MCK_ST0:
    return B == MCK_RST;

  case MCK_CS:
    return B == MCK_SEGMENT_REG;

  case MCK_DS:
    return B == MCK_SEGMENT_REG;

  case MCK_SS:
    return B == MCK_SEGMENT_REG;

  case MCK_ES:
    return B == MCK_SEGMENT_REG;

  case MCK_FS:
    return B == MCK_SEGMENT_REG;

  case MCK_GS:
    return B == MCK_SEGMENT_REG;

  case MCK_ImmSExti64i8:
    switch (B) {
    default: return false;
    case MCK_ImmSExti16i8: return true;
    case MCK_ImmSExti32i8: return true;
    case MCK_ImmSExti64i32: return true;
    case MCK_Imm: return true;
    }

  case MCK_ImmSExti16i8:
    switch (B) {
    default: return false;
    case MCK_ImmSExti64i32: return true;
    case MCK_Imm: return true;
    }

  case MCK_ImmSExti32i8:
    return B == MCK_Imm;

  case MCK_ImmSExti64i32:
    return B == MCK_Imm;

  case MCK_AbsMem16:
    switch (B) {
    default: return false;
    case MCK_AbsMem: return true;
    case MCK_Mem: return true;
    }

  case MCK_AbsMem:
    return B == MCK_Mem;

  case MCK_DstIdx16:
    return B == MCK_Mem16;

  case MCK_DstIdx32:
    return B == MCK_Mem32;

  case MCK_DstIdx64:
    return B == MCK_Mem64;

  case MCK_DstIdx8:
    return B == MCK_Mem8;

  case MCK_MemOffs16_16:
    return B == MCK_Mem16;

  case MCK_MemOffs16_32:
    return B == MCK_Mem32;

  case MCK_MemOffs16_8:
    return B == MCK_Mem8;

  case MCK_MemOffs32_16:
    return B == MCK_Mem16;

  case MCK_MemOffs32_32:
    return B == MCK_Mem32;

  case MCK_MemOffs32_64:
    return B == MCK_Mem64;

  case MCK_MemOffs32_8:
    return B == MCK_Mem8;

  case MCK_MemOffs64_16:
    return B == MCK_Mem16;

  case MCK_MemOffs64_32:
    return B == MCK_Mem32;

  case MCK_MemOffs64_64:
    return B == MCK_Mem64;

  case MCK_MemOffs64_8:
    return B == MCK_Mem8;

  case MCK_SrcIdx16:
    return B == MCK_Mem16;

  case MCK_SrcIdx32:
    return B == MCK_Mem32;

  case MCK_SrcIdx64:
    return B == MCK_Mem64;

  case MCK_SrcIdx8:
    return B == MCK_Mem8;
  }
}

static unsigned validateOperandClass(MCParsedAsmOperand &GOp, MatchClassKind Kind) {
  X86Operand &Operand = (X86Operand&)GOp;
  if (Kind == InvalidMatchClass)
    return MCTargetAsmParser::Match_InvalidOperand;

  if (Operand.isToken())
    return isSubclass(matchTokenString(Operand.getToken()), Kind) ?
             MCTargetAsmParser::Match_Success :
             MCTargetAsmParser::Match_InvalidOperand;

  // 'AVX512RC' class
  if (Kind == MCK_AVX512RC) {
    if (Operand.isAVX512RC())
      return MCTargetAsmParser::Match_Success;
  }

  // 'ImmSExti64i8' class
  if (Kind == MCK_ImmSExti64i8) {
    if (Operand.isImmSExti64i8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'ImmSExti16i8' class
  if (Kind == MCK_ImmSExti16i8) {
    if (Operand.isImmSExti16i8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'ImmSExti32i8' class
  if (Kind == MCK_ImmSExti32i8) {
    if (Operand.isImmSExti32i8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'ImmSExti64i32' class
  if (Kind == MCK_ImmSExti64i32) {
    if (Operand.isImmSExti64i32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Imm' class
  if (Kind == MCK_Imm) {
    if (Operand.isImm())
      return MCTargetAsmParser::Match_Success;
  }

  // 'ImmUnsignedi8' class
  if (Kind == MCK_ImmUnsignedi8) {
    if (Operand.isImmUnsignedi8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'AbsMem16' class
  if (Kind == MCK_AbsMem16) {
    if (Operand.isAbsMem16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'AbsMem' class
  if (Kind == MCK_AbsMem) {
    if (Operand.isAbsMem())
      return MCTargetAsmParser::Match_Success;
  }

  // 'DstIdx16' class
  if (Kind == MCK_DstIdx16) {
    if (Operand.isDstIdx16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'DstIdx32' class
  if (Kind == MCK_DstIdx32) {
    if (Operand.isDstIdx32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'DstIdx64' class
  if (Kind == MCK_DstIdx64) {
    if (Operand.isDstIdx64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'DstIdx8' class
  if (Kind == MCK_DstIdx8) {
    if (Operand.isDstIdx8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'GR32orGR64' class
  if (Kind == MCK_GR32orGR64) {
    if (Operand.isGR32orGR64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem128' class
  if (Kind == MCK_Mem128) {
    if (Operand.isMem128())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem16' class
  if (Kind == MCK_Mem16) {
    if (Operand.isMem16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem256' class
  if (Kind == MCK_Mem256) {
    if (Operand.isMem256())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem32' class
  if (Kind == MCK_Mem32) {
    if (Operand.isMem32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem512' class
  if (Kind == MCK_Mem512) {
    if (Operand.isMem512())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem64' class
  if (Kind == MCK_Mem64) {
    if (Operand.isMem64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem80' class
  if (Kind == MCK_Mem80) {
    if (Operand.isMem80())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem8' class
  if (Kind == MCK_Mem8) {
    if (Operand.isMem8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'Mem' class
  if (Kind == MCK_Mem) {
    if (Operand.isMem())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs16_16' class
  if (Kind == MCK_MemOffs16_16) {
    if (Operand.isMemOffs16_16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs16_32' class
  if (Kind == MCK_MemOffs16_32) {
    if (Operand.isMemOffs16_32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs16_8' class
  if (Kind == MCK_MemOffs16_8) {
    if (Operand.isMemOffs16_8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs32_16' class
  if (Kind == MCK_MemOffs32_16) {
    if (Operand.isMemOffs32_16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs32_32' class
  if (Kind == MCK_MemOffs32_32) {
    if (Operand.isMemOffs32_32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs32_64' class
  if (Kind == MCK_MemOffs32_64) {
    if (Operand.isMemOffs32_64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs32_8' class
  if (Kind == MCK_MemOffs32_8) {
    if (Operand.isMemOffs32_8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs64_16' class
  if (Kind == MCK_MemOffs64_16) {
    if (Operand.isMemOffs64_16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs64_32' class
  if (Kind == MCK_MemOffs64_32) {
    if (Operand.isMemOffs64_32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs64_64' class
  if (Kind == MCK_MemOffs64_64) {
    if (Operand.isMemOffs64_64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemOffs64_8' class
  if (Kind == MCK_MemOffs64_8) {
    if (Operand.isMemOffs64_8())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemVX32' class
  if (Kind == MCK_MemVX32) {
    if (Operand.isMemVX32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemVX64' class
  if (Kind == MCK_MemVX64) {
    if (Operand.isMemVX64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemVY32' class
  if (Kind == MCK_MemVY32) {
    if (Operand.isMemVY32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemVY64' class
  if (Kind == MCK_MemVY64) {
    if (Operand.isMemVY64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemVZ32' class
  if (Kind == MCK_MemVZ32) {
    if (Operand.isMemVZ32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'MemVZ64' class
  if (Kind == MCK_MemVZ64) {
    if (Operand.isMemVZ64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SrcIdx16' class
  if (Kind == MCK_SrcIdx16) {
    if (Operand.isSrcIdx16())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SrcIdx32' class
  if (Kind == MCK_SrcIdx32) {
    if (Operand.isSrcIdx32())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SrcIdx64' class
  if (Kind == MCK_SrcIdx64) {
    if (Operand.isSrcIdx64())
      return MCTargetAsmParser::Match_Success;
  }

  // 'SrcIdx8' class
  if (Kind == MCK_SrcIdx8) {
    if (Operand.isSrcIdx8())
      return MCTargetAsmParser::Match_Success;
  }

  if (Operand.isReg()) {
    MatchClassKind OpKind;
    switch (Operand.getReg()) {
    default: OpKind = InvalidMatchClass; break;
    case X86::AL: OpKind = MCK_AL; break;
    case X86::DL: OpKind = MCK_GR8_ABCD_L; break;
    case X86::CL: OpKind = MCK_CL; break;
    case X86::BL: OpKind = MCK_GR8_ABCD_L; break;
    case X86::AH: OpKind = MCK_GR8_ABCD_H; break;
    case X86::DH: OpKind = MCK_GR8_ABCD_H; break;
    case X86::CH: OpKind = MCK_GR8_ABCD_H; break;
    case X86::BH: OpKind = MCK_GR8_ABCD_H; break;
    case X86::SIL: OpKind = MCK_GR8; break;
    case X86::DIL: OpKind = MCK_GR8; break;
    case X86::BPL: OpKind = MCK_GR8; break;
    case X86::SPL: OpKind = MCK_GR8; break;
    case X86::R8B: OpKind = MCK_GR8; break;
    case X86::R9B: OpKind = MCK_GR8; break;
    case X86::R10B: OpKind = MCK_GR8; break;
    case X86::R11B: OpKind = MCK_GR8; break;
    case X86::R12B: OpKind = MCK_GR8; break;
    case X86::R13B: OpKind = MCK_GR8; break;
    case X86::R14B: OpKind = MCK_GR8; break;
    case X86::R15B: OpKind = MCK_GR8; break;
    case X86::AX: OpKind = MCK_AX; break;
    case X86::DX: OpKind = MCK_DX; break;
    case X86::CX: OpKind = MCK_GR16_ABCD; break;
    case X86::BX: OpKind = MCK_GR16_ABCD; break;
    case X86::SI: OpKind = MCK_GR16_NOREX; break;
    case X86::DI: OpKind = MCK_GR16_NOREX; break;
    case X86::BP: OpKind = MCK_GR16_NOREX; break;
    case X86::SP: OpKind = MCK_GR16_NOREX; break;
    case X86::R8W: OpKind = MCK_GR16; break;
    case X86::R9W: OpKind = MCK_GR16; break;
    case X86::R10W: OpKind = MCK_GR16; break;
    case X86::R11W: OpKind = MCK_GR16; break;
    case X86::R12W: OpKind = MCK_GR16; break;
    case X86::R13W: OpKind = MCK_GR16; break;
    case X86::R14W: OpKind = MCK_GR16; break;
    case X86::R15W: OpKind = MCK_GR16; break;
    case X86::EAX: OpKind = MCK_EAX; break;
    case X86::EDX: OpKind = MCK_EDX; break;
    case X86::ECX: OpKind = MCK_ECX; break;
    case X86::EBX: OpKind = MCK_Reg21; break;
    case X86::ESI: OpKind = MCK_Reg22; break;
    case X86::EDI: OpKind = MCK_Reg22; break;
    case X86::EBP: OpKind = MCK_Reg22; break;
    case X86::ESP: OpKind = MCK_Reg23; break;
    case X86::R8D: OpKind = MCK_Reg25; break;
    case X86::R9D: OpKind = MCK_Reg25; break;
    case X86::R10D: OpKind = MCK_Reg25; break;
    case X86::R11D: OpKind = MCK_Reg25; break;
    case X86::R12D: OpKind = MCK_Reg25; break;
    case X86::R13D: OpKind = MCK_Reg25; break;
    case X86::R14D: OpKind = MCK_Reg25; break;
    case X86::R15D: OpKind = MCK_Reg25; break;
    case X86::RAX: OpKind = MCK_RAX; break;
    case X86::RDX: OpKind = MCK_RDX; break;
    case X86::RCX: OpKind = MCK_RCX; break;
    case X86::RBX: OpKind = MCK_Reg44; break;
    case X86::RSI: OpKind = MCK_Reg49; break;
    case X86::RDI: OpKind = MCK_Reg49; break;
    case X86::RBP: OpKind = MCK_Reg45; break;
    case X86::RSP: OpKind = MCK_Reg46; break;
    case X86::R8: OpKind = MCK_Reg51; break;
    case X86::R9: OpKind = MCK_Reg51; break;
    case X86::R10: OpKind = MCK_Reg48; break;
    case X86::R11: OpKind = MCK_Reg51; break;
    case X86::R12: OpKind = MCK_Reg48; break;
    case X86::R13: OpKind = MCK_Reg48; break;
    case X86::R14: OpKind = MCK_Reg48; break;
    case X86::R15: OpKind = MCK_Reg48; break;
    case X86::RIP: OpKind = MCK_Reg40; break;
    case X86::MM0: OpKind = MCK_VR64; break;
    case X86::MM1: OpKind = MCK_VR64; break;
    case X86::MM2: OpKind = MCK_VR64; break;
    case X86::MM3: OpKind = MCK_VR64; break;
    case X86::MM4: OpKind = MCK_VR64; break;
    case X86::MM5: OpKind = MCK_VR64; break;
    case X86::MM6: OpKind = MCK_VR64; break;
    case X86::MM7: OpKind = MCK_VR64; break;
    case X86::FP0: OpKind = MCK_RFP32; break;
    case X86::FP1: OpKind = MCK_RFP32; break;
    case X86::FP2: OpKind = MCK_RFP32; break;
    case X86::FP3: OpKind = MCK_RFP32; break;
    case X86::FP4: OpKind = MCK_RFP32; break;
    case X86::FP5: OpKind = MCK_RFP32; break;
    case X86::FP6: OpKind = MCK_RFP32; break;
    case X86::XMM0: OpKind = MCK_XMM0; break;
    case X86::XMM1: OpKind = MCK_FR32; break;
    case X86::XMM2: OpKind = MCK_FR32; break;
    case X86::XMM3: OpKind = MCK_FR32; break;
    case X86::XMM4: OpKind = MCK_FR32; break;
    case X86::XMM5: OpKind = MCK_FR32; break;
    case X86::XMM6: OpKind = MCK_FR32; break;
    case X86::XMM7: OpKind = MCK_FR32; break;
    case X86::XMM8: OpKind = MCK_FR32; break;
    case X86::XMM9: OpKind = MCK_FR32; break;
    case X86::XMM10: OpKind = MCK_FR32; break;
    case X86::XMM11: OpKind = MCK_FR32; break;
    case X86::XMM12: OpKind = MCK_FR32; break;
    case X86::XMM13: OpKind = MCK_FR32; break;
    case X86::XMM14: OpKind = MCK_FR32; break;
    case X86::XMM15: OpKind = MCK_FR32; break;
    case X86::XMM16: OpKind = MCK_FR32X; break;
    case X86::XMM17: OpKind = MCK_FR32X; break;
    case X86::XMM18: OpKind = MCK_FR32X; break;
    case X86::XMM19: OpKind = MCK_FR32X; break;
    case X86::XMM20: OpKind = MCK_FR32X; break;
    case X86::XMM21: OpKind = MCK_FR32X; break;
    case X86::XMM22: OpKind = MCK_FR32X; break;
    case X86::XMM23: OpKind = MCK_FR32X; break;
    case X86::XMM24: OpKind = MCK_FR32X; break;
    case X86::XMM25: OpKind = MCK_FR32X; break;
    case X86::XMM26: OpKind = MCK_FR32X; break;
    case X86::XMM27: OpKind = MCK_FR32X; break;
    case X86::XMM28: OpKind = MCK_FR32X; break;
    case X86::XMM29: OpKind = MCK_FR32X; break;
    case X86::XMM30: OpKind = MCK_FR32X; break;
    case X86::XMM31: OpKind = MCK_FR32X; break;
    case X86::YMM0: OpKind = MCK_VR256; break;
    case X86::YMM1: OpKind = MCK_VR256; break;
    case X86::YMM2: OpKind = MCK_VR256; break;
    case X86::YMM3: OpKind = MCK_VR256; break;
    case X86::YMM4: OpKind = MCK_VR256; break;
    case X86::YMM5: OpKind = MCK_VR256; break;
    case X86::YMM6: OpKind = MCK_VR256; break;
    case X86::YMM7: OpKind = MCK_VR256; break;
    case X86::YMM8: OpKind = MCK_VR256; break;
    case X86::YMM9: OpKind = MCK_VR256; break;
    case X86::YMM10: OpKind = MCK_VR256; break;
    case X86::YMM11: OpKind = MCK_VR256; break;
    case X86::YMM12: OpKind = MCK_VR256; break;
    case X86::YMM13: OpKind = MCK_VR256; break;
    case X86::YMM14: OpKind = MCK_VR256; break;
    case X86::YMM15: OpKind = MCK_VR256; break;
    case X86::YMM16: OpKind = MCK_VR256X; break;
    case X86::YMM17: OpKind = MCK_VR256X; break;
    case X86::YMM18: OpKind = MCK_VR256X; break;
    case X86::YMM19: OpKind = MCK_VR256X; break;
    case X86::YMM20: OpKind = MCK_VR256X; break;
    case X86::YMM21: OpKind = MCK_VR256X; break;
    case X86::YMM22: OpKind = MCK_VR256X; break;
    case X86::YMM23: OpKind = MCK_VR256X; break;
    case X86::YMM24: OpKind = MCK_VR256X; break;
    case X86::YMM25: OpKind = MCK_VR256X; break;
    case X86::YMM26: OpKind = MCK_VR256X; break;
    case X86::YMM27: OpKind = MCK_VR256X; break;
    case X86::YMM28: OpKind = MCK_VR256X; break;
    case X86::YMM29: OpKind = MCK_VR256X; break;
    case X86::YMM30: OpKind = MCK_VR256X; break;
    case X86::YMM31: OpKind = MCK_VR256X; break;
    case X86::ZMM0: OpKind = MCK_Reg60; break;
    case X86::ZMM1: OpKind = MCK_Reg60; break;
    case X86::ZMM2: OpKind = MCK_Reg60; break;
    case X86::ZMM3: OpKind = MCK_Reg60; break;
    case X86::ZMM4: OpKind = MCK_Reg60; break;
    case X86::ZMM5: OpKind = MCK_Reg60; break;
    case X86::ZMM6: OpKind = MCK_Reg60; break;
    case X86::ZMM7: OpKind = MCK_Reg60; break;
    case X86::ZMM8: OpKind = MCK_Reg60; break;
    case X86::ZMM9: OpKind = MCK_Reg60; break;
    case X86::ZMM10: OpKind = MCK_Reg60; break;
    case X86::ZMM11: OpKind = MCK_Reg60; break;
    case X86::ZMM12: OpKind = MCK_Reg60; break;
    case X86::ZMM13: OpKind = MCK_Reg60; break;
    case X86::ZMM14: OpKind = MCK_Reg60; break;
    case X86::ZMM15: OpKind = MCK_Reg60; break;
    case X86::ZMM16: OpKind = MCK_VR512; break;
    case X86::ZMM17: OpKind = MCK_VR512; break;
    case X86::ZMM18: OpKind = MCK_VR512; break;
    case X86::ZMM19: OpKind = MCK_VR512; break;
    case X86::ZMM20: OpKind = MCK_VR512; break;
    case X86::ZMM21: OpKind = MCK_VR512; break;
    case X86::ZMM22: OpKind = MCK_VR512; break;
    case X86::ZMM23: OpKind = MCK_VR512; break;
    case X86::ZMM24: OpKind = MCK_VR512; break;
    case X86::ZMM25: OpKind = MCK_VR512; break;
    case X86::ZMM26: OpKind = MCK_VR512; break;
    case X86::ZMM27: OpKind = MCK_VR512; break;
    case X86::ZMM28: OpKind = MCK_VR512; break;
    case X86::ZMM29: OpKind = MCK_VR512; break;
    case X86::ZMM30: OpKind = MCK_VR512; break;
    case X86::ZMM31: OpKind = MCK_VR512; break;
    case X86::K0: OpKind = MCK_VK1; break;
    case X86::K1: OpKind = MCK_VK1WM; break;
    case X86::K2: OpKind = MCK_VK1WM; break;
    case X86::K3: OpKind = MCK_VK1WM; break;
    case X86::K4: OpKind = MCK_VK1WM; break;
    case X86::K5: OpKind = MCK_VK1WM; break;
    case X86::K6: OpKind = MCK_VK1WM; break;
    case X86::K7: OpKind = MCK_VK1WM; break;
    case X86::ST0: OpKind = MCK_ST0; break;
    case X86::ST1: OpKind = MCK_RST; break;
    case X86::ST2: OpKind = MCK_RST; break;
    case X86::ST3: OpKind = MCK_RST; break;
    case X86::ST4: OpKind = MCK_RST; break;
    case X86::ST5: OpKind = MCK_RST; break;
    case X86::ST6: OpKind = MCK_RST; break;
    case X86::ST7: OpKind = MCK_RST; break;
    case X86::FPSW: OpKind = MCK_FPCCR; break;
    case X86::EFLAGS: OpKind = MCK_CCR; break;
    case X86::CS: OpKind = MCK_CS; break;
    case X86::DS: OpKind = MCK_DS; break;
    case X86::SS: OpKind = MCK_SS; break;
    case X86::ES: OpKind = MCK_ES; break;
    case X86::FS: OpKind = MCK_FS; break;
    case X86::GS: OpKind = MCK_GS; break;
    case X86::PSEUDO_NACL_SEG: OpKind = MCK_SEGMENT_REG; break;
    case X86::DR0: OpKind = MCK_DEBUG_REG; break;
    case X86::DR1: OpKind = MCK_DEBUG_REG; break;
    case X86::DR2: OpKind = MCK_DEBUG_REG; break;
    case X86::DR3: OpKind = MCK_DEBUG_REG; break;
    case X86::DR4: OpKind = MCK_DEBUG_REG; break;
    case X86::DR5: OpKind = MCK_DEBUG_REG; break;
    case X86::DR6: OpKind = MCK_DEBUG_REG; break;
    case X86::DR7: OpKind = MCK_DEBUG_REG; break;
    case X86::CR0: OpKind = MCK_CONTROL_REG; break;
    case X86::CR1: OpKind = MCK_CONTROL_REG; break;
    case X86::CR2: OpKind = MCK_CONTROL_REG; break;
    case X86::CR3: OpKind = MCK_CONTROL_REG; break;
    case X86::CR4: OpKind = MCK_CONTROL_REG; break;
    case X86::CR5: OpKind = MCK_CONTROL_REG; break;
    case X86::CR6: OpKind = MCK_CONTROL_REG; break;
    case X86::CR7: OpKind = MCK_CONTROL_REG; break;
    case X86::CR8: OpKind = MCK_CONTROL_REG; break;
    case X86::CR9: OpKind = MCK_CONTROL_REG; break;
    case X86::CR10: OpKind = MCK_CONTROL_REG; break;
    case X86::CR11: OpKind = MCK_CONTROL_REG; break;
    case X86::CR12: OpKind = MCK_CONTROL_REG; break;
    case X86::CR13: OpKind = MCK_CONTROL_REG; break;
    case X86::CR14: OpKind = MCK_CONTROL_REG; break;
    case X86::CR15: OpKind = MCK_CONTROL_REG; break;
    }
    return isSubclass(OpKind, Kind) ? MCTargetAsmParser::Match_Success :
                                      MCTargetAsmParser::Match_InvalidOperand;
  }

  return MCTargetAsmParser::Match_InvalidOperand;
}

uint64_t X86AsmParser::
ComputeAvailableFeatures(uint64_t FB) const {
  uint64_t Features = 0;
  if (((FB & X86::FeatureAVX512) != 0))
    Features |= Feature_HasAVX512;
  if (((FB & X86::FeatureCDI) != 0))
    Features |= Feature_HasCDI;
  if (((FB & X86::FeaturePFI) != 0))
    Features |= Feature_HasPFI;
  if (((FB & X86::FeatureERI) != 0))
    Features |= Feature_HasERI;
  if (((FB & X86::FeatureDQI) != 0))
    Features |= Feature_HasDQI;
  if (((FB & X86::FeatureBWI) != 0))
    Features |= Feature_HasBWI;
  if (((FB & X86::FeatureVLX) != 0))
    Features |= Feature_HasVLX;
  if (((FB & X86::Mode64Bit) == 0))
    Features |= Feature_Not64BitMode;
  if (((FB & X86::Mode64Bit) != 0))
    Features |= Feature_In64BitMode;
  if (((FB & X86::Mode16Bit) != 0))
    Features |= Feature_In16BitMode;
  if (((FB & X86::Mode16Bit) == 0))
    Features |= Feature_Not16BitMode;
  if (((FB & X86::Mode32Bit) != 0))
    Features |= Feature_In32BitMode;
  return Features;
}

static const char *const MnemonicTable =
    "\003aaa\003aad\003aam\003aas\003adc\004adcb\004adcl\004adcq\004adcw\004"
    "adcx\005adcxl\005adcxq\003add\004addb\004addl\005addpd\005addps\004addq"
    "\005addsd\005addss\010addsubpd\010addsubps\004addw\004adox\005adoxl\005"
    "adoxq\006aesdec\naesdeclast\006aesenc\naesenclast\006aesimc\017aeskeyge"
    "nassist\003and\004andb\004andl\004andn\005andnl\006andnpd\006andnps\005"
    "andnq\005andpd\005andps\004andq\004andw\004arpl\005bextr\006bextrl\006b"
    "extrq\007blcfill\004blci\005blcic\006blcmsk\004blcs\007blendpd\007blend"
    "ps\010blendvpd\010blendvps\007blsfill\004blsi\005blsic\005blsil\005blsi"
    "q\006blsmsk\007blsmskl\007blsmskq\004blsr\005blsrl\005blsrq\005bound\003"
    "bsf\004bsfl\004bsfq\004bsfw\003bsr\004bsrl\004bsrq\004bsrw\005bswap\006"
    "bswapl\006bswapq\002bt\003btc\004btcl\004btcq\004btcw\003btl\003btq\003"
    "btr\004btrl\004btrq\004btrw\003bts\004btsl\004btsq\004btsw\003btw\004bz"
    "hi\005bzhil\005bzhiq\004call\005calll\005callq\005callw\004cbtw\003cbw\003"
    "cdq\004cdqe\004clac\003clc\003cld\007clflush\nclflushopt\004clgi\003cli"
    "\004clrb\004clrl\004clrq\004clrw\004cltd\004cltq\004clts\004clwb\003cmc"
    "\005cmova\006cmovae\007cmovael\007cmovaeq\007cmovaew\006cmoval\006cmova"
    "q\006cmovaw\005cmovb\006cmovbe\007cmovbel\007cmovbeq\007cmovbew\006cmov"
    "bl\006cmovbq\006cmovbw\005cmove\006cmovel\006cmoveq\006cmovew\005cmovg\006"
    "cmovge\007cmovgel\007cmovgeq\007cmovgew\006cmovgl\006cmovgq\006cmovgw\005"
    "cmovl\006cmovle\007cmovlel\007cmovleq\007cmovlew\006cmovll\006cmovlq\006"
    "cmovlw\006cmovne\007cmovnel\007cmovneq\007cmovnew\006cmovno\007cmovnol\007"
    "cmovnoq\007cmovnow\006cmovnp\007cmovnpl\007cmovnpq\007cmovnpw\006cmovns"
    "\007cmovnsl\007cmovnsq\007cmovnsw\005cmovo\006cmovol\006cmovoq\006cmovo"
    "w\005cmovp\006cmovpl\006cmovpq\006cmovpw\005cmovs\006cmovsl\006cmovsq\006"
    "cmovsw\003cmp\004cmpb\004cmpl\005cmppd\005cmpps\004cmpq\005cmpsb\005cmp"
    "sd\005cmpsl\005cmpsq\005cmpss\005cmpsw\004cmpw\007cmpxchg\ncmpxchg16b\t"
    "cmpxchg8b\010cmpxchgb\010cmpxchgl\010cmpxchgq\010cmpxchgw\006comisd\006"
    "comiss\005cpuid\003cqo\004cqto\005crc32\006crc32b\006crc32l\006crc32q\006"
    "crc32w\002cs\010cvtdq2pd\010cvtdq2ps\010cvtpd2dq\010cvtpd2pi\010cvtpd2p"
    "s\010cvtpi2pd\010cvtpi2ps\010cvtps2dq\010cvtps2pd\010cvtps2pi\010cvtsd2"
    "si\tcvtsd2sil\tcvtsd2siq\010cvtsd2ss\010cvtsi2sd\tcvtsi2sdl\tcvtsi2sdq\010"
    "cvtsi2ss\tcvtsi2ssl\tcvtsi2ssq\010cvtss2sd\010cvtss2si\tcvtss2sil\tcvts"
    "s2siq\tcvttpd2dq\tcvttpd2pi\tcvttps2dq\tcvttps2pi\tcvttsd2si\ncvttsd2si"
    "l\ncvttsd2siq\tcvttss2si\ncvttss2sil\ncvttss2siq\003cwd\004cwde\004cwtd"
    "\004cwtl\003daa\003das\006data16\003dec\004decb\004decl\004decq\004decw"
    "\003div\004divb\004divl\005divpd\005divps\004divq\005divsd\005divss\004"
    "divw\004dppd\004dpps\002ds\004emms\005encls\005enclu\005enter\002es\tex"
    "tractps\005extrq\005f2xm1\004fabs\004fadd\005faddl\005faddp\005fadds\004"
    "fbld\005fbstp\004fchs\006fcmovb\007fcmovbe\006fcmove\007fcmovnb\010fcmo"
    "vnbe\007fcmovne\007fcmovnu\006fcmovu\004fcom\005fcomi\005fcoml\005fcomp"
    "\006fcompi\006fcompl\006fcompp\006fcomps\005fcoms\004fcos\007fdecstp\004"
    "fdiv\005fdivl\005fdivp\005fdivr\006fdivrl\006fdivrp\006fdivrs\005fdivs\005"
    "femms\005ffree\005fiadd\006fiaddl\006fiadds\005ficom\006ficoml\006ficom"
    "p\007ficompl\007ficomps\006ficoms\005fidiv\006fidivl\006fidivr\007fidiv"
    "rl\007fidivrs\006fidivs\004fild\005fildl\006fildll\005filds\005fimul\006"
    "fimull\006fimuls\007fincstp\004fist\005fistl\005fistp\006fistpl\007fist"
    "pll\006fistps\005fists\006fisttp\007fisttpl\010fisttpll\007fisttps\005f"
    "isub\006fisubl\006fisubr\007fisubrl\007fisubrs\006fisubs\003fld\004fld1"
    "\005fldcw\006fldenv\004fldl\006fldl2e\006fldl2t\006fldlg2\006fldln2\005"
    "fldpi\004flds\004fldt\004fldz\004fmul\005fmull\005fmulp\005fmuls\006fnc"
    "lex\006fninit\004fnop\006fnsave\006fnstcw\007fnstenv\006fnstsw\006fpata"
    "n\005fprem\006fprem1\005fptan\007frndint\006frstor\002fs\006fscale\004f"
    "sin\007fsincos\005fsqrt\003fst\004fstl\004fstp\005fstpl\005fstps\005fst"
    "pt\004fsts\004fsub\005fsubl\005fsubp\005fsubr\006fsubrl\006fsubrp\006fs"
    "ubrs\005fsubs\004ftst\005fucom\006fucomi\006fucomp\007fucompi\007fucomp"
    "p\004fxam\004fxch\007fxrstor\tfxrstor64\006fxsave\010fxsave64\007fxtrac"
    "t\005fyl2x\007fyl2xp1\006getsec\002gs\006haddpd\006haddps\003hlt\006hsu"
    "bpd\006hsubps\004idiv\005idivb\005idivl\005idivq\005idivw\004imul\005im"
    "ulb\005imull\005imulq\005imulw\002in\003inb\003inc\004incb\004incl\004i"
    "ncq\004incw\003inl\004insb\004insd\010insertps\007insertq\004insl\004in"
    "sw\003int\004int3\004into\004invd\006invept\006invlpg\007invlpga\007inv"
    "pcid\007invvpid\003inw\004iret\005iretd\005iretl\005iretq\005iretw\002j"
    "a\003jae\002jb\003jbe\004jcxz\002je\005jecxz\002jg\003jge\002jl\003jle\003"
    "jmp\004jmpl\004jmpq\004jmpw\003jne\003jno\003jnp\003jns\002jo\002jp\005"
    "jrcxz\002js\005kandb\005kandd\006kandnb\006kandnd\006kandnq\006kandnw\005"
    "kandq\005kandw\005kmovb\005kmovd\005kmovq\005kmovw\005knotb\005knotd\005"
    "knotq\005knotw\004korb\004kord\004korq\010kortestb\010kortestd\010korte"
    "stq\010kortestw\004korw\010kshiftlb\010kshiftld\010kshiftlq\010kshiftlw"
    "\010kshiftrb\010kshiftrd\010kshiftrq\010kshiftrw\010kunpckbw\006kxnorb\006"
    "kxnord\006kxnorq\006kxnorw\005kxorb\005kxord\005kxorq\005kxorw\004lahf\003"
    "lar\004larl\004larq\004larw\005lcall\006lcalll\006lcallq\006lcallw\005l"
    "ddqu\007ldmxcsr\003lds\004ldsl\004ldsw\003lea\004leal\004leaq\005leave\004"
    "leaw\003les\004lesl\004lesw\006lfence\003lfs\004lfsl\004lfsq\004lfsw\004"
    "lgdt\005lgdtl\005lgdtq\005lgdtw\003lgs\004lgsl\004lgsq\004lgsw\004lidt\005"
    "lidtl\005lidtq\005lidtw\004ljmp\005ljmpl\005ljmpq\005ljmpw\004lldt\005l"
    "ldtw\004lmsw\005lmsww\004lock\004lods\005lodsb\005lodsd\005lodsl\005lod"
    "sq\005lodsw\004loop\005loope\006loopne\005lretl\005lretq\005lretw\003ls"
    "l\004lsll\004lslq\004lslw\003lss\004lssl\004lssq\004lssw\003ltr\004ltrw"
    "\005lzcnt\006lzcntl\006lzcntq\006lzcntw\nmaskmovdqu\010maskmovq\005maxp"
    "d\005maxps\005maxsd\005maxss\006mfence\005minpd\005minps\005minsd\005mi"
    "nss\007monitor\007montmul\003mov\006movabs\007movabsb\007movabsl\007mov"
    "absq\007movabsw\006movapd\006movaps\004movb\005movbe\006movbel\006movbe"
    "q\006movbew\004movd\007movddup\007movdq2q\006movdqa\006movdqu\007movhlp"
    "s\006movhpd\006movhps\004movl\007movlhps\006movlpd\006movlps\010movmskp"
    "d\010movmskps\007movntdq\010movntdqa\006movnti\007movntil\007movntiq\007"
    "movntpd\007movntps\006movntq\007movntsd\007movntss\004movq\007movq2dq\005"
    "movsb\006movsbl\006movsbq\006movsbw\005movsd\010movshdup\005movsl\010mo"
    "vsldup\006movslq\005movsq\005movss\005movsw\006movswl\006movswq\005movs"
    "x\006movsxd\006movupd\006movups\004movw\006movzbl\006movzbq\006movzbw\006"
    "movzwl\006movzwq\005movzx\007mpsadbw\003mul\004mulb\004mull\005mulpd\005"
    "mulps\004mulq\005mulsd\005mulss\004mulw\004mulx\005mulxl\005mulxq\005mw"
    "ait\tnaclandsp\nnaclandspq\007naclasp\010naclaspq\010naclcall\007nacljm"
    "p\nnaclrestbp\022naclrestsp_noflags\007naclret\010naclreti\tnaclspadj\007"
    "naclssp\010naclsspq\003neg\004negb\004negl\004negq\004negw\003nop\004no"
    "pl\004nopw\003not\004notb\004notl\004notq\004notw\002or\003orb\003orl\004"
    "orpd\004orps\003orq\003orw\003out\004outb\004outl\005outsb\005outsd\005"
    "outsl\005outsw\004outw\005pabsb\005pabsd\005pabsw\010packssdw\010packss"
    "wb\010packusdw\010packuswb\005paddb\005paddd\005paddq\006paddsb\006padd"
    "sw\007paddusb\007paddusw\005paddw\007palignr\004pand\005pandn\005pause\005"
    "pavgb\007pavgusb\005pavgw\010pblendvb\007pblendw\014pclmulhqhqdq\014pcl"
    "mulhqlqdq\014pclmullqhqdq\014pclmullqlqdq\tpclmulqdq\007pcmpeqb\007pcmp"
    "eqd\007pcmpeqq\007pcmpeqw\tpcmpestri\tpcmpestrm\007pcmpgtb\007pcmpgtd\007"
    "pcmpgtq\007pcmpgtw\tpcmpistri\tpcmpistrm\007pcommit\004pdep\005pdepl\005"
    "pdepq\004pext\005pextl\005pextq\006pextrb\006pextrd\006pextrq\006pextrw"
    "\005pf2id\005pf2iw\005pfacc\005pfadd\007pfcmpeq\007pfcmpge\007pfcmpgt\005"
    "pfmax\005pfmin\005pfmul\006pfnacc\007pfpnacc\005pfrcp\010pfrcpit1\010pf"
    "rcpit2\010pfrsqit1\007pfrsqrt\005pfsub\006pfsubr\006phaddd\007phaddsw\006"
    "phaddw\nphminposuw\006phsubd\007phsubsw\006phsubw\005pi2fd\005pi2fw\006"
    "pinsrb\006pinsrd\006pinsrq\006pinsrw\tpmaddubsw\007pmaddwd\006pmaxsb\006"
    "pmaxsd\006pmaxsw\006pmaxub\006pmaxud\006pmaxuw\006pminsb\006pminsd\006p"
    "minsw\006pminub\006pminud\006pminuw\010pmovmskb\010pmovsxbd\010pmovsxbq"
    "\010pmovsxbw\010pmovsxdq\010pmovsxwd\010pmovsxwq\010pmovzxbd\010pmovzxb"
    "q\010pmovzxbw\010pmovzxdq\010pmovzxwd\010pmovzxwq\006pmuldq\010pmulhrsw"
    "\007pmulhrw\007pmulhuw\006pmulhw\006pmulld\006pmullw\007pmuludq\003pop\005"
    "popal\005popaw\006popcnt\007popcntl\007popcntq\007popcntw\004popf\005po"
    "pfd\005popfl\005popfq\005popfw\004popl\004popq\004popw\003por\010prefet"
    "ch\013prefetchnta\nprefetcht0\nprefetcht1\nprefetcht2\tprefetchw\006psa"
    "dbw\006pshufb\006pshufd\007pshufhw\007pshuflw\006pshufw\006psignb\006ps"
    "ignd\006psignw\005pslld\006pslldq\005psllq\005psllw\005psrad\005psraw\005"
    "psrld\006psrldq\005psrlq\005psrlw\005psubb\005psubd\005psubq\006psubsb\006"
    "psubsw\007psubusb\007psubusw\005psubw\006pswapd\005ptest\tpunpckhbw\tpu"
    "npckhdq\npunpckhqdq\tpunpckhwd\tpunpcklbw\tpunpckldq\npunpcklqdq\tpunpc"
    "klwd\004push\006pushal\006pushaw\005pushf\006pushfd\006pushfl\006pushfq"
    "\006pushfw\005pushl\005pushq\005pushw\004pxor\003rcl\004rclb\004rcll\004"
    "rclq\004rclw\005rcpps\005rcpss\003rcr\004rcrb\004rcrl\004rcrq\004rcrw\010"
    "rdfsbase\trdfsbasel\trdfsbaseq\010rdgsbase\trdgsbasel\trdgsbaseq\005rdm"
    "sr\005rdpmc\006rdrand\007rdrandl\007rdrandq\007rdrandw\006rdseed\007rds"
    "eedl\007rdseedq\007rdseedw\005rdtsc\006rdtscp\003rep\005repne\003ret\004"
    "retf\005retfq\004retl\004retq\004retw\005rex64\003rol\004rolb\004roll\004"
    "rolq\004rolw\003ror\004rorb\004rorl\004rorq\004rorw\004rorx\005rorxl\005"
    "rorxq\007roundpd\007roundps\007roundsd\007roundss\003rsm\007rsqrtps\007"
    "rsqrtss\004sahf\003sar\004sarb\004sarl\004sarq\004sarw\004sarx\005sarxl"
    "\005sarxq\003sbb\004sbbb\004sbbl\004sbbq\004sbbw\004scas\005scasb\005sc"
    "asd\005scasl\005scasq\005scasw\004seta\005setae\004setb\005setbe\004set"
    "e\004setg\005setge\004setl\005setle\005setne\005setno\005setnp\005setns"
    "\004seto\004setp\004sets\006sfence\004sgdt\005sgdtl\005sgdtq\005sgdtw\010"
    "sha1msg1\010sha1msg2\tsha1nexte\tsha1rnds4\nsha256msg1\nsha256msg2\013s"
    "ha256rnds2\003shl\004shlb\004shld\005shldl\005shldq\005shldw\004shll\004"
    "shlq\004shlw\004shlx\005shlxl\005shlxq\003shr\004shrb\004shrd\005shrdl\005"
    "shrdq\005shrdw\004shrl\004shrq\004shrw\004shrx\005shrxl\005shrxq\006shu"
    "fpd\006shufps\004sidt\005sidtl\005sidtq\005sidtw\006skinit\004sldt\005s"
    "ldtl\005sldtq\005sldtw\004smsw\005smswl\005smswq\005smsww\006sqrtpd\006"
    "sqrtps\006sqrtsd\006sqrtss\002ss\004stac\003stc\003std\004stgi\003sti\007"
    "stmxcsr\004stos\005stosb\005stosd\005stosl\005stosq\005stosw\003str\004"
    "strl\004strq\004strw\003sub\004subb\004subl\005subpd\005subps\004subq\005"
    "subsd\005subss\004subw\006swapgs\007syscall\010sysenter\007sysexit\010s"
    "ysexitl\010sysexitq\006sysret\007sysretl\007sysretq\006t1mskc\004test\005"
    "testb\005testl\005testq\005testw\005tzcnt\006tzcntl\006tzcntq\006tzcntw"
    "\005tzmsk\007ucomisd\007ucomiss\003ud2\004ud2b\010unpckhpd\010unpckhps\010"
    "unpcklpd\010unpcklps\006vaddpd\006vaddps\006vaddsd\006vaddss\tvaddsubpd"
    "\tvaddsubps\007vaesdec\013vaesdeclast\007vaesenc\013vaesenclast\007vaes"
    "imc\020vaeskeygenassist\007valignd\007valignq\007vandnpd\007vandnps\006"
    "vandpd\006vandps\tvblendmpd\tvblendmps\010vblendpd\010vblendps\tvblendv"
    "pd\tvblendvps\016vbroadcastf128\016vbroadcasti128\017vbroadcasti32x4\017"
    "vbroadcasti64x4\014vbroadcastsd\014vbroadcastss\004vcmp\006vcmppd\006vc"
    "mpps\006vcmpsd\006vcmpss\007vcomisd\007vcomiss\013vcompresspd\013vcompr"
    "essps\tvcvtdq2pd\tvcvtdq2ps\tvcvtpd2dq\nvcvtpd2dqx\nvcvtpd2dqy\tvcvtpd2"
    "ps\nvcvtpd2psx\nvcvtpd2psy\nvcvtpd2udq\tvcvtph2ps\tvcvtps2dq\tvcvtps2pd"
    "\tvcvtps2ph\nvcvtps2udq\tvcvtsd2si\nvcvtsd2sil\nvcvtsd2siq\tvcvtsd2ss\n"
    "vcvtsd2usi\tvcvtsi2sd\nvcvtsi2sdl\nvcvtsi2sdq\tvcvtsi2ss\nvcvtsi2ssl\nv"
    "cvtsi2ssq\tvcvtss2sd\tvcvtss2si\nvcvtss2sil\nvcvtss2siq\nvcvtss2usi\nvc"
    "vttpd2dq\013vcvttpd2dqx\013vcvttpd2dqy\013vcvttpd2udq\nvcvttps2dq\013vc"
    "vttps2udq\nvcvttsd2si\013vcvttsd2sil\013vcvttsd2siq\013vcvttsd2usi\nvcv"
    "ttss2si\013vcvttss2sil\013vcvttss2siq\013vcvttss2usi\nvcvtudq2pd\nvcvtu"
    "dq2ps\nvcvtusi2sd\013vcvtusi2sdl\013vcvtusi2sdq\nvcvtusi2ss\013vcvtusi2"
    "ssl\013vcvtusi2ssq\006vdivpd\006vdivps\006vdivsd\006vdivss\005vdppd\005"
    "vdpps\004verr\004verw\007vexp2pd\007vexp2ps\tvexpandpd\tvexpandps\014ve"
    "xtractf128\015vextractf32x4\015vextractf64x4\014vextracti128\015vextrac"
    "ti32x4\015vextracti64x4\nvextractps\013vfmadd132pd\013vfmadd132ps\013vf"
    "madd132sd\013vfmadd132ss\013vfmadd213pd\013vfmadd213ps\013vfmadd213sd\013"
    "vfmadd213ss\013vfmadd231pd\013vfmadd231ps\013vfmadd231sd\013vfmadd231ss"
    "\010vfmaddpd\010vfmaddps\010vfmaddsd\010vfmaddss\016vfmaddsub132pd\016v"
    "fmaddsub132ps\016vfmaddsub213pd\016vfmaddsub213ps\016vfmaddsub231pd\016"
    "vfmaddsub231ps\013vfmaddsubpd\013vfmaddsubps\013vfmsub132pd\013vfmsub13"
    "2ps\013vfmsub132sd\013vfmsub132ss\013vfmsub213pd\013vfmsub213ps\013vfms"
    "ub213sd\013vfmsub213ss\013vfmsub231pd\013vfmsub231ps\013vfmsub231sd\013"
    "vfmsub231ss\016vfmsubadd132pd\016vfmsubadd132ps\016vfmsubadd213pd\016vf"
    "msubadd213ps\016vfmsubadd231pd\016vfmsubadd231ps\013vfmsubaddpd\013vfms"
    "ubaddps\010vfmsubpd\010vfmsubps\010vfmsubsd\010vfmsubss\014vfnmadd132pd"
    "\014vfnmadd132ps\014vfnmadd132sd\014vfnmadd132ss\014vfnmadd213pd\014vfn"
    "madd213ps\014vfnmadd213sd\014vfnmadd213ss\014vfnmadd231pd\014vfnmadd231"
    "ps\014vfnmadd231sd\014vfnmadd231ss\tvfnmaddpd\tvfnmaddps\tvfnmaddsd\tvf"
    "nmaddss\014vfnmsub132pd\014vfnmsub132ps\014vfnmsub132sd\014vfnmsub132ss"
    "\014vfnmsub213pd\014vfnmsub213ps\014vfnmsub213sd\014vfnmsub213ss\014vfn"
    "msub231pd\014vfnmsub231ps\014vfnmsub231sd\014vfnmsub231ss\tvfnmsubpd\tv"
    "fnmsubps\tvfnmsubsd\tvfnmsubss\007vfrczpd\007vfrczps\007vfrczsd\007vfrc"
    "zss\nvgatherdpd\nvgatherdps\015vgatherpf0dpd\015vgatherpf0dps\015vgathe"
    "rpf0qpd\015vgatherpf0qps\015vgatherpf1dpd\015vgatherpf1dps\015vgatherpf"
    "1qpd\015vgatherpf1qps\nvgatherqpd\nvgatherqps\007vhaddpd\007vhaddps\007"
    "vhsubpd\007vhsubps\013vinsertf128\014vinsertf32x4\014vinsertf32x8\014vi"
    "nsertf64x2\014vinsertf64x4\013vinserti128\014vinserti32x4\014vinserti32"
    "x8\014vinserti64x2\014vinserti64x4\tvinsertps\006vlddqu\010vldmxcsr\013"
    "vmaskmovdqu\nvmaskmovpd\nvmaskmovps\006vmaxpd\006vmaxps\006vmaxsd\006vm"
    "axss\006vmcall\007vmclear\006vmfunc\006vminpd\006vminps\006vminsd\006vm"
    "inss\010vmlaunch\006vmload\007vmmcall\007vmovapd\007vmovaps\005vmovd\010"
    "vmovddup\007vmovdqa\tvmovdqa32\tvmovdqa64\007vmovdqu\tvmovdqu16\tvmovdq"
    "u32\tvmovdqu64\010vmovdqu8\010vmovhlps\007vmovhpd\007vmovhps\010vmovlhp"
    "s\007vmovlpd\007vmovlps\tvmovmskpd\tvmovmskps\010vmovntdq\tvmovntdqa\010"
    "vmovntpd\010vmovntps\005vmovq\006vmovsd\tvmovshdup\tvmovsldup\006vmovss"
    "\007vmovupd\007vmovups\010vmpsadbw\007vmptrld\007vmptrst\006vmread\007v"
    "mreadl\007vmreadq\010vmresume\005vmrun\006vmsave\006vmulpd\006vmulps\006"
    "vmulsd\006vmulss\007vmwrite\010vmwritel\010vmwriteq\006vmxoff\005vmxon\005"
    "vorpd\005vorps\006vpabsb\006vpabsd\006vpabsq\006vpabsw\tvpackssdw\tvpac"
    "ksswb\tvpackusdw\tvpackuswb\006vpaddb\006vpaddd\006vpaddq\007vpaddsb\007"
    "vpaddsw\010vpaddusb\010vpaddusw\006vpaddw\010vpalignr\005vpand\006vpand"
    "d\006vpandn\007vpandnd\007vpandnq\006vpandq\006vpavgb\006vpavgw\010vpbl"
    "endd\tvpblendmb\tvpblendmd\tvpblendmq\tvpblendmw\tvpblendvb\010vpblendw"
    "\014vpbroadcastb\014vpbroadcastd\017vpbroadcastmb2q\017vpbroadcastmw2d\014"
    "vpbroadcastq\014vpbroadcastw\015vpclmulhqhqdq\015vpclmulhqlqdq\015vpclm"
    "ullqhqdq\015vpclmullqlqdq\nvpclmulqdq\006vpcmov\005vpcmp\006vpcmpb\006v"
    "pcmpd\010vpcmpeqb\010vpcmpeqd\010vpcmpeqq\010vpcmpeqw\nvpcmpestri\nvpcm"
    "pestrm\010vpcmpgtb\010vpcmpgtd\010vpcmpgtq\010vpcmpgtw\nvpcmpistri\nvpc"
    "mpistrm\006vpcmpq\007vpcmpub\007vpcmpud\007vpcmpuq\007vpcmpuw\006vpcmpw"
    "\005vpcom\006vpcomb\006vpcomd\013vpcompressd\013vpcompressq\006vpcomq\007"
    "vpcomub\007vpcomud\007vpcomuq\007vpcomuw\006vpcomw\013vpconflictd\013vp"
    "conflictq\nvperm2f128\nvperm2i128\006vpermd\010vpermi2d\tvpermi2pd\tvpe"
    "rmi2ps\010vpermi2q\nvpermil2pd\nvpermil2ps\tvpermilpd\tvpermilps\007vpe"
    "rmpd\007vpermps\006vpermq\010vpermt2d\tvpermt2pd\tvpermt2ps\010vpermt2q"
    "\tvpexpandd\tvpexpandq\007vpextrb\007vpextrd\007vpextrq\007vpextrw\nvpg"
    "atherdd\nvpgatherdq\nvpgatherqd\nvpgatherqq\010vphaddbd\010vphaddbq\010"
    "vphaddbw\007vphaddd\010vphadddq\010vphaddsw\tvphaddubd\tvphaddubq\tvpha"
    "ddubw\tvphaddudq\tvphadduwd\tvphadduwq\007vphaddw\010vphaddwd\010vphadd"
    "wq\013vphminposuw\010vphsubbw\007vphsubd\010vphsubdq\010vphsubsw\007vph"
    "subw\010vphsubwd\007vpinsrb\007vpinsrd\007vpinsrq\007vpinsrw\010vplzcnt"
    "d\010vplzcntq\010vpmacsdd\tvpmacsdqh\tvpmacsdql\tvpmacssdd\nvpmacssdqh\n"
    "vpmacssdql\tvpmacsswd\tvpmacssww\010vpmacswd\010vpmacsww\nvpmadcsswd\tv"
    "pmadcswd\nvpmaddubsw\010vpmaddwd\nvpmaskmovd\nvpmaskmovq\007vpmaxsb\007"
    "vpmaxsd\007vpmaxsq\007vpmaxsw\007vpmaxub\007vpmaxud\007vpmaxuq\007vpmax"
    "uw\007vpminsb\007vpminsd\007vpminsq\007vpminsw\007vpminub\007vpminud\007"
    "vpminuq\007vpminuw\007vpmovdb\007vpmovdw\010vpmovm2b\010vpmovm2d\010vpm"
    "ovm2q\010vpmovm2w\tvpmovmskb\007vpmovqb\007vpmovqd\007vpmovqw\010vpmovs"
    "db\010vpmovsdw\010vpmovsqb\010vpmovsqd\010vpmovsqw\tvpmovsxbd\tvpmovsxb"
    "q\tvpmovsxbw\tvpmovsxdq\tvpmovsxwd\tvpmovsxwq\tvpmovusdb\tvpmovusdw\tvp"
    "movusqb\tvpmovusqd\tvpmovusqw\tvpmovzxbd\tvpmovzxbq\tvpmovzxbw\tvpmovzx"
    "dq\tvpmovzxwd\tvpmovzxwq\007vpmuldq\tvpmulhrsw\010vpmulhuw\007vpmulhw\007"
    "vpmulld\007vpmullq\007vpmullw\010vpmuludq\004vpor\005vpord\005vporq\006"
    "vpperm\006vprold\006vprolq\007vprolvd\007vprolvq\006vprord\006vprorq\007"
    "vprorvd\007vprorvq\006vprotb\006vprotd\006vprotq\006vprotw\007vpsadbw\013"
    "vpscatterdd\013vpscatterdq\013vpscatterqd\013vpscatterqq\006vpshab\006v"
    "pshad\006vpshaq\006vpshaw\006vpshlb\006vpshld\006vpshlq\006vpshlw\007vp"
    "shufb\007vpshufd\010vpshufhw\010vpshuflw\007vpsignb\007vpsignd\007vpsig"
    "nw\006vpslld\007vpslldq\006vpsllq\007vpsllvd\007vpsllvq\007vpsllvw\006v"
    "psllw\006vpsrad\006vpsraq\007vpsravd\007vpsravq\007vpsravw\006vpsraw\006"
    "vpsrld\007vpsrldq\006vpsrlq\007vpsrlvd\007vpsrlvq\007vpsrlvw\006vpsrlw\006"
    "vpsubb\006vpsubd\006vpsubq\007vpsubsb\007vpsubsw\010vpsubusb\010vpsubus"
    "w\006vpsubw\006vptest\010vptestmd\010vptestmq\tvptestnmd\tvptestnmq\nvp"
    "unpckhbw\nvpunpckhdq\013vpunpckhqdq\nvpunpckhwd\nvpunpcklbw\nvpunpckldq"
    "\013vpunpcklqdq\nvpunpcklwd\005vpxor\006vpxord\006vpxorq\010vrcp14pd\010"
    "vrcp14ps\010vrcp14sd\010vrcp14ss\010vrcp28pd\010vrcp28ps\010vrcp28sd\010"
    "vrcp28ss\006vrcpps\006vrcpss\013vrndscalepd\013vrndscaleps\013vrndscale"
    "sd\013vrndscaless\010vroundpd\010vroundps\010vroundsd\010vroundss\nvrsq"
    "rt14pd\nvrsqrt14ps\nvrsqrt14sd\nvrsqrt14ss\nvrsqrt28pd\nvrsqrt28ps\nvrs"
    "qrt28sd\nvrsqrt28ss\010vrsqrtps\010vrsqrtss\013vscatterdpd\013vscatterd"
    "ps\016vscatterpf0dpd\016vscatterpf0dps\016vscatterpf0qpd\016vscatterpf0"
    "qps\016vscatterpf1dpd\016vscatterpf1dps\016vscatterpf1qpd\016vscatterpf"
    "1qps\013vscatterqpd\013vscatterqps\007vshufpd\007vshufps\007vsqrtpd\007"
    "vsqrtps\007vsqrtsd\007vsqrtss\010vstmxcsr\006vsubpd\006vsubps\006vsubsd"
    "\006vsubss\007vtestpd\007vtestps\010vucomisd\010vucomiss\tvunpckhpd\tvu"
    "npckhps\tvunpcklpd\tvunpcklps\006vxorpd\006vxorps\010vzeroall\nvzeroupp"
    "er\004wait\006wbinvd\010wrfsbase\twrfsbasel\twrfsbaseq\010wrgsbase\twrg"
    "sbasel\twrgsbaseq\005wrmsr\006xabort\010xacquire\004xadd\005xaddb\005xa"
    "ddl\005xaddq\005xaddw\006xbegin\004xchg\005xchgb\005xchgl\005xchgq\005x"
    "chgw\txcryptcbc\txcryptcfb\txcryptctr\txcryptecb\txcryptofb\004xend\006"
    "xgetbv\005xlatb\003xor\004xorb\004xorl\005xorpd\005xorps\004xorq\004xor"
    "w\010xrelease\006xrstor\010xrstor64\007xrstors\txrstors64\005xsave\007x"
    "save64\006xsavec\010xsavec64\010xsaveopt\nxsaveopt64\006xsaves\010xsave"
    "s64\006xsetbv\005xsha1\007xsha256\006xstore\txstorerng\005xtest";

namespace {
  struct MatchEntry {
    uint16_t Mnemonic;
    uint16_t Opcode;
    uint16_t ConvertFn;
    uint16_t RequiredFeatures;
    uint8_t Classes[9];
    StringRef getMnemonic() const {
      return StringRef(MnemonicTable + Mnemonic + 1,
                       MnemonicTable[Mnemonic]);
    }
  };

  // Predicate for searching for an opcode.
  struct LessOpcode {
    bool operator()(const MatchEntry &LHS, StringRef RHS) {
      return LHS.getMnemonic() < RHS;
    }
    bool operator()(StringRef LHS, const MatchEntry &RHS) {
      return LHS < RHS.getMnemonic();
    }
    bool operator()(const MatchEntry &LHS, const MatchEntry &RHS) {
      return LHS.getMnemonic() < RHS.getMnemonic();
    }
  };
} // end anonymous namespace.

static const MatchEntry MatchTable0[] = {
  { 0 /* aaa */, X86::AAA, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 4 /* aad */, X86::AAD8i8, Convert__imm_95_10, 0, {  }, },
  { 4 /* aad */, X86::AAD8i8, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 8 /* aam */, X86::AAM8i8, Convert__imm_95_10, 0, {  }, },
  { 8 /* aam */, X86::AAM8i8, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 12 /* aas */, X86::AAS, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 20 /* adcb */, X86::ADC8rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 20 /* adcb */, X86::ADC8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 20 /* adcb */, X86::ADC8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 20 /* adcb */, X86::ADC8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 20 /* adcb */, X86::ADC8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 20 /* adcb */, X86::ADC8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 25 /* adcl */, X86::ADC32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 25 /* adcl */, X86::ADC32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 25 /* adcl */, X86::ADC32ri8, Convert__Reg1_1__Tie0__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 25 /* adcl */, X86::ADC32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 25 /* adcl */, X86::ADC32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 25 /* adcl */, X86::ADC32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 25 /* adcl */, X86::ADC32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 25 /* adcl */, X86::ADC32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 30 /* adcq */, X86::ADC64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 30 /* adcq */, X86::ADC64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 30 /* adcq */, X86::ADC64ri8, Convert__Reg1_1__Tie0__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 30 /* adcq */, X86::ADC64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 30 /* adcq */, X86::ADC64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 30 /* adcq */, X86::ADC64ri32, Convert__Reg1_1__Tie0__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 30 /* adcq */, X86::ADC64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 30 /* adcq */, X86::ADC64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 35 /* adcw */, X86::ADC16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 35 /* adcw */, X86::ADC16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 35 /* adcw */, X86::ADC16ri8, Convert__Reg1_1__Tie0__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 35 /* adcw */, X86::ADC16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 35 /* adcw */, X86::ADC16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 35 /* adcw */, X86::ADC16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 35 /* adcw */, X86::ADC16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 35 /* adcw */, X86::ADC16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 45 /* adcxl */, X86::ADCX32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 45 /* adcxl */, X86::ADCX32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 51 /* adcxq */, X86::ADCX64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 51 /* adcxq */, X86::ADCX64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 61 /* addb */, X86::ADD8rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 61 /* addb */, X86::ADD8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 61 /* addb */, X86::ADD8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 61 /* addb */, X86::ADD8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 61 /* addb */, X86::ADD8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 61 /* addb */, X86::ADD8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 66 /* addl */, X86::ADD32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 66 /* addl */, X86::ADD32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 66 /* addl */, X86::ADD32ri8, Convert__Reg1_1__Tie0__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 66 /* addl */, X86::ADD32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 66 /* addl */, X86::ADD32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 66 /* addl */, X86::ADD32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 66 /* addl */, X86::ADD32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 66 /* addl */, X86::ADD32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 71 /* addpd */, X86::ADDPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 71 /* addpd */, X86::ADDPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 77 /* addps */, X86::ADDPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 77 /* addps */, X86::ADDPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 83 /* addq */, X86::ADD64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 83 /* addq */, X86::ADD64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 83 /* addq */, X86::ADD64ri8, Convert__Reg1_1__Tie0__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 83 /* addq */, X86::ADD64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 83 /* addq */, X86::ADD64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 83 /* addq */, X86::ADD64ri32, Convert__Reg1_1__Tie0__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 83 /* addq */, X86::ADD64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 83 /* addq */, X86::ADD64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 88 /* addsd */, X86::ADDSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 88 /* addsd */, X86::ADDSDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 94 /* addss */, X86::ADDSSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 94 /* addss */, X86::ADDSSrm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 100 /* addsubpd */, X86::ADDSUBPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 100 /* addsubpd */, X86::ADDSUBPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 109 /* addsubps */, X86::ADDSUBPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 109 /* addsubps */, X86::ADDSUBPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 118 /* addw */, X86::ADD16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 118 /* addw */, X86::ADD16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 118 /* addw */, X86::ADD16ri8, Convert__Reg1_1__Tie0__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 118 /* addw */, X86::ADD16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 118 /* addw */, X86::ADD16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 118 /* addw */, X86::ADD16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 118 /* addw */, X86::ADD16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 118 /* addw */, X86::ADD16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 128 /* adoxl */, X86::ADOX32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 128 /* adoxl */, X86::ADOX32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 134 /* adoxq */, X86::ADOX64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 134 /* adoxq */, X86::ADOX64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 140 /* aesdec */, X86::AESDECrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 140 /* aesdec */, X86::AESDECrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 147 /* aesdeclast */, X86::AESDECLASTrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 147 /* aesdeclast */, X86::AESDECLASTrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 158 /* aesenc */, X86::AESENCrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 158 /* aesenc */, X86::AESENCrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 165 /* aesenclast */, X86::AESENCLASTrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 165 /* aesenclast */, X86::AESENCLASTrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 176 /* aesimc */, X86::AESIMCrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 176 /* aesimc */, X86::AESIMCrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 183 /* aeskeygenassist */, X86::AESKEYGENASSIST128rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 183 /* aeskeygenassist */, X86::AESKEYGENASSIST128rm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 203 /* andb */, X86::AND8rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 203 /* andb */, X86::AND8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 203 /* andb */, X86::AND8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 203 /* andb */, X86::AND8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 203 /* andb */, X86::AND8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 203 /* andb */, X86::AND8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 208 /* andl */, X86::AND32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 208 /* andl */, X86::AND32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 208 /* andl */, X86::AND32ri8, Convert__Reg1_1__Tie0__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 208 /* andl */, X86::AND32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 208 /* andl */, X86::AND32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 208 /* andl */, X86::AND32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 208 /* andl */, X86::AND32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 208 /* andl */, X86::AND32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 218 /* andnl */, X86::ANDN32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 218 /* andnl */, X86::ANDN32rm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32, MCK_GR32 }, },
  { 224 /* andnpd */, X86::ANDNPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 224 /* andnpd */, X86::ANDNPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 231 /* andnps */, X86::ANDNPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 231 /* andnps */, X86::ANDNPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 238 /* andnq */, X86::ANDN64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 238 /* andnq */, X86::ANDN64rm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64, MCK_GR64 }, },
  { 244 /* andpd */, X86::ANDPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 244 /* andpd */, X86::ANDPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 250 /* andps */, X86::ANDPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 250 /* andps */, X86::ANDPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 256 /* andq */, X86::AND64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 256 /* andq */, X86::AND64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 256 /* andq */, X86::AND64ri8, Convert__Reg1_1__Tie0__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 256 /* andq */, X86::AND64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 256 /* andq */, X86::AND64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 256 /* andq */, X86::AND64ri32, Convert__Reg1_1__Tie0__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 256 /* andq */, X86::AND64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 256 /* andq */, X86::AND64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 261 /* andw */, X86::AND16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 261 /* andw */, X86::AND16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 261 /* andw */, X86::AND16ri8, Convert__Reg1_1__Tie0__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 261 /* andw */, X86::AND16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 261 /* andw */, X86::AND16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 261 /* andw */, X86::AND16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 261 /* andw */, X86::AND16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 261 /* andw */, X86::AND16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 266 /* arpl */, X86::ARPL16rr, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_GR16, MCK_GR16 }, },
  { 266 /* arpl */, X86::ARPL16mr, Convert__Mem165_1__Reg1_0, Feature_Not64BitMode, { MCK_GR16, MCK_Mem16 }, },
  { 271 /* bextr */, X86::BEXTRI64ri, Convert__Reg1_2__Reg1_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64, MCK_GR64 }, },
  { 271 /* bextr */, X86::BEXTRI64mi, Convert__Reg1_2__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64, MCK_GR64 }, },
  { 271 /* bextr */, X86::BEXTRI32ri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32, MCK_GR32 }, },
  { 271 /* bextr */, X86::BEXTRI32mi, Convert__Reg1_2__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32, MCK_GR32 }, },
  { 277 /* bextrl */, X86::BEXTR32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 277 /* bextrl */, X86::BEXTR32rm, Convert__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 284 /* bextrq */, X86::BEXTR64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 284 /* bextrq */, X86::BEXTR64rm, Convert__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 291 /* blcfill */, X86::BLCFILL32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 291 /* blcfill */, X86::BLCFILL64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 291 /* blcfill */, X86::BLCFILL32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 291 /* blcfill */, X86::BLCFILL64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 299 /* blci */, X86::BLCI32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 299 /* blci */, X86::BLCI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 299 /* blci */, X86::BLCI32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 299 /* blci */, X86::BLCI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 304 /* blcic */, X86::BLCIC32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 304 /* blcic */, X86::BLCIC64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 304 /* blcic */, X86::BLCIC32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 304 /* blcic */, X86::BLCIC64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 310 /* blcmsk */, X86::BLCMSK32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 310 /* blcmsk */, X86::BLCMSK64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 310 /* blcmsk */, X86::BLCMSK32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 310 /* blcmsk */, X86::BLCMSK64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 317 /* blcs */, X86::BLCS32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 317 /* blcs */, X86::BLCS64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 317 /* blcs */, X86::BLCS32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 317 /* blcs */, X86::BLCS64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 322 /* blendpd */, X86::BLENDPDrri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 322 /* blendpd */, X86::BLENDPDrmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 330 /* blendps */, X86::BLENDPSrri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 330 /* blendps */, X86::BLENDPSrmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 338 /* blendvpd */, X86::BLENDVPDrr0, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 338 /* blendvpd */, X86::BLENDVPDrm0, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 338 /* blendvpd */, X86::BLENDVPDrr0, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_XMM0, MCK_FR32, MCK_FR32 }, },
  { 338 /* blendvpd */, X86::BLENDVPDrm0, Convert__Reg1_2__Tie0__Mem1285_1, 0, { MCK_XMM0, MCK_Mem128, MCK_FR32 }, },
  { 347 /* blendvps */, X86::BLENDVPSrr0, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 347 /* blendvps */, X86::BLENDVPSrm0, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 347 /* blendvps */, X86::BLENDVPSrr0, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_XMM0, MCK_FR32, MCK_FR32 }, },
  { 347 /* blendvps */, X86::BLENDVPSrm0, Convert__Reg1_2__Tie0__Mem1285_1, 0, { MCK_XMM0, MCK_Mem128, MCK_FR32 }, },
  { 356 /* blsfill */, X86::BLSFILL32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 356 /* blsfill */, X86::BLSFILL64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 356 /* blsfill */, X86::BLSFILL32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 356 /* blsfill */, X86::BLSFILL64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 369 /* blsic */, X86::BLSIC32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 369 /* blsic */, X86::BLSIC64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 369 /* blsic */, X86::BLSIC32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 369 /* blsic */, X86::BLSIC64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 375 /* blsil */, X86::BLSI32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 375 /* blsil */, X86::BLSI32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 381 /* blsiq */, X86::BLSI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 381 /* blsiq */, X86::BLSI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 394 /* blsmskl */, X86::BLSMSK32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 394 /* blsmskl */, X86::BLSMSK32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 402 /* blsmskq */, X86::BLSMSK64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 402 /* blsmskq */, X86::BLSMSK64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 415 /* blsrl */, X86::BLSR32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 415 /* blsrl */, X86::BLSR32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 421 /* blsrq */, X86::BLSR64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 421 /* blsrq */, X86::BLSR64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 427 /* bound */, X86::BOUNDS16rm, Convert__Reg1_1__Mem165_0, Feature_Not64BitMode, { MCK_Mem16, MCK_GR16 }, },
  { 427 /* bound */, X86::BOUNDS32rm, Convert__Reg1_1__Mem325_0, Feature_Not64BitMode, { MCK_Mem32, MCK_GR32 }, },
  { 437 /* bsfl */, X86::BSF32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 437 /* bsfl */, X86::BSF32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 442 /* bsfq */, X86::BSF64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 442 /* bsfq */, X86::BSF64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 447 /* bsfw */, X86::BSF16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 447 /* bsfw */, X86::BSF16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 456 /* bsrl */, X86::BSR32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 456 /* bsrl */, X86::BSR32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 461 /* bsrq */, X86::BSR64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 461 /* bsrq */, X86::BSR64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 466 /* bsrw */, X86::BSR16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 466 /* bsrw */, X86::BSR16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 477 /* bswapl */, X86::BSWAP32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 484 /* bswapq */, X86::BSWAP64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 491 /* bt */, X86::BT32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 494 /* btc */, X86::BTC32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 498 /* btcl */, X86::BTC32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 498 /* btcl */, X86::BTC32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 498 /* btcl */, X86::BTC32ri8, Convert__Reg1_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 498 /* btcl */, X86::BTC32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 503 /* btcq */, X86::BTC64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 503 /* btcq */, X86::BTC64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 503 /* btcq */, X86::BTC64ri8, Convert__Reg1_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 503 /* btcq */, X86::BTC64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 508 /* btcw */, X86::BTC16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 508 /* btcw */, X86::BTC16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 508 /* btcw */, X86::BTC16ri8, Convert__Reg1_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 508 /* btcw */, X86::BTC16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 513 /* btl */, X86::BT32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 513 /* btl */, X86::BT32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 513 /* btl */, X86::BT32ri8, Convert__Reg1_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 513 /* btl */, X86::BT32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 517 /* btq */, X86::BT64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 517 /* btq */, X86::BT64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 517 /* btq */, X86::BT64ri8, Convert__Reg1_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 517 /* btq */, X86::BT64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 521 /* btr */, X86::BTR32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 525 /* btrl */, X86::BTR32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 525 /* btrl */, X86::BTR32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 525 /* btrl */, X86::BTR32ri8, Convert__Reg1_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 525 /* btrl */, X86::BTR32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 530 /* btrq */, X86::BTR64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 530 /* btrq */, X86::BTR64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 530 /* btrq */, X86::BTR64ri8, Convert__Reg1_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 530 /* btrq */, X86::BTR64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 535 /* btrw */, X86::BTR16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 535 /* btrw */, X86::BTR16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 535 /* btrw */, X86::BTR16ri8, Convert__Reg1_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 535 /* btrw */, X86::BTR16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 540 /* bts */, X86::BTS32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 544 /* btsl */, X86::BTS32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 544 /* btsl */, X86::BTS32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 544 /* btsl */, X86::BTS32ri8, Convert__Reg1_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 544 /* btsl */, X86::BTS32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 549 /* btsq */, X86::BTS64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 549 /* btsq */, X86::BTS64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 549 /* btsq */, X86::BTS64ri8, Convert__Reg1_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 549 /* btsq */, X86::BTS64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 554 /* btsw */, X86::BTS16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 554 /* btsw */, X86::BTS16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 554 /* btsw */, X86::BTS16ri8, Convert__Reg1_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 554 /* btsw */, X86::BTS16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 559 /* btw */, X86::BT16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 559 /* btw */, X86::BT16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 559 /* btw */, X86::BT16ri8, Convert__Reg1_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 559 /* btw */, X86::BT16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 568 /* bzhil */, X86::BZHI32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 568 /* bzhil */, X86::BZHI32rm, Convert__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 574 /* bzhiq */, X86::BZHI64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 574 /* bzhiq */, X86::BZHI64rm, Convert__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 580 /* call */, X86::CALL16m, Convert__Mem165_1, Feature_In16BitMode, { MCK__STAR_, MCK_Mem16 }, },
  { 580 /* call */, X86::CALL32m, Convert__Mem325_1, Feature_In32BitMode, { MCK__STAR_, MCK_Mem32 }, },
  { 580 /* call */, X86::CALL64m, Convert__Mem645_1, Feature_In64BitMode, { MCK__STAR_, MCK_Mem64 }, },
  { 580 /* call */, X86::FARCALL16i, Convert__Imm1_1__Imm1_0, Feature_In16BitMode, { MCK_Imm, MCK_Imm }, },
  { 580 /* call */, X86::FARCALL32i, Convert__Imm1_1__Imm1_0, Feature_Not16BitMode, { MCK_Imm, MCK_Imm }, },
  { 585 /* calll */, X86::CALLpcrel32, Convert__AbsMem1_0, Feature_Not64BitMode, { MCK_AbsMem }, },
  { 585 /* calll */, X86::CALL32r, Convert__Reg1_1, Feature_Not64BitMode, { MCK__STAR_, MCK_GR32 }, },
  { 585 /* calll */, X86::CALL32m, Convert__Mem325_1, Feature_Not64BitMode, { MCK__STAR_, MCK_Mem32 }, },
  { 585 /* calll */, X86::FARCALL32i, Convert__Imm1_1__Imm1_0, 0, { MCK_Imm, MCK_Imm }, },
  { 591 /* callq */, X86::CALL64pcrel32, Convert__AbsMem1_0, Feature_In64BitMode, { MCK_AbsMem }, },
  { 591 /* callq */, X86::NACL_CALL64d, Convert__AbsMem1_0, Feature_In64BitMode, { MCK_AbsMem }, },
  { 591 /* callq */, X86::CALL64r, Convert__Reg1_1, Feature_In64BitMode, { MCK__STAR_, MCK_GR64 }, },
  { 591 /* callq */, X86::CALL64m, Convert__Mem645_1, Feature_In64BitMode, { MCK__STAR_, MCK_Mem64 }, },
  { 597 /* callw */, X86::CALLpcrel16, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 597 /* callw */, X86::CALL16r, Convert__Reg1_1, Feature_Not64BitMode, { MCK__STAR_, MCK_GR16 }, },
  { 597 /* callw */, X86::CALL16m, Convert__Mem165_1, Feature_Not64BitMode, { MCK__STAR_, MCK_Mem16 }, },
  { 597 /* callw */, X86::FARCALL16i, Convert__Imm1_1__Imm1_0, 0, { MCK_Imm, MCK_Imm }, },
  { 603 /* cbtw */, X86::CBW, Convert_NoOperands, 0, {  }, },
  { 621 /* clac */, X86::CLAC, Convert_NoOperands, 0, {  }, },
  { 626 /* clc */, X86::CLC, Convert_NoOperands, 0, {  }, },
  { 630 /* cld */, X86::CLD, Convert_NoOperands, 0, {  }, },
  { 634 /* clflush */, X86::CLFLUSH, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 642 /* clflushopt */, X86::CLFLUSHOPT, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 653 /* clgi */, X86::CLGI, Convert_NoOperands, 0, {  }, },
  { 658 /* cli */, X86::CLI, Convert_NoOperands, 0, {  }, },
  { 662 /* clrb */, X86::XOR8rr, Convert__Reg1_0__Tie0__Reg1_0, 0, { MCK_GR8 }, },
  { 667 /* clrl */, X86::XOR32rr, Convert__Reg1_0__Tie0__Reg1_0, 0, { MCK_GR32 }, },
  { 672 /* clrq */, X86::XOR64rr, Convert__Reg1_0__Tie0__Reg1_0, 0, { MCK_GR64 }, },
  { 677 /* clrw */, X86::XOR16rr, Convert__Reg1_0__Tie0__Reg1_0, 0, { MCK_GR16 }, },
  { 682 /* cltd */, X86::CDQ, Convert_NoOperands, 0, {  }, },
  { 687 /* cltq */, X86::CDQE, Convert_NoOperands, 0, {  }, },
  { 692 /* clts */, X86::CLTS, Convert_NoOperands, 0, {  }, },
  { 697 /* clwb */, X86::CLWB, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 702 /* cmc */, X86::CMC, Convert_NoOperands, 0, {  }, },
  { 719 /* cmovael */, X86::CMOVAE32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 719 /* cmovael */, X86::CMOVAE32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 727 /* cmovaeq */, X86::CMOVAE64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 727 /* cmovaeq */, X86::CMOVAE64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 735 /* cmovaew */, X86::CMOVAE16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 735 /* cmovaew */, X86::CMOVAE16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 743 /* cmoval */, X86::CMOVA32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 743 /* cmoval */, X86::CMOVA32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 750 /* cmovaq */, X86::CMOVA64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 750 /* cmovaq */, X86::CMOVA64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 757 /* cmovaw */, X86::CMOVA16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 757 /* cmovaw */, X86::CMOVA16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 777 /* cmovbel */, X86::CMOVBE32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 777 /* cmovbel */, X86::CMOVBE32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 785 /* cmovbeq */, X86::CMOVBE64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 785 /* cmovbeq */, X86::CMOVBE64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 793 /* cmovbew */, X86::CMOVBE16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 793 /* cmovbew */, X86::CMOVBE16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 801 /* cmovbl */, X86::CMOVB32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 801 /* cmovbl */, X86::CMOVB32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 808 /* cmovbq */, X86::CMOVB64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 808 /* cmovbq */, X86::CMOVB64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 815 /* cmovbw */, X86::CMOVB16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 815 /* cmovbw */, X86::CMOVB16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 828 /* cmovel */, X86::CMOVE32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 828 /* cmovel */, X86::CMOVE32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 835 /* cmoveq */, X86::CMOVE64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 835 /* cmoveq */, X86::CMOVE64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 842 /* cmovew */, X86::CMOVE16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 842 /* cmovew */, X86::CMOVE16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 862 /* cmovgel */, X86::CMOVGE32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 862 /* cmovgel */, X86::CMOVGE32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 870 /* cmovgeq */, X86::CMOVGE64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 870 /* cmovgeq */, X86::CMOVGE64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 878 /* cmovgew */, X86::CMOVGE16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 878 /* cmovgew */, X86::CMOVGE16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 886 /* cmovgl */, X86::CMOVG32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 886 /* cmovgl */, X86::CMOVG32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 893 /* cmovgq */, X86::CMOVG64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 893 /* cmovgq */, X86::CMOVG64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 900 /* cmovgw */, X86::CMOVG16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 900 /* cmovgw */, X86::CMOVG16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 920 /* cmovlel */, X86::CMOVLE32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 920 /* cmovlel */, X86::CMOVLE32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 928 /* cmovleq */, X86::CMOVLE64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 928 /* cmovleq */, X86::CMOVLE64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 936 /* cmovlew */, X86::CMOVLE16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 936 /* cmovlew */, X86::CMOVLE16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 944 /* cmovll */, X86::CMOVL32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 944 /* cmovll */, X86::CMOVL32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 951 /* cmovlq */, X86::CMOVL64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 951 /* cmovlq */, X86::CMOVL64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 958 /* cmovlw */, X86::CMOVL16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 958 /* cmovlw */, X86::CMOVL16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 972 /* cmovnel */, X86::CMOVNE32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 972 /* cmovnel */, X86::CMOVNE32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 980 /* cmovneq */, X86::CMOVNE64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 980 /* cmovneq */, X86::CMOVNE64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 988 /* cmovnew */, X86::CMOVNE16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 988 /* cmovnew */, X86::CMOVNE16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1003 /* cmovnol */, X86::CMOVNO32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1003 /* cmovnol */, X86::CMOVNO32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1011 /* cmovnoq */, X86::CMOVNO64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1011 /* cmovnoq */, X86::CMOVNO64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1019 /* cmovnow */, X86::CMOVNO16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 1019 /* cmovnow */, X86::CMOVNO16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1034 /* cmovnpl */, X86::CMOVNP32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1034 /* cmovnpl */, X86::CMOVNP32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1042 /* cmovnpq */, X86::CMOVNP64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1042 /* cmovnpq */, X86::CMOVNP64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1050 /* cmovnpw */, X86::CMOVNP16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 1050 /* cmovnpw */, X86::CMOVNP16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1065 /* cmovnsl */, X86::CMOVNS32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1065 /* cmovnsl */, X86::CMOVNS32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1073 /* cmovnsq */, X86::CMOVNS64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1073 /* cmovnsq */, X86::CMOVNS64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1081 /* cmovnsw */, X86::CMOVNS16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 1081 /* cmovnsw */, X86::CMOVNS16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1095 /* cmovol */, X86::CMOVO32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1095 /* cmovol */, X86::CMOVO32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1102 /* cmovoq */, X86::CMOVO64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1102 /* cmovoq */, X86::CMOVO64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1109 /* cmovow */, X86::CMOVO16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 1109 /* cmovow */, X86::CMOVO16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1122 /* cmovpl */, X86::CMOVP32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1122 /* cmovpl */, X86::CMOVP32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1129 /* cmovpq */, X86::CMOVP64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1129 /* cmovpq */, X86::CMOVP64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1136 /* cmovpw */, X86::CMOVP16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 1136 /* cmovpw */, X86::CMOVP16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1149 /* cmovsl */, X86::CMOVS32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1149 /* cmovsl */, X86::CMOVS32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1156 /* cmovsq */, X86::CMOVS64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1156 /* cmovsq */, X86::CMOVS64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1163 /* cmovsw */, X86::CMOVS16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 1163 /* cmovsw */, X86::CMOVS16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1170 /* cmp */, X86::CMPPDrri, Convert__Reg1_3__Tie0__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_FR32, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPPDrmi, Convert__Reg1_3__Tie0__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_Mem128, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPPSrri, Convert__Reg1_3__Tie0__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_FR32, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPPSrmi, Convert__Reg1_3__Tie0__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_Mem128, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPSDrr, Convert__Reg1_3__Tie0__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_sd, MCK_FR32, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPSDrm, Convert__Reg1_3__Tie0__Mem645_2__Imm1_0, 0, { MCK_Imm, MCK_sd, MCK_Mem64, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPSSrr, Convert__Reg1_3__Tie0__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_ss, MCK_FR32, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPSSrm, Convert__Reg1_3__Tie0__Mem325_2__Imm1_0, 0, { MCK_Imm, MCK_ss, MCK_Mem32, MCK_FR32 }, },
  { 1174 /* cmpb */, X86::CMP8rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 1174 /* cmpb */, X86::CMP8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 1174 /* cmpb */, X86::CMP8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 1174 /* cmpb */, X86::CMP8ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 1174 /* cmpb */, X86::CMP8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 1174 /* cmpb */, X86::CMP8rm, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 1179 /* cmpl */, X86::CMP32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1179 /* cmpl */, X86::CMP32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1179 /* cmpl */, X86::CMP32ri8, Convert__Reg1_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 1179 /* cmpl */, X86::CMP32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 1179 /* cmpl */, X86::CMP32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 1179 /* cmpl */, X86::CMP32ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 1179 /* cmpl */, X86::CMP32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 1179 /* cmpl */, X86::CMP32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1184 /* cmppd */, X86::CMPPDrri_alt, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 1184 /* cmppd */, X86::CMPPDrmi_alt, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 1190 /* cmpps */, X86::CMPPSrri_alt, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 1190 /* cmpps */, X86::CMPPSrmi_alt, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 1196 /* cmpq */, X86::CMP64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1196 /* cmpq */, X86::CMP64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1196 /* cmpq */, X86::CMP64ri8, Convert__Reg1_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 1196 /* cmpq */, X86::CMP64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 1196 /* cmpq */, X86::CMP64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 1196 /* cmpq */, X86::CMP64ri32, Convert__Reg1_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 1196 /* cmpq */, X86::CMP64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 1196 /* cmpq */, X86::CMP64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1201 /* cmpsb */, X86::CMPSB, Convert__DstIdx81_0__SrcIdx82_1, 0, { MCK_DstIdx8, MCK_SrcIdx8 }, },
  { 1207 /* cmpsd */, X86::CMPSDrr_alt, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 1207 /* cmpsd */, X86::CMPSDrm_alt, Convert__Reg1_2__Tie0__Mem645_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_FR32 }, },
  { 1213 /* cmpsl */, X86::CMPSL, Convert__DstIdx321_0__SrcIdx322_1, 0, { MCK_DstIdx32, MCK_SrcIdx32 }, },
  { 1219 /* cmpsq */, X86::CMPSQ, Convert__DstIdx641_0__SrcIdx642_1, 0, { MCK_DstIdx64, MCK_SrcIdx64 }, },
  { 1225 /* cmpss */, X86::CMPSSrr_alt, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 1225 /* cmpss */, X86::CMPSSrm_alt, Convert__Reg1_2__Tie0__Mem325_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32 }, },
  { 1231 /* cmpsw */, X86::CMPSW, Convert__DstIdx161_0__SrcIdx162_1, 0, { MCK_DstIdx16, MCK_SrcIdx16 }, },
  { 1237 /* cmpw */, X86::CMP16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 1237 /* cmpw */, X86::CMP16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 1237 /* cmpw */, X86::CMP16ri8, Convert__Reg1_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 1237 /* cmpw */, X86::CMP16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 1237 /* cmpw */, X86::CMP16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 1237 /* cmpw */, X86::CMP16ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 1237 /* cmpw */, X86::CMP16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 1237 /* cmpw */, X86::CMP16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1250 /* cmpxchg16b */, X86::CMPXCHG16B, Convert__Mem1285_0, 0, { MCK_Mem128 }, },
  { 1261 /* cmpxchg8b */, X86::CMPXCHG8B, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1271 /* cmpxchgb */, X86::CMPXCHG8rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 1271 /* cmpxchgb */, X86::CMPXCHG8rm, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 1280 /* cmpxchgl */, X86::CMPXCHG32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1280 /* cmpxchgl */, X86::CMPXCHG32rm, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1289 /* cmpxchgq */, X86::CMPXCHG64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1289 /* cmpxchgq */, X86::CMPXCHG64rm, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1298 /* cmpxchgw */, X86::CMPXCHG16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 1298 /* cmpxchgw */, X86::CMPXCHG16rm, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 1307 /* comisd */, X86::COMISDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1307 /* comisd */, X86::COMISDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1314 /* comiss */, X86::COMISSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1314 /* comiss */, X86::COMISSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1321 /* cpuid */, X86::CPUID, Convert_NoOperands, 0, {  }, },
  { 1331 /* cqto */, X86::CQO, Convert_NoOperands, 0, {  }, },
  { 1342 /* crc32b */, X86::CRC32r32r8, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR32 }, },
  { 1342 /* crc32b */, X86::CRC32r64r8, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR64 }, },
  { 1342 /* crc32b */, X86::CRC32r32m8, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR32 }, },
  { 1342 /* crc32b */, X86::CRC32r64m8, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR64 }, },
  { 1349 /* crc32l */, X86::CRC32r32r32, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 1349 /* crc32l */, X86::CRC32r32m32, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1356 /* crc32q */, X86::CRC32r64r64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 1356 /* crc32q */, X86::CRC32r64m64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1363 /* crc32w */, X86::CRC32r32r16, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR32 }, },
  { 1363 /* crc32w */, X86::CRC32r32m16, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR32 }, },
  { 1370 /* cs */, X86::CS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 1373 /* cvtdq2pd */, X86::CVTDQ2PDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1373 /* cvtdq2pd */, X86::CVTDQ2PDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 1382 /* cvtdq2ps */, X86::CVTDQ2PSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1382 /* cvtdq2ps */, X86::CVTDQ2PSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1391 /* cvtpd2dq */, X86::CVTPD2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1391 /* cvtpd2dq */, X86::CVTPD2DQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1400 /* cvtpd2pi */, X86::MMX_CVTPD2PIirr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR64 }, },
  { 1400 /* cvtpd2pi */, X86::MMX_CVTPD2PIirm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR64 }, },
  { 1409 /* cvtpd2ps */, X86::CVTPD2PSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1409 /* cvtpd2ps */, X86::CVTPD2PSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1418 /* cvtpi2pd */, X86::MMX_CVTPI2PDirr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_FR32 }, },
  { 1418 /* cvtpi2pd */, X86::MMX_CVTPI2PDirm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 1427 /* cvtpi2ps */, X86::MMX_CVTPI2PSirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_FR32 }, },
  { 1427 /* cvtpi2ps */, X86::MMX_CVTPI2PSirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 1436 /* cvtps2dq */, X86::CVTPS2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1436 /* cvtps2dq */, X86::CVTPS2DQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1445 /* cvtps2pd */, X86::CVTPS2PDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1445 /* cvtps2pd */, X86::CVTPS2PDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 1454 /* cvtps2pi */, X86::MMX_CVTPS2PIirr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR64 }, },
  { 1454 /* cvtps2pi */, X86::MMX_CVTPS2PIirm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR32 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1472 /* cvtsd2sil */, X86::CVTSD2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 1472 /* cvtsd2sil */, X86::CVTSD2SIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR32 }, },
  { 1482 /* cvtsd2siq */, X86::CVTSD2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 1482 /* cvtsd2siq */, X86::CVTSD2SI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1492 /* cvtsd2ss */, X86::CVTSD2SSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1492 /* cvtsd2ss */, X86::CVTSD2SSrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 1501 /* cvtsi2sd */, X86::CVTSI2SDrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 1510 /* cvtsi2sdl */, X86::CVTSI2SDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_FR32 }, },
  { 1510 /* cvtsi2sdl */, X86::CVTSI2SDrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 1520 /* cvtsi2sdq */, X86::CVTSI2SD64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_FR32 }, },
  { 1520 /* cvtsi2sdq */, X86::CVTSI2SD64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 1530 /* cvtsi2ss */, X86::CVTSI2SSrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 1539 /* cvtsi2ssl */, X86::CVTSI2SSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_FR32 }, },
  { 1539 /* cvtsi2ssl */, X86::CVTSI2SSrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 1549 /* cvtsi2ssq */, X86::CVTSI2SS64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_FR32 }, },
  { 1549 /* cvtsi2ssq */, X86::CVTSI2SS64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 1559 /* cvtss2sd */, X86::CVTSS2SDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1559 /* cvtss2sd */, X86::CVTSS2SDrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SI64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR64 }, },
  { 1577 /* cvtss2sil */, X86::CVTSS2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 1577 /* cvtss2sil */, X86::CVTSS2SIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1587 /* cvtss2siq */, X86::CVTSS2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 1587 /* cvtss2siq */, X86::CVTSS2SI64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR64 }, },
  { 1597 /* cvttpd2dq */, X86::CVTTPD2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1597 /* cvttpd2dq */, X86::CVTTPD2DQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1607 /* cvttpd2pi */, X86::MMX_CVTTPD2PIirr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR64 }, },
  { 1607 /* cvttpd2pi */, X86::MMX_CVTTPD2PIirm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR64 }, },
  { 1617 /* cvttps2dq */, X86::CVTTPS2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1617 /* cvttps2dq */, X86::CVTTPS2DQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1627 /* cvttps2pi */, X86::MMX_CVTTPS2PIirr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR64 }, },
  { 1627 /* cvttps2pi */, X86::MMX_CVTTPS2PIirm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR32 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1647 /* cvttsd2sil */, X86::CVTTSD2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 1647 /* cvttsd2sil */, X86::CVTTSD2SIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR32 }, },
  { 1658 /* cvttsd2siq */, X86::CVTTSD2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 1658 /* cvttsd2siq */, X86::CVTTSD2SI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SI64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR64 }, },
  { 1679 /* cvttss2sil */, X86::CVTTSS2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 1679 /* cvttss2sil */, X86::CVTTSS2SIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1690 /* cvttss2siq */, X86::CVTTSS2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 1690 /* cvttss2siq */, X86::CVTTSS2SI64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR64 }, },
  { 1710 /* cwtd */, X86::CWD, Convert_NoOperands, 0, {  }, },
  { 1715 /* cwtl */, X86::CWDE, Convert_NoOperands, 0, {  }, },
  { 1720 /* daa */, X86::DAA, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 1724 /* das */, X86::DAS, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 1728 /* data16 */, X86::DATA16_PREFIX, Convert_NoOperands, 0, {  }, },
  { 1739 /* decb */, X86::DEC8r, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 1739 /* decb */, X86::DEC8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 1744 /* decl */, X86::DEC32r_alt, Convert__Reg1_0__Tie0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 1744 /* decl */, X86::DEC32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 1744 /* decl */, X86::DEC32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1749 /* decq */, X86::DEC64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 1749 /* decq */, X86::DEC64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1754 /* decw */, X86::DEC16r_alt, Convert__Reg1_0__Tie0, Feature_Not64BitMode, { MCK_GR16 }, },
  { 1754 /* decw */, X86::DEC16r, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 1754 /* decw */, X86::DEC16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 1763 /* divb */, X86::DIV8r, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 1763 /* divb */, X86::DIV8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 1763 /* divb */, X86::DIV8r, Convert__Reg1_0, 0, { MCK_GR8, MCK_AL }, },
  { 1763 /* divb */, X86::DIV8m, Convert__Mem85_0, 0, { MCK_Mem8, MCK_AL }, },
  { 1768 /* divl */, X86::DIV32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 1768 /* divl */, X86::DIV32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1768 /* divl */, X86::DIV32r, Convert__Reg1_0, 0, { MCK_GR32, MCK_EAX }, },
  { 1768 /* divl */, X86::DIV32m, Convert__Mem325_0, 0, { MCK_Mem32, MCK_EAX }, },
  { 1773 /* divpd */, X86::DIVPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1773 /* divpd */, X86::DIVPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1779 /* divps */, X86::DIVPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1779 /* divps */, X86::DIVPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 1785 /* divq */, X86::DIV64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 1785 /* divq */, X86::DIV64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1785 /* divq */, X86::DIV64r, Convert__Reg1_0, 0, { MCK_GR64, MCK_RAX }, },
  { 1785 /* divq */, X86::DIV64m, Convert__Mem645_0, 0, { MCK_Mem64, MCK_RAX }, },
  { 1790 /* divsd */, X86::DIVSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1790 /* divsd */, X86::DIVSDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 1796 /* divss */, X86::DIVSSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1796 /* divss */, X86::DIVSSrm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 1802 /* divw */, X86::DIV16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 1802 /* divw */, X86::DIV16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 1802 /* divw */, X86::DIV16r, Convert__Reg1_0, 0, { MCK_GR16, MCK_AX }, },
  { 1802 /* divw */, X86::DIV16m, Convert__Mem165_0, 0, { MCK_Mem16, MCK_AX }, },
  { 1807 /* dppd */, X86::DPPDrri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 1807 /* dppd */, X86::DPPDrmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 1812 /* dpps */, X86::DPPSrri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 1812 /* dpps */, X86::DPPSrmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 1817 /* ds */, X86::DS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 1820 /* emms */, X86::MMX_EMMS, Convert_NoOperands, 0, {  }, },
  { 1825 /* encls */, X86::ENCLS, Convert_NoOperands, 0, {  }, },
  { 1831 /* enclu */, X86::ENCLU, Convert_NoOperands, 0, {  }, },
  { 1837 /* enter */, X86::ENTER, Convert__Imm1_0__Imm1_1, 0, { MCK_Imm, MCK_Imm }, },
  { 1843 /* es */, X86::ES_PREFIX, Convert_NoOperands, 0, {  }, },
  { 1846 /* extractps */, X86::EXTRACTPSrr, Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR32orGR64 }, },
  { 1846 /* extractps */, X86::EXTRACTPSmr, Convert__Mem325_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem32 }, },
  { 1856 /* extrq */, X86::EXTRQ, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 1856 /* extrq */, X86::EXTRQI, Convert__Reg1_2__Tie0__ImmUnsignedi81_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 1862 /* f2xm1 */, X86::F2XM1, Convert_NoOperands, 0, {  }, },
  { 1868 /* fabs */, X86::ABS_F, Convert_NoOperands, 0, {  }, },
  { 1873 /* fadd */, X86::ADD_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1873 /* fadd */, X86::ADD_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 1873 /* fadd */, X86::ADD_FrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1873 /* fadd */, X86::ADD_FST0r, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1878 /* faddl */, X86::ADD_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__regST1, 0, {  }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1890 /* fadds */, X86::ADD_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1896 /* fbld */, X86::FBLDm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1901 /* fbstp */, X86::FBSTPm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1907 /* fchs */, X86::CHS_F, Convert_NoOperands, 0, {  }, },
  { 1912 /* fcmovb */, X86::CMOVB_F, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1919 /* fcmovbe */, X86::CMOVBE_F, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1927 /* fcmove */, X86::CMOVE_F, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1934 /* fcmovnb */, X86::CMOVNB_F, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1942 /* fcmovnbe */, X86::CMOVNBE_F, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1951 /* fcmovne */, X86::CMOVNE_F, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1959 /* fcmovnu */, X86::CMOVNP_F, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1967 /* fcmovu */, X86::CMOVP_F, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1974 /* fcom */, X86::COM_FST0r, Convert__regST1, 0, {  }, },
  { 1974 /* fcom */, X86::COM_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1979 /* fcomi */, X86::COM_FIr, Convert__regST1, 0, {  }, },
  { 1979 /* fcomi */, X86::COM_FIr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1979 /* fcomi */, X86::COM_FIr, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 1979 /* fcomi */, X86::COM_FIr, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1985 /* fcoml */, X86::FCOM64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1991 /* fcomp */, X86::COMP_FST0r, Convert__regST1, 0, {  }, },
  { 1991 /* fcomp */, X86::COMP_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1997 /* fcompi */, X86::COM_FIPr, Convert__regST1, 0, {  }, },
  { 1997 /* fcompi */, X86::COM_FIPr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1997 /* fcompi */, X86::COM_FIPr, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 1997 /* fcompi */, X86::COM_FIPr, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2004 /* fcompl */, X86::FCOMP64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2011 /* fcompp */, X86::FCOMPP, Convert_NoOperands, 0, {  }, },
  { 2018 /* fcomps */, X86::FCOMP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2025 /* fcoms */, X86::FCOM32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2031 /* fcos */, X86::COS_F, Convert_NoOperands, 0, {  }, },
  { 2036 /* fdecstp */, X86::FDECSTP, Convert_NoOperands, 0, {  }, },
  { 2044 /* fdiv */, X86::DIV_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2044 /* fdiv */, X86::DIV_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2044 /* fdiv */, X86::DIVR_FrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2044 /* fdiv */, X86::DIV_FST0r, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2049 /* fdivl */, X86::DIV_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2055 /* fdivp */, X86::DIVR_FPrST0, Convert__regST1, 0, {  }, },
  { 2055 /* fdivp */, X86::DIVR_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2055 /* fdivp */, X86::DIVR_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2055 /* fdivp */, X86::DIVR_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2055 /* fdivp */, X86::DIVR_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2061 /* fdivr */, X86::DIVR_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2061 /* fdivr */, X86::DIVR_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2061 /* fdivr */, X86::DIV_FrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2061 /* fdivr */, X86::DIVR_FST0r, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2067 /* fdivrl */, X86::DIVR_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2074 /* fdivrp */, X86::DIV_FPrST0, Convert__regST1, 0, {  }, },
  { 2074 /* fdivrp */, X86::DIV_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2074 /* fdivrp */, X86::DIV_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2074 /* fdivrp */, X86::DIV_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2074 /* fdivrp */, X86::DIV_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2081 /* fdivrs */, X86::DIVR_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2088 /* fdivs */, X86::DIV_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2094 /* femms */, X86::FEMMS, Convert_NoOperands, 0, {  }, },
  { 2100 /* ffree */, X86::FFREE, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2112 /* fiaddl */, X86::ADD_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2119 /* fiadds */, X86::ADD_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2132 /* ficoml */, X86::FICOM32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2146 /* ficompl */, X86::FICOMP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2154 /* ficomps */, X86::FICOMP16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2162 /* ficoms */, X86::FICOM16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2175 /* fidivl */, X86::DIV_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2189 /* fidivrl */, X86::DIVR_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2197 /* fidivrs */, X86::DIVR_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2205 /* fidivs */, X86::DIV_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2217 /* fildl */, X86::ILD_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2223 /* fildll */, X86::ILD_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2230 /* filds */, X86::ILD_F16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2242 /* fimull */, X86::MUL_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2249 /* fimuls */, X86::MUL_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2256 /* fincstp */, X86::FINCSTP, Convert_NoOperands, 0, {  }, },
  { 2269 /* fistl */, X86::IST_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2281 /* fistpl */, X86::IST_FP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2288 /* fistpll */, X86::IST_FP64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2296 /* fistps */, X86::IST_FP16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2303 /* fists */, X86::IST_F16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2316 /* fisttpl */, X86::ISTT_FP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2324 /* fisttpll */, X86::ISTT_FP64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2333 /* fisttps */, X86::ISTT_FP16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2347 /* fisubl */, X86::SUB_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2361 /* fisubrl */, X86::SUBR_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2369 /* fisubrs */, X86::SUBR_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2377 /* fisubs */, X86::SUB_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2384 /* fld */, X86::LD_Frr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2388 /* fld1 */, X86::LD_F1, Convert_NoOperands, 0, {  }, },
  { 2393 /* fldcw */, X86::FLDCW16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2399 /* fldenv */, X86::FLDENVm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2406 /* fldl */, X86::LD_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2411 /* fldl2e */, X86::FLDL2E, Convert_NoOperands, 0, {  }, },
  { 2418 /* fldl2t */, X86::FLDL2T, Convert_NoOperands, 0, {  }, },
  { 2425 /* fldlg2 */, X86::FLDLG2, Convert_NoOperands, 0, {  }, },
  { 2432 /* fldln2 */, X86::FLDLN2, Convert_NoOperands, 0, {  }, },
  { 2439 /* fldpi */, X86::FLDPI, Convert_NoOperands, 0, {  }, },
  { 2445 /* flds */, X86::LD_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2450 /* fldt */, X86::LD_F80m, Convert__Mem805_0, 0, { MCK_Mem80 }, },
  { 2455 /* fldz */, X86::LD_F0, Convert_NoOperands, 0, {  }, },
  { 2460 /* fmul */, X86::MUL_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2460 /* fmul */, X86::MUL_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2460 /* fmul */, X86::MUL_FrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2460 /* fmul */, X86::MUL_FST0r, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2465 /* fmull */, X86::MUL_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__regST1, 0, {  }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2477 /* fmuls */, X86::MUL_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2483 /* fnclex */, X86::FNCLEX, Convert_NoOperands, 0, {  }, },
  { 2490 /* fninit */, X86::FNINIT, Convert_NoOperands, 0, {  }, },
  { 2497 /* fnop */, X86::FNOP, Convert_NoOperands, 0, {  }, },
  { 2502 /* fnsave */, X86::FSAVEm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2509 /* fnstcw */, X86::FNSTCW16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2516 /* fnstenv */, X86::FSTENVm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2524 /* fnstsw */, X86::FNSTSW16r, Convert_NoOperands, 0, {  }, },
  { 2524 /* fnstsw */, X86::FNSTSW16r, Convert_NoOperands, 0, { MCK_AL }, },
  { 2524 /* fnstsw */, X86::FNSTSW16r, Convert_NoOperands, 0, { MCK_AX }, },
  { 2524 /* fnstsw */, X86::FNSTSW16r, Convert_NoOperands, 0, { MCK_EAX }, },
  { 2524 /* fnstsw */, X86::FNSTSWm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2531 /* fpatan */, X86::FPATAN, Convert_NoOperands, 0, {  }, },
  { 2538 /* fprem */, X86::FPREM, Convert_NoOperands, 0, {  }, },
  { 2544 /* fprem1 */, X86::FPREM1, Convert_NoOperands, 0, {  }, },
  { 2551 /* fptan */, X86::FPTAN, Convert_NoOperands, 0, {  }, },
  { 2557 /* frndint */, X86::FRNDINT, Convert_NoOperands, 0, {  }, },
  { 2565 /* frstor */, X86::FRSTORm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2572 /* fs */, X86::FS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 2575 /* fscale */, X86::FSCALE, Convert_NoOperands, 0, {  }, },
  { 2582 /* fsin */, X86::SIN_F, Convert_NoOperands, 0, {  }, },
  { 2587 /* fsincos */, X86::FSINCOS, Convert_NoOperands, 0, {  }, },
  { 2595 /* fsqrt */, X86::SQRT_F, Convert_NoOperands, 0, {  }, },
  { 2601 /* fst */, X86::ST_Frr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2605 /* fstl */, X86::ST_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2610 /* fstp */, X86::ST_FPrr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2615 /* fstpl */, X86::ST_FP64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2621 /* fstps */, X86::ST_FP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2627 /* fstpt */, X86::ST_FP80m, Convert__Mem805_0, 0, { MCK_Mem80 }, },
  { 2633 /* fsts */, X86::ST_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2638 /* fsub */, X86::SUB_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2638 /* fsub */, X86::SUB_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2638 /* fsub */, X86::SUBR_FrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2638 /* fsub */, X86::SUB_FST0r, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2643 /* fsubl */, X86::SUB_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2649 /* fsubp */, X86::SUBR_FPrST0, Convert__regST1, 0, {  }, },
  { 2649 /* fsubp */, X86::SUBR_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2649 /* fsubp */, X86::SUBR_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2649 /* fsubp */, X86::SUBR_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2649 /* fsubp */, X86::SUBR_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2655 /* fsubr */, X86::SUBR_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2655 /* fsubr */, X86::SUBR_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2655 /* fsubr */, X86::SUB_FrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2655 /* fsubr */, X86::SUBR_FST0r, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2661 /* fsubrl */, X86::SUBR_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2668 /* fsubrp */, X86::SUB_FPrST0, Convert__regST1, 0, {  }, },
  { 2668 /* fsubrp */, X86::SUB_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2668 /* fsubrp */, X86::SUB_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2668 /* fsubrp */, X86::SUB_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2668 /* fsubrp */, X86::SUB_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2675 /* fsubrs */, X86::SUBR_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2682 /* fsubs */, X86::SUB_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2688 /* ftst */, X86::TST_F, Convert_NoOperands, 0, {  }, },
  { 2693 /* fucom */, X86::UCOM_Fr, Convert__regST1, 0, {  }, },
  { 2693 /* fucom */, X86::UCOM_Fr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2699 /* fucomi */, X86::UCOM_FIr, Convert__regST1, 0, {  }, },
  { 2699 /* fucomi */, X86::UCOM_FIr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2699 /* fucomi */, X86::UCOM_FIr, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2699 /* fucomi */, X86::UCOM_FIr, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2706 /* fucomp */, X86::UCOM_FPr, Convert__regST1, 0, {  }, },
  { 2706 /* fucomp */, X86::UCOM_FPr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2713 /* fucompi */, X86::UCOM_FIPr, Convert__regST1, 0, {  }, },
  { 2713 /* fucompi */, X86::UCOM_FIPr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2713 /* fucompi */, X86::UCOM_FIPr, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2713 /* fucompi */, X86::UCOM_FIPr, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2721 /* fucompp */, X86::UCOM_FPPr, Convert_NoOperands, 0, {  }, },
  { 2729 /* fxam */, X86::FXAM, Convert_NoOperands, 0, {  }, },
  { 2734 /* fxch */, X86::XCH_F, Convert__regST1, 0, {  }, },
  { 2734 /* fxch */, X86::XCH_F, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2739 /* fxrstor */, X86::FXRSTOR, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 2747 /* fxrstor64 */, X86::FXRSTOR64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 2757 /* fxsave */, X86::FXSAVE, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 2764 /* fxsave64 */, X86::FXSAVE64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 2773 /* fxtract */, X86::FXTRACT, Convert_NoOperands, 0, {  }, },
  { 2781 /* fyl2x */, X86::FYL2X, Convert_NoOperands, 0, {  }, },
  { 2787 /* fyl2xp1 */, X86::FYL2XP1, Convert_NoOperands, 0, {  }, },
  { 2795 /* getsec */, X86::GETSEC, Convert_NoOperands, 0, {  }, },
  { 2802 /* gs */, X86::GS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 2805 /* haddpd */, X86::HADDPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 2805 /* haddpd */, X86::HADDPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 2812 /* haddps */, X86::HADDPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 2812 /* haddps */, X86::HADDPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 2819 /* hlt */, X86::HLT, Convert_NoOperands, 0, {  }, },
  { 2823 /* hsubpd */, X86::HSUBPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 2823 /* hsubpd */, X86::HSUBPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 2830 /* hsubps */, X86::HSUBPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 2830 /* hsubps */, X86::HSUBPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 2842 /* idivb */, X86::IDIV8r, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 2842 /* idivb */, X86::IDIV8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 2842 /* idivb */, X86::IDIV8r, Convert__Reg1_0, 0, { MCK_GR8, MCK_AL }, },
  { 2842 /* idivb */, X86::IDIV8m, Convert__Mem85_0, 0, { MCK_Mem8, MCK_AL }, },
  { 2848 /* idivl */, X86::IDIV32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 2848 /* idivl */, X86::IDIV32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2848 /* idivl */, X86::IDIV32r, Convert__Reg1_0, 0, { MCK_GR32, MCK_EAX }, },
  { 2848 /* idivl */, X86::IDIV32m, Convert__Mem325_0, 0, { MCK_Mem32, MCK_EAX }, },
  { 2854 /* idivq */, X86::IDIV64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 2854 /* idivq */, X86::IDIV64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2854 /* idivq */, X86::IDIV64r, Convert__Reg1_0, 0, { MCK_GR64, MCK_RAX }, },
  { 2854 /* idivq */, X86::IDIV64m, Convert__Mem645_0, 0, { MCK_Mem64, MCK_RAX }, },
  { 2860 /* idivw */, X86::IDIV16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 2860 /* idivw */, X86::IDIV16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2860 /* idivw */, X86::IDIV16r, Convert__Reg1_0, 0, { MCK_GR16, MCK_AX }, },
  { 2860 /* idivw */, X86::IDIV16m, Convert__Mem165_0, 0, { MCK_Mem16, MCK_AX }, },
  { 2871 /* imulb */, X86::IMUL8r, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 2871 /* imulb */, X86::IMUL8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 2877 /* imull */, X86::IMUL32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 2877 /* imull */, X86::IMUL32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2877 /* imull */, X86::IMUL32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 2877 /* imull */, X86::IMUL32rri8, Convert__Reg1_1__Reg1_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 2877 /* imull */, X86::IMUL32rri, Convert__Reg1_1__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 2877 /* imull */, X86::IMUL32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 2877 /* imull */, X86::IMUL32rri8, Convert__Reg1_2__Reg1_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32, MCK_GR32 }, },
  { 2877 /* imull */, X86::IMUL32rmi8, Convert__Reg1_2__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32, MCK_GR32 }, },
  { 2877 /* imull */, X86::IMUL32rri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32, MCK_GR32 }, },
  { 2877 /* imull */, X86::IMUL32rmi, Convert__Reg1_2__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32, MCK_GR32 }, },
  { 2883 /* imulq */, X86::IMUL64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 2883 /* imulq */, X86::IMUL64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2883 /* imulq */, X86::IMUL64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 2883 /* imulq */, X86::IMUL64rri8, Convert__Reg1_1__Reg1_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 2883 /* imulq */, X86::IMUL64rri32, Convert__Reg1_1__Reg1_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 2883 /* imulq */, X86::IMUL64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 2883 /* imulq */, X86::IMUL64rri8, Convert__Reg1_2__Reg1_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64, MCK_GR64 }, },
  { 2883 /* imulq */, X86::IMUL64rmi8, Convert__Reg1_2__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64, MCK_GR64 }, },
  { 2883 /* imulq */, X86::IMUL64rri32, Convert__Reg1_2__Reg1_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64, MCK_GR64 }, },
  { 2883 /* imulq */, X86::IMUL64rmi32, Convert__Reg1_2__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64, MCK_GR64 }, },
  { 2889 /* imulw */, X86::IMUL16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 2889 /* imulw */, X86::IMUL16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2889 /* imulw */, X86::IMUL16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 2889 /* imulw */, X86::IMUL16rri8, Convert__Reg1_1__Reg1_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 2889 /* imulw */, X86::IMUL16rri, Convert__Reg1_1__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 2889 /* imulw */, X86::IMUL16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 2889 /* imulw */, X86::IMUL16rri8, Convert__Reg1_2__Reg1_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16, MCK_GR16 }, },
  { 2889 /* imulw */, X86::IMUL16rmi8, Convert__Reg1_2__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16, MCK_GR16 }, },
  { 2889 /* imulw */, X86::IMUL16rri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16, MCK_GR16 }, },
  { 2889 /* imulw */, X86::IMUL16rmi, Convert__Reg1_2__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16, MCK_GR16 }, },
  { 2898 /* inb */, X86::IN8rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 2898 /* inb */, X86::IN8ri, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 2898 /* inb */, X86::IN8rr, Convert_NoOperands, 0, { MCK_DX, MCK_AL }, },
  { 2898 /* inb */, X86::IN8ri, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 2906 /* incb */, X86::INC8r, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 2906 /* incb */, X86::INC8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 2911 /* incl */, X86::INC32r_alt, Convert__Reg1_0__Tie0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 2911 /* incl */, X86::INC32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 2911 /* incl */, X86::INC32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2916 /* incq */, X86::INC64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 2916 /* incq */, X86::INC64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2921 /* incw */, X86::INC16r_alt, Convert__Reg1_0__Tie0, Feature_Not64BitMode, { MCK_GR16 }, },
  { 2921 /* incw */, X86::INC16r, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 2921 /* incw */, X86::INC16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2926 /* inl */, X86::IN32rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 2926 /* inl */, X86::IN32ri, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 2926 /* inl */, X86::IN32rr, Convert_NoOperands, 0, { MCK_DX, MCK_EAX }, },
  { 2926 /* inl */, X86::IN32ri, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 2930 /* insb */, X86::INSB, Convert__DstIdx81_1, 0, { MCK_DX, MCK_DstIdx8 }, },
  { 2940 /* insertps */, X86::INSERTPSrr, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 2940 /* insertps */, X86::INSERTPSrm, Convert__Reg1_2__Tie0__Mem325_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32 }, },
  { 2949 /* insertq */, X86::INSERTQ, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 2949 /* insertq */, X86::INSERTQI, Convert__Reg1_3__Tie0__Reg1_2__ImmUnsignedi81_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 2957 /* insl */, X86::INSL, Convert__DstIdx321_1, 0, { MCK_DX, MCK_DstIdx32 }, },
  { 2962 /* insw */, X86::INSW, Convert__DstIdx161_1, 0, { MCK_DX, MCK_DstIdx16 }, },
  { 2967 /* int */, X86::INT, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 2971 /* int3 */, X86::INT3, Convert_NoOperands, 0, {  }, },
  { 2976 /* into */, X86::INTO, Convert_NoOperands, 0, {  }, },
  { 2981 /* invd */, X86::INVD, Convert_NoOperands, 0, {  }, },
  { 2986 /* invept */, X86::INVEPT32, Convert__Reg1_1__Mem1285_0, Feature_Not64BitMode, { MCK_Mem128, MCK_GR32 }, },
  { 2986 /* invept */, X86::INVEPT64, Convert__Reg1_1__Mem1285_0, Feature_In64BitMode, { MCK_Mem128, MCK_GR64 }, },
  { 2993 /* invlpg */, X86::INVLPG, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 3000 /* invlpga */, X86::INVLPGA32, Convert_NoOperands, Feature_Not64BitMode, { MCK_ECX, MCK_EAX }, },
  { 3000 /* invlpga */, X86::INVLPGA64, Convert_NoOperands, Feature_In64BitMode, { MCK_ECX, MCK_RAX }, },
  { 3008 /* invpcid */, X86::INVPCID32, Convert__Reg1_1__Mem1285_0, Feature_Not64BitMode, { MCK_Mem128, MCK_GR32 }, },
  { 3008 /* invpcid */, X86::INVPCID64, Convert__Reg1_1__Mem1285_0, Feature_In64BitMode, { MCK_Mem128, MCK_GR64 }, },
  { 3016 /* invvpid */, X86::INVVPID32, Convert__Reg1_1__Mem1285_0, Feature_Not64BitMode, { MCK_Mem128, MCK_GR32 }, },
  { 3016 /* invvpid */, X86::INVVPID64, Convert__Reg1_1__Mem1285_0, Feature_In64BitMode, { MCK_Mem128, MCK_GR64 }, },
  { 3024 /* inw */, X86::IN16rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 3024 /* inw */, X86::IN16ri, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 3024 /* inw */, X86::IN16rr, Convert_NoOperands, 0, { MCK_DX, MCK_AX }, },
  { 3024 /* inw */, X86::IN16ri, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 3039 /* iretl */, X86::IRET32, Convert_NoOperands, 0, {  }, },
  { 3045 /* iretq */, X86::IRET64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 3051 /* iretw */, X86::IRET16, Convert_NoOperands, 0, {  }, },
  { 3057 /* ja */, X86::JA_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3060 /* jae */, X86::JAE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3064 /* jb */, X86::JB_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3067 /* jbe */, X86::JBE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3071 /* jcxz */, X86::JCXZ, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3076 /* je */, X86::JE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3079 /* jecxz */, X86::JECXZ, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3085 /* jg */, X86::JG_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3088 /* jge */, X86::JGE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3092 /* jl */, X86::JL_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3095 /* jle */, X86::JLE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3099 /* jmp */, X86::JMP_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3099 /* jmp */, X86::JMP16m, Convert__Mem165_1, Feature_In16BitMode, { MCK__STAR_, MCK_Mem16 }, },
  { 3099 /* jmp */, X86::JMP32m, Convert__Mem325_1, Feature_In32BitMode, { MCK__STAR_, MCK_Mem32 }, },
  { 3099 /* jmp */, X86::JMP64m, Convert__Mem645_1, Feature_In64BitMode, { MCK__STAR_, MCK_Mem64 }, },
  { 3099 /* jmp */, X86::FARJMP16i, Convert__Imm1_1__Imm1_0, Feature_In16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3099 /* jmp */, X86::FARJMP32i, Convert__Imm1_1__Imm1_0, Feature_Not16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3103 /* jmpl */, X86::JMP32r, Convert__Reg1_1, Feature_Not64BitMode, { MCK__STAR_, MCK_GR32 }, },
  { 3103 /* jmpl */, X86::JMP32m, Convert__Mem325_1, Feature_Not64BitMode, { MCK__STAR_, MCK_Mem32 }, },
  { 3103 /* jmpl */, X86::FARJMP32i, Convert__Imm1_1__Imm1_0, 0, { MCK_Imm, MCK_Imm }, },
  { 3108 /* jmpq */, X86::JMP64r, Convert__Reg1_1, Feature_In64BitMode, { MCK__STAR_, MCK_GR64 }, },
  { 3108 /* jmpq */, X86::JMP64m, Convert__Mem645_1, Feature_In64BitMode, { MCK__STAR_, MCK_Mem64 }, },
  { 3113 /* jmpw */, X86::JMP16r, Convert__Reg1_1, Feature_Not64BitMode, { MCK__STAR_, MCK_GR16 }, },
  { 3113 /* jmpw */, X86::JMP16m, Convert__Mem165_1, Feature_Not64BitMode, { MCK__STAR_, MCK_Mem16 }, },
  { 3113 /* jmpw */, X86::FARJMP16i, Convert__Imm1_1__Imm1_0, 0, { MCK_Imm, MCK_Imm }, },
  { 3118 /* jne */, X86::JNE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3122 /* jno */, X86::JNO_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3126 /* jnp */, X86::JNP_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3130 /* jns */, X86::JNS_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3134 /* jo */, X86::JO_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3137 /* jp */, X86::JP_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3140 /* jrcxz */, X86::JRCXZ, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3146 /* js */, X86::JS_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3149 /* kandb */, X86::KANDBrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3155 /* kandd */, X86::KANDDrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3161 /* kandnb */, X86::KANDNBrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3168 /* kandnd */, X86::KANDNDrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3175 /* kandnq */, X86::KANDNQrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3182 /* kandnw */, X86::KANDNWrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3189 /* kandq */, X86::KANDQrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3195 /* kandw */, X86::KANDWrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3201 /* kmovb */, X86::KMOVBkr, Convert__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_GR32, MCK_VK1 }, },
  { 3201 /* kmovb */, X86::KMOVBrk, Convert__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_GR32 }, },
  { 3201 /* kmovb */, X86::KMOVBkk, Convert__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VK1 }, },
  { 3201 /* kmovb */, X86::KMOVBmk, Convert__Mem85_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_Mem8 }, },
  { 3201 /* kmovb */, X86::KMOVBkm, Convert__Reg1_1__Mem85_0, Feature_HasDQI, { MCK_Mem8, MCK_VK1 }, },
  { 3207 /* kmovd */, X86::KMOVDkr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_GR32, MCK_VK1 }, },
  { 3207 /* kmovd */, X86::KMOVDrk, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_GR32 }, },
  { 3207 /* kmovd */, X86::KMOVDkk, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3207 /* kmovd */, X86::KMOVDmk, Convert__Mem325_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_Mem32 }, },
  { 3207 /* kmovd */, X86::KMOVDkm, Convert__Reg1_1__Mem325_0, Feature_HasBWI, { MCK_Mem32, MCK_VK1 }, },
  { 3213 /* kmovq */, X86::KMOVQkr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_GR64, MCK_VK1 }, },
  { 3213 /* kmovq */, X86::KMOVQrk, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_GR64 }, },
  { 3213 /* kmovq */, X86::KMOVQkk, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3213 /* kmovq */, X86::KMOVQmk, Convert__Mem645_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_Mem64 }, },
  { 3213 /* kmovq */, X86::KMOVQkm, Convert__Reg1_1__Mem645_0, Feature_HasBWI, { MCK_Mem64, MCK_VK1 }, },
  { 3219 /* kmovw */, X86::KMOVWkr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_VK1 }, },
  { 3219 /* kmovw */, X86::KMOVWrk, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_GR32 }, },
  { 3219 /* kmovw */, X86::KMOVWkk, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1 }, },
  { 3219 /* kmovw */, X86::KMOVWmk, Convert__Mem165_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_Mem16 }, },
  { 3219 /* kmovw */, X86::KMOVWkm, Convert__Reg1_1__Mem165_0, Feature_HasAVX512, { MCK_Mem16, MCK_VK1 }, },
  { 3225 /* knotb */, X86::KNOTBrr, Convert__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VK1 }, },
  { 3231 /* knotd */, X86::KNOTDrr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3237 /* knotq */, X86::KNOTQrr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3243 /* knotw */, X86::KNOTWrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1 }, },
  { 3249 /* korb */, X86::KORBrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3254 /* kord */, X86::KORDrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3259 /* korq */, X86::KORQrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3264 /* kortestb */, X86::KORTESTBrr, Convert__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VK1 }, },
  { 3273 /* kortestd */, X86::KORTESTDrr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3282 /* kortestq */, X86::KORTESTQrr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3291 /* kortestw */, X86::KORTESTWrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1 }, },
  { 3300 /* korw */, X86::KORWrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3305 /* kshiftlb */, X86::KSHIFTLBri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_VK1, MCK_VK1 }, },
  { 3314 /* kshiftld */, X86::KSHIFTLDri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_VK1, MCK_VK1 }, },
  { 3323 /* kshiftlq */, X86::KSHIFTLQri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VK1, MCK_VK1 }, },
  { 3332 /* kshiftlw */, X86::KSHIFTLWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VK1, MCK_VK1 }, },
  { 3341 /* kshiftrb */, X86::KSHIFTRBri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_VK1, MCK_VK1 }, },
  { 3350 /* kshiftrd */, X86::KSHIFTRDri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_VK1, MCK_VK1 }, },
  { 3359 /* kshiftrq */, X86::KSHIFTRQri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VK1, MCK_VK1 }, },
  { 3368 /* kshiftrw */, X86::KSHIFTRWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VK1, MCK_VK1 }, },
  { 3377 /* kunpckbw */, X86::KUNPCKBWrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3386 /* kxnorb */, X86::KXNORBrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3393 /* kxnord */, X86::KXNORDrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3400 /* kxnorq */, X86::KXNORQrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3407 /* kxnorw */, X86::KXNORWrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3414 /* kxorb */, X86::KXORBrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3420 /* kxord */, X86::KXORDrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3426 /* kxorq */, X86::KXORQrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3432 /* kxorw */, X86::KXORWrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3438 /* lahf */, X86::LAHF, Convert_NoOperands, 0, {  }, },
  { 3447 /* larl */, X86::LAR32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 3447 /* larl */, X86::LAR32rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR32 }, },
  { 3452 /* larq */, X86::LAR64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR64 }, },
  { 3452 /* larq */, X86::LAR64rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR64 }, },
  { 3457 /* larw */, X86::LAR16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 3457 /* larw */, X86::LAR16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 3462 /* lcall */, X86::FARCALL32m, Convert__Mem5_1, Feature_Not16BitMode, { MCK__STAR_, MCK_Mem }, },
  { 3462 /* lcall */, X86::FARCALL16m, Convert__Mem5_1, Feature_In16BitMode, { MCK__STAR_, MCK_Mem }, },
  { 3462 /* lcall */, X86::FARCALL32i, Convert__Imm1_1__Imm1_0, Feature_Not16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3462 /* lcall */, X86::FARCALL16i, Convert__Imm1_1__Imm1_0, Feature_In16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3468 /* lcalll */, X86::FARCALL32m, Convert__Mem5_1, 0, { MCK__STAR_, MCK_Mem }, },
  { 3468 /* lcalll */, X86::FARCALL32i, Convert__Imm1_1__Imm1_0, Feature_Not64BitMode, { MCK_Imm, MCK_Imm }, },
  { 3475 /* lcallq */, X86::FARCALL64, Convert__Mem5_1, 0, { MCK__STAR_, MCK_Mem }, },
  { 3482 /* lcallw */, X86::FARCALL16m, Convert__Mem5_1, 0, { MCK__STAR_, MCK_Mem }, },
  { 3482 /* lcallw */, X86::FARCALL16i, Convert__Imm1_1__Imm1_0, Feature_Not64BitMode, { MCK_Imm, MCK_Imm }, },
  { 3489 /* lddqu */, X86::LDDQUrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3495 /* ldmxcsr */, X86::LDMXCSR, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 3507 /* ldsl */, X86::LDS32rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR32 }, },
  { 3512 /* ldsw */, X86::LDS16rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR16 }, },
  { 3521 /* leal */, X86::LEA32r, Convert__Reg1_1__Mem5_0, Feature_Not64BitMode, { MCK_Mem, MCK_GR32 }, },
  { 3521 /* leal */, X86::LEA64_32r, Convert__Reg1_1__Mem5_0, Feature_In64BitMode, { MCK_Mem, MCK_GR32 }, },
  { 3526 /* leaq */, X86::LEA64r, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR64 }, },
  { 3531 /* leave */, X86::LEAVE, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 3531 /* leave */, X86::LEAVE64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 3537 /* leaw */, X86::LEA16r, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR16 }, },
  { 3546 /* lesl */, X86::LES32rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR32 }, },
  { 3551 /* lesw */, X86::LES16rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR16 }, },
  { 3556 /* lfence */, X86::LFENCE, Convert_NoOperands, 0, {  }, },
  { 3567 /* lfsl */, X86::LFS32rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR32 }, },
  { 3572 /* lfsq */, X86::LFS64rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR64 }, },
  { 3577 /* lfsw */, X86::LFS16rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR16 }, },
  { 3587 /* lgdtl */, X86::LGDT32m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 3593 /* lgdtq */, X86::LGDT64m, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 3599 /* lgdtw */, X86::LGDT16m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 3609 /* lgsl */, X86::LGS32rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR32 }, },
  { 3614 /* lgsq */, X86::LGS64rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR64 }, },
  { 3619 /* lgsw */, X86::LGS16rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR16 }, },
  { 3629 /* lidtl */, X86::LIDT32m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 3635 /* lidtq */, X86::LIDT64m, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 3641 /* lidtw */, X86::LIDT16m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP32m, Convert__Mem5_1, Feature_Not16BitMode, { MCK__STAR_, MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP16m, Convert__Mem5_1, Feature_In16BitMode, { MCK__STAR_, MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP32i, Convert__Imm1_1__Imm1_0, Feature_Not16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3647 /* ljmp */, X86::FARJMP16i, Convert__Imm1_1__Imm1_0, Feature_In16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3652 /* ljmpl */, X86::FARJMP32m, Convert__Mem5_1, 0, { MCK__STAR_, MCK_Mem }, },
  { 3652 /* ljmpl */, X86::FARJMP32i, Convert__Imm1_1__Imm1_0, Feature_Not64BitMode, { MCK_Imm, MCK_Imm }, },
  { 3658 /* ljmpq */, X86::FARJMP64, Convert__Mem5_1, 0, { MCK__STAR_, MCK_Mem }, },
  { 3664 /* ljmpw */, X86::FARJMP16m, Convert__Mem5_1, 0, { MCK__STAR_, MCK_Mem }, },
  { 3664 /* ljmpw */, X86::FARJMP16i, Convert__Imm1_1__Imm1_0, Feature_Not64BitMode, { MCK_Imm, MCK_Imm }, },
  { 3675 /* lldtw */, X86::LLDT16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 3675 /* lldtw */, X86::LLDT16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 3686 /* lmsww */, X86::LMSW16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 3686 /* lmsww */, X86::LMSW16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 3692 /* lock */, X86::LOCK_PREFIX, Convert_NoOperands, 0, {  }, },
  { 3697 /* lods */, X86::LODSW, Convert__SrcIdx162_0, 0, { MCK_SrcIdx16, MCK_AX }, },
  { 3697 /* lods */, X86::LODSL, Convert__SrcIdx322_0, 0, { MCK_SrcIdx32, MCK_EAX }, },
  { 3697 /* lods */, X86::LODSQ, Convert__SrcIdx642_0, Feature_In64BitMode, { MCK_SrcIdx64, MCK_RAX }, },
  { 3697 /* lods */, X86::LODSB, Convert__SrcIdx82_0, 0, { MCK_SrcIdx8, MCK_AL }, },
  { 3702 /* lodsb */, X86::LODSB, Convert__SrcIdx82_0, 0, { MCK_SrcIdx8 }, },
  { 3702 /* lodsb */, X86::LODSB, Convert__SrcIdx82_0, 0, { MCK_SrcIdx8, MCK_AL }, },
  { 3714 /* lodsl */, X86::LODSL, Convert__SrcIdx322_0, 0, { MCK_SrcIdx32 }, },
  { 3714 /* lodsl */, X86::LODSL, Convert__SrcIdx322_0, 0, { MCK_SrcIdx32, MCK_EAX }, },
  { 3720 /* lodsq */, X86::LODSQ, Convert__SrcIdx642_0, Feature_In64BitMode, { MCK_SrcIdx64 }, },
  { 3720 /* lodsq */, X86::LODSQ, Convert__SrcIdx642_0, 0, { MCK_SrcIdx64, MCK_RAX }, },
  { 3726 /* lodsw */, X86::LODSW, Convert__SrcIdx162_0, 0, { MCK_SrcIdx16 }, },
  { 3726 /* lodsw */, X86::LODSW, Convert__SrcIdx162_0, 0, { MCK_SrcIdx16, MCK_AX }, },
  { 3732 /* loop */, X86::LOOP, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3737 /* loope */, X86::LOOPE, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3743 /* loopne */, X86::LOOPNE, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3750 /* lretl */, X86::LRETL, Convert_NoOperands, 0, {  }, },
  { 3750 /* lretl */, X86::LRETIL, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 3756 /* lretq */, X86::LRETQ, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 3756 /* lretq */, X86::LRETIQ, Convert__Imm1_0, Feature_In64BitMode, { MCK_Imm }, },
  { 3762 /* lretw */, X86::LRETW, Convert_NoOperands, 0, {  }, },
  { 3762 /* lretw */, X86::LRETIW, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 3772 /* lsll */, X86::LSL32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 3772 /* lsll */, X86::LSL32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 3777 /* lslq */, X86::LSL64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 3777 /* lslq */, X86::LSL64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 3782 /* lslw */, X86::LSL16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 3782 /* lslw */, X86::LSL16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 3791 /* lssl */, X86::LSS32rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR32 }, },
  { 3796 /* lssq */, X86::LSS64rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR64 }, },
  { 3801 /* lssw */, X86::LSS16rm, Convert__Reg1_1__Mem5_0, 0, { MCK_Mem, MCK_GR16 }, },
  { 3810 /* ltrw */, X86::LTRr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 3810 /* ltrw */, X86::LTRm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 3821 /* lzcntl */, X86::LZCNT32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 3821 /* lzcntl */, X86::LZCNT32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 3828 /* lzcntq */, X86::LZCNT64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 3828 /* lzcntq */, X86::LZCNT64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 3835 /* lzcntw */, X86::LZCNT16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 3835 /* lzcntw */, X86::LZCNT16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 3842 /* maskmovdqu */, X86::MASKMOVDQU, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_FR32, MCK_FR32 }, },
  { 3842 /* maskmovdqu */, X86::MASKMOVDQU64, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_FR32, MCK_FR32 }, },
  { 3853 /* maskmovq */, X86::MMX_MASKMOVQ, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_VR64, MCK_VR64 }, },
  { 3853 /* maskmovq */, X86::MMX_MASKMOVQ64, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_VR64, MCK_VR64 }, },
  { 3862 /* maxpd */, X86::MAXPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3862 /* maxpd */, X86::MAXPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3868 /* maxps */, X86::MAXPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3868 /* maxps */, X86::MAXPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3874 /* maxsd */, X86::MAXSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3874 /* maxsd */, X86::MAXSDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 3880 /* maxss */, X86::MAXSSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3880 /* maxss */, X86::MAXSSrm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 3886 /* mfence */, X86::MFENCE, Convert_NoOperands, 0, {  }, },
  { 3893 /* minpd */, X86::MINPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3893 /* minpd */, X86::MINPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3899 /* minps */, X86::MINPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3899 /* minps */, X86::MINPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3905 /* minsd */, X86::MINSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3905 /* minsd */, X86::MINSDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 3911 /* minss */, X86::MINSSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3911 /* minss */, X86::MINSSrm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 3917 /* monitor */, X86::MONITORrrr, Convert_NoOperands, 0, {  }, },
  { 3917 /* monitor */, X86::MONITORrrr, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX, MCK_ECX, MCK_EDX }, },
  { 3917 /* monitor */, X86::MONITORrrr, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX, MCK_RCX, MCK_RDX }, },
  { 3925 /* montmul */, X86::MONTMUL, Convert_NoOperands, 0, {  }, },
  { 3933 /* mov */, X86::MOV32ms, Convert__Mem325_1__Reg1_0, 0, { MCK_SEGMENT_REG, MCK_Mem32 }, },
  { 3933 /* mov */, X86::MOV32sm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_SEGMENT_REG }, },
  { 3944 /* movabsb */, X86::MOV8o64a, Convert__MemOffs64_82_1, 0, { MCK_AL, MCK_MemOffs64_8 }, },
  { 3944 /* movabsb */, X86::MOV8ao64, Convert__MemOffs64_82_0, 0, { MCK_MemOffs64_8, MCK_AL }, },
  { 3952 /* movabsl */, X86::MOV32o64a, Convert__MemOffs64_322_1, 0, { MCK_EAX, MCK_MemOffs64_32 }, },
  { 3952 /* movabsl */, X86::MOV32ao64, Convert__MemOffs64_322_0, 0, { MCK_MemOffs64_32, MCK_EAX }, },
  { 3960 /* movabsq */, X86::MOV64o64a, Convert__MemOffs64_642_1, 0, { MCK_RAX, MCK_MemOffs64_64 }, },
  { 3960 /* movabsq */, X86::MOV64ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 3960 /* movabsq */, X86::MOV64ao64, Convert__MemOffs64_642_0, 0, { MCK_MemOffs64_64, MCK_RAX }, },
  { 3968 /* movabsw */, X86::MOV16o64a, Convert__MemOffs64_162_1, 0, { MCK_AX, MCK_MemOffs64_16 }, },
  { 3968 /* movabsw */, X86::MOV16ao64, Convert__MemOffs64_162_0, 0, { MCK_MemOffs64_16, MCK_AX }, },
  { 3976 /* movapd */, X86::MOVAPDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3976 /* movapd */, X86::MOVAPDmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3976 /* movapd */, X86::MOVAPDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3983 /* movaps */, X86::MOVAPSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 3983 /* movaps */, X86::MOVAPSmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3983 /* movaps */, X86::MOVAPSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3990 /* movb */, X86::MOV8o16a, Convert__MemOffs16_82_1, 0, { MCK_AL, MCK_MemOffs16_8 }, },
  { 3990 /* movb */, X86::MOV8o32a, Convert__MemOffs32_82_1, 0, { MCK_AL, MCK_MemOffs32_8 }, },
  { 3990 /* movb */, X86::MOV8rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 3990 /* movb */, X86::MOV8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 3990 /* movb */, X86::MOV8ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 3990 /* movb */, X86::MOV8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 3990 /* movb */, X86::MOV8ao16, Convert__MemOffs16_82_0, 0, { MCK_MemOffs16_8, MCK_AL }, },
  { 3990 /* movb */, X86::MOV8ao32, Convert__MemOffs32_82_0, 0, { MCK_MemOffs32_8, MCK_AL }, },
  { 3990 /* movb */, X86::MOV8rm, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 4001 /* movbel */, X86::MOVBE32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 4001 /* movbel */, X86::MOVBE32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 4008 /* movbeq */, X86::MOVBE64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 4008 /* movbeq */, X86::MOVBE64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 4015 /* movbew */, X86::MOVBE16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 4015 /* movbew */, X86::MOVBE16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 4022 /* movd */, X86::MMX_MOVD64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_VR64 }, },
  { 4022 /* movd */, X86::MOVDI2PDIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_FR32 }, },
  { 4022 /* movd */, X86::MMX_MOVD64to64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_VR64 }, },
  { 4022 /* movd */, X86::MOV64toPQIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_FR32 }, },
  { 4022 /* movd */, X86::MMX_MOVD64grr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_GR32 }, },
  { 4022 /* movd */, X86::MMX_MOVD64from64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_GR64 }, },
  { 4022 /* movd */, X86::MMX_MOVD64mr, Convert__Mem325_1__Reg1_0, 0, { MCK_VR64, MCK_Mem32 }, },
  { 4022 /* movd */, X86::MOVPDI2DIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 4022 /* movd */, X86::MOVPQIto64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 4022 /* movd */, X86::MOVPDI2DImr, Convert__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32 }, },
  { 4022 /* movd */, X86::MMX_MOVD64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_VR64 }, },
  { 4022 /* movd */, X86::MOVDI2PDIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 4027 /* movddup */, X86::MOVDDUPrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4027 /* movddup */, X86::MOVDDUPrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4035 /* movdq2q */, X86::MMX_MOVDQ2Qrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR64 }, },
  { 4043 /* movdqa */, X86::MOVDQArr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4043 /* movdqa */, X86::MOVDQAmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4043 /* movdqa */, X86::MOVDQArm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4050 /* movdqu */, X86::MOVDQUrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4050 /* movdqu */, X86::MOVDQUmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4050 /* movdqu */, X86::MOVDQUrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4057 /* movhlps */, X86::MOVHLPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4065 /* movhpd */, X86::MOVHPDmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4065 /* movhpd */, X86::MOVHPDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4072 /* movhps */, X86::MOVHPSmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4072 /* movhps */, X86::MOVHPSrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4079 /* movl */, X86::MOV32o16a, Convert__MemOffs16_322_1, 0, { MCK_EAX, MCK_MemOffs16_32 }, },
  { 4079 /* movl */, X86::MOV32o32a, Convert__MemOffs32_322_1, 0, { MCK_EAX, MCK_MemOffs32_32 }, },
  { 4079 /* movl */, X86::MOV32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 4079 /* movl */, X86::MOV32sr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_SEGMENT_REG }, },
  { 4079 /* movl */, X86::MOV32dr, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_GR32, MCK_DEBUG_REG }, },
  { 4079 /* movl */, X86::MOV32cr, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_GR32, MCK_CONTROL_REG }, },
  { 4079 /* movl */, X86::MOV32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 4079 /* movl */, X86::MOV32rs, Convert__Reg1_1__Reg1_0, 0, { MCK_SEGMENT_REG, MCK_GR32 }, },
  { 4079 /* movl */, X86::MOV32ms, Convert__Mem325_1__Reg1_0, 0, { MCK_SEGMENT_REG, MCK_Mem32 }, },
  { 4079 /* movl */, X86::MOV32rd, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_DEBUG_REG, MCK_GR32 }, },
  { 4079 /* movl */, X86::MOV32rc, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_CONTROL_REG, MCK_GR32 }, },
  { 4079 /* movl */, X86::MOV32ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 4079 /* movl */, X86::MOV32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 4079 /* movl */, X86::MOV32ao16, Convert__MemOffs16_322_0, 0, { MCK_MemOffs16_32, MCK_EAX }, },
  { 4079 /* movl */, X86::MOV32ao32, Convert__MemOffs32_322_0, 0, { MCK_MemOffs32_32, MCK_EAX }, },
  { 4079 /* movl */, X86::MOV32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 4079 /* movl */, X86::MOV32sm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_SEGMENT_REG }, },
  { 4084 /* movlhps */, X86::MOVLHPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4092 /* movlpd */, X86::MOVLPDmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4092 /* movlpd */, X86::MOVLPDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4099 /* movlps */, X86::MOVLPSmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4099 /* movlps */, X86::MOVLPSrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4106 /* movmskpd */, X86::MOVMSKPDrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_FR32, MCK_GR32orGR64 }, },
  { 4115 /* movmskps */, X86::MOVMSKPSrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_FR32, MCK_GR32orGR64 }, },
  { 4124 /* movntdq */, X86::MOVNTDQmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4132 /* movntdqa */, X86::MOVNTDQArm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4148 /* movntil */, X86::MOVNTImr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 4156 /* movntiq */, X86::MOVNTI_64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 4164 /* movntpd */, X86::MOVNTPDmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4172 /* movntps */, X86::MOVNTPSmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4180 /* movntq */, X86::MMX_MOVNTQmr, Convert__Mem645_1__Reg1_0, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4187 /* movntsd */, X86::MOVNTSD, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4195 /* movntss */, X86::MOVNTSS, Convert__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32 }, },
  { 4203 /* movq */, X86::MOV64o32a, Convert__MemOffs32_642_1, 0, { MCK_RAX, MCK_MemOffs32_64 }, },
  { 4203 /* movq */, X86::MOV64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 4203 /* movq */, X86::MMX_MOVD64to64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_VR64 }, },
  { 4203 /* movq */, X86::MOV64toPQIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_FR32 }, },
  { 4203 /* movq */, X86::MOV64sr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_SEGMENT_REG }, },
  { 4203 /* movq */, X86::MOV64dr, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_DEBUG_REG }, },
  { 4203 /* movq */, X86::MOV64cr, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_CONTROL_REG }, },
  { 4203 /* movq */, X86::MOV64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 4203 /* movq */, X86::MMX_MOVD64from64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_GR64 }, },
  { 4203 /* movq */, X86::MMX_MOVQ64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4203 /* movq */, X86::MMX_MOVQ64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4203 /* movq */, X86::MOVPQIto64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 4203 /* movq */, X86::MOVZPQILo2PQIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4203 /* movq */, X86::MOVPQI2QImr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4203 /* movq */, X86::MOV64rs, Convert__Reg1_1__Reg1_0, 0, { MCK_SEGMENT_REG, MCK_GR64 }, },
  { 4203 /* movq */, X86::MOV64ms, Convert__Mem645_1__Reg1_0, 0, { MCK_SEGMENT_REG, MCK_Mem64 }, },
  { 4203 /* movq */, X86::MOV64rd, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_DEBUG_REG, MCK_GR64 }, },
  { 4203 /* movq */, X86::MOV64rc, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_CONTROL_REG, MCK_GR64 }, },
  { 4203 /* movq */, X86::MOV64ri32, Convert__Reg1_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 4203 /* movq */, X86::MOV64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 4203 /* movq */, X86::MOV64ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 4203 /* movq */, X86::MOV64ao32, Convert__MemOffs32_642_0, 0, { MCK_MemOffs32_64, MCK_RAX }, },
  { 4203 /* movq */, X86::MOV64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 4203 /* movq */, X86::MMX_MOVQ64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4203 /* movq */, X86::MOVQI2PQIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4203 /* movq */, X86::MOV64sm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_SEGMENT_REG }, },
  { 4208 /* movq2dq */, X86::MMX_MOVQ2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_FR32 }, },
  { 4216 /* movsb */, X86::MOVSB, Convert__DstIdx81_1__SrcIdx82_0, 0, { MCK_SrcIdx8, MCK_DstIdx8 }, },
  { 4222 /* movsbl */, X86::MOVSX32rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR32 }, },
  { 4222 /* movsbl */, X86::MOVSX32rm8, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR32 }, },
  { 4229 /* movsbq */, X86::MOVSX64rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR64 }, },
  { 4229 /* movsbq */, X86::MOVSX64rm8, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR64 }, },
  { 4236 /* movsbw */, X86::MOVSX16rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR16 }, },
  { 4236 /* movsbw */, X86::MOVSX16rm8, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR16 }, },
  { 4243 /* movsd */, X86::MOVSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4243 /* movsd */, X86::MOVSDmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4243 /* movsd */, X86::MOVSDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4249 /* movshdup */, X86::MOVSHDUPrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4249 /* movshdup */, X86::MOVSHDUPrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4258 /* movsl */, X86::MOVSL, Convert__DstIdx321_1__SrcIdx322_0, 0, { MCK_SrcIdx32, MCK_DstIdx32 }, },
  { 4264 /* movsldup */, X86::MOVSLDUPrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4264 /* movsldup */, X86::MOVSLDUPrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4273 /* movslq */, X86::MOVSX64rr32, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_GR32, MCK_GR64 }, },
  { 4273 /* movslq */, X86::MOVSX64rm32, Convert__Reg1_1__Mem325_0, Feature_In64BitMode, { MCK_Mem32, MCK_GR64 }, },
  { 4280 /* movsq */, X86::MOVSQ, Convert__DstIdx641_1__SrcIdx642_0, 0, { MCK_SrcIdx64, MCK_DstIdx64 }, },
  { 4286 /* movss */, X86::MOVSSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4286 /* movss */, X86::MOVSSmr, Convert__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32 }, },
  { 4286 /* movss */, X86::MOVSSrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 4292 /* movsw */, X86::MOVSW, Convert__DstIdx161_1__SrcIdx162_0, 0, { MCK_SrcIdx16, MCK_DstIdx16 }, },
  { 4298 /* movswl */, X86::MOVSX32rr16, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR32 }, },
  { 4298 /* movswl */, X86::MOVSX32rm16, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR32 }, },
  { 4305 /* movswq */, X86::MOVSX64rr16, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR64 }, },
  { 4305 /* movswq */, X86::MOVSX64rm16, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR64 }, },
  { 4312 /* movsx */, X86::MOVSX16rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR16 }, },
  { 4312 /* movsx */, X86::MOVSX32rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR32 }, },
  { 4312 /* movsx */, X86::MOVSX64rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR64 }, },
  { 4312 /* movsx */, X86::MOVSX32rr16, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR32 }, },
  { 4312 /* movsx */, X86::MOVSX64rr16, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR64 }, },
  { 4312 /* movsx */, X86::MOVSX64rr32, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR64 }, },
  { 4312 /* movsx */, X86::MOVSX16rm8, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR16 }, },
  { 4325 /* movupd */, X86::MOVUPDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4325 /* movupd */, X86::MOVUPDmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4325 /* movupd */, X86::MOVUPDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4332 /* movups */, X86::MOVUPSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4332 /* movups */, X86::MOVUPSmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4332 /* movups */, X86::MOVUPSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4339 /* movw */, X86::MOV16o16a, Convert__MemOffs16_162_1, 0, { MCK_AX, MCK_MemOffs16_16 }, },
  { 4339 /* movw */, X86::MOV16o32a, Convert__MemOffs32_162_1, 0, { MCK_AX, MCK_MemOffs32_16 }, },
  { 4339 /* movw */, X86::MOV16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 4339 /* movw */, X86::MOV16sr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_SEGMENT_REG }, },
  { 4339 /* movw */, X86::MOV16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 4339 /* movw */, X86::MOV16rs, Convert__Reg1_1__Reg1_0, 0, { MCK_SEGMENT_REG, MCK_GR16 }, },
  { 4339 /* movw */, X86::MOV16ms, Convert__Mem165_1__Reg1_0, 0, { MCK_SEGMENT_REG, MCK_Mem16 }, },
  { 4339 /* movw */, X86::MOV16ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 4339 /* movw */, X86::MOV16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 4339 /* movw */, X86::MOV16ao16, Convert__MemOffs16_162_0, 0, { MCK_MemOffs16_16, MCK_AX }, },
  { 4339 /* movw */, X86::MOV16ao32, Convert__MemOffs32_162_0, 0, { MCK_MemOffs32_16, MCK_AX }, },
  { 4339 /* movw */, X86::MOV16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 4339 /* movw */, X86::MOV16sm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_SEGMENT_REG }, },
  { 4344 /* movzbl */, X86::MOVZX32rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR32 }, },
  { 4344 /* movzbl */, X86::MOVZX32rm8, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR32 }, },
  { 4351 /* movzbq */, X86::MOVZX64rr8_Q, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR64 }, },
  { 4351 /* movzbq */, X86::MOVZX64rm8_Q, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR64 }, },
  { 4358 /* movzbw */, X86::MOVZX16rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR16 }, },
  { 4358 /* movzbw */, X86::MOVZX16rm8, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR16 }, },
  { 4365 /* movzwl */, X86::MOVZX32rr16, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR32 }, },
  { 4365 /* movzwl */, X86::MOVZX32rm16, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR32 }, },
  { 4372 /* movzwq */, X86::MOVZX64rr16_Q, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR64 }, },
  { 4372 /* movzwq */, X86::MOVZX64rm16_Q, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR64 }, },
  { 4379 /* movzx */, X86::MOVZX16rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR16 }, },
  { 4379 /* movzx */, X86::MOVZX32rr8, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR32 }, },
  { 4379 /* movzx */, X86::MOVZX64rr8_Q, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR64 }, },
  { 4379 /* movzx */, X86::MOVZX32rr16, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR32 }, },
  { 4379 /* movzx */, X86::MOVZX64rr16_Q, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR64 }, },
  { 4379 /* movzx */, X86::MOVZX16rm8, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR16 }, },
  { 4385 /* mpsadbw */, X86::MPSADBWrri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 4385 /* mpsadbw */, X86::MPSADBWrmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 4397 /* mulb */, X86::MUL8r, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 4397 /* mulb */, X86::MUL8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 4402 /* mull */, X86::MUL32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 4402 /* mull */, X86::MUL32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 4407 /* mulpd */, X86::MULPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4407 /* mulpd */, X86::MULPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4413 /* mulps */, X86::MULPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4413 /* mulps */, X86::MULPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4419 /* mulq */, X86::MUL64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 4419 /* mulq */, X86::MUL64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 4424 /* mulsd */, X86::MULSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4424 /* mulsd */, X86::MULSDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4430 /* mulss */, X86::MULSSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4430 /* mulss */, X86::MULSSrm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 4436 /* mulw */, X86::MUL16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 4436 /* mulw */, X86::MUL16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 4446 /* mulxl */, X86::MULX32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 4446 /* mulxl */, X86::MULX32rm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32, MCK_GR32 }, },
  { 4452 /* mulxq */, X86::MULX64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 4452 /* mulxq */, X86::MULX64rm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64, MCK_GR64 }, },
  { 4458 /* mwait */, X86::MWAITrr, Convert_NoOperands, 0, {  }, },
  { 4458 /* mwait */, X86::MWAITrr, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX, MCK_ECX }, },
  { 4458 /* mwait */, X86::MWAITrr, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX, MCK_RCX }, },
  { 4474 /* naclandspq */, X86::NACL_ANDSPi8, Convert__ImmSExti64i81_0__Reg1_1, Feature_In64BitMode, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 4474 /* naclandspq */, X86::NACL_ANDSPi32, Convert__ImmSExti64i321_0__Reg1_1, Feature_In64BitMode, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 4493 /* naclaspq */, X86::NACL_ASPi8, Convert__ImmSExti64i81_0__Reg1_1, Feature_In64BitMode, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 4493 /* naclaspq */, X86::NACL_ASPi32, Convert__ImmSExti64i321_0__Reg1_1, Feature_In64BitMode, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 4502 /* naclcall */, X86::NACL_CALL32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 4502 /* naclcall */, X86::NACL_CALL64r, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR32, MCK_GR64 }, },
  { 4511 /* nacljmp */, X86::NACL_JMP32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 4511 /* nacljmp */, X86::NACL_JMP64z, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 4511 /* nacljmp */, X86::NACL_JMP64r, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR32, MCK_GR64 }, },
  { 4519 /* naclrestbp */, X86::NACL_RESTBPrz, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 4519 /* naclrestbp */, X86::NACL_RESTBPr, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR32, MCK_GR64 }, },
  { 4519 /* naclrestbp */, X86::NACL_RESTBPm, Convert__Mem325_0__Reg1_1, Feature_In64BitMode, { MCK_Mem32, MCK_GR64 }, },
  { 4530 /* naclrestsp_noflags */, X86::NACL_RESTSPrz, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 4530 /* naclrestsp_noflags */, X86::NACL_RESTSPr, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR32, MCK_GR64 }, },
  { 4530 /* naclrestsp_noflags */, X86::NACL_RESTSPm, Convert__Mem325_0__Reg1_1, Feature_In64BitMode, { MCK_Mem32, MCK_GR64 }, },
  { 4549 /* naclret */, X86::NACL_RET32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 4549 /* naclret */, X86::NACL_RET64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 4557 /* naclreti */, X86::NACL_RETI32, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 4566 /* naclspadj */, X86::NACL_SPADJi32, Convert__ImmSExti64i321_0__Reg1_1, Feature_In64BitMode, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 4584 /* naclsspq */, X86::NACL_SSPi8, Convert__ImmSExti64i81_0__Reg1_1, Feature_In64BitMode, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 4584 /* naclsspq */, X86::NACL_SSPi32, Convert__ImmSExti64i321_0__Reg1_1, Feature_In64BitMode, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 4597 /* negb */, X86::NEG8r, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 4597 /* negb */, X86::NEG8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 4602 /* negl */, X86::NEG32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 4602 /* negl */, X86::NEG32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 4607 /* negq */, X86::NEG64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 4607 /* negq */, X86::NEG64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 4612 /* negw */, X86::NEG16r, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 4612 /* negw */, X86::NEG16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 4617 /* nop */, X86::NOOP, Convert_NoOperands, 0, {  }, },
  { 4621 /* nopl */, X86::NOOPL, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 4626 /* nopw */, X86::NOOPW, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 4635 /* notb */, X86::NOT8r, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 4635 /* notb */, X86::NOT8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 4640 /* notl */, X86::NOT32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 4640 /* notl */, X86::NOT32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 4645 /* notq */, X86::NOT64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 4645 /* notq */, X86::NOT64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 4650 /* notw */, X86::NOT16r, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 4650 /* notw */, X86::NOT16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 4658 /* orb */, X86::OR8rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 4658 /* orb */, X86::OR8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 4658 /* orb */, X86::OR8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 4658 /* orb */, X86::OR8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 4658 /* orb */, X86::OR8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 4658 /* orb */, X86::OR8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 4662 /* orl */, X86::OR32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 4662 /* orl */, X86::OR32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 4662 /* orl */, X86::OR32ri8, Convert__Reg1_1__Tie0__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 4662 /* orl */, X86::OR32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 4662 /* orl */, X86::OR32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 4662 /* orl */, X86::OR32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 4662 /* orl */, X86::OR32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 4662 /* orl */, X86::OR32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 4666 /* orpd */, X86::ORPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4666 /* orpd */, X86::ORPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4671 /* orps */, X86::ORPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4671 /* orps */, X86::ORPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4676 /* orq */, X86::OR64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 4676 /* orq */, X86::OR64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 4676 /* orq */, X86::OR64ri8, Convert__Reg1_1__Tie0__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 4676 /* orq */, X86::OR64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 4676 /* orq */, X86::OR64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 4676 /* orq */, X86::OR64ri32, Convert__Reg1_1__Tie0__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 4676 /* orq */, X86::OR64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 4676 /* orq */, X86::OR64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 4680 /* orw */, X86::OR16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 4680 /* orw */, X86::OR16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 4680 /* orw */, X86::OR16ri8, Convert__Reg1_1__Tie0__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 4680 /* orw */, X86::OR16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 4680 /* orw */, X86::OR16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 4680 /* orw */, X86::OR16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 4680 /* orw */, X86::OR16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 4680 /* orw */, X86::OR16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 4688 /* outb */, X86::OUT8rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 4688 /* outb */, X86::OUT8ir, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 4688 /* outb */, X86::OUT8rr, Convert_NoOperands, 0, { MCK_AL, MCK_DX }, },
  { 4688 /* outb */, X86::OUT8ir, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 4693 /* outl */, X86::OUT32rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 4693 /* outl */, X86::OUT32ir, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 4693 /* outl */, X86::OUT32rr, Convert_NoOperands, 0, { MCK_EAX, MCK_DX }, },
  { 4693 /* outl */, X86::OUT32ir, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 4698 /* outsb */, X86::OUTSB, Convert__SrcIdx82_0, 0, { MCK_SrcIdx8, MCK_DX }, },
  { 4710 /* outsl */, X86::OUTSL, Convert__SrcIdx322_0, 0, { MCK_SrcIdx32, MCK_DX }, },
  { 4716 /* outsw */, X86::OUTSW, Convert__SrcIdx162_0, 0, { MCK_SrcIdx16, MCK_DX }, },
  { 4722 /* outw */, X86::OUT16rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 4722 /* outw */, X86::OUT16ir, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 4722 /* outw */, X86::OUT16rr, Convert_NoOperands, 0, { MCK_AX, MCK_DX }, },
  { 4722 /* outw */, X86::OUT16ir, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 4727 /* pabsb */, X86::MMX_PABSBrr64, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4727 /* pabsb */, X86::PABSBrr128, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4727 /* pabsb */, X86::PABSBrm128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4727 /* pabsb */, X86::MMX_PABSBrm64, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4733 /* pabsd */, X86::MMX_PABSDrr64, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4733 /* pabsd */, X86::PABSDrr128, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4733 /* pabsd */, X86::PABSDrm128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4733 /* pabsd */, X86::MMX_PABSDrm64, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4739 /* pabsw */, X86::MMX_PABSWrr64, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4739 /* pabsw */, X86::PABSWrr128, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4739 /* pabsw */, X86::PABSWrm128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4739 /* pabsw */, X86::MMX_PABSWrm64, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4745 /* packssdw */, X86::MMX_PACKSSDWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4745 /* packssdw */, X86::PACKSSDWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4745 /* packssdw */, X86::PACKSSDWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4745 /* packssdw */, X86::MMX_PACKSSDWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4754 /* packsswb */, X86::MMX_PACKSSWBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4754 /* packsswb */, X86::PACKSSWBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4754 /* packsswb */, X86::PACKSSWBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4754 /* packsswb */, X86::MMX_PACKSSWBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4763 /* packusdw */, X86::PACKUSDWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4763 /* packusdw */, X86::PACKUSDWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4772 /* packuswb */, X86::MMX_PACKUSWBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4772 /* packuswb */, X86::PACKUSWBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4772 /* packuswb */, X86::PACKUSWBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4772 /* packuswb */, X86::MMX_PACKUSWBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4781 /* paddb */, X86::MMX_PADDBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4781 /* paddb */, X86::PADDBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4781 /* paddb */, X86::PADDBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4781 /* paddb */, X86::MMX_PADDBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4787 /* paddd */, X86::MMX_PADDDirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4787 /* paddd */, X86::PADDDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4787 /* paddd */, X86::PADDDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4787 /* paddd */, X86::MMX_PADDDirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4793 /* paddq */, X86::MMX_PADDQirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4793 /* paddq */, X86::PADDQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4793 /* paddq */, X86::PADDQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4793 /* paddq */, X86::MMX_PADDQirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4799 /* paddsb */, X86::MMX_PADDSBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4799 /* paddsb */, X86::PADDSBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4799 /* paddsb */, X86::PADDSBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4799 /* paddsb */, X86::MMX_PADDSBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4806 /* paddsw */, X86::MMX_PADDSWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4806 /* paddsw */, X86::PADDSWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4806 /* paddsw */, X86::PADDSWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4806 /* paddsw */, X86::MMX_PADDSWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4813 /* paddusb */, X86::MMX_PADDUSBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4813 /* paddusb */, X86::PADDUSBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4813 /* paddusb */, X86::PADDUSBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4813 /* paddusb */, X86::MMX_PADDUSBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4821 /* paddusw */, X86::MMX_PADDUSWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4821 /* paddusw */, X86::PADDUSWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4821 /* paddusw */, X86::PADDUSWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4821 /* paddusw */, X86::MMX_PADDUSWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4829 /* paddw */, X86::MMX_PADDWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4829 /* paddw */, X86::PADDWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4829 /* paddw */, X86::PADDWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4829 /* paddw */, X86::MMX_PADDWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4835 /* palignr */, X86::MMX_PALIGNR64irr, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64, MCK_VR64 }, },
  { 4835 /* palignr */, X86::PALIGNR128rr, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 4835 /* palignr */, X86::PALIGNR128rm, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 4835 /* palignr */, X86::MMX_PALIGNR64irm, Convert__Reg1_2__Tie0__Mem645_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_VR64 }, },
  { 4843 /* pand */, X86::MMX_PANDirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4843 /* pand */, X86::PANDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4843 /* pand */, X86::PANDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4843 /* pand */, X86::MMX_PANDirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4848 /* pandn */, X86::MMX_PANDNirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4848 /* pandn */, X86::PANDNrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4848 /* pandn */, X86::PANDNrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4848 /* pandn */, X86::MMX_PANDNirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4854 /* pause */, X86::PAUSE, Convert_NoOperands, 0, {  }, },
  { 4860 /* pavgb */, X86::MMX_PAVGBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4860 /* pavgb */, X86::PAVGBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4860 /* pavgb */, X86::PAVGBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4860 /* pavgb */, X86::MMX_PAVGBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4866 /* pavgusb */, X86::PAVGUSBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4866 /* pavgusb */, X86::PAVGUSBrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4874 /* pavgw */, X86::MMX_PAVGWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4874 /* pavgw */, X86::PAVGWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4874 /* pavgw */, X86::PAVGWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4874 /* pavgw */, X86::MMX_PAVGWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4880 /* pblendvb */, X86::PBLENDVBrr0, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4880 /* pblendvb */, X86::PBLENDVBrm0, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4880 /* pblendvb */, X86::PBLENDVBrr0, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_XMM0, MCK_FR32, MCK_FR32 }, },
  { 4880 /* pblendvb */, X86::PBLENDVBrm0, Convert__Reg1_2__Tie0__Mem1285_1, 0, { MCK_XMM0, MCK_Mem128, MCK_FR32 }, },
  { 4889 /* pblendw */, X86::PBLENDWrri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 4889 /* pblendw */, X86::PBLENDWrmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 4897 /* pclmulhqhqdq */, X86::PCLMULQDQrr, Convert__Reg1_1__Tie0__Reg1_0__imm_95_17, 0, { MCK_FR32, MCK_FR32 }, },
  { 4897 /* pclmulhqhqdq */, X86::PCLMULQDQrm, Convert__Reg1_1__Tie0__Mem1285_0__imm_95_17, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4910 /* pclmulhqlqdq */, X86::PCLMULQDQrr, Convert__Reg1_1__Tie0__Reg1_0__imm_95_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4910 /* pclmulhqlqdq */, X86::PCLMULQDQrm, Convert__Reg1_1__Tie0__Mem1285_0__imm_95_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4923 /* pclmullqhqdq */, X86::PCLMULQDQrr, Convert__Reg1_1__Tie0__Reg1_0__imm_95_16, 0, { MCK_FR32, MCK_FR32 }, },
  { 4923 /* pclmullqhqdq */, X86::PCLMULQDQrm, Convert__Reg1_1__Tie0__Mem1285_0__imm_95_16, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4936 /* pclmullqlqdq */, X86::PCLMULQDQrr, Convert__Reg1_1__Tie0__Reg1_0__imm_95_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4936 /* pclmullqlqdq */, X86::PCLMULQDQrm, Convert__Reg1_1__Tie0__Mem1285_0__imm_95_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4949 /* pclmulqdq */, X86::PCLMULQDQrr, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 4949 /* pclmulqdq */, X86::PCLMULQDQrm, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 4959 /* pcmpeqb */, X86::MMX_PCMPEQBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4959 /* pcmpeqb */, X86::PCMPEQBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4959 /* pcmpeqb */, X86::PCMPEQBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4959 /* pcmpeqb */, X86::MMX_PCMPEQBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4967 /* pcmpeqd */, X86::MMX_PCMPEQDirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4967 /* pcmpeqd */, X86::PCMPEQDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4967 /* pcmpeqd */, X86::PCMPEQDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4967 /* pcmpeqd */, X86::MMX_PCMPEQDirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4975 /* pcmpeqq */, X86::PCMPEQQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4975 /* pcmpeqq */, X86::PCMPEQQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4983 /* pcmpeqw */, X86::MMX_PCMPEQWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 4983 /* pcmpeqw */, X86::PCMPEQWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4983 /* pcmpeqw */, X86::PCMPEQWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4983 /* pcmpeqw */, X86::MMX_PCMPEQWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4991 /* pcmpestri */, X86::PCMPESTRIrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 4991 /* pcmpestri */, X86::PCMPESTRIrm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 5001 /* pcmpestrm */, X86::PCMPESTRM128rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 5001 /* pcmpestrm */, X86::PCMPESTRM128rm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 5011 /* pcmpgtb */, X86::MMX_PCMPGTBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5011 /* pcmpgtb */, X86::PCMPGTBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5011 /* pcmpgtb */, X86::PCMPGTBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5011 /* pcmpgtb */, X86::MMX_PCMPGTBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5019 /* pcmpgtd */, X86::MMX_PCMPGTDirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5019 /* pcmpgtd */, X86::PCMPGTDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5019 /* pcmpgtd */, X86::PCMPGTDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5019 /* pcmpgtd */, X86::MMX_PCMPGTDirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5027 /* pcmpgtq */, X86::PCMPGTQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5027 /* pcmpgtq */, X86::PCMPGTQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5035 /* pcmpgtw */, X86::MMX_PCMPGTWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5035 /* pcmpgtw */, X86::PCMPGTWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5035 /* pcmpgtw */, X86::PCMPGTWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5035 /* pcmpgtw */, X86::MMX_PCMPGTWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5043 /* pcmpistri */, X86::PCMPISTRIrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 5043 /* pcmpistri */, X86::PCMPISTRIrm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 5053 /* pcmpistrm */, X86::PCMPISTRM128rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 5053 /* pcmpistrm */, X86::PCMPISTRM128rm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 5063 /* pcommit */, X86::PCOMMIT, Convert_NoOperands, 0, {  }, },
  { 5076 /* pdepl */, X86::PDEP32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 5076 /* pdepl */, X86::PDEP32rm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32, MCK_GR32 }, },
  { 5082 /* pdepq */, X86::PDEP64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 5082 /* pdepq */, X86::PDEP64rm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64, MCK_GR64 }, },
  { 5093 /* pextl */, X86::PEXT32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 5093 /* pextl */, X86::PEXT32rm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32, MCK_GR32 }, },
  { 5099 /* pextq */, X86::PEXT64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 5099 /* pextq */, X86::PEXT64rm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64, MCK_GR64 }, },
  { 5105 /* pextrb */, X86::PEXTRBrr, Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR32orGR64 }, },
  { 5105 /* pextrb */, X86::PEXTRBmr, Convert__Mem85_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem8 }, },
  { 5112 /* pextrd */, X86::PEXTRDrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR32 }, },
  { 5112 /* pextrd */, X86::PEXTRDmr, Convert__Mem325_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem32 }, },
  { 5119 /* pextrq */, X86::PEXTRQrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR64 }, },
  { 5119 /* pextrq */, X86::PEXTRQmr, Convert__Mem645_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem64 }, },
  { 5126 /* pextrw */, X86::MMX_PEXTRWirri, Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64, MCK_GR32orGR64 }, },
  { 5126 /* pextrw */, X86::PEXTRWri, Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR32orGR64 }, },
  { 5126 /* pextrw */, X86::PEXTRWmr, Convert__Mem165_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem16 }, },
  { 5133 /* pf2id */, X86::PF2IDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5133 /* pf2id */, X86::PF2IDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5139 /* pf2iw */, X86::PF2IWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5139 /* pf2iw */, X86::PF2IWrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5145 /* pfacc */, X86::PFACCrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5145 /* pfacc */, X86::PFACCrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5151 /* pfadd */, X86::PFADDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5151 /* pfadd */, X86::PFADDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5157 /* pfcmpeq */, X86::PFCMPEQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5157 /* pfcmpeq */, X86::PFCMPEQrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5165 /* pfcmpge */, X86::PFCMPGErr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5165 /* pfcmpge */, X86::PFCMPGErm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5173 /* pfcmpgt */, X86::PFCMPGTrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5173 /* pfcmpgt */, X86::PFCMPGTrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5181 /* pfmax */, X86::PFMAXrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5181 /* pfmax */, X86::PFMAXrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5187 /* pfmin */, X86::PFMINrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5187 /* pfmin */, X86::PFMINrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5193 /* pfmul */, X86::PFMULrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5193 /* pfmul */, X86::PFMULrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5199 /* pfnacc */, X86::PFNACCrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5199 /* pfnacc */, X86::PFNACCrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5206 /* pfpnacc */, X86::PFPNACCrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5206 /* pfpnacc */, X86::PFPNACCrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5214 /* pfrcp */, X86::PFRCPrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5214 /* pfrcp */, X86::PFRCPrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5220 /* pfrcpit1 */, X86::PFRCPIT1rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5220 /* pfrcpit1 */, X86::PFRCPIT1rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5229 /* pfrcpit2 */, X86::PFRCPIT2rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5229 /* pfrcpit2 */, X86::PFRCPIT2rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5238 /* pfrsqit1 */, X86::PFRSQIT1rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5238 /* pfrsqit1 */, X86::PFRSQIT1rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5247 /* pfrsqrt */, X86::PFRSQRTrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5247 /* pfrsqrt */, X86::PFRSQRTrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5255 /* pfsub */, X86::PFSUBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5255 /* pfsub */, X86::PFSUBrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5261 /* pfsubr */, X86::PFSUBRrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5261 /* pfsubr */, X86::PFSUBRrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5268 /* phaddd */, X86::MMX_PHADDrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5268 /* phaddd */, X86::PHADDDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5268 /* phaddd */, X86::PHADDDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5268 /* phaddd */, X86::MMX_PHADDrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5275 /* phaddsw */, X86::MMX_PHADDSWrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5275 /* phaddsw */, X86::PHADDSWrr128, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5275 /* phaddsw */, X86::PHADDSWrm128, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5275 /* phaddsw */, X86::MMX_PHADDSWrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5283 /* phaddw */, X86::MMX_PHADDWrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5283 /* phaddw */, X86::PHADDWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5283 /* phaddw */, X86::PHADDWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5283 /* phaddw */, X86::MMX_PHADDWrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5290 /* phminposuw */, X86::PHMINPOSUWrr128, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5290 /* phminposuw */, X86::PHMINPOSUWrm128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5301 /* phsubd */, X86::MMX_PHSUBDrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5301 /* phsubd */, X86::PHSUBDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5301 /* phsubd */, X86::PHSUBDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5301 /* phsubd */, X86::MMX_PHSUBDrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5308 /* phsubsw */, X86::MMX_PHSUBSWrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5308 /* phsubsw */, X86::PHSUBSWrr128, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5308 /* phsubsw */, X86::PHSUBSWrm128, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5308 /* phsubsw */, X86::MMX_PHSUBSWrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5316 /* phsubw */, X86::MMX_PHSUBWrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5316 /* phsubw */, X86::PHSUBWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5316 /* phsubw */, X86::PHSUBWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5316 /* phsubw */, X86::MMX_PHSUBWrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5323 /* pi2fd */, X86::PI2FDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5323 /* pi2fd */, X86::PI2FDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5329 /* pi2fw */, X86::PI2FWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5329 /* pi2fw */, X86::PI2FWrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5335 /* pinsrb */, X86::PINSRBrr, Convert__Reg1_2__Tie0__GR32orGR641_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR32orGR64, MCK_FR32 }, },
  { 5335 /* pinsrb */, X86::PINSRBrm, Convert__Reg1_2__Tie0__Mem85_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem8, MCK_FR32 }, },
  { 5342 /* pinsrd */, X86::PINSRDrr, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR32, MCK_FR32 }, },
  { 5342 /* pinsrd */, X86::PINSRDrm, Convert__Reg1_2__Tie0__Mem325_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32 }, },
  { 5349 /* pinsrq */, X86::PINSRQrr, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR64, MCK_FR32 }, },
  { 5349 /* pinsrq */, X86::PINSRQrm, Convert__Reg1_2__Tie0__Mem645_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_FR32 }, },
  { 5356 /* pinsrw */, X86::MMX_PINSRWirri, Convert__Reg1_2__Tie0__GR32orGR641_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR32orGR64, MCK_VR64 }, },
  { 5356 /* pinsrw */, X86::PINSRWrri, Convert__Reg1_2__Tie0__GR32orGR641_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR32orGR64, MCK_FR32 }, },
  { 5356 /* pinsrw */, X86::MMX_PINSRWirmi, Convert__Reg1_2__Tie0__Mem165_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem16, MCK_VR64 }, },
  { 5356 /* pinsrw */, X86::PINSRWrmi, Convert__Reg1_2__Tie0__Mem165_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem16, MCK_FR32 }, },
  { 5363 /* pmaddubsw */, X86::MMX_PMADDUBSWrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5363 /* pmaddubsw */, X86::PMADDUBSWrr128, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5363 /* pmaddubsw */, X86::PMADDUBSWrm128, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5363 /* pmaddubsw */, X86::MMX_PMADDUBSWrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5373 /* pmaddwd */, X86::MMX_PMADDWDirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5373 /* pmaddwd */, X86::PMADDWDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5373 /* pmaddwd */, X86::PMADDWDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5373 /* pmaddwd */, X86::MMX_PMADDWDirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5381 /* pmaxsb */, X86::PMAXSBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5381 /* pmaxsb */, X86::PMAXSBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5388 /* pmaxsd */, X86::PMAXSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5388 /* pmaxsd */, X86::PMAXSDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5395 /* pmaxsw */, X86::MMX_PMAXSWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5395 /* pmaxsw */, X86::PMAXSWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5395 /* pmaxsw */, X86::PMAXSWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5395 /* pmaxsw */, X86::MMX_PMAXSWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5402 /* pmaxub */, X86::MMX_PMAXUBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5402 /* pmaxub */, X86::PMAXUBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5402 /* pmaxub */, X86::PMAXUBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5402 /* pmaxub */, X86::MMX_PMAXUBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5409 /* pmaxud */, X86::PMAXUDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5409 /* pmaxud */, X86::PMAXUDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5416 /* pmaxuw */, X86::PMAXUWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5416 /* pmaxuw */, X86::PMAXUWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5423 /* pminsb */, X86::PMINSBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5423 /* pminsb */, X86::PMINSBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5430 /* pminsd */, X86::PMINSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5430 /* pminsd */, X86::PMINSDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5437 /* pminsw */, X86::MMX_PMINSWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5437 /* pminsw */, X86::PMINSWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5437 /* pminsw */, X86::PMINSWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5437 /* pminsw */, X86::MMX_PMINSWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5444 /* pminub */, X86::MMX_PMINUBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5444 /* pminub */, X86::PMINUBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5444 /* pminub */, X86::PMINUBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5444 /* pminub */, X86::MMX_PMINUBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5451 /* pminud */, X86::PMINUDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5451 /* pminud */, X86::PMINUDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5458 /* pminuw */, X86::PMINUWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5458 /* pminuw */, X86::PMINUWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5465 /* pmovmskb */, X86::MMX_PMOVMSKBrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_VR64, MCK_GR32orGR64 }, },
  { 5465 /* pmovmskb */, X86::PMOVMSKBrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_FR32, MCK_GR32orGR64 }, },
  { 5474 /* pmovsxbd */, X86::PMOVSXBDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5474 /* pmovsxbd */, X86::PMOVSXBDrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 5483 /* pmovsxbq */, X86::PMOVSXBQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5483 /* pmovsxbq */, X86::PMOVSXBQrm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_FR32 }, },
  { 5492 /* pmovsxbw */, X86::PMOVSXBWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5492 /* pmovsxbw */, X86::PMOVSXBWrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 5501 /* pmovsxdq */, X86::PMOVSXDQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5501 /* pmovsxdq */, X86::PMOVSXDQrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 5510 /* pmovsxwd */, X86::PMOVSXWDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5510 /* pmovsxwd */, X86::PMOVSXWDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 5519 /* pmovsxwq */, X86::PMOVSXWQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5519 /* pmovsxwq */, X86::PMOVSXWQrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 5528 /* pmovzxbd */, X86::PMOVZXBDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5528 /* pmovzxbd */, X86::PMOVZXBDrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 5537 /* pmovzxbq */, X86::PMOVZXBQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5537 /* pmovzxbq */, X86::PMOVZXBQrm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_FR32 }, },
  { 5546 /* pmovzxbw */, X86::PMOVZXBWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5546 /* pmovzxbw */, X86::PMOVZXBWrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 5555 /* pmovzxdq */, X86::PMOVZXDQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5555 /* pmovzxdq */, X86::PMOVZXDQrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 5564 /* pmovzxwd */, X86::PMOVZXWDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5564 /* pmovzxwd */, X86::PMOVZXWDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 5573 /* pmovzxwq */, X86::PMOVZXWQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5573 /* pmovzxwq */, X86::PMOVZXWQrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 5582 /* pmuldq */, X86::PMULDQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5582 /* pmuldq */, X86::PMULDQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5589 /* pmulhrsw */, X86::MMX_PMULHRSWrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5589 /* pmulhrsw */, X86::PMULHRSWrr128, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5589 /* pmulhrsw */, X86::PMULHRSWrm128, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5589 /* pmulhrsw */, X86::MMX_PMULHRSWrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5598 /* pmulhrw */, X86::PMULHRWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5598 /* pmulhrw */, X86::PMULHRWrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5606 /* pmulhuw */, X86::MMX_PMULHUWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5606 /* pmulhuw */, X86::PMULHUWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5606 /* pmulhuw */, X86::PMULHUWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5606 /* pmulhuw */, X86::MMX_PMULHUWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5614 /* pmulhw */, X86::MMX_PMULHWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5614 /* pmulhw */, X86::PMULHWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5614 /* pmulhw */, X86::PMULHWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5614 /* pmulhw */, X86::MMX_PMULHWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5621 /* pmulld */, X86::PMULLDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5621 /* pmulld */, X86::PMULLDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5628 /* pmullw */, X86::MMX_PMULLWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5628 /* pmullw */, X86::PMULLWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5628 /* pmullw */, X86::PMULLWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5628 /* pmullw */, X86::MMX_PMULLWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5635 /* pmuludq */, X86::MMX_PMULUDQirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5635 /* pmuludq */, X86::PMULUDQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5635 /* pmuludq */, X86::PMULUDQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5635 /* pmuludq */, X86::MMX_PMULUDQirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5647 /* popal */, X86::POPA32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 5653 /* popaw */, X86::POPA16, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 5666 /* popcntl */, X86::POPCNT32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 5666 /* popcntl */, X86::POPCNT32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 5674 /* popcntq */, X86::POPCNT64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 5674 /* popcntq */, X86::POPCNT64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 5682 /* popcntw */, X86::POPCNT16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 5682 /* popcntw */, X86::POPCNT16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 5701 /* popfl */, X86::POPF32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 5707 /* popfq */, X86::POPF64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 5713 /* popfw */, X86::POPF16, Convert_NoOperands, 0, {  }, },
  { 5719 /* popl */, X86::POP32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 5719 /* popl */, X86::POP32rmr, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 5719 /* popl */, X86::POPDS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_DS }, },
  { 5719 /* popl */, X86::POPSS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_SS }, },
  { 5719 /* popl */, X86::POPES32, Convert_NoOperands, Feature_Not64BitMode, { MCK_ES }, },
  { 5719 /* popl */, X86::POPFS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_FS }, },
  { 5719 /* popl */, X86::POPGS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_GS }, },
  { 5719 /* popl */, X86::POP32rmm, Convert__Mem325_0, Feature_Not64BitMode, { MCK_Mem32 }, },
  { 5724 /* popq */, X86::POP64r, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 5724 /* popq */, X86::POP64rmr, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 5724 /* popq */, X86::POPFS64, Convert_NoOperands, Feature_In64BitMode, { MCK_FS }, },
  { 5724 /* popq */, X86::POPGS64, Convert_NoOperands, Feature_In64BitMode, { MCK_GS }, },
  { 5724 /* popq */, X86::POP64rmm, Convert__Mem645_0, Feature_In64BitMode, { MCK_Mem64 }, },
  { 5729 /* popw */, X86::POP16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 5729 /* popw */, X86::POP16rmr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 5729 /* popw */, X86::POPDS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_DS }, },
  { 5729 /* popw */, X86::POPSS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_SS }, },
  { 5729 /* popw */, X86::POPES16, Convert_NoOperands, Feature_Not64BitMode, { MCK_ES }, },
  { 5729 /* popw */, X86::POPFS16, Convert_NoOperands, 0, { MCK_FS }, },
  { 5729 /* popw */, X86::POPGS16, Convert_NoOperands, 0, { MCK_GS }, },
  { 5729 /* popw */, X86::POP16rmm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 5734 /* por */, X86::MMX_PORirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5734 /* por */, X86::PORrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5734 /* por */, X86::PORrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5734 /* por */, X86::MMX_PORirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5738 /* prefetch */, X86::PREFETCH, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5747 /* prefetchnta */, X86::PREFETCHNTA, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5759 /* prefetcht0 */, X86::PREFETCHT0, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5770 /* prefetcht1 */, X86::PREFETCHT1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5781 /* prefetcht2 */, X86::PREFETCHT2, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5792 /* prefetchw */, X86::PREFETCHW, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5802 /* psadbw */, X86::MMX_PSADBWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5802 /* psadbw */, X86::PSADBWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5802 /* psadbw */, X86::PSADBWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5802 /* psadbw */, X86::MMX_PSADBWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5809 /* pshufb */, X86::MMX_PSHUFBrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5809 /* pshufb */, X86::PSHUFBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5809 /* pshufb */, X86::PSHUFBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5809 /* pshufb */, X86::MMX_PSHUFBrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5816 /* pshufd */, X86::PSHUFDri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 5816 /* pshufd */, X86::PSHUFDmi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 5823 /* pshufhw */, X86::PSHUFHWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 5823 /* pshufhw */, X86::PSHUFHWmi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 5831 /* pshuflw */, X86::PSHUFLWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 5831 /* pshuflw */, X86::PSHUFLWmi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 5839 /* pshufw */, X86::MMX_PSHUFWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64, MCK_VR64 }, },
  { 5839 /* pshufw */, X86::MMX_PSHUFWmi, Convert__Reg1_2__Mem645_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_VR64 }, },
  { 5846 /* psignb */, X86::MMX_PSIGNBrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5846 /* psignb */, X86::PSIGNBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5846 /* psignb */, X86::PSIGNBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5846 /* psignb */, X86::MMX_PSIGNBrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5853 /* psignd */, X86::MMX_PSIGNDrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5853 /* psignd */, X86::PSIGNDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5853 /* psignd */, X86::PSIGNDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5853 /* psignd */, X86::MMX_PSIGNDrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5860 /* psignw */, X86::MMX_PSIGNWrr64, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5860 /* psignw */, X86::PSIGNWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5860 /* psignw */, X86::PSIGNWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5860 /* psignw */, X86::MMX_PSIGNWrm64, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5867 /* pslld */, X86::MMX_PSLLDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5867 /* pslld */, X86::PSLLDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5867 /* pslld */, X86::MMX_PSLLDri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64 }, },
  { 5867 /* pslld */, X86::PSLLDri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5867 /* pslld */, X86::PSLLDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5867 /* pslld */, X86::MMX_PSLLDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5873 /* pslldq */, X86::PSLLDQri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5880 /* psllq */, X86::MMX_PSLLQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5880 /* psllq */, X86::PSLLQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5880 /* psllq */, X86::MMX_PSLLQri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64 }, },
  { 5880 /* psllq */, X86::PSLLQri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5880 /* psllq */, X86::PSLLQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5880 /* psllq */, X86::MMX_PSLLQrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5886 /* psllw */, X86::MMX_PSLLWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5886 /* psllw */, X86::PSLLWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5886 /* psllw */, X86::MMX_PSLLWri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64 }, },
  { 5886 /* psllw */, X86::PSLLWri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5886 /* psllw */, X86::PSLLWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5886 /* psllw */, X86::MMX_PSLLWrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5892 /* psrad */, X86::MMX_PSRADrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5892 /* psrad */, X86::PSRADrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5892 /* psrad */, X86::MMX_PSRADri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64 }, },
  { 5892 /* psrad */, X86::PSRADri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5892 /* psrad */, X86::PSRADrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5892 /* psrad */, X86::MMX_PSRADrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5898 /* psraw */, X86::MMX_PSRAWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5898 /* psraw */, X86::PSRAWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5898 /* psraw */, X86::MMX_PSRAWri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64 }, },
  { 5898 /* psraw */, X86::PSRAWri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5898 /* psraw */, X86::PSRAWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5898 /* psraw */, X86::MMX_PSRAWrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5904 /* psrld */, X86::MMX_PSRLDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5904 /* psrld */, X86::PSRLDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5904 /* psrld */, X86::MMX_PSRLDri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64 }, },
  { 5904 /* psrld */, X86::PSRLDri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5904 /* psrld */, X86::PSRLDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5904 /* psrld */, X86::MMX_PSRLDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5910 /* psrldq */, X86::PSRLDQri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5917 /* psrlq */, X86::MMX_PSRLQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5917 /* psrlq */, X86::PSRLQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5917 /* psrlq */, X86::MMX_PSRLQri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64 }, },
  { 5917 /* psrlq */, X86::PSRLQri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5917 /* psrlq */, X86::PSRLQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5917 /* psrlq */, X86::MMX_PSRLQrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5923 /* psrlw */, X86::MMX_PSRLWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5923 /* psrlw */, X86::PSRLWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5923 /* psrlw */, X86::MMX_PSRLWri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR64 }, },
  { 5923 /* psrlw */, X86::PSRLWri, Convert__Reg1_1__Tie0__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32 }, },
  { 5923 /* psrlw */, X86::PSRLWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5923 /* psrlw */, X86::MMX_PSRLWrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5929 /* psubb */, X86::MMX_PSUBBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5929 /* psubb */, X86::PSUBBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5929 /* psubb */, X86::PSUBBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5929 /* psubb */, X86::MMX_PSUBBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5935 /* psubd */, X86::MMX_PSUBDirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5935 /* psubd */, X86::PSUBDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5935 /* psubd */, X86::PSUBDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5935 /* psubd */, X86::MMX_PSUBDirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5941 /* psubq */, X86::MMX_PSUBQirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5941 /* psubq */, X86::PSUBQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5941 /* psubq */, X86::PSUBQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5941 /* psubq */, X86::MMX_PSUBQirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5947 /* psubsb */, X86::MMX_PSUBSBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5947 /* psubsb */, X86::PSUBSBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5947 /* psubsb */, X86::PSUBSBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5947 /* psubsb */, X86::MMX_PSUBSBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5954 /* psubsw */, X86::MMX_PSUBSWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5954 /* psubsw */, X86::PSUBSWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5954 /* psubsw */, X86::PSUBSWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5954 /* psubsw */, X86::MMX_PSUBSWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5961 /* psubusb */, X86::MMX_PSUBUSBirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5961 /* psubusb */, X86::PSUBUSBrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5961 /* psubusb */, X86::PSUBUSBrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5961 /* psubusb */, X86::MMX_PSUBUSBirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5969 /* psubusw */, X86::MMX_PSUBUSWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5969 /* psubusw */, X86::PSUBUSWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5969 /* psubusw */, X86::PSUBUSWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5969 /* psubusw */, X86::MMX_PSUBUSWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5977 /* psubw */, X86::MMX_PSUBWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5977 /* psubw */, X86::PSUBWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5977 /* psubw */, X86::PSUBWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5977 /* psubw */, X86::MMX_PSUBWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5983 /* pswapd */, X86::PSWAPDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5983 /* pswapd */, X86::PSWAPDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 5990 /* ptest */, X86::PTESTrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5990 /* ptest */, X86::PTESTrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5996 /* punpckhbw */, X86::MMX_PUNPCKHBWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 5996 /* punpckhbw */, X86::PUNPCKHBWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 5996 /* punpckhbw */, X86::PUNPCKHBWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 5996 /* punpckhbw */, X86::MMX_PUNPCKHBWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 6006 /* punpckhdq */, X86::MMX_PUNPCKHDQirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 6006 /* punpckhdq */, X86::PUNPCKHDQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6006 /* punpckhdq */, X86::PUNPCKHDQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6006 /* punpckhdq */, X86::MMX_PUNPCKHDQirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 6016 /* punpckhqdq */, X86::PUNPCKHQDQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6016 /* punpckhqdq */, X86::PUNPCKHQDQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6027 /* punpckhwd */, X86::MMX_PUNPCKHWDirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 6027 /* punpckhwd */, X86::PUNPCKHWDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6027 /* punpckhwd */, X86::PUNPCKHWDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6027 /* punpckhwd */, X86::MMX_PUNPCKHWDirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 6037 /* punpcklbw */, X86::MMX_PUNPCKLBWirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 6037 /* punpcklbw */, X86::PUNPCKLBWrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6037 /* punpcklbw */, X86::PUNPCKLBWrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6037 /* punpcklbw */, X86::MMX_PUNPCKLBWirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 6047 /* punpckldq */, X86::MMX_PUNPCKLDQirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 6047 /* punpckldq */, X86::PUNPCKLDQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6047 /* punpckldq */, X86::PUNPCKLDQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6047 /* punpckldq */, X86::MMX_PUNPCKLDQirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 6057 /* punpcklqdq */, X86::PUNPCKLQDQrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6057 /* punpcklqdq */, X86::PUNPCKLQDQrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6068 /* punpcklwd */, X86::MMX_PUNPCKLWDirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 6068 /* punpcklwd */, X86::PUNPCKLWDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6068 /* punpcklwd */, X86::PUNPCKLWDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6068 /* punpcklwd */, X86::MMX_PUNPCKLWDirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 6083 /* pushal */, X86::PUSHA32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 6090 /* pushaw */, X86::PUSHA16, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 6110 /* pushfl */, X86::PUSHF32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 6117 /* pushfq */, X86::PUSHF64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 6124 /* pushfw */, X86::PUSHF16, Convert_NoOperands, 0, {  }, },
  { 6131 /* pushl */, X86::PUSH32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 6131 /* pushl */, X86::PUSH32rmr, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 6131 /* pushl */, X86::PUSHCS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_CS }, },
  { 6131 /* pushl */, X86::PUSHDS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_DS }, },
  { 6131 /* pushl */, X86::PUSHSS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_SS }, },
  { 6131 /* pushl */, X86::PUSHES32, Convert_NoOperands, Feature_Not64BitMode, { MCK_ES }, },
  { 6131 /* pushl */, X86::PUSHFS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_FS }, },
  { 6131 /* pushl */, X86::PUSHGS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_GS }, },
  { 6131 /* pushl */, X86::PUSH32i8, Convert__ImmSExti32i81_0, Feature_Not64BitMode, { MCK_ImmSExti32i8 }, },
  { 6131 /* pushl */, X86::PUSHi32, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 6131 /* pushl */, X86::PUSH32rmm, Convert__Mem325_0, Feature_Not64BitMode, { MCK_Mem32 }, },
  { 6137 /* pushq */, X86::PUSH64r, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 6137 /* pushq */, X86::PUSH64rmr, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 6137 /* pushq */, X86::PUSHFS64, Convert_NoOperands, Feature_In64BitMode, { MCK_FS }, },
  { 6137 /* pushq */, X86::PUSHGS64, Convert_NoOperands, Feature_In64BitMode, { MCK_GS }, },
  { 6137 /* pushq */, X86::PUSH64i8, Convert__ImmSExti64i81_0, Feature_In64BitMode, { MCK_ImmSExti64i8 }, },
  { 6137 /* pushq */, X86::PUSH64i32, Convert__ImmSExti64i321_0, Feature_In64BitMode, { MCK_ImmSExti64i32 }, },
  { 6137 /* pushq */, X86::PUSH64rmm, Convert__Mem645_0, Feature_In64BitMode, { MCK_Mem64 }, },
  { 6143 /* pushw */, X86::PUSH16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6143 /* pushw */, X86::PUSH16rmr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6143 /* pushw */, X86::PUSHCS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_CS }, },
  { 6143 /* pushw */, X86::PUSHDS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_DS }, },
  { 6143 /* pushw */, X86::PUSHSS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_SS }, },
  { 6143 /* pushw */, X86::PUSHES16, Convert_NoOperands, Feature_Not64BitMode, { MCK_ES }, },
  { 6143 /* pushw */, X86::PUSHFS16, Convert_NoOperands, 0, { MCK_FS }, },
  { 6143 /* pushw */, X86::PUSHGS16, Convert_NoOperands, 0, { MCK_GS }, },
  { 6143 /* pushw */, X86::PUSH16i8, Convert__ImmSExti16i81_0, Feature_Not64BitMode, { MCK_ImmSExti16i8 }, },
  { 6143 /* pushw */, X86::PUSH64i16, Convert__Imm1_0, Feature_In64BitMode, { MCK_Imm }, },
  { 6143 /* pushw */, X86::PUSHi16, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 6143 /* pushw */, X86::PUSH16rmm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6149 /* pxor */, X86::MMX_PXORirr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_VR64, MCK_VR64 }, },
  { 6149 /* pxor */, X86::PXORrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6149 /* pxor */, X86::PXORrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6149 /* pxor */, X86::MMX_PXORirm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_VR64 }, },
  { 6158 /* rclb */, X86::RCL8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6158 /* rclb */, X86::RCL8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6158 /* rclb */, X86::RCL8rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR8 }, },
  { 6158 /* rclb */, X86::RCL8mCL, Convert__Mem85_1, 0, { MCK_CL, MCK_Mem8 }, },
  { 6158 /* rclb */, X86::RCL8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 6158 /* rclb */, X86::RCL8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 6163 /* rcll */, X86::RCL32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6163 /* rcll */, X86::RCL32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6163 /* rcll */, X86::RCL32rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR32 }, },
  { 6163 /* rcll */, X86::RCL32mCL, Convert__Mem325_1, 0, { MCK_CL, MCK_Mem32 }, },
  { 6163 /* rcll */, X86::RCL32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 6163 /* rcll */, X86::RCL32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 6168 /* rclq */, X86::RCL64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6168 /* rclq */, X86::RCL64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6168 /* rclq */, X86::RCL64rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR64 }, },
  { 6168 /* rclq */, X86::RCL64mCL, Convert__Mem645_1, 0, { MCK_CL, MCK_Mem64 }, },
  { 6168 /* rclq */, X86::RCL64ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 6168 /* rclq */, X86::RCL64mi, Convert__Mem645_1__Imm1_0, 0, { MCK_Imm, MCK_Mem64 }, },
  { 6173 /* rclw */, X86::RCL16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6173 /* rclw */, X86::RCL16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6173 /* rclw */, X86::RCL16rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR16 }, },
  { 6173 /* rclw */, X86::RCL16mCL, Convert__Mem165_1, 0, { MCK_CL, MCK_Mem16 }, },
  { 6173 /* rclw */, X86::RCL16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 6173 /* rclw */, X86::RCL16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 6178 /* rcpps */, X86::RCPPSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6178 /* rcpps */, X86::RCPPSm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6184 /* rcpss */, X86::RCPSSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6184 /* rcpss */, X86::RCPSSm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 6194 /* rcrb */, X86::RCR8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6194 /* rcrb */, X86::RCR8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6194 /* rcrb */, X86::RCR8rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR8 }, },
  { 6194 /* rcrb */, X86::RCR8mCL, Convert__Mem85_1, 0, { MCK_CL, MCK_Mem8 }, },
  { 6194 /* rcrb */, X86::RCR8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 6194 /* rcrb */, X86::RCR8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 6199 /* rcrl */, X86::RCR32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6199 /* rcrl */, X86::RCR32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6199 /* rcrl */, X86::RCR32rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR32 }, },
  { 6199 /* rcrl */, X86::RCR32mCL, Convert__Mem325_1, 0, { MCK_CL, MCK_Mem32 }, },
  { 6199 /* rcrl */, X86::RCR32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 6199 /* rcrl */, X86::RCR32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 6204 /* rcrq */, X86::RCR64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6204 /* rcrq */, X86::RCR64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6204 /* rcrq */, X86::RCR64rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR64 }, },
  { 6204 /* rcrq */, X86::RCR64mCL, Convert__Mem645_1, 0, { MCK_CL, MCK_Mem64 }, },
  { 6204 /* rcrq */, X86::RCR64ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 6204 /* rcrq */, X86::RCR64mi, Convert__Mem645_1__Imm1_0, 0, { MCK_Imm, MCK_Mem64 }, },
  { 6209 /* rcrw */, X86::RCR16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6209 /* rcrw */, X86::RCR16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6209 /* rcrw */, X86::RCR16rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR16 }, },
  { 6209 /* rcrw */, X86::RCR16mCL, Convert__Mem165_1, 0, { MCK_CL, MCK_Mem16 }, },
  { 6209 /* rcrw */, X86::RCR16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 6209 /* rcrw */, X86::RCR16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 6223 /* rdfsbasel */, X86::RDFSBASE, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 6233 /* rdfsbaseq */, X86::RDFSBASE64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 6252 /* rdgsbasel */, X86::RDGSBASE, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 6262 /* rdgsbaseq */, X86::RDGSBASE64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 6272 /* rdmsr */, X86::RDMSR, Convert_NoOperands, 0, {  }, },
  { 6278 /* rdpmc */, X86::RDPMC, Convert_NoOperands, 0, {  }, },
  { 6291 /* rdrandl */, X86::RDRAND32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 6299 /* rdrandq */, X86::RDRAND64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 6307 /* rdrandw */, X86::RDRAND16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6322 /* rdseedl */, X86::RDSEED32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 6330 /* rdseedq */, X86::RDSEED64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 6338 /* rdseedw */, X86::RDSEED16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6346 /* rdtsc */, X86::RDTSC, Convert_NoOperands, 0, {  }, },
  { 6352 /* rdtscp */, X86::RDTSCP, Convert_NoOperands, 0, {  }, },
  { 6359 /* rep */, X86::REP_PREFIX, Convert_NoOperands, 0, {  }, },
  { 6363 /* repne */, X86::REPNE_PREFIX, Convert_NoOperands, 0, {  }, },
  { 6384 /* retl */, X86::RETL, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 6384 /* retl */, X86::RETIL, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 6389 /* retq */, X86::RETQ, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 6389 /* retq */, X86::RETIQ, Convert__Imm1_0, Feature_In64BitMode, { MCK_Imm }, },
  { 6394 /* retw */, X86::RETW, Convert_NoOperands, 0, {  }, },
  { 6394 /* retw */, X86::RETIW, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 6399 /* rex64 */, X86::REX64_PREFIX, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 6409 /* rolb */, X86::ROL8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6409 /* rolb */, X86::ROL8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6409 /* rolb */, X86::ROL8rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR8 }, },
  { 6409 /* rolb */, X86::ROL8mCL, Convert__Mem85_1, 0, { MCK_CL, MCK_Mem8 }, },
  { 6409 /* rolb */, X86::ROL8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 6409 /* rolb */, X86::ROL8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 6414 /* roll */, X86::ROL32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6414 /* roll */, X86::ROL32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6414 /* roll */, X86::ROL32rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR32 }, },
  { 6414 /* roll */, X86::ROL32mCL, Convert__Mem325_1, 0, { MCK_CL, MCK_Mem32 }, },
  { 6414 /* roll */, X86::ROL32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 6414 /* roll */, X86::ROL32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 6419 /* rolq */, X86::ROL64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6419 /* rolq */, X86::ROL64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6419 /* rolq */, X86::ROL64rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR64 }, },
  { 6419 /* rolq */, X86::ROL64mCL, Convert__Mem645_1, 0, { MCK_CL, MCK_Mem64 }, },
  { 6419 /* rolq */, X86::ROL64ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 6419 /* rolq */, X86::ROL64mi, Convert__Mem645_1__Imm1_0, 0, { MCK_Imm, MCK_Mem64 }, },
  { 6424 /* rolw */, X86::ROL16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6424 /* rolw */, X86::ROL16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6424 /* rolw */, X86::ROL16rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR16 }, },
  { 6424 /* rolw */, X86::ROL16mCL, Convert__Mem165_1, 0, { MCK_CL, MCK_Mem16 }, },
  { 6424 /* rolw */, X86::ROL16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 6424 /* rolw */, X86::ROL16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 6433 /* rorb */, X86::ROR8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6433 /* rorb */, X86::ROR8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6433 /* rorb */, X86::ROR8rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR8 }, },
  { 6433 /* rorb */, X86::ROR8mCL, Convert__Mem85_1, 0, { MCK_CL, MCK_Mem8 }, },
  { 6433 /* rorb */, X86::ROR8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 6433 /* rorb */, X86::ROR8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 6438 /* rorl */, X86::ROR32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6438 /* rorl */, X86::ROR32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6438 /* rorl */, X86::ROR32rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR32 }, },
  { 6438 /* rorl */, X86::ROR32mCL, Convert__Mem325_1, 0, { MCK_CL, MCK_Mem32 }, },
  { 6438 /* rorl */, X86::ROR32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 6438 /* rorl */, X86::ROR32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 6443 /* rorq */, X86::ROR64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6443 /* rorq */, X86::ROR64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6443 /* rorq */, X86::ROR64rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR64 }, },
  { 6443 /* rorq */, X86::ROR64mCL, Convert__Mem645_1, 0, { MCK_CL, MCK_Mem64 }, },
  { 6443 /* rorq */, X86::ROR64ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 6443 /* rorq */, X86::ROR64mi, Convert__Mem645_1__Imm1_0, 0, { MCK_Imm, MCK_Mem64 }, },
  { 6448 /* rorw */, X86::ROR16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6448 /* rorw */, X86::ROR16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6448 /* rorw */, X86::ROR16rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR16 }, },
  { 6448 /* rorw */, X86::ROR16mCL, Convert__Mem165_1, 0, { MCK_CL, MCK_Mem16 }, },
  { 6448 /* rorw */, X86::ROR16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 6448 /* rorw */, X86::ROR16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 6458 /* rorxl */, X86::RORX32ri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32, MCK_GR32 }, },
  { 6458 /* rorxl */, X86::RORX32mi, Convert__Reg1_2__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32, MCK_GR32 }, },
  { 6464 /* rorxq */, X86::RORX64ri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR64, MCK_GR64 }, },
  { 6464 /* rorxq */, X86::RORX64mi, Convert__Reg1_2__Mem645_1__Imm1_0, 0, { MCK_Imm, MCK_Mem64, MCK_GR64 }, },
  { 6470 /* roundpd */, X86::ROUNDPDr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 6470 /* roundpd */, X86::ROUNDPDm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 6478 /* roundps */, X86::ROUNDPSr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 6478 /* roundps */, X86::ROUNDPSm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 6486 /* roundsd */, X86::ROUNDSDr, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 6486 /* roundsd */, X86::ROUNDSDm, Convert__Reg1_2__Tie0__Mem645_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_FR32 }, },
  { 6494 /* roundss */, X86::ROUNDSSr, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 6494 /* roundss */, X86::ROUNDSSm, Convert__Reg1_2__Tie0__Mem325_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32 }, },
  { 6502 /* rsm */, X86::RSM, Convert_NoOperands, 0, {  }, },
  { 6506 /* rsqrtps */, X86::RSQRTPSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6506 /* rsqrtps */, X86::RSQRTPSm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6514 /* rsqrtss */, X86::RSQRTSSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6514 /* rsqrtss */, X86::RSQRTSSm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 6522 /* sahf */, X86::SAHF, Convert_NoOperands, 0, {  }, },
  { 6531 /* sarb */, X86::SAR8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6531 /* sarb */, X86::SAR8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6531 /* sarb */, X86::SAR8rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR8 }, },
  { 6531 /* sarb */, X86::SAR8mCL, Convert__Mem85_1, 0, { MCK_CL, MCK_Mem8 }, },
  { 6531 /* sarb */, X86::SAR8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 6531 /* sarb */, X86::SAR8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 6536 /* sarl */, X86::SAR32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6536 /* sarl */, X86::SAR32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6536 /* sarl */, X86::SAR32rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR32 }, },
  { 6536 /* sarl */, X86::SAR32mCL, Convert__Mem325_1, 0, { MCK_CL, MCK_Mem32 }, },
  { 6536 /* sarl */, X86::SAR32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 6536 /* sarl */, X86::SAR32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 6541 /* sarq */, X86::SAR64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6541 /* sarq */, X86::SAR64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6541 /* sarq */, X86::SAR64rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR64 }, },
  { 6541 /* sarq */, X86::SAR64mCL, Convert__Mem645_1, 0, { MCK_CL, MCK_Mem64 }, },
  { 6541 /* sarq */, X86::SAR64ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 6541 /* sarq */, X86::SAR64mi, Convert__Mem645_1__Imm1_0, 0, { MCK_Imm, MCK_Mem64 }, },
  { 6546 /* sarw */, X86::SAR16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6546 /* sarw */, X86::SAR16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6546 /* sarw */, X86::SAR16rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR16 }, },
  { 6546 /* sarw */, X86::SAR16mCL, Convert__Mem165_1, 0, { MCK_CL, MCK_Mem16 }, },
  { 6546 /* sarw */, X86::SAR16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 6546 /* sarw */, X86::SAR16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 6556 /* sarxl */, X86::SARX32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 6556 /* sarxl */, X86::SARX32rm, Convert__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 6562 /* sarxq */, X86::SARX64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 6562 /* sarxq */, X86::SARX64rm, Convert__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 6572 /* sbbb */, X86::SBB8rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 6572 /* sbbb */, X86::SBB8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 6572 /* sbbb */, X86::SBB8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 6572 /* sbbb */, X86::SBB8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 6572 /* sbbb */, X86::SBB8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 6572 /* sbbb */, X86::SBB8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 6577 /* sbbl */, X86::SBB32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 6577 /* sbbl */, X86::SBB32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 6577 /* sbbl */, X86::SBB32ri8, Convert__Reg1_1__Tie0__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 6577 /* sbbl */, X86::SBB32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 6577 /* sbbl */, X86::SBB32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 6577 /* sbbl */, X86::SBB32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 6577 /* sbbl */, X86::SBB32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 6577 /* sbbl */, X86::SBB32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 6582 /* sbbq */, X86::SBB64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 6582 /* sbbq */, X86::SBB64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 6582 /* sbbq */, X86::SBB64ri8, Convert__Reg1_1__Tie0__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 6582 /* sbbq */, X86::SBB64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 6582 /* sbbq */, X86::SBB64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 6582 /* sbbq */, X86::SBB64ri32, Convert__Reg1_1__Tie0__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 6582 /* sbbq */, X86::SBB64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 6582 /* sbbq */, X86::SBB64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 6587 /* sbbw */, X86::SBB16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 6587 /* sbbw */, X86::SBB16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 6587 /* sbbw */, X86::SBB16ri8, Convert__Reg1_1__Tie0__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 6587 /* sbbw */, X86::SBB16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 6587 /* sbbw */, X86::SBB16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 6587 /* sbbw */, X86::SBB16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 6587 /* sbbw */, X86::SBB16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 6587 /* sbbw */, X86::SBB16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 6592 /* scas */, X86::SCASW, Convert__DstIdx161_0, 0, { MCK_DstIdx16, MCK_AX }, },
  { 6592 /* scas */, X86::SCASL, Convert__DstIdx321_0, 0, { MCK_DstIdx32, MCK_EAX }, },
  { 6592 /* scas */, X86::SCASQ, Convert__DstIdx641_0, Feature_In64BitMode, { MCK_DstIdx64, MCK_RAX }, },
  { 6592 /* scas */, X86::SCASB, Convert__DstIdx81_0, 0, { MCK_DstIdx8, MCK_AL }, },
  { 6597 /* scasb */, X86::SCASB, Convert__DstIdx81_0, 0, { MCK_DstIdx8 }, },
  { 6597 /* scasb */, X86::SCASB, Convert__DstIdx81_0, 0, { MCK_DstIdx8, MCK_AL }, },
  { 6609 /* scasl */, X86::SCASL, Convert__DstIdx321_0, 0, { MCK_DstIdx32 }, },
  { 6609 /* scasl */, X86::SCASL, Convert__DstIdx321_0, 0, { MCK_DstIdx32, MCK_EAX }, },
  { 6615 /* scasq */, X86::SCASQ, Convert__DstIdx641_0, Feature_In64BitMode, { MCK_DstIdx64 }, },
  { 6615 /* scasq */, X86::SCASQ, Convert__DstIdx641_0, 0, { MCK_DstIdx64, MCK_RAX }, },
  { 6621 /* scasw */, X86::SCASW, Convert__DstIdx161_0, 0, { MCK_DstIdx16 }, },
  { 6621 /* scasw */, X86::SCASW, Convert__DstIdx161_0, 0, { MCK_DstIdx16, MCK_AX }, },
  { 6627 /* seta */, X86::SETAr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6627 /* seta */, X86::SETAm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6632 /* setae */, X86::SETAEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6632 /* setae */, X86::SETAEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6638 /* setb */, X86::SETBr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6638 /* setb */, X86::SETBm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6643 /* setbe */, X86::SETBEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6643 /* setbe */, X86::SETBEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6649 /* sete */, X86::SETEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6649 /* sete */, X86::SETEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6654 /* setg */, X86::SETGr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6654 /* setg */, X86::SETGm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6659 /* setge */, X86::SETGEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6659 /* setge */, X86::SETGEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6665 /* setl */, X86::SETLr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6665 /* setl */, X86::SETLm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6670 /* setle */, X86::SETLEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6670 /* setle */, X86::SETLEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6676 /* setne */, X86::SETNEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6676 /* setne */, X86::SETNEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6682 /* setno */, X86::SETNOr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6682 /* setno */, X86::SETNOm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6688 /* setnp */, X86::SETNPr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6688 /* setnp */, X86::SETNPm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6694 /* setns */, X86::SETNSr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6694 /* setns */, X86::SETNSm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6700 /* seto */, X86::SETOr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6700 /* seto */, X86::SETOm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6705 /* setp */, X86::SETPr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6705 /* setp */, X86::SETPm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6710 /* sets */, X86::SETSr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6710 /* sets */, X86::SETSm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6715 /* sfence */, X86::SFENCE, Convert_NoOperands, 0, {  }, },
  { 6727 /* sgdtl */, X86::SGDT32m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 6733 /* sgdtq */, X86::SGDT64m, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 6739 /* sgdtw */, X86::SGDT16m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 6745 /* sha1msg1 */, X86::SHA1MSG1rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6745 /* sha1msg1 */, X86::SHA1MSG1rm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6754 /* sha1msg2 */, X86::SHA1MSG2rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6754 /* sha1msg2 */, X86::SHA1MSG2rm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6763 /* sha1nexte */, X86::SHA1NEXTErr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6763 /* sha1nexte */, X86::SHA1NEXTErm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6773 /* sha1rnds4 */, X86::SHA1RNDS4rri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 6773 /* sha1rnds4 */, X86::SHA1RNDS4rmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 6783 /* sha256msg1 */, X86::SHA256MSG1rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6783 /* sha256msg1 */, X86::SHA256MSG1rm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6794 /* sha256msg2 */, X86::SHA256MSG2rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6794 /* sha256msg2 */, X86::SHA256MSG2rm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6805 /* sha256rnds2 */, X86::SHA256RNDS2rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 6805 /* sha256rnds2 */, X86::SHA256RNDS2rm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 6805 /* sha256rnds2 */, X86::SHA256RNDS2rr, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_XMM0, MCK_FR32, MCK_FR32 }, },
  { 6805 /* sha256rnds2 */, X86::SHA256RNDS2rm, Convert__Reg1_2__Tie0__Mem1285_1, 0, { MCK_XMM0, MCK_Mem128, MCK_FR32 }, },
  { 6821 /* shlb */, X86::SHL8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6821 /* shlb */, X86::SHL8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6821 /* shlb */, X86::SHL8rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR8 }, },
  { 6821 /* shlb */, X86::SHL8mCL, Convert__Mem85_1, 0, { MCK_CL, MCK_Mem8 }, },
  { 6821 /* shlb */, X86::SHL8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 6821 /* shlb */, X86::SHL8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 6831 /* shldl */, X86::SHLD32rrCL, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 6831 /* shldl */, X86::SHLD32mrCL, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 6831 /* shldl */, X86::SHLD32rrCL, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_CL, MCK_GR32, MCK_GR32 }, },
  { 6831 /* shldl */, X86::SHLD32mrCL, Convert__Mem325_2__Reg1_1, 0, { MCK_CL, MCK_GR32, MCK_Mem32 }, },
  { 6831 /* shldl */, X86::SHLD32rri8, Convert__Reg1_2__Tie0__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32, MCK_GR32 }, },
  { 6831 /* shldl */, X86::SHLD32mri8, Convert__Mem325_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32, MCK_Mem32 }, },
  { 6837 /* shldq */, X86::SHLD64rrCL, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 6837 /* shldq */, X86::SHLD64mrCL, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 6837 /* shldq */, X86::SHLD64rrCL, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_CL, MCK_GR64, MCK_GR64 }, },
  { 6837 /* shldq */, X86::SHLD64mrCL, Convert__Mem645_2__Reg1_1, 0, { MCK_CL, MCK_GR64, MCK_Mem64 }, },
  { 6837 /* shldq */, X86::SHLD64rri8, Convert__Reg1_2__Tie0__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR64, MCK_GR64 }, },
  { 6837 /* shldq */, X86::SHLD64mri8, Convert__Mem645_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR64, MCK_Mem64 }, },
  { 6843 /* shldw */, X86::SHLD16rrCL, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 6843 /* shldw */, X86::SHLD16mrCL, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 6843 /* shldw */, X86::SHLD16rrCL, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_CL, MCK_GR16, MCK_GR16 }, },
  { 6843 /* shldw */, X86::SHLD16mrCL, Convert__Mem165_2__Reg1_1, 0, { MCK_CL, MCK_GR16, MCK_Mem16 }, },
  { 6843 /* shldw */, X86::SHLD16rri8, Convert__Reg1_2__Tie0__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16, MCK_GR16 }, },
  { 6843 /* shldw */, X86::SHLD16mri8, Convert__Mem165_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16, MCK_Mem16 }, },
  { 6849 /* shll */, X86::SHL32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6849 /* shll */, X86::SHL32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6849 /* shll */, X86::SHL32rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR32 }, },
  { 6849 /* shll */, X86::SHL32mCL, Convert__Mem325_1, 0, { MCK_CL, MCK_Mem32 }, },
  { 6849 /* shll */, X86::SHL32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 6849 /* shll */, X86::SHL32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 6854 /* shlq */, X86::SHL64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6854 /* shlq */, X86::SHL64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6854 /* shlq */, X86::SHL64rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR64 }, },
  { 6854 /* shlq */, X86::SHL64mCL, Convert__Mem645_1, 0, { MCK_CL, MCK_Mem64 }, },
  { 6854 /* shlq */, X86::SHL64ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 6854 /* shlq */, X86::SHL64mi, Convert__Mem645_1__Imm1_0, 0, { MCK_Imm, MCK_Mem64 }, },
  { 6859 /* shlw */, X86::SHL16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6859 /* shlw */, X86::SHL16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6859 /* shlw */, X86::SHL16rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR16 }, },
  { 6859 /* shlw */, X86::SHL16mCL, Convert__Mem165_1, 0, { MCK_CL, MCK_Mem16 }, },
  { 6859 /* shlw */, X86::SHL16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 6859 /* shlw */, X86::SHL16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 6869 /* shlxl */, X86::SHLX32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 6869 /* shlxl */, X86::SHLX32rm, Convert__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 6875 /* shlxq */, X86::SHLX64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 6875 /* shlxq */, X86::SHLX64rm, Convert__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 6885 /* shrb */, X86::SHR8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6885 /* shrb */, X86::SHR8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6885 /* shrb */, X86::SHR8rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR8 }, },
  { 6885 /* shrb */, X86::SHR8mCL, Convert__Mem85_1, 0, { MCK_CL, MCK_Mem8 }, },
  { 6885 /* shrb */, X86::SHR8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 6885 /* shrb */, X86::SHR8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 6895 /* shrdl */, X86::SHRD32rrCL, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 6895 /* shrdl */, X86::SHRD32mrCL, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 6895 /* shrdl */, X86::SHRD32rrCL, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_CL, MCK_GR32, MCK_GR32 }, },
  { 6895 /* shrdl */, X86::SHRD32mrCL, Convert__Mem325_2__Reg1_1, 0, { MCK_CL, MCK_GR32, MCK_Mem32 }, },
  { 6895 /* shrdl */, X86::SHRD32rri8, Convert__Reg1_2__Tie0__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32, MCK_GR32 }, },
  { 6895 /* shrdl */, X86::SHRD32mri8, Convert__Mem325_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32, MCK_Mem32 }, },
  { 6901 /* shrdq */, X86::SHRD64rrCL, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 6901 /* shrdq */, X86::SHRD64mrCL, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 6901 /* shrdq */, X86::SHRD64rrCL, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_CL, MCK_GR64, MCK_GR64 }, },
  { 6901 /* shrdq */, X86::SHRD64mrCL, Convert__Mem645_2__Reg1_1, 0, { MCK_CL, MCK_GR64, MCK_Mem64 }, },
  { 6901 /* shrdq */, X86::SHRD64rri8, Convert__Reg1_2__Tie0__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR64, MCK_GR64 }, },
  { 6901 /* shrdq */, X86::SHRD64mri8, Convert__Mem645_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR64, MCK_Mem64 }, },
  { 6907 /* shrdw */, X86::SHRD16rrCL, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 6907 /* shrdw */, X86::SHRD16mrCL, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 6907 /* shrdw */, X86::SHRD16rrCL, Convert__Reg1_2__Tie0__Reg1_1, 0, { MCK_CL, MCK_GR16, MCK_GR16 }, },
  { 6907 /* shrdw */, X86::SHRD16mrCL, Convert__Mem165_2__Reg1_1, 0, { MCK_CL, MCK_GR16, MCK_Mem16 }, },
  { 6907 /* shrdw */, X86::SHRD16rri8, Convert__Reg1_2__Tie0__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16, MCK_GR16 }, },
  { 6907 /* shrdw */, X86::SHRD16mri8, Convert__Mem165_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16, MCK_Mem16 }, },
  { 6913 /* shrl */, X86::SHR32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6913 /* shrl */, X86::SHR32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6913 /* shrl */, X86::SHR32rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR32 }, },
  { 6913 /* shrl */, X86::SHR32mCL, Convert__Mem325_1, 0, { MCK_CL, MCK_Mem32 }, },
  { 6913 /* shrl */, X86::SHR32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 6913 /* shrl */, X86::SHR32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 6918 /* shrq */, X86::SHR64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6918 /* shrq */, X86::SHR64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6918 /* shrq */, X86::SHR64rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR64 }, },
  { 6918 /* shrq */, X86::SHR64mCL, Convert__Mem645_1, 0, { MCK_CL, MCK_Mem64 }, },
  { 6918 /* shrq */, X86::SHR64ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR64 }, },
  { 6918 /* shrq */, X86::SHR64mi, Convert__Mem645_1__Imm1_0, 0, { MCK_Imm, MCK_Mem64 }, },
  { 6923 /* shrw */, X86::SHR16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6923 /* shrw */, X86::SHR16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6923 /* shrw */, X86::SHR16rCL, Convert__Reg1_1__Tie0, 0, { MCK_CL, MCK_GR16 }, },
  { 6923 /* shrw */, X86::SHR16mCL, Convert__Mem165_1, 0, { MCK_CL, MCK_Mem16 }, },
  { 6923 /* shrw */, X86::SHR16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 6923 /* shrw */, X86::SHR16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 6933 /* shrxl */, X86::SHRX32rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 6933 /* shrxl */, X86::SHRX32rm, Convert__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 6939 /* shrxq */, X86::SHRX64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 6939 /* shrxq */, X86::SHRX64rm, Convert__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 6945 /* shufpd */, X86::SHUFPDrri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 6945 /* shufpd */, X86::SHUFPDrmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 6952 /* shufps */, X86::SHUFPSrri, Convert__Reg1_2__Tie0__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 6952 /* shufps */, X86::SHUFPSrmi, Convert__Reg1_2__Tie0__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 6964 /* sidtl */, X86::SIDT32m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 6970 /* sidtq */, X86::SIDT64m, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 6976 /* sidtw */, X86::SIDT16m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 6982 /* skinit */, X86::SKINIT, Convert_NoOperands, 0, { MCK_EAX }, },
  { 6989 /* sldt */, X86::SLDT16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6994 /* sldtl */, X86::SLDT32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 7000 /* sldtq */, X86::SLDT64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 7000 /* sldtq */, X86::SLDT64m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 7006 /* sldtw */, X86::SLDT16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 7006 /* sldtw */, X86::SLDT16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 7017 /* smswl */, X86::SMSW32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 7023 /* smswq */, X86::SMSW64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 7029 /* smsww */, X86::SMSW16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 7029 /* smsww */, X86::SMSW16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 7035 /* sqrtpd */, X86::SQRTPDr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7035 /* sqrtpd */, X86::SQRTPDm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7042 /* sqrtps */, X86::SQRTPSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7042 /* sqrtps */, X86::SQRTPSm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7049 /* sqrtsd */, X86::SQRTSDr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7049 /* sqrtsd */, X86::SQRTSDm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 7056 /* sqrtss */, X86::SQRTSSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7056 /* sqrtss */, X86::SQRTSSm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 7063 /* ss */, X86::SS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 7066 /* stac */, X86::STAC, Convert_NoOperands, 0, {  }, },
  { 7071 /* stc */, X86::STC, Convert_NoOperands, 0, {  }, },
  { 7075 /* std */, X86::STD, Convert_NoOperands, 0, {  }, },
  { 7079 /* stgi */, X86::STGI, Convert_NoOperands, 0, {  }, },
  { 7084 /* sti */, X86::STI, Convert_NoOperands, 0, {  }, },
  { 7088 /* stmxcsr */, X86::STMXCSR, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 7096 /* stos */, X86::STOSB, Convert__DstIdx81_1, 0, { MCK_AL, MCK_DstIdx8 }, },
  { 7096 /* stos */, X86::STOSW, Convert__DstIdx161_1, 0, { MCK_AX, MCK_DstIdx16 }, },
  { 7096 /* stos */, X86::STOSL, Convert__DstIdx321_1, 0, { MCK_EAX, MCK_DstIdx32 }, },
  { 7096 /* stos */, X86::STOSQ, Convert__DstIdx641_1, Feature_In64BitMode, { MCK_RAX, MCK_DstIdx64 }, },
  { 7101 /* stosb */, X86::STOSB, Convert__DstIdx81_0, 0, { MCK_DstIdx8 }, },
  { 7101 /* stosb */, X86::STOSB, Convert__DstIdx81_1, 0, { MCK_AL, MCK_DstIdx8 }, },
  { 7113 /* stosl */, X86::STOSL, Convert__DstIdx321_0, 0, { MCK_DstIdx32 }, },
  { 7113 /* stosl */, X86::STOSL, Convert__DstIdx321_1, 0, { MCK_EAX, MCK_DstIdx32 }, },
  { 7119 /* stosq */, X86::STOSQ, Convert__DstIdx641_0, Feature_In64BitMode, { MCK_DstIdx64 }, },
  { 7119 /* stosq */, X86::STOSQ, Convert__DstIdx641_1, 0, { MCK_RAX, MCK_DstIdx64 }, },
  { 7125 /* stosw */, X86::STOSW, Convert__DstIdx161_0, 0, { MCK_DstIdx16 }, },
  { 7125 /* stosw */, X86::STOSW, Convert__DstIdx161_1, 0, { MCK_AX, MCK_DstIdx16 }, },
  { 7135 /* strl */, X86::STR32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 7140 /* strq */, X86::STR64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 7145 /* strw */, X86::STR16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 7145 /* strw */, X86::STRm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 7154 /* subb */, X86::SUB8rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 7154 /* subb */, X86::SUB8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 7154 /* subb */, X86::SUB8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 7154 /* subb */, X86::SUB8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 7154 /* subb */, X86::SUB8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 7154 /* subb */, X86::SUB8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 7159 /* subl */, X86::SUB32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 7159 /* subl */, X86::SUB32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 7159 /* subl */, X86::SUB32ri8, Convert__Reg1_1__Tie0__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 7159 /* subl */, X86::SUB32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 7159 /* subl */, X86::SUB32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 7159 /* subl */, X86::SUB32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 7159 /* subl */, X86::SUB32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 7159 /* subl */, X86::SUB32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 7164 /* subpd */, X86::SUBPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7164 /* subpd */, X86::SUBPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7170 /* subps */, X86::SUBPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7170 /* subps */, X86::SUBPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7176 /* subq */, X86::SUB64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 7176 /* subq */, X86::SUB64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7176 /* subq */, X86::SUB64ri8, Convert__Reg1_1__Tie0__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 7176 /* subq */, X86::SUB64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 7176 /* subq */, X86::SUB64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 7176 /* subq */, X86::SUB64ri32, Convert__Reg1_1__Tie0__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 7176 /* subq */, X86::SUB64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 7176 /* subq */, X86::SUB64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7181 /* subsd */, X86::SUBSDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7181 /* subsd */, X86::SUBSDrm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 7187 /* subss */, X86::SUBSSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7187 /* subss */, X86::SUBSSrm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 7193 /* subw */, X86::SUB16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 7193 /* subw */, X86::SUB16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 7193 /* subw */, X86::SUB16ri8, Convert__Reg1_1__Tie0__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 7193 /* subw */, X86::SUB16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 7193 /* subw */, X86::SUB16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 7193 /* subw */, X86::SUB16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 7193 /* subw */, X86::SUB16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 7193 /* subw */, X86::SUB16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 7198 /* swapgs */, X86::SWAPGS, Convert_NoOperands, 0, {  }, },
  { 7205 /* syscall */, X86::SYSCALL, Convert_NoOperands, 0, {  }, },
  { 7213 /* sysenter */, X86::SYSENTER, Convert_NoOperands, 0, {  }, },
  { 7230 /* sysexitl */, X86::SYSEXIT, Convert_NoOperands, 0, {  }, },
  { 7239 /* sysexitq */, X86::SYSEXIT64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 7255 /* sysretl */, X86::SYSRET, Convert_NoOperands, 0, {  }, },
  { 7263 /* sysretq */, X86::SYSRET64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 7271 /* t1mskc */, X86::T1MSKC32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 7271 /* t1mskc */, X86::T1MSKC64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 7271 /* t1mskc */, X86::T1MSKC32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 7271 /* t1mskc */, X86::T1MSKC64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7283 /* testb */, X86::TEST8rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 7283 /* testb */, X86::TEST8rm, Convert__Reg1_0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 7283 /* testb */, X86::TEST8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 7283 /* testb */, X86::TEST8ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 7283 /* testb */, X86::TEST8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 7283 /* testb */, X86::TEST8rm, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 7289 /* testl */, X86::TEST32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 7289 /* testl */, X86::TEST32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 7289 /* testl */, X86::TEST32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 7289 /* testl */, X86::TEST32ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 7289 /* testl */, X86::TEST32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 7289 /* testl */, X86::TEST32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 7295 /* testq */, X86::TEST64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 7295 /* testq */, X86::TEST64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7295 /* testq */, X86::TEST64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 7295 /* testq */, X86::TEST64ri32, Convert__Reg1_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 7295 /* testq */, X86::TEST64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 7295 /* testq */, X86::TEST64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7301 /* testw */, X86::TEST16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 7301 /* testw */, X86::TEST16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 7301 /* testw */, X86::TEST16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 7301 /* testw */, X86::TEST16ri, Convert__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 7301 /* testw */, X86::TEST16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 7301 /* testw */, X86::TEST16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 7313 /* tzcntl */, X86::TZCNT32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 7313 /* tzcntl */, X86::TZCNT32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 7320 /* tzcntq */, X86::TZCNT64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 7320 /* tzcntq */, X86::TZCNT64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7327 /* tzcntw */, X86::TZCNT16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 7327 /* tzcntw */, X86::TZCNT16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 7334 /* tzmsk */, X86::TZMSK32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 7334 /* tzmsk */, X86::TZMSK64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 7334 /* tzmsk */, X86::TZMSK32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 7334 /* tzmsk */, X86::TZMSK64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7340 /* ucomisd */, X86::UCOMISDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7340 /* ucomisd */, X86::UCOMISDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 7348 /* ucomiss */, X86::UCOMISSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7348 /* ucomiss */, X86::UCOMISSrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 7356 /* ud2 */, X86::TRAP, Convert_NoOperands, 0, {  }, },
  { 7360 /* ud2b */, X86::UD2B, Convert_NoOperands, 0, {  }, },
  { 7365 /* unpckhpd */, X86::UNPCKHPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7365 /* unpckhpd */, X86::UNPCKHPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7374 /* unpckhps */, X86::UNPCKHPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7374 /* unpckhps */, X86::UNPCKHPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7383 /* unpcklpd */, X86::UNPCKLPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7383 /* unpcklpd */, X86::UNPCKLPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7392 /* unpcklps */, X86::UNPCKLPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7392 /* unpcklps */, X86::UNPCKLPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7401 /* vaddpd */, X86::VADDPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7401 /* vaddpd */, X86::VADDPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 7401 /* vaddpd */, X86::VADDPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7401 /* vaddpd */, X86::VADDPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 7401 /* vaddpd */, X86::VADDPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 7401 /* vaddpd */, X86::VADDPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7408 /* vaddps */, X86::VADDPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 7408 /* vaddps */, X86::VADDPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7408 /* vaddps */, X86::VADDPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 7408 /* vaddps */, X86::VADDPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 7408 /* vaddps */, X86::VADDPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 7408 /* vaddps */, X86::VADDPSZrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7408 /* vaddps */, X86::VADDPSZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7415 /* vaddsd */, X86::VADDSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7415 /* vaddsd */, X86::VADDSDZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7415 /* vaddsd */, X86::VADDSDZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 7415 /* vaddsd */, X86::VADDSDrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 7415 /* vaddsd */, X86::VADDSDZrrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7415 /* vaddsd */, X86::VADDSDZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7415 /* vaddsd */, X86::VADDSDZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7415 /* vaddsd */, X86::VADDSDZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7415 /* vaddsd */, X86::VADDSDZrrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7415 /* vaddsd */, X86::VADDSDZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7415 /* vaddsd */, X86::VADDSDZrrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7422 /* vaddss */, X86::VADDSSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7422 /* vaddss */, X86::VADDSSZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7422 /* vaddss */, X86::VADDSSZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 7422 /* vaddss */, X86::VADDSSrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 7422 /* vaddss */, X86::VADDSSZrrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7422 /* vaddss */, X86::VADDSSZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7422 /* vaddss */, X86::VADDSSZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7422 /* vaddss */, X86::VADDSSZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7422 /* vaddss */, X86::VADDSSZrrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7422 /* vaddss */, X86::VADDSSZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7422 /* vaddss */, X86::VADDSSZrrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7429 /* vaddsubpd */, X86::VADDSUBPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7429 /* vaddsubpd */, X86::VADDSUBPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7429 /* vaddsubpd */, X86::VADDSUBPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7429 /* vaddsubpd */, X86::VADDSUBPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7439 /* vaddsubps */, X86::VADDSUBPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7439 /* vaddsubps */, X86::VADDSUBPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7439 /* vaddsubps */, X86::VADDSUBPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7439 /* vaddsubps */, X86::VADDSUBPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7449 /* vaesdec */, X86::VAESDECrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7449 /* vaesdec */, X86::VAESDECrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7457 /* vaesdeclast */, X86::VAESDECLASTrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7457 /* vaesdeclast */, X86::VAESDECLASTrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7469 /* vaesenc */, X86::VAESENCrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7469 /* vaesenc */, X86::VAESENCrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7477 /* vaesenclast */, X86::VAESENCLASTrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7477 /* vaesenclast */, X86::VAESENCLASTrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7489 /* vaesimc */, X86::VAESIMCrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7489 /* vaesimc */, X86::VAESIMCrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7497 /* vaeskeygenassist */, X86::VAESKEYGENASSIST128rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 7497 /* vaeskeygenassist */, X86::VAESKEYGENASSIST128rm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 7514 /* valignd */, X86::VALIGNDrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7514 /* valignd */, X86::VALIGNDrmi, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 7514 /* valignd */, X86::VALIGNDrrik, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7514 /* valignd */, X86::VALIGNDrrikz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7522 /* valignq */, X86::VALIGNQrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7522 /* valignq */, X86::VALIGNQrmi, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 7522 /* valignq */, X86::VALIGNQrrik, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7522 /* valignq */, X86::VALIGNQrrikz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7530 /* vandnpd */, X86::VANDNPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7530 /* vandnpd */, X86::VANDNPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7530 /* vandnpd */, X86::VANDNPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7530 /* vandnpd */, X86::VANDNPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7538 /* vandnps */, X86::VANDNPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7538 /* vandnps */, X86::VANDNPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7538 /* vandnps */, X86::VANDNPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7538 /* vandnps */, X86::VANDNPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7546 /* vandpd */, X86::VANDPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7546 /* vandpd */, X86::VANDPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7546 /* vandpd */, X86::VANDPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7546 /* vandpd */, X86::VANDPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7553 /* vandps */, X86::VANDPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7553 /* vandps */, X86::VANDPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7553 /* vandps */, X86::VANDPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7553 /* vandps */, X86::VANDPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7580 /* vblendpd */, X86::VBLENDPDrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7580 /* vblendpd */, X86::VBLENDPDYrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7580 /* vblendpd */, X86::VBLENDPDrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7580 /* vblendpd */, X86::VBLENDPDYrmi, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7589 /* vblendps */, X86::VBLENDPSrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7589 /* vblendps */, X86::VBLENDPSYrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7589 /* vblendps */, X86::VBLENDPSrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7589 /* vblendps */, X86::VBLENDPSYrmi, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7598 /* vblendvpd */, X86::VBLENDVPDrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7598 /* vblendvpd */, X86::VBLENDVPDrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7598 /* vblendvpd */, X86::VBLENDVPDYrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7598 /* vblendvpd */, X86::VBLENDVPDYrm, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7608 /* vblendvps */, X86::VBLENDVPSrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7608 /* vblendvps */, X86::VBLENDVPSrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7608 /* vblendvps */, X86::VBLENDVPSYrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7608 /* vblendvps */, X86::VBLENDVPSYrm, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7618 /* vbroadcastf128 */, X86::VBROADCASTF128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 7633 /* vbroadcasti128 */, X86::VBROADCASTI128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 7648 /* vbroadcasti32x4 */, X86::VBROADCASTI32X4rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 7648 /* vbroadcasti32x4 */, X86::VBROADCASTI32X4krm, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7664 /* vbroadcasti64x4 */, X86::VBROADCASTI64X4rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 7664 /* vbroadcasti64x4 */, X86::VBROADCASTI64X4krm, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_VR256X }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDYrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR256 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256m, Convert__Reg1_1__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK_VR256X }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_VR512 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256mk, Convert__Reg1_1__Tie0__Reg1_3__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZmk, Convert__Reg1_1__Tie0__Reg1_3__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256mkz, Convert__Reg1_1__Reg1_3__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZmkz, Convert__Reg1_1__Reg1_3__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_VR256X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128m, Convert__Reg1_1__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSYrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_VR256 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256m, Convert__Reg1_1__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK_VR256X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_VR512 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128mk, Convert__Reg1_1__Tie0__Reg1_3__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256mk, Convert__Reg1_1__Tie0__Reg1_3__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZmk, Convert__Reg1_1__Tie0__Reg1_3__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128mkz, Convert__Reg1_1__Reg1_3__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256mkz, Convert__Reg1_1__Reg1_3__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZmkz, Convert__Reg1_1__Reg1_3__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7706 /* vcmp */, X86::VCMPPDrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPPDYrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7706 /* vcmp */, X86::VCMPPDZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_pd, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPPDrmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPPDYrmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7706 /* vcmp */, X86::VCMPPDZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_pd, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPPSrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPPSYrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7706 /* vcmp */, X86::VCMPPSZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ps, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPPSrmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPPSYrmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7706 /* vcmp */, X86::VCMPPSZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ps, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPSDrr, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_sd, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPSDZrr, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_sd, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPSDrm, Convert__Reg1_4__Reg1_3__Mem645_2__Imm1_0, 0, { MCK_Imm, MCK_sd, MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPSDZrm, Convert__Reg1_4__Reg1_3__Mem645_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_sd, MCK_Mem64, MCK_FR32X, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPSSrr, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_ss, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPSSZrr, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ss, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPSSrm, Convert__Reg1_4__Reg1_3__Mem325_2__Imm1_0, 0, { MCK_Imm, MCK_ss, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPSSZrm, Convert__Reg1_4__Reg1_3__Mem325_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ss, MCK_Mem32, MCK_FR32X, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPPDZrrib, Convert__Reg1_5__Reg1_4__Reg1_3__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_pd, MCK__123_sae_125_, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 7706 /* vcmp */, X86::VCMPPSZrrib, Convert__Reg1_5__Reg1_4__Reg1_3__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ps, MCK__123_sae_125_, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 7711 /* vcmppd */, X86::VCMPPDrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7711 /* vcmppd */, X86::VCMPPDYrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7711 /* vcmppd */, X86::VCMPPDZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 7711 /* vcmppd */, X86::VCMPPDrmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7711 /* vcmppd */, X86::VCMPPDYrmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7711 /* vcmppd */, X86::VCMPPDZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 7711 /* vcmppd */, X86::VCMPPDZrrib_alt, Convert__Reg1_4__Reg1_3__Reg1_2__ImmUnsignedi81_1, Feature_HasAVX512, { MCK__123_sae_125_, MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 7718 /* vcmpps */, X86::VCMPPSrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7718 /* vcmpps */, X86::VCMPPSYrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7718 /* vcmpps */, X86::VCMPPSZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 7718 /* vcmpps */, X86::VCMPPSrmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 7718 /* vcmpps */, X86::VCMPPSYrmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 7718 /* vcmpps */, X86::VCMPPSZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 7718 /* vcmpps */, X86::VCMPPSZrrib_alt, Convert__Reg1_4__Reg1_3__Reg1_2__ImmUnsignedi81_1, Feature_HasAVX512, { MCK__123_sae_125_, MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 7725 /* vcmpsd */, X86::VCMPSDrr_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7725 /* vcmpsd */, X86::VCMPSDZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 7725 /* vcmpsd */, X86::VCMPSDrm_alt, Convert__Reg1_3__Reg1_2__Mem645_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 7725 /* vcmpsd */, X86::VCMPSDZrmi_alt, Convert__Reg1_3__Reg1_2__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_FR32X, MCK_VK1 }, },
  { 7732 /* vcmpss */, X86::VCMPSSrr_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7732 /* vcmpss */, X86::VCMPSSZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 7732 /* vcmpss */, X86::VCMPSSrm_alt, Convert__Reg1_3__Reg1_2__Mem325_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 7732 /* vcmpss */, X86::VCMPSSZrmi_alt, Convert__Reg1_3__Reg1_2__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32X, MCK_VK1 }, },
  { 7739 /* vcomisd */, X86::VCOMISDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7739 /* vcomisd */, X86::VCOMISDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 7739 /* vcomisd */, X86::VCOMISDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7739 /* vcomisd */, X86::VCOMISDZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X }, },
  { 7747 /* vcomiss */, X86::VCOMISSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7747 /* vcomiss */, X86::VCOMISSZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 7747 /* vcomiss */, X86::VCOMISSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7747 /* vcomiss */, X86::VCOMISSZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDZrm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSZrrb, Convert__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_FR32 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR256X }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQZrrb, Convert__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR256X }, },
  { 7809 /* vcvtpd2dqx */, X86::VCVTPD2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7809 /* vcvtpd2dqx */, X86::VCVTPD2DQXrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7820 /* vcvtpd2dqy */, X86::VCVTPD2DQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_FR32 }, },
  { 7820 /* vcvtpd2dqy */, X86::VCVTPD2DQYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_FR32 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_FR32 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR256X }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSZrrb, Convert__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR256X }, },
  { 7841 /* vcvtpd2psx */, X86::VCVTPD2PSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7841 /* vcvtpd2psx */, X86::VCVTPD2PSXrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7852 /* vcvtpd2psy */, X86::VCVTPD2PSYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_FR32 }, },
  { 7852 /* vcvtpd2psy */, X86::VCVTPD2PSYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_FR32 }, },
  { 7863 /* vcvtpd2udq */, X86::VCVTPD2UDQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 7863 /* vcvtpd2udq */, X86::VCVTPD2UDQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR256X }, },
  { 7863 /* vcvtpd2udq */, X86::VCVTPD2UDQZrrb, Convert__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR256X }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSZrm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQZrrb, Convert__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDZrm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHmr, Convert__Mem645_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem64 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHYrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_FR32 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHYmr, Convert__Mem1285_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_Mem128 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHZrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR256X }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHZmr, Convert__Mem2565_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_Mem256 }, },
  { 7914 /* vcvtps2udq */, X86::VCVTPS2UDQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 7914 /* vcvtps2udq */, X86::VCVTPS2UDQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 7914 /* vcvtps2udq */, X86::VCVTPS2UDQZrrb, Convert__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIZrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_GR32 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR32 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64Zrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_GR64 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7935 /* vcvtsd2sil */, X86::VCVTSD2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 7935 /* vcvtsd2sil */, X86::VCVTSD2SIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR32 }, },
  { 7946 /* vcvtsd2siq */, X86::VCVTSD2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 7946 /* vcvtsd2siq */, X86::VCVTSD2SI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7957 /* vcvtsd2ss */, X86::VCVTSD2SSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7957 /* vcvtsd2ss */, X86::VCVTSD2SSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7957 /* vcvtsd2ss */, X86::VCVTSD2SSrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 7957 /* vcvtsd2ss */, X86::VCVTSD2SSZrm, Convert__Reg1_2__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X, MCK_FR32X }, },
  { 7967 /* vcvtsd2usi */, X86::VCVTSD2USIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 7967 /* vcvtsd2usi */, X86::VCVTSD2USI64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 7967 /* vcvtsd2usi */, X86::VCVTSD2USIZrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_GR32 }, },
  { 7967 /* vcvtsd2usi */, X86::VCVTSD2USI64Zrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_GR64 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI2SDrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 7988 /* vcvtsi2sdl */, X86::VCVTSI2SDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_FR32, MCK_FR32 }, },
  { 7988 /* vcvtsi2sdl */, X86::VCVTSI2SDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_FR32X, MCK_FR32X }, },
  { 7988 /* vcvtsi2sdl */, X86::VCVTSI2SDrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 7988 /* vcvtsi2sdl */, X86::VCVTSI2SDZrm, Convert__Reg1_2__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 7999 /* vcvtsi2sdq */, X86::VCVTSI2SD64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_FR32, MCK_FR32 }, },
  { 7999 /* vcvtsi2sdq */, X86::VCVTSI642SDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR64, MCK_FR32X, MCK_FR32X }, },
  { 7999 /* vcvtsi2sdq */, X86::VCVTSI2SD64rm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 7999 /* vcvtsi2sdq */, X86::VCVTSI642SDZrm, Convert__Reg1_2__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X, MCK_FR32X }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI2SSrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8020 /* vcvtsi2ssl */, X86::VCVTSI2SSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_FR32, MCK_FR32 }, },
  { 8020 /* vcvtsi2ssl */, X86::VCVTSI2SSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_FR32X, MCK_FR32X }, },
  { 8020 /* vcvtsi2ssl */, X86::VCVTSI2SSrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8020 /* vcvtsi2ssl */, X86::VCVTSI2SSZrm, Convert__Reg1_2__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 8031 /* vcvtsi2ssq */, X86::VCVTSI2SS64rr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_FR32, MCK_FR32 }, },
  { 8031 /* vcvtsi2ssq */, X86::VCVTSI642SSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR64, MCK_FR32X, MCK_FR32X }, },
  { 8031 /* vcvtsi2ssq */, X86::VCVTSI2SS64rm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8031 /* vcvtsi2ssq */, X86::VCVTSI642SSZrm, Convert__Reg1_2__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X, MCK_FR32X }, },
  { 8042 /* vcvtss2sd */, X86::VCVTSS2SDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8042 /* vcvtss2sd */, X86::VCVTSS2SDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8042 /* vcvtss2sd */, X86::VCVTSS2SDrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8042 /* vcvtss2sd */, X86::VCVTSS2SDZrm, Convert__Reg1_2__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIZrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_GR32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64Zrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_GR64 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR64 }, },
  { 8062 /* vcvtss2sil */, X86::VCVTSS2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 8062 /* vcvtss2sil */, X86::VCVTSS2SIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 8073 /* vcvtss2siq */, X86::VCVTSS2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 8073 /* vcvtss2siq */, X86::VCVTSS2SI64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR64 }, },
  { 8084 /* vcvtss2usi */, X86::VCVTSS2USIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 8084 /* vcvtss2usi */, X86::VCVTSS2USI64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 8084 /* vcvtss2usi */, X86::VCVTSS2USIZrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_GR32 }, },
  { 8084 /* vcvtss2usi */, X86::VCVTSS2USI64Zrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_GR64 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_FR32 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR256X }, },
  { 8106 /* vcvttpd2dqx */, X86::VCVTTPD2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 8106 /* vcvttpd2dqx */, X86::VCVTTPD2DQXrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 8118 /* vcvttpd2dqy */, X86::VCVTTPD2DQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_FR32 }, },
  { 8118 /* vcvttpd2dqy */, X86::VCVTTPD2DQYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_FR32 }, },
  { 8130 /* vcvttpd2udq */, X86::VCVTTPD2UDQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 8130 /* vcvttpd2udq */, X86::VCVTTPD2UDQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR256X }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 8153 /* vcvttps2udq */, X86::VCVTTPS2UDQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 8153 /* vcvttps2udq */, X86::VCVTTPS2UDQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIZrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_GR32 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR32 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64Zrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_GR64 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 8176 /* vcvttsd2sil */, X86::VCVTTSD2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 8176 /* vcvttsd2sil */, X86::VCVTTSD2SIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR32 }, },
  { 8188 /* vcvttsd2siq */, X86::VCVTTSD2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 8188 /* vcvttsd2siq */, X86::VCVTTSD2SI64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 8200 /* vcvttsd2usi */, X86::VCVTTSD2USIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 8200 /* vcvttsd2usi */, X86::VCVTTSD2USI64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 8200 /* vcvttsd2usi */, X86::VCVTTSD2USIZrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_GR32 }, },
  { 8200 /* vcvttsd2usi */, X86::VCVTTSD2USI64Zrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_GR64 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIZrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_GR32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64Zrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_GR64 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR64 }, },
  { 8223 /* vcvttss2sil */, X86::VCVTTSS2SIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 8223 /* vcvttss2sil */, X86::VCVTTSS2SIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 8235 /* vcvttss2siq */, X86::VCVTTSS2SI64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 8235 /* vcvttss2siq */, X86::VCVTTSS2SI64rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR64 }, },
  { 8247 /* vcvttss2usi */, X86::VCVTTSS2USIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 8247 /* vcvttss2usi */, X86::VCVTTSS2USI64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 8247 /* vcvttss2usi */, X86::VCVTTSS2USIZrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_GR32 }, },
  { 8247 /* vcvttss2usi */, X86::VCVTTSS2USI64Zrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_GR64 }, },
  { 8259 /* vcvtudq2pd */, X86::VCVTUDQ2PDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 8259 /* vcvtudq2pd */, X86::VCVTUDQ2PDZrm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 8270 /* vcvtudq2ps */, X86::VCVTUDQ2PSZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 8270 /* vcvtudq2ps */, X86::VCVTUDQ2PSZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 8270 /* vcvtudq2ps */, X86::VCVTUDQ2PSZrrb, Convert__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512 }, },
  { 8292 /* vcvtusi2sdl */, X86::VCVTUSI2SDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_FR32X, MCK_FR32X }, },
  { 8292 /* vcvtusi2sdl */, X86::VCVTUSI2SDZrm, Convert__Reg1_2__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 8304 /* vcvtusi2sdq */, X86::VCVTUSI642SDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR64, MCK_FR32X, MCK_FR32X }, },
  { 8304 /* vcvtusi2sdq */, X86::VCVTUSI642SDZrm, Convert__Reg1_2__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X, MCK_FR32X }, },
  { 8327 /* vcvtusi2ssl */, X86::VCVTUSI2SSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_FR32X, MCK_FR32X }, },
  { 8327 /* vcvtusi2ssl */, X86::VCVTUSI2SSZrm, Convert__Reg1_2__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 8339 /* vcvtusi2ssq */, X86::VCVTUSI642SSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR64, MCK_FR32X, MCK_FR32X }, },
  { 8339 /* vcvtusi2ssq */, X86::VCVTUSI642SSZrm, Convert__Reg1_2__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X, MCK_FR32X }, },
  { 8351 /* vdivpd */, X86::VDIVPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8351 /* vdivpd */, X86::VDIVPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8351 /* vdivpd */, X86::VDIVPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8358 /* vdivps */, X86::VDIVPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8358 /* vdivps */, X86::VDIVPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8358 /* vdivps */, X86::VDIVPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8358 /* vdivps */, X86::VDIVPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8358 /* vdivps */, X86::VDIVPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8365 /* vdivsd */, X86::VDIVSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8365 /* vdivsd */, X86::VDIVSDrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8372 /* vdivss */, X86::VDIVSSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8372 /* vdivss */, X86::VDIVSSZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8372 /* vdivss */, X86::VDIVSSZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8372 /* vdivss */, X86::VDIVSSrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8372 /* vdivss */, X86::VDIVSSZrrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8372 /* vdivss */, X86::VDIVSSZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8372 /* vdivss */, X86::VDIVSSZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8372 /* vdivss */, X86::VDIVSSZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8372 /* vdivss */, X86::VDIVSSZrrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8372 /* vdivss */, X86::VDIVSSZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8372 /* vdivss */, X86::VDIVSSZrrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8379 /* vdppd */, X86::VDPPDrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8379 /* vdppd */, X86::VDPPDrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8385 /* vdpps */, X86::VDPPSrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8385 /* vdpps */, X86::VDPPSYrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8385 /* vdpps */, X86::VDPPSrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8385 /* vdpps */, X86::VDPPSYrmi, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8391 /* verr */, X86::VERRr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 8391 /* verr */, X86::VERRm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 8396 /* verw */, X86::VERWr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 8396 /* verw */, X86::VERWm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDr, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDm, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmb, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrb, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_sae_125_ }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrbk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmbk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrbkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmbkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSr, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSm, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmb, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrb, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_sae_125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrbk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmbk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrbkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmbkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8437 /* vextractf128 */, X86::VEXTRACTF128rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_FR32 }, },
  { 8437 /* vextractf128 */, X86::VEXTRACTF128mr, Convert__Mem1285_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_Mem128 }, },
  { 8450 /* vextractf32x4 */, X86::VEXTRACTF32x4rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_FR32X }, },
  { 8450 /* vextractf32x4 */, X86::VEXTRACTF32x4rm, Convert__Mem1285_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_Mem128 }, },
  { 8450 /* vextractf32x4 */, X86::VEXTRACTF32x4rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8450 /* vextractf32x4 */, X86::VEXTRACTF32x4rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8464 /* vextractf64x4 */, X86::VEXTRACTF64x4rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR256X }, },
  { 8464 /* vextractf64x4 */, X86::VEXTRACTF64x4rm, Convert__Mem2565_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_Mem256 }, },
  { 8464 /* vextractf64x4 */, X86::VEXTRACTF64x4rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8464 /* vextractf64x4 */, X86::VEXTRACTF64x4rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8478 /* vextracti128 */, X86::VEXTRACTI128rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_FR32 }, },
  { 8478 /* vextracti128 */, X86::VEXTRACTI128mr, Convert__Mem1285_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_Mem128 }, },
  { 8491 /* vextracti32x4 */, X86::VEXTRACTI32x4rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_FR32X }, },
  { 8491 /* vextracti32x4 */, X86::VEXTRACTI32x4rm, Convert__Mem1285_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_Mem128 }, },
  { 8491 /* vextracti32x4 */, X86::VEXTRACTI32x4rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8491 /* vextracti32x4 */, X86::VEXTRACTI32x4rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8505 /* vextracti64x4 */, X86::VEXTRACTI64x4rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR256X }, },
  { 8505 /* vextracti64x4 */, X86::VEXTRACTI64x4rm, Convert__Mem2565_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_Mem256 }, },
  { 8505 /* vextracti64x4 */, X86::VEXTRACTI64x4rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8505 /* vextracti64x4 */, X86::VEXTRACTI64x4rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8519 /* vextractps */, X86::VEXTRACTPSrr, Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR32orGR64 }, },
  { 8519 /* vextractps */, X86::VEXTRACTPSmr, Convert__Mem325_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem32 }, },
  { 8519 /* vextractps */, X86::VEXTRACTPSzrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_GR32 }, },
  { 8519 /* vextractps */, X86::VEXTRACTPSzmr, Convert__Mem325_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_Mem32 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADDPDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADDPDr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADDPDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8530 /* vfmadd132pd */, X86::VFMADDPDr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADDPSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADDPSr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADDPSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8542 /* vfmadd132ps */, X86::VFMADDPSr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8554 /* vfmadd132sd */, X86::VFMADDSDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8554 /* vfmadd132sd */, X86::VFMADDSDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8566 /* vfmadd132ss */, X86::VFMADDSSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8566 /* vfmadd132ss */, X86::VFMADDSSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8602 /* vfmadd213sd */, X86::VFMADDSDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8602 /* vfmadd213sd */, X86::VFMADDSDZr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8602 /* vfmadd213sd */, X86::VFMADDSDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8602 /* vfmadd213sd */, X86::VFMADDSDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8614 /* vfmadd213ss */, X86::VFMADDSSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8614 /* vfmadd213ss */, X86::VFMADDSSZr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8614 /* vfmadd213ss */, X86::VFMADDSSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8614 /* vfmadd213ss */, X86::VFMADDSSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8650 /* vfmadd231sd */, X86::VFMADDSDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8650 /* vfmadd231sd */, X86::VFMADDSDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8662 /* vfmadd231ss */, X86::VFMADDSSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8662 /* vfmadd231ss */, X86::VFMADDSSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8692 /* vfmaddsd */, X86::VFMADDSD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8692 /* vfmaddsd */, X86::VFMADDSD4mr, Convert__Reg1_3__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8692 /* vfmaddsd */, X86::VFMADDSD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8701 /* vfmaddss */, X86::VFMADDSS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8701 /* vfmaddss */, X86::VFMADDSS4mr, Convert__Reg1_3__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8701 /* vfmaddss */, X86::VFMADDSS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUBPDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUBPDr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUBPDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUBPDr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUBPSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUBPSr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUBPSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUBPSr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUBPDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUBPDr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUBPDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUBPDr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUBPSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUBPSr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUBPSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUBPSr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8848 /* vfmsub132sd */, X86::VFMSUBSDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8848 /* vfmsub132sd */, X86::VFMSUBSDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8860 /* vfmsub132ss */, X86::VFMSUBSSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8860 /* vfmsub132ss */, X86::VFMSUBSSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8896 /* vfmsub213sd */, X86::VFMSUBSDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8896 /* vfmsub213sd */, X86::VFMSUBSDZr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8896 /* vfmsub213sd */, X86::VFMSUBSDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8896 /* vfmsub213sd */, X86::VFMSUBSDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8908 /* vfmsub213ss */, X86::VFMSUBSSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8908 /* vfmsub213ss */, X86::VFMSUBSSZr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8908 /* vfmsub213ss */, X86::VFMSUBSSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8908 /* vfmsub213ss */, X86::VFMSUBSSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8944 /* vfmsub231sd */, X86::VFMSUBSDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8944 /* vfmsub231sd */, X86::VFMSUBSDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 8956 /* vfmsub231ss */, X86::VFMSUBSSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8956 /* vfmsub231ss */, X86::VFMSUBSSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADDPDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADDPDr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADDPDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADDPDr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADDPSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADDPSr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADDPSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADDPSr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9100 /* vfmsubsd */, X86::VFMSUBSD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9100 /* vfmsubsd */, X86::VFMSUBSD4mr, Convert__Reg1_3__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9100 /* vfmsubsd */, X86::VFMSUBSD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9109 /* vfmsubss */, X86::VFMSUBSS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9109 /* vfmsubss */, X86::VFMSUBSS4mr, Convert__Reg1_3__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9109 /* vfmsubss */, X86::VFMSUBSS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADDPDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADDPDr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADDPDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADDPDr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADDPSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADDPSr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADDPSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADDPSr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9144 /* vfnmadd132sd */, X86::VFNMADDSDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9144 /* vfnmadd132sd */, X86::VFNMADDSDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9157 /* vfnmadd132ss */, X86::VFNMADDSSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9157 /* vfnmadd132ss */, X86::VFNMADDSSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9196 /* vfnmadd213sd */, X86::VFNMADDSDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9196 /* vfnmadd213sd */, X86::VFNMADDSDZr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9196 /* vfnmadd213sd */, X86::VFNMADDSDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9196 /* vfnmadd213sd */, X86::VFNMADDSDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9209 /* vfnmadd213ss */, X86::VFNMADDSSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9209 /* vfnmadd213ss */, X86::VFNMADDSSZr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9209 /* vfnmadd213ss */, X86::VFNMADDSSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9209 /* vfnmadd213ss */, X86::VFNMADDSSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9248 /* vfnmadd231sd */, X86::VFNMADDSDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9248 /* vfnmadd231sd */, X86::VFNMADDSDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9261 /* vfnmadd231ss */, X86::VFNMADDSSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9261 /* vfnmadd231ss */, X86::VFNMADDSSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9294 /* vfnmaddsd */, X86::VFNMADDSD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9294 /* vfnmaddsd */, X86::VFNMADDSD4mr, Convert__Reg1_3__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9294 /* vfnmaddsd */, X86::VFNMADDSD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9304 /* vfnmaddss */, X86::VFNMADDSS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9304 /* vfnmaddss */, X86::VFNMADDSS4mr, Convert__Reg1_3__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9304 /* vfnmaddss */, X86::VFNMADDSS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUBPDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUBPDr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUBPDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUBPDr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUBPSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUBPSr132rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUBPSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZ128m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUBPSr132mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZ256m, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZ128mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZ256mb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9340 /* vfnmsub132sd */, X86::VFNMSUBSDr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9340 /* vfnmsub132sd */, X86::VFNMSUBSDr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9353 /* vfnmsub132ss */, X86::VFNMSUBSSr132r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9353 /* vfnmsub132ss */, X86::VFNMSUBSSr132m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSr213rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSr213mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrb, Convert__Reg1_3__Tie0__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9392 /* vfnmsub213sd */, X86::VFNMSUBSDr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9392 /* vfnmsub213sd */, X86::VFNMSUBSDZr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9392 /* vfnmsub213sd */, X86::VFNMSUBSDZm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9392 /* vfnmsub213sd */, X86::VFNMSUBSDr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9405 /* vfnmsub213ss */, X86::VFNMSUBSSr213r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9405 /* vfnmsub213ss */, X86::VFNMSUBSSZr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9405 /* vfnmsub213ss */, X86::VFNMSUBSSZm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9405 /* vfnmsub213ss */, X86::VFNMSUBSSr213m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSr231rY, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSr231mY, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmb, Convert__Reg1_3__Tie0__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmbkz, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9444 /* vfnmsub231sd */, X86::VFNMSUBSDr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9444 /* vfnmsub231sd */, X86::VFNMSUBSDr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9457 /* vfnmsub231ss */, X86::VFNMSUBSSr231r, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9457 /* vfnmsub231ss */, X86::VFNMSUBSSr231m, Convert__Reg1_2__Tie0__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4mr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4rrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4mrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4rmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9490 /* vfnmsubsd */, X86::VFNMSUBSD4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9490 /* vfnmsubsd */, X86::VFNMSUBSD4mr, Convert__Reg1_3__Reg1_2__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9490 /* vfnmsubsd */, X86::VFNMSUBSD4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9500 /* vfnmsubss */, X86::VFNMSUBSS4rr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9500 /* vfnmsubss */, X86::VFNMSUBSS4mr, Convert__Reg1_3__Reg1_2__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9500 /* vfnmsubss */, X86::VFNMSUBSS4rm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9510 /* vfrczpd */, X86::VFRCZPDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 9510 /* vfrczpd */, X86::VFRCZPDrrY, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 9510 /* vfrczpd */, X86::VFRCZPDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 9510 /* vfrczpd */, X86::VFRCZPDrmY, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 9518 /* vfrczps */, X86::VFRCZPSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 9518 /* vfrczps */, X86::VFRCZPSrrY, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 9518 /* vfrczps */, X86::VFRCZPSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 9518 /* vfrczps */, X86::VFRCZPSrmY, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 9526 /* vfrczsd */, X86::VFRCZSDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 9526 /* vfrczsd */, X86::VFRCZSDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 9534 /* vfrczss */, X86::VFRCZSSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 9534 /* vfrczss */, X86::VFRCZSSrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 9542 /* vgatherdpd */, X86::VGATHERDPDrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX645_1__Tie1, 0, { MCK_FR32, MCK_MemVX64, MCK_FR32 }, },
  { 9542 /* vgatherdpd */, X86::VGATHERDPDYrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX645_1__Tie1, 0, { MCK_VR256, MCK_MemVX64, MCK_VR256 }, },
  { 9542 /* vgatherdpd */, X86::VGATHERDPDZrm, Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVY645_0, Feature_HasAVX512, { MCK_MemVY64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9553 /* vgatherdps */, X86::VGATHERDPSrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX325_1__Tie1, 0, { MCK_FR32, MCK_MemVX32, MCK_FR32 }, },
  { 9553 /* vgatherdps */, X86::VGATHERDPSYrm, Convert__Reg1_2__Reg1_0__Tie0__MemVY325_1__Tie1, 0, { MCK_VR256, MCK_MemVY32, MCK_VR256 }, },
  { 9553 /* vgatherdps */, X86::VGATHERDPSZrm, Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ325_0, Feature_HasAVX512, { MCK_MemVZ32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9564 /* vgatherpf0dpd */, X86::VGATHERPF0DPDm, Convert__Reg1_2__MemVY325_0, Feature_HasPFI, { MCK_MemVY32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9578 /* vgatherpf0dps */, X86::VGATHERPF0DPSm, Convert__Reg1_2__MemVZ325_0, Feature_HasPFI, { MCK_MemVZ32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9592 /* vgatherpf0qpd */, X86::VGATHERPF0QPDm, Convert__Reg1_2__MemVZ645_0, Feature_HasPFI, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9606 /* vgatherpf0qps */, X86::VGATHERPF0QPSm, Convert__Reg1_2__MemVZ645_0, Feature_HasPFI, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9620 /* vgatherpf1dpd */, X86::VGATHERPF1DPDm, Convert__Reg1_2__MemVY325_0, Feature_HasPFI, { MCK_MemVY32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9634 /* vgatherpf1dps */, X86::VGATHERPF1DPSm, Convert__Reg1_2__MemVZ325_0, Feature_HasPFI, { MCK_MemVZ32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9648 /* vgatherpf1qpd */, X86::VGATHERPF1QPDm, Convert__Reg1_2__MemVZ645_0, Feature_HasPFI, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9662 /* vgatherpf1qps */, X86::VGATHERPF1QPSm, Convert__Reg1_2__MemVZ645_0, Feature_HasPFI, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9676 /* vgatherqpd */, X86::VGATHERQPDrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX645_1__Tie1, 0, { MCK_FR32, MCK_MemVX64, MCK_FR32 }, },
  { 9676 /* vgatherqpd */, X86::VGATHERQPDYrm, Convert__Reg1_2__Reg1_0__Tie0__MemVY645_1__Tie1, 0, { MCK_VR256, MCK_MemVY64, MCK_VR256 }, },
  { 9676 /* vgatherqpd */, X86::VGATHERQPDZrm, Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ645_0, Feature_HasAVX512, { MCK_MemVZ64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9687 /* vgatherqps */, X86::VGATHERQPSrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX325_1__Tie1, 0, { MCK_FR32, MCK_MemVX32, MCK_FR32 }, },
  { 9687 /* vgatherqps */, X86::VGATHERQPSYrm, Convert__Reg1_2__Reg1_0__Tie0__MemVY325_1__Tie1, 0, { MCK_FR32, MCK_MemVY32, MCK_FR32 }, },
  { 9687 /* vgatherqps */, X86::VGATHERQPSZrm, Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ645_0, Feature_HasAVX512, { MCK_MemVZ64, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9698 /* vhaddpd */, X86::VHADDPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9698 /* vhaddpd */, X86::VHADDPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9698 /* vhaddpd */, X86::VHADDPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9698 /* vhaddpd */, X86::VHADDPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9706 /* vhaddps */, X86::VHADDPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9706 /* vhaddps */, X86::VHADDPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9706 /* vhaddps */, X86::VHADDPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9706 /* vhaddps */, X86::VHADDPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9714 /* vhsubpd */, X86::VHSUBPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9714 /* vhsubpd */, X86::VHSUBPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9714 /* vhsubpd */, X86::VHSUBPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9714 /* vhsubpd */, X86::VHSUBPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9722 /* vhsubps */, X86::VHSUBPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9722 /* vhsubps */, X86::VHSUBPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9722 /* vhsubps */, X86::VHSUBPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9722 /* vhsubps */, X86::VHSUBPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9730 /* vinsertf128 */, X86::VINSERTF128rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 9730 /* vinsertf128 */, X86::VINSERTF128rm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 9742 /* vinsertf32x4 */, X86::VINSERTF32x4rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 9742 /* vinsertf32x4 */, X86::VINSERTF32x4rm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 9755 /* vinsertf32x8 */, X86::VINSERTF32x8rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR512, MCK_VR512 }, },
  { 9755 /* vinsertf32x8 */, X86::VINSERTF32x8rm, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR512, MCK_VR512 }, },
  { 9768 /* vinsertf64x2 */, X86::VINSERTF64x2rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 9768 /* vinsertf64x2 */, X86::VINSERTF64x2rm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 9781 /* vinsertf64x4 */, X86::VINSERTF64x4rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR512, MCK_VR512 }, },
  { 9781 /* vinsertf64x4 */, X86::VINSERTF64x4rm, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR512, MCK_VR512 }, },
  { 9794 /* vinserti128 */, X86::VINSERTI128rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 9794 /* vinserti128 */, X86::VINSERTI128rm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 9806 /* vinserti32x4 */, X86::VINSERTI32x4rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 9806 /* vinserti32x4 */, X86::VINSERTI32x4rm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 9819 /* vinserti32x8 */, X86::VINSERTI32x8rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR512, MCK_VR512 }, },
  { 9819 /* vinserti32x8 */, X86::VINSERTI32x8rm, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR512, MCK_VR512 }, },
  { 9832 /* vinserti64x2 */, X86::VINSERTI64x2rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 9832 /* vinserti64x2 */, X86::VINSERTI64x2rm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasDQI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 9845 /* vinserti64x4 */, X86::VINSERTI64x4rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR512, MCK_VR512 }, },
  { 9845 /* vinserti64x4 */, X86::VINSERTI64x4rm, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR512, MCK_VR512 }, },
  { 9858 /* vinsertps */, X86::VINSERTPSrr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9858 /* vinsertps */, X86::VINSERTPSzrr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9858 /* vinsertps */, X86::VINSERTPSrm, Convert__Reg1_3__Reg1_2__Mem325_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9858 /* vinsertps */, X86::VINSERTPSzrm, Convert__Reg1_3__Reg1_2__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 9868 /* vlddqu */, X86::VLDDQUrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 9868 /* vlddqu */, X86::VLDDQUYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 9875 /* vldmxcsr */, X86::VLDMXCSR, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 9884 /* vmaskmovdqu */, X86::VMASKMOVDQU, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_FR32, MCK_FR32 }, },
  { 9884 /* vmaskmovdqu */, X86::VMASKMOVDQU64, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_FR32, MCK_FR32 }, },
  { 9896 /* vmaskmovpd */, X86::VMASKMOVPDmr, Convert__Mem1285_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9896 /* vmaskmovpd */, X86::VMASKMOVPDYmr, Convert__Mem2565_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9896 /* vmaskmovpd */, X86::VMASKMOVPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9896 /* vmaskmovpd */, X86::VMASKMOVPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9907 /* vmaskmovps */, X86::VMASKMOVPSmr, Convert__Mem1285_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9907 /* vmaskmovps */, X86::VMASKMOVPSYmr, Convert__Mem2565_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9907 /* vmaskmovps */, X86::VMASKMOVPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9907 /* vmaskmovps */, X86::VMASKMOVPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9925 /* vmaxps */, X86::VMAXPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9925 /* vmaxps */, X86::VMAXPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9932 /* vmaxsd */, X86::VMAXSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9932 /* vmaxsd */, X86::VMAXSDrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrrb, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrrbk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrrbkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9939 /* vmaxss */, X86::VMAXSSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9939 /* vmaxss */, X86::VMAXSSrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrrb, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrrbk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrrbkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9946 /* vmcall */, X86::VMCALL, Convert_NoOperands, 0, {  }, },
  { 9953 /* vmclear */, X86::VMCLEARm, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 9961 /* vmfunc */, X86::VMFUNC, Convert_NoOperands, 0, {  }, },
  { 9968 /* vminpd */, X86::VMINPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9968 /* vminpd */, X86::VMINPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9968 /* vminpd */, X86::VMINPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9968 /* vminpd */, X86::VMINPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9968 /* vminpd */, X86::VMINPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9968 /* vminpd */, X86::VMINPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 9968 /* vminpd */, X86::VMINPDZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9975 /* vminps */, X86::VMINPSZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9975 /* vminps */, X86::VMINPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9975 /* vminps */, X86::VMINPSZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9975 /* vminps */, X86::VMINPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9975 /* vminps */, X86::VMINPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9975 /* vminps */, X86::VMINPSZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9975 /* vminps */, X86::VMINPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9975 /* vminps */, X86::VMINPSZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 9975 /* vminps */, X86::VMINPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 9975 /* vminps */, X86::VMINPSZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 9975 /* vminps */, X86::VMINPSZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9982 /* vminsd */, X86::VMINSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9982 /* vminsd */, X86::VMINSDZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9982 /* vminsd */, X86::VMINSDZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9982 /* vminsd */, X86::VMINSDrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 9982 /* vminsd */, X86::VMINSDZrrb, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 9982 /* vminsd */, X86::VMINSDZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9982 /* vminsd */, X86::VMINSDZrrbk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 9982 /* vminsd */, X86::VMINSDZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9982 /* vminsd */, X86::VMINSDZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9982 /* vminsd */, X86::VMINSDZrrbkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 9982 /* vminsd */, X86::VMINSDZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9989 /* vminss */, X86::VMINSSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9989 /* vminss */, X86::VMINSSZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9989 /* vminss */, X86::VMINSSZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 9989 /* vminss */, X86::VMINSSrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 9989 /* vminss */, X86::VMINSSZrrb, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 9989 /* vminss */, X86::VMINSSZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9989 /* vminss */, X86::VMINSSZrrbk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 9989 /* vminss */, X86::VMINSSZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 9989 /* vminss */, X86::VMINSSZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9989 /* vminss */, X86::VMINSSZrrbkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 9989 /* vminss */, X86::VMINSSZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 9996 /* vmlaunch */, X86::VMLAUNCH, Convert_NoOperands, 0, {  }, },
  { 10005 /* vmload */, X86::VMLOAD32, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX }, },
  { 10005 /* vmload */, X86::VMLOAD64, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX }, },
  { 10012 /* vmmcall */, X86::VMMCALL, Convert_NoOperands, 0, {  }, },
  { 10020 /* vmovapd */, X86::VMOVAPDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10036 /* vmovd */, X86::VMOVDI2PDIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_FR32 }, },
  { 10036 /* vmovd */, X86::VMOVDI2PDIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 10036 /* vmovd */, X86::VMOV64toPQIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_FR32 }, },
  { 10036 /* vmovd */, X86::VMOVPDI2DIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR32 }, },
  { 10036 /* vmovd */, X86::VMOVPQIto64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 10036 /* vmovd */, X86::VMOVPDI2DImr, Convert__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32 }, },
  { 10036 /* vmovd */, X86::VMOVPDI2DIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 10036 /* vmovd */, X86::VMOVPDI2DIZmr, Convert__Mem325_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_Mem32 }, },
  { 10036 /* vmovd */, X86::VMOVDI2PDIrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 10036 /* vmovd */, X86::VMOVDI2PDIZrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQArr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQAmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQAYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQAYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQArm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQAYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rr, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128mr, Convert__Mem1285_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rr, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256mr, Convert__Mem2565_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zmr, Convert__Mem5125_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_Mem512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rm, Convert__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rm, Convert__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrm, Convert__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rr, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128mr, Convert__Mem1285_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rr, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256mr, Convert__Mem2565_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zmr, Convert__Mem5125_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_Mem512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rm, Convert__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rm, Convert__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrm, Convert__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10126 /* vmovhlps */, X86::VMOVHLPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10126 /* vmovhlps */, X86::VMOVHLPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10135 /* vmovhpd */, X86::VMOVHPDmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10135 /* vmovhpd */, X86::VMOVHPDrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 10143 /* vmovhps */, X86::VMOVHPSmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10143 /* vmovhps */, X86::VMOVHPSrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 10151 /* vmovlhps */, X86::VMOVLHPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10151 /* vmovlhps */, X86::VMOVLHPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10160 /* vmovlpd */, X86::VMOVLPDmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10160 /* vmovlpd */, X86::VMOVLPDrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 10168 /* vmovlps */, X86::VMOVLPSmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10168 /* vmovlps */, X86::VMOVLPSrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 10176 /* vmovmskpd */, X86::VMOVMSKPDrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_FR32, MCK_GR32orGR64 }, },
  { 10176 /* vmovmskpd */, X86::VMOVMSKPDYrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_VR256, MCK_GR32orGR64 }, },
  { 10186 /* vmovmskps */, X86::VMOVMSKPSrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_FR32, MCK_GR32orGR64 }, },
  { 10186 /* vmovmskps */, X86::VMOVMSKPSYrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_VR256, MCK_GR32orGR64 }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQZ128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQZ256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQZmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQArm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQAZ128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQAYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQAZ256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQAZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDZ128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDZ256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDZmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSZ128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSZ256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSZmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10233 /* vmovq */, X86::VMOV64toPQIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_FR32 }, },
  { 10233 /* vmovq */, X86::VMOV64toPQIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 10233 /* vmovq */, X86::VMOVPQIto64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_GR64 }, },
  { 10233 /* vmovq */, X86::VMOVZPQILo2PQIrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10233 /* vmovq */, X86::VMOVSDto64Zmr, Convert__Mem645_1__Reg1_0, Feature_HasAVX512, { MCK_FR32, MCK_Mem64 }, },
  { 10233 /* vmovq */, X86::VMOVPQI2QImr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10233 /* vmovq */, X86::VMOVPQIto64Zrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_In64BitMode, { MCK_FR32X, MCK_GR64 }, },
  { 10233 /* vmovq */, X86::VMOVZPQILo2PQIZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 10233 /* vmovq */, X86::VMOVPQIto64Zmr, Convert__Mem645_1__Reg1_0, Feature_HasAVX512|Feature_In64BitMode, { MCK_FR32X, MCK_Mem64 }, },
  { 10233 /* vmovq */, X86::VMOVZPQILo2PQIZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X }, },
  { 10233 /* vmovq */, X86::VMOVQI2PQIrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10233 /* vmovq */, X86::VMOVQI2PQIZrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X }, },
  { 10239 /* vmovsd */, X86::VMOVSDmr, Convert__Mem645_1__Reg1_0, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10239 /* vmovsd */, X86::VMOVSDZmr, Convert__Mem645_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_Mem64 }, },
  { 10239 /* vmovsd */, X86::VMOVSDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10239 /* vmovsd */, X86::VMOVSDZrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X }, },
  { 10239 /* vmovsd */, X86::VMOVSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10239 /* vmovsd */, X86::VMOVSDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10239 /* vmovsd */, X86::VMOVSDZmrk, Convert__Mem645_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_Mem64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10239 /* vmovsd */, X86::VMOVSDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10266 /* vmovss */, X86::VMOVSSmr, Convert__Mem325_1__Reg1_0, 0, { MCK_FR32, MCK_Mem32 }, },
  { 10266 /* vmovss */, X86::VMOVSSZmr, Convert__Mem325_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_Mem32 }, },
  { 10266 /* vmovss */, X86::VMOVSSrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 10266 /* vmovss */, X86::VMOVSSZrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X }, },
  { 10266 /* vmovss */, X86::VMOVSSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10266 /* vmovss */, X86::VMOVSSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10266 /* vmovss */, X86::VMOVSSZmrk, Convert__Mem325_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_Mem32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10266 /* vmovss */, X86::VMOVSSZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10281 /* vmovups */, X86::VMOVUPSmr, Convert__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128mr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10281 /* vmovups */, X86::VMOVUPSYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSYmr, Convert__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256mr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZmr, Convert__Mem5125_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10281 /* vmovups */, X86::VMOVUPSYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10289 /* vmpsadbw */, X86::VMPSADBWrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10289 /* vmpsadbw */, X86::VMPSADBWYrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10289 /* vmpsadbw */, X86::VMPSADBWrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10289 /* vmpsadbw */, X86::VMPSADBWYrmi, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10298 /* vmptrld */, X86::VMPTRLDm, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 10306 /* vmptrst */, X86::VMPTRSTm, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 10321 /* vmreadl */, X86::VMREAD32rr, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_GR32, MCK_GR32 }, },
  { 10321 /* vmreadl */, X86::VMREAD32rm, Convert__Mem325_1__Reg1_0, Feature_Not64BitMode, { MCK_GR32, MCK_Mem32 }, },
  { 10329 /* vmreadq */, X86::VMREAD64rr, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_GR64 }, },
  { 10329 /* vmreadq */, X86::VMREAD64rm, Convert__Mem645_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_Mem64 }, },
  { 10337 /* vmresume */, X86::VMRESUME, Convert_NoOperands, 0, {  }, },
  { 10346 /* vmrun */, X86::VMRUN32, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX }, },
  { 10346 /* vmrun */, X86::VMRUN64, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX }, },
  { 10352 /* vmsave */, X86::VMSAVE32, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX }, },
  { 10352 /* vmsave */, X86::VMSAVE64, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX }, },
  { 10359 /* vmulpd */, X86::VMULPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10359 /* vmulpd */, X86::VMULPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10359 /* vmulpd */, X86::VMULPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10359 /* vmulpd */, X86::VMULPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10359 /* vmulpd */, X86::VMULPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10359 /* vmulpd */, X86::VMULPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10366 /* vmulps */, X86::VMULPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10366 /* vmulps */, X86::VMULPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10366 /* vmulps */, X86::VMULPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10366 /* vmulps */, X86::VMULPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10366 /* vmulps */, X86::VMULPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10366 /* vmulps */, X86::VMULPSZrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10366 /* vmulps */, X86::VMULPSZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10373 /* vmulsd */, X86::VMULSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10373 /* vmulsd */, X86::VMULSDZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10373 /* vmulsd */, X86::VMULSDZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10373 /* vmulsd */, X86::VMULSDrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 10373 /* vmulsd */, X86::VMULSDZrrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10373 /* vmulsd */, X86::VMULSDZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10373 /* vmulsd */, X86::VMULSDZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10373 /* vmulsd */, X86::VMULSDZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10373 /* vmulsd */, X86::VMULSDZrrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10373 /* vmulsd */, X86::VMULSDZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10373 /* vmulsd */, X86::VMULSDZrrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10380 /* vmulss */, X86::VMULSSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10380 /* vmulss */, X86::VMULSSZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10380 /* vmulss */, X86::VMULSSZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10380 /* vmulss */, X86::VMULSSrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 10380 /* vmulss */, X86::VMULSSZrrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10380 /* vmulss */, X86::VMULSSZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10380 /* vmulss */, X86::VMULSSZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10380 /* vmulss */, X86::VMULSSZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10380 /* vmulss */, X86::VMULSSZrrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10380 /* vmulss */, X86::VMULSSZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10380 /* vmulss */, X86::VMULSSZrrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10395 /* vmwritel */, X86::VMWRITE32rr, Convert__Reg1_1__Reg1_0, Feature_Not64BitMode, { MCK_GR32, MCK_GR32 }, },
  { 10395 /* vmwritel */, X86::VMWRITE32rm, Convert__Reg1_1__Mem325_0, Feature_Not64BitMode, { MCK_Mem32, MCK_GR32 }, },
  { 10404 /* vmwriteq */, X86::VMWRITE64rr, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_GR64 }, },
  { 10404 /* vmwriteq */, X86::VMWRITE64rm, Convert__Reg1_1__Mem645_0, Feature_In64BitMode, { MCK_Mem64, MCK_GR64 }, },
  { 10413 /* vmxoff */, X86::VMXOFF, Convert_NoOperands, 0, {  }, },
  { 10420 /* vmxon */, X86::VMXON, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 10426 /* vorpd */, X86::VORPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10426 /* vorpd */, X86::VORPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10426 /* vorpd */, X86::VORPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10426 /* vorpd */, X86::VORPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10432 /* vorps */, X86::VORPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10432 /* vorps */, X86::VORPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10432 /* vorps */, X86::VORPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10432 /* vorps */, X86::VORPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10438 /* vpabsb */, X86::VPABSBrr128, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10438 /* vpabsb */, X86::VPABSBrr256, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10438 /* vpabsb */, X86::VPABSBrm128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10438 /* vpabsb */, X86::VPABSBrm256, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10445 /* vpabsd */, X86::VPABSDrr128, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10445 /* vpabsd */, X86::VPABSDrr256, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10445 /* vpabsd */, X86::VPABSDrm128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10445 /* vpabsd */, X86::VPABSDrm256, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmb, Convert__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmk, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10445 /* vpabsd */, X86::VPABSDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmbk, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmb, Convert__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmk, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmbk, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10459 /* vpabsw */, X86::VPABSWrr128, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10459 /* vpabsw */, X86::VPABSWrr256, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 10459 /* vpabsw */, X86::VPABSWrm128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10459 /* vpabsw */, X86::VPABSWrm256, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10466 /* vpackssdw */, X86::VPACKSSDWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10466 /* vpackssdw */, X86::VPACKSSDWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10466 /* vpackssdw */, X86::VPACKSSDWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10466 /* vpackssdw */, X86::VPACKSSDWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10476 /* vpacksswb */, X86::VPACKSSWBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10476 /* vpacksswb */, X86::VPACKSSWBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10476 /* vpacksswb */, X86::VPACKSSWBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10476 /* vpacksswb */, X86::VPACKSSWBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10486 /* vpackusdw */, X86::VPACKUSDWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10486 /* vpackusdw */, X86::VPACKUSDWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10486 /* vpackusdw */, X86::VPACKUSDWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10486 /* vpackusdw */, X86::VPACKUSDWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10496 /* vpackuswb */, X86::VPACKUSWBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10496 /* vpackuswb */, X86::VPACKUSWBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10496 /* vpackuswb */, X86::VPACKUSWBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10496 /* vpackuswb */, X86::VPACKUSWBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10506 /* vpaddb */, X86::VPADDBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10506 /* vpaddb */, X86::VPADDBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10506 /* vpaddb */, X86::VPADDBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10506 /* vpaddb */, X86::VPADDBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10506 /* vpaddb */, X86::VPADDBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10506 /* vpaddb */, X86::VPADDBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10506 /* vpaddb */, X86::VPADDBZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10513 /* vpaddd */, X86::VPADDDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10513 /* vpaddd */, X86::VPADDDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10513 /* vpaddd */, X86::VPADDDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10513 /* vpaddd */, X86::VPADDDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10513 /* vpaddd */, X86::VPADDDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10520 /* vpaddq */, X86::VPADDQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10520 /* vpaddq */, X86::VPADDQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10520 /* vpaddq */, X86::VPADDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10520 /* vpaddq */, X86::VPADDQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10520 /* vpaddq */, X86::VPADDQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10527 /* vpaddsb */, X86::VPADDSBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10527 /* vpaddsb */, X86::VPADDSBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10527 /* vpaddsb */, X86::VPADDSBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10527 /* vpaddsb */, X86::VPADDSBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10535 /* vpaddsw */, X86::VPADDSWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10535 /* vpaddsw */, X86::VPADDSWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10535 /* vpaddsw */, X86::VPADDSWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10535 /* vpaddsw */, X86::VPADDSWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10543 /* vpaddusb */, X86::VPADDUSBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10543 /* vpaddusb */, X86::VPADDUSBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10543 /* vpaddusb */, X86::VPADDUSBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10543 /* vpaddusb */, X86::VPADDUSBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10552 /* vpaddusw */, X86::VPADDUSWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10552 /* vpaddusw */, X86::VPADDUSWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10552 /* vpaddusw */, X86::VPADDUSWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10552 /* vpaddusw */, X86::VPADDUSWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10561 /* vpaddw */, X86::VPADDWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10561 /* vpaddw */, X86::VPADDWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10561 /* vpaddw */, X86::VPADDWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10561 /* vpaddw */, X86::VPADDWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10561 /* vpaddw */, X86::VPADDWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10561 /* vpaddw */, X86::VPADDWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10561 /* vpaddw */, X86::VPADDWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10568 /* vpalignr */, X86::VPALIGNR128rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10568 /* vpalignr */, X86::VPALIGNR256rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10568 /* vpalignr */, X86::VPALIGNR128rm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10568 /* vpalignr */, X86::VPALIGNR256rm, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10577 /* vpand */, X86::VPANDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10577 /* vpand */, X86::VPANDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10577 /* vpand */, X86::VPANDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10577 /* vpand */, X86::VPANDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10583 /* vpandd */, X86::VPANDDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10583 /* vpandd */, X86::VPANDDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10583 /* vpandd */, X86::VPANDDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10590 /* vpandn */, X86::VPANDNrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10590 /* vpandn */, X86::VPANDNYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10590 /* vpandn */, X86::VPANDNrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10590 /* vpandn */, X86::VPANDNYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10613 /* vpandq */, X86::VPANDQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10613 /* vpandq */, X86::VPANDQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 10613 /* vpandq */, X86::VPANDQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10620 /* vpavgb */, X86::VPAVGBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10620 /* vpavgb */, X86::VPAVGBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10620 /* vpavgb */, X86::VPAVGBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10620 /* vpavgb */, X86::VPAVGBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10627 /* vpavgw */, X86::VPAVGWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10627 /* vpavgw */, X86::VPAVGWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10627 /* vpavgw */, X86::VPAVGWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10627 /* vpavgw */, X86::VPAVGWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10634 /* vpblendd */, X86::VPBLENDDrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10634 /* vpblendd */, X86::VPBLENDDYrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10634 /* vpblendd */, X86::VPBLENDDrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10634 /* vpblendd */, X86::VPBLENDDYrmi, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10683 /* vpblendvb */, X86::VPBLENDVBrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10683 /* vpblendvb */, X86::VPBLENDVBrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10683 /* vpblendvb */, X86::VPBLENDVBYrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10683 /* vpblendvb */, X86::VPBLENDVBYrm, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10693 /* vpblendw */, X86::VPBLENDWrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10693 /* vpblendw */, X86::VPBLENDWYrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10693 /* vpblendw */, X86::VPBLENDWrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10693 /* vpblendw */, X86::VPBLENDWYrmi, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ128r, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_FR32X }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ256r, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_VR256X }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_GR32, MCK_VR512 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrm, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_FR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBYrm, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_VR256 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_GR32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_GR32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ128r, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR32, MCK_FR32X }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ256r, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR32, MCK_VR256X }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_VR512 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDYrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_VR256 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDZrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_VR512 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR32, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR32, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR32, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR32, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_GR32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDZkrr, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDZkrm, Convert__Reg1_1__Reg1_3__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10728 /* vpbroadcastmb2q */, X86::VPBROADCASTMB2QZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VK1, MCK_FR32 }, },
  { 10728 /* vpbroadcastmb2q */, X86::VPBROADCASTMB2QZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VK1, MCK_VR256 }, },
  { 10728 /* vpbroadcastmb2q */, X86::VPBROADCASTMB2QZrr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VK1, MCK_VR512 }, },
  { 10744 /* vpbroadcastmw2d */, X86::VPBROADCASTMW2DZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VK1, MCK_FR32 }, },
  { 10744 /* vpbroadcastmw2d */, X86::VPBROADCASTMW2DZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VK1, MCK_VR256 }, },
  { 10744 /* vpbroadcastmw2d */, X86::VPBROADCASTMW2DZrr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VK1, MCK_VR512 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ128r, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR64, MCK_FR32X }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ256r, Convert__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR64, MCK_VR256X }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_GR64, MCK_VR512 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQYrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR256 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQZrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_VR512 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR64, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR64, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_GR64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR64, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_GR64, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_GR64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQZkrr, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQZkrm, Convert__Reg1_1__Reg1_3__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ128r, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_FR32X }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ256r, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_VR256X }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_GR32, MCK_VR512 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_FR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWYrm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_VR256 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_GR32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_GR32, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasBWI, { MCK_GR32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 10786 /* vpclmulhqhqdq */, X86::VPCLMULQDQrr, Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_17, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10786 /* vpclmulhqhqdq */, X86::VPCLMULQDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_17, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10800 /* vpclmulhqlqdq */, X86::VPCLMULQDQrr, Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_1, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10800 /* vpclmulhqlqdq */, X86::VPCLMULQDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_1, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10814 /* vpclmullqhqdq */, X86::VPCLMULQDQrr, Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_16, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10814 /* vpclmullqhqdq */, X86::VPCLMULQDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_16, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10828 /* vpclmullqlqdq */, X86::VPCLMULQDQrr, Convert__Reg1_2__Reg1_1__Reg1_0__imm_95_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10828 /* vpclmullqlqdq */, X86::VPCLMULQDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0__imm_95_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10842 /* vpclmulqdq */, X86::VPCLMULQDQrr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10842 /* vpclmulqdq */, X86::VPCLMULQDQrm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10853 /* vpcmov */, X86::VPCMOVrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10853 /* vpcmov */, X86::VPCMOVmr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10853 /* vpcmov */, X86::VPCMOVrrY, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10853 /* vpcmov */, X86::VPCMOVmrY, Convert__Reg1_3__Reg1_2__Mem2565_1__Reg1_0, 0, { MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10853 /* vpcmov */, X86::VPCMOVrm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10853 /* vpcmov */, X86::VPCMOVrmY, Convert__Reg1_3__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ128rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ256rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_b, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ128rmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ256rmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_b, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ128rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ256rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_ub, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ128rmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ256rmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_ub, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ128rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ256rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_uw, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ128rmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ256rmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_uw, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ128rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ256rri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZrri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_w, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ128rmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ256rmi, Convert__Reg1_4__Reg1_3__Mem2565_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZrmi, Convert__Reg1_4__Reg1_3__Mem5125_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_w, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrmib, Convert__Reg1_5__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rmib, Convert__Reg1_5__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rmib, Convert__Reg1_5__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rmib, Convert__Reg1_5__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rmib, Convert__Reg1_5__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrmib, Convert__Reg1_5__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrmib, Convert__Reg1_5__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rmib, Convert__Reg1_5__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rmib, Convert__Reg1_5__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rmib, Convert__Reg1_5__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rmib, Convert__Reg1_5__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrmib, Convert__Reg1_5__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ128rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ256rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPBZrrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_b, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ128rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ256rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPBZrmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_b, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ128rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ256rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZrrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_ub, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ128rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ256rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZrmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_ub, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ128rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ256rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZrrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_uw, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ128rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ256rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZrmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_uw, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ128rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ256rrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPWZrrik, Convert__Reg1_4__Reg1_6__Reg1_3__Reg1_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_w, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ128rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem1285_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ256rmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem2565_2__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPWZrmik, Convert__Reg1_4__Reg1_6__Reg1_3__Mem5125_2__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_w, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem325_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrmibk, Convert__Reg1_5__Reg1_7__Reg1_4__Mem645_2__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ128rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ256rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ128rmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ256rmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ128rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ256rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZrrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ128rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ256rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZrmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrmib_alt, Convert__Reg1_4__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rmib_alt, Convert__Reg1_4__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rmib_alt, Convert__Reg1_4__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10916 /* vpcmpestri */, X86::VPCMPESTRIrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 10916 /* vpcmpestri */, X86::VPCMPESTRIrm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 10927 /* vpcmpestrm */, X86::VPCMPESTRM128rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 10927 /* vpcmpestrm */, X86::VPCMPESTRM128rm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrmbk, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ128rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ256rrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZrrk, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ128rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ256rmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZrmk, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10974 /* vpcmpistri */, X86::VPCMPISTRIrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 10974 /* vpcmpistri */, X86::VPCMPISTRIrm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 10985 /* vpcmpistrm */, X86::VPCMPISTRM128rr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 10985 /* vpcmpistrm */, X86::VPCMPISTRM128rm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rmib_alt, Convert__Reg1_4__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rmib_alt, Convert__Reg1_4__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrmib_alt, Convert__Reg1_4__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ128rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ256rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ128rmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ256rmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ128rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ256rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZrrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ128rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ256rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZrmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrmib_alt, Convert__Reg1_4__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rmib_alt, Convert__Reg1_4__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rmib_alt, Convert__Reg1_4__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rmib_alt, Convert__Reg1_4__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rmib_alt, Convert__Reg1_4__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrmib_alt, Convert__Reg1_4__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrmibk_alt, Convert__Reg1_4__Reg1_6__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ128rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ256rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ128rmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ256rmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ128rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ256rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZrrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ128rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ256rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZrmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ128rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ256rri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZrri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ128rmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ256rmi_alt, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZrmi_alt, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ128rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ256rrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZrrik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ128rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ256rmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasBWI|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZrmik_alt, Convert__Reg1_3__Reg1_5__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11042 /* vpcom */, X86::VPCOMBri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_b, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMBmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_b, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMDri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_d, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMDmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_d, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMQri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_q, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMQmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_q, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUBri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_ub, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUBmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_ub, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUDri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_ud, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUDmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_ud, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUQri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_uq, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUQmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_uq, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUWri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_uw, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUWmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_uw, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMWri, Convert__Reg1_4__Reg1_3__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK_w, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMWmi, Convert__Reg1_4__Reg1_3__Mem1285_2__Imm1_0, 0, { MCK_Imm, MCK_w, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11048 /* vpcomb */, X86::VPCOMBri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11048 /* vpcomb */, X86::VPCOMBmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11055 /* vpcomd */, X86::VPCOMDri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11055 /* vpcomd */, X86::VPCOMDmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ128mrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ256mrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZmrk, Convert__Mem5125_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11086 /* vpcomq */, X86::VPCOMQri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11086 /* vpcomq */, X86::VPCOMQmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11093 /* vpcomub */, X86::VPCOMUBri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11093 /* vpcomub */, X86::VPCOMUBmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11101 /* vpcomud */, X86::VPCOMUDri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11101 /* vpcomud */, X86::VPCOMUDmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11109 /* vpcomuq */, X86::VPCOMUQri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11109 /* vpcomuq */, X86::VPCOMUQmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11117 /* vpcomuw */, X86::VPCOMUWri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11117 /* vpcomuw */, X86::VPCOMUWmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11125 /* vpcomw */, X86::VPCOMWri_alt, Convert__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11125 /* vpcomw */, X86::VPCOMWmi_alt, Convert__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrm, Convert__Reg1_1__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmb, Convert__Reg1_2__Mem325_0, Feature_HasCDI, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasCDI, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasCDI, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrm, Convert__Reg1_1__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmb, Convert__Reg1_2__Mem645_0, Feature_HasCDI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasCDI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasCDI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11156 /* vperm2f128 */, X86::VPERM2F128rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11156 /* vperm2f128 */, X86::VPERM2F128rm, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11167 /* vperm2i128 */, X86::VPERM2I128rr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11167 /* vperm2i128 */, X86::VPERM2I128rm, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11178 /* vpermd */, X86::VPERMDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11178 /* vpermd */, X86::VPERMDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11178 /* vpermd */, X86::VPERMDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11178 /* vpermd */, X86::VPERMDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDrr, Convert__Reg1_4__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDmr, Convert__Reg1_4__Reg1_3__Mem1285_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDrrY, Convert__Reg1_4__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDmrY, Convert__Reg1_4__Reg1_3__Mem2565_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDrm, Convert__Reg1_4__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDrmY, Convert__Reg1_4__Reg1_3__Reg1_2__Mem2565_1__Imm1_0, 0, { MCK_Imm, MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSrr, Convert__Reg1_4__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSmr, Convert__Reg1_4__Reg1_3__Mem1285_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSrrY, Convert__Reg1_4__Reg1_3__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSmrY, Convert__Reg1_4__Reg1_3__Mem2565_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_VR256, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSrm, Convert__Reg1_4__Reg1_3__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSrmY, Convert__Reg1_4__Reg1_3__Reg1_2__Mem2565_1__Imm1_0, 0, { MCK_Imm, MCK_Mem256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDmi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDYmi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSmi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSYmi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11265 /* vpermpd */, X86::VPERMPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11265 /* vpermpd */, X86::VPERMPDYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 11265 /* vpermpd */, X86::VPERMPDZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 11265 /* vpermpd */, X86::VPERMPDYmi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 11265 /* vpermpd */, X86::VPERMPDZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 11265 /* vpermpd */, X86::VPERMPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11273 /* vpermps */, X86::VPERMPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11273 /* vpermps */, X86::VPERMPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11273 /* vpermps */, X86::VPERMPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11273 /* vpermps */, X86::VPERMPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11281 /* vpermq */, X86::VPERMQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11281 /* vpermq */, X86::VPERMQYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 11281 /* vpermq */, X86::VPERMQZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 11281 /* vpermq */, X86::VPERMQYmi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 11281 /* vpermq */, X86::VPERMQZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 11281 /* vpermq */, X86::VPERMQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrr, Convert__Reg1_2__Tie0__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrm, Convert__Reg1_2__Tie0__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrrkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrmkz, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ128rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ256rrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ128rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ256rmk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ128rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ256rrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ128rmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ256rmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11346 /* vpextrb */, X86::VPEXTRBrr, Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR32orGR64 }, },
  { 11346 /* vpextrb */, X86::VPEXTRBmr, Convert__Mem85_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem8 }, },
  { 11354 /* vpextrd */, X86::VPEXTRDrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR32 }, },
  { 11354 /* vpextrd */, X86::VPEXTRDmr, Convert__Mem325_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem32 }, },
  { 11362 /* vpextrq */, X86::VPEXTRQrr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR64 }, },
  { 11362 /* vpextrq */, X86::VPEXTRQmr, Convert__Mem645_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem64 }, },
  { 11370 /* vpextrw */, X86::VPEXTRWri, Convert__GR32orGR641_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_GR32orGR64 }, },
  { 11370 /* vpextrw */, X86::VPEXTRWmr, Convert__Mem165_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_Mem16 }, },
  { 11378 /* vpgatherdd */, X86::VPGATHERDDrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX325_1__Tie1, 0, { MCK_FR32, MCK_MemVX32, MCK_FR32 }, },
  { 11378 /* vpgatherdd */, X86::VPGATHERDDYrm, Convert__Reg1_2__Reg1_0__Tie0__MemVY325_1__Tie1, 0, { MCK_VR256, MCK_MemVY32, MCK_VR256 }, },
  { 11378 /* vpgatherdd */, X86::VPGATHERDDZrm, Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ325_0, Feature_HasAVX512, { MCK_MemVZ32, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11389 /* vpgatherdq */, X86::VPGATHERDQrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX645_1__Tie1, 0, { MCK_FR32, MCK_MemVX64, MCK_FR32 }, },
  { 11389 /* vpgatherdq */, X86::VPGATHERDQYrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX645_1__Tie1, 0, { MCK_VR256, MCK_MemVX64, MCK_VR256 }, },
  { 11389 /* vpgatherdq */, X86::VPGATHERDQZrm, Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVY645_0, Feature_HasAVX512, { MCK_MemVY64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11400 /* vpgatherqd */, X86::VPGATHERQDrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX325_1__Tie1, 0, { MCK_FR32, MCK_MemVX32, MCK_FR32 }, },
  { 11400 /* vpgatherqd */, X86::VPGATHERQDYrm, Convert__Reg1_2__Reg1_0__Tie0__MemVY325_1__Tie1, 0, { MCK_FR32, MCK_MemVY32, MCK_FR32 }, },
  { 11400 /* vpgatherqd */, X86::VPGATHERQDZrm, Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ645_0, Feature_HasAVX512, { MCK_MemVZ64, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11411 /* vpgatherqq */, X86::VPGATHERQQrm, Convert__Reg1_2__Reg1_0__Tie0__MemVX645_1__Tie1, 0, { MCK_FR32, MCK_MemVX64, MCK_FR32 }, },
  { 11411 /* vpgatherqq */, X86::VPGATHERQQYrm, Convert__Reg1_2__Reg1_0__Tie0__MemVY645_1__Tie1, 0, { MCK_VR256, MCK_MemVY64, MCK_VR256 }, },
  { 11411 /* vpgatherqq */, X86::VPGATHERQQZrm, Convert__Reg1_1__Reg1_3__Tie0__Tie1__MemVZ645_0, Feature_HasAVX512, { MCK_MemVZ64, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11422 /* vphaddbd */, X86::VPHADDBDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11422 /* vphaddbd */, X86::VPHADDBDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11431 /* vphaddbq */, X86::VPHADDBQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11431 /* vphaddbq */, X86::VPHADDBQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11440 /* vphaddbw */, X86::VPHADDBWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11440 /* vphaddbw */, X86::VPHADDBWrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11449 /* vphaddd */, X86::VPHADDDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11449 /* vphaddd */, X86::VPHADDDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11449 /* vphaddd */, X86::VPHADDDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11449 /* vphaddd */, X86::VPHADDDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11457 /* vphadddq */, X86::VPHADDDQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11457 /* vphadddq */, X86::VPHADDDQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11466 /* vphaddsw */, X86::VPHADDSWrr128, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11466 /* vphaddsw */, X86::VPHADDSWrr256, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11466 /* vphaddsw */, X86::VPHADDSWrm128, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11466 /* vphaddsw */, X86::VPHADDSWrm256, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11475 /* vphaddubd */, X86::VPHADDUBDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11475 /* vphaddubd */, X86::VPHADDUBDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11485 /* vphaddubq */, X86::VPHADDUBQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11485 /* vphaddubq */, X86::VPHADDUBQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11495 /* vphaddubw */, X86::VPHADDUBWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11495 /* vphaddubw */, X86::VPHADDUBWrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11505 /* vphaddudq */, X86::VPHADDUDQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11505 /* vphaddudq */, X86::VPHADDUDQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11515 /* vphadduwd */, X86::VPHADDUWDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11515 /* vphadduwd */, X86::VPHADDUWDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11525 /* vphadduwq */, X86::VPHADDUWQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11525 /* vphadduwq */, X86::VPHADDUWQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11535 /* vphaddw */, X86::VPHADDWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11535 /* vphaddw */, X86::VPHADDWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11535 /* vphaddw */, X86::VPHADDWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11535 /* vphaddw */, X86::VPHADDWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11543 /* vphaddwd */, X86::VPHADDWDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11543 /* vphaddwd */, X86::VPHADDWDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11552 /* vphaddwq */, X86::VPHADDWQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11552 /* vphaddwq */, X86::VPHADDWQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11561 /* vphminposuw */, X86::VPHMINPOSUWrr128, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11561 /* vphminposuw */, X86::VPHMINPOSUWrm128, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11573 /* vphsubbw */, X86::VPHSUBBWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11573 /* vphsubbw */, X86::VPHSUBBWrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11582 /* vphsubd */, X86::VPHSUBDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11582 /* vphsubd */, X86::VPHSUBDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11582 /* vphsubd */, X86::VPHSUBDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11582 /* vphsubd */, X86::VPHSUBDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11590 /* vphsubdq */, X86::VPHSUBDQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11590 /* vphsubdq */, X86::VPHSUBDQrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11599 /* vphsubsw */, X86::VPHSUBSWrr128, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11599 /* vphsubsw */, X86::VPHSUBSWrr256, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11599 /* vphsubsw */, X86::VPHSUBSWrm128, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11599 /* vphsubsw */, X86::VPHSUBSWrm256, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11608 /* vphsubw */, X86::VPHSUBWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11608 /* vphsubw */, X86::VPHSUBWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11608 /* vphsubw */, X86::VPHSUBWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11608 /* vphsubw */, X86::VPHSUBWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11616 /* vphsubwd */, X86::VPHSUBWDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 11616 /* vphsubwd */, X86::VPHSUBWDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 11625 /* vpinsrb */, X86::VPINSRBrr, Convert__Reg1_3__Reg1_2__GR32orGR641_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR32orGR64, MCK_FR32, MCK_FR32 }, },
  { 11625 /* vpinsrb */, X86::VPINSRBrm, Convert__Reg1_3__Reg1_2__Mem85_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem8, MCK_FR32, MCK_FR32 }, },
  { 11633 /* vpinsrd */, X86::VPINSRDrr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR32, MCK_FR32, MCK_FR32 }, },
  { 11633 /* vpinsrd */, X86::VPINSRDrm, Convert__Reg1_3__Reg1_2__Mem325_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 11641 /* vpinsrq */, X86::VPINSRQrr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR64, MCK_FR32, MCK_FR32 }, },
  { 11641 /* vpinsrq */, X86::VPINSRQrm, Convert__Reg1_3__Reg1_2__Mem645_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 11649 /* vpinsrw */, X86::VPINSRWrri, Convert__Reg1_3__Reg1_2__GR32orGR641_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_GR32orGR64, MCK_FR32, MCK_FR32 }, },
  { 11649 /* vpinsrw */, X86::VPINSRWrmi, Convert__Reg1_3__Reg1_2__Mem165_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem16, MCK_FR32, MCK_FR32 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrm, Convert__Reg1_1__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmb, Convert__Reg1_2__Mem325_0, Feature_HasCDI, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasCDI, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasCDI, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrr, Convert__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrm, Convert__Reg1_1__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmb, Convert__Reg1_2__Mem645_0, Feature_HasCDI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasCDI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasCDI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11675 /* vpmacsdd */, X86::VPMACSDDrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11675 /* vpmacsdd */, X86::VPMACSDDrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11684 /* vpmacsdqh */, X86::VPMACSDQHrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11684 /* vpmacsdqh */, X86::VPMACSDQHrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11694 /* vpmacsdql */, X86::VPMACSDQLrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11694 /* vpmacsdql */, X86::VPMACSDQLrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11704 /* vpmacssdd */, X86::VPMACSSDDrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11704 /* vpmacssdd */, X86::VPMACSSDDrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11714 /* vpmacssdqh */, X86::VPMACSSDQHrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11714 /* vpmacssdqh */, X86::VPMACSSDQHrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11725 /* vpmacssdql */, X86::VPMACSSDQLrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11725 /* vpmacssdql */, X86::VPMACSSDQLrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11736 /* vpmacsswd */, X86::VPMACSSWDrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11736 /* vpmacsswd */, X86::VPMACSSWDrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11746 /* vpmacssww */, X86::VPMACSSWWrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11746 /* vpmacssww */, X86::VPMACSSWWrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11756 /* vpmacswd */, X86::VPMACSWDrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11756 /* vpmacswd */, X86::VPMACSWDrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11765 /* vpmacsww */, X86::VPMACSWWrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11765 /* vpmacsww */, X86::VPMACSWWrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11774 /* vpmadcsswd */, X86::VPMADCSSWDrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11774 /* vpmadcsswd */, X86::VPMADCSSWDrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11785 /* vpmadcswd */, X86::VPMADCSWDrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11785 /* vpmadcswd */, X86::VPMADCSWDrm, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11795 /* vpmaddubsw */, X86::VPMADDUBSWrr128, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11795 /* vpmaddubsw */, X86::VPMADDUBSWrr256, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11795 /* vpmaddubsw */, X86::VPMADDUBSWrm128, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11795 /* vpmaddubsw */, X86::VPMADDUBSWrm256, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11806 /* vpmaddwd */, X86::VPMADDWDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11806 /* vpmaddwd */, X86::VPMADDWDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11806 /* vpmaddwd */, X86::VPMADDWDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11806 /* vpmaddwd */, X86::VPMADDWDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11815 /* vpmaskmovd */, X86::VPMASKMOVDmr, Convert__Mem1285_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11815 /* vpmaskmovd */, X86::VPMASKMOVDYmr, Convert__Mem2565_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11815 /* vpmaskmovd */, X86::VPMASKMOVDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11815 /* vpmaskmovd */, X86::VPMASKMOVDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11826 /* vpmaskmovq */, X86::VPMASKMOVQmr, Convert__Mem1285_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11826 /* vpmaskmovq */, X86::VPMASKMOVQYmr, Convert__Mem2565_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11826 /* vpmaskmovq */, X86::VPMASKMOVQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11826 /* vpmaskmovq */, X86::VPMASKMOVQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11901 /* vpminsb */, X86::VPMINSBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11901 /* vpminsb */, X86::VPMINSBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11901 /* vpminsb */, X86::VPMINSBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11909 /* vpminsd */, X86::VPMINSDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11909 /* vpminsd */, X86::VPMINSDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11925 /* vpminsw */, X86::VPMINSWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11925 /* vpminsw */, X86::VPMINSWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11925 /* vpminsw */, X86::VPMINSWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11933 /* vpminub */, X86::VPMINUBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11933 /* vpminub */, X86::VPMINUBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11933 /* vpminub */, X86::VPMINUBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11933 /* vpminub */, X86::VPMINUBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11933 /* vpminub */, X86::VPMINUBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11933 /* vpminub */, X86::VPMINUBZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11941 /* vpminud */, X86::VPMINUDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11941 /* vpminud */, X86::VPMINUDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11941 /* vpminud */, X86::VPMINUDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11941 /* vpminud */, X86::VPMINUDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11941 /* vpminud */, X86::VPMINUDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11957 /* vpminuw */, X86::VPMINUWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11957 /* vpminuw */, X86::VPMINUWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 11957 /* vpminuw */, X86::VPMINUWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWmr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWmrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 11981 /* vpmovm2b */, X86::VPMOVM2BZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X }, },
  { 11981 /* vpmovm2b */, X86::VPMOVM2BZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X }, },
  { 11981 /* vpmovm2b */, X86::VPMOVM2BZrr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VR512 }, },
  { 11990 /* vpmovm2d */, X86::VPMOVM2DZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_VK1, MCK_FR32X }, },
  { 11990 /* vpmovm2d */, X86::VPMOVM2DZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_VK1, MCK_VR256X }, },
  { 11990 /* vpmovm2d */, X86::VPMOVM2DZrr, Convert__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VR512 }, },
  { 11999 /* vpmovm2q */, X86::VPMOVM2QZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_VK1, MCK_FR32X }, },
  { 11999 /* vpmovm2q */, X86::VPMOVM2QZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_VK1, MCK_VR256X }, },
  { 11999 /* vpmovm2q */, X86::VPMOVM2QZrr, Convert__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VK1, MCK_VR512 }, },
  { 12008 /* vpmovm2w */, X86::VPMOVM2WZ128rr, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X }, },
  { 12008 /* vpmovm2w */, X86::VPMOVM2WZ256rr, Convert__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X }, },
  { 12008 /* vpmovm2w */, X86::VPMOVM2WZrr, Convert__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VK1, MCK_VR512 }, },
  { 12017 /* vpmovmskb */, X86::VPMOVMSKBrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_FR32, MCK_GR32orGR64 }, },
  { 12017 /* vpmovmskb */, X86::VPMOVMSKBYrr, Convert__GR32orGR641_1__Reg1_0, 0, { MCK_VR256, MCK_GR32orGR64 }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDmr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDmrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWmr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWmrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDmr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDmrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDYrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR256 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrmk, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQrm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_FR32 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQYrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_VR256 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrmk, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12116 /* vpmovsxbw */, X86::VPMOVSXBWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12116 /* vpmovsxbw */, X86::VPMOVSXBWYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12116 /* vpmovsxbw */, X86::VPMOVSXBWYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 12116 /* vpmovsxbw */, X86::VPMOVSXBWrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrmk, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrmk, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQYrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR256 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrmk, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWmr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWmrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDmr, Convert__Mem2565_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDmrk, Convert__Mem2565_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWmr, Convert__Mem1285_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWmrk, Convert__Mem1285_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDYrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR256 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrmk, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQrm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_FR32 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQYrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_VR256 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrmk, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12226 /* vpmovzxbw */, X86::VPMOVZXBWrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12226 /* vpmovzxbw */, X86::VPMOVZXBWYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12226 /* vpmovzxbw */, X86::VPMOVZXBWYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 12226 /* vpmovzxbw */, X86::VPMOVZXBWrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrmk, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDYrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrm, Convert__Reg1_1__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrmk, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrmkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrm, Convert__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQYrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_VR256 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrrk, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrmk, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrmkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12266 /* vpmuldq */, X86::VPMULDQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12274 /* vpmulhrsw */, X86::VPMULHRSWrr128, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12274 /* vpmulhrsw */, X86::VPMULHRSWrr256, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12274 /* vpmulhrsw */, X86::VPMULHRSWrm128, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12274 /* vpmulhrsw */, X86::VPMULHRSWrm256, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12284 /* vpmulhuw */, X86::VPMULHUWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12284 /* vpmulhuw */, X86::VPMULHUWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12284 /* vpmulhuw */, X86::VPMULHUWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12284 /* vpmulhuw */, X86::VPMULHUWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12293 /* vpmulhw */, X86::VPMULHWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12293 /* vpmulhw */, X86::VPMULHWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12293 /* vpmulhw */, X86::VPMULHWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12293 /* vpmulhw */, X86::VPMULHWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12301 /* vpmulld */, X86::VPMULLDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12301 /* vpmulld */, X86::VPMULLDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasDQI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasDQI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasDQI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasDQI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasDQI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasDQI|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasDQI, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12317 /* vpmullw */, X86::VPMULLWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12317 /* vpmullw */, X86::VPMULLWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12317 /* vpmullw */, X86::VPMULLWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12334 /* vpor */, X86::VPORrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12334 /* vpor */, X86::VPORYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12334 /* vpor */, X86::VPORrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12334 /* vpor */, X86::VPORYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12339 /* vpord */, X86::VPORDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12339 /* vpord */, X86::VPORDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12339 /* vpord */, X86::VPORDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12339 /* vpord */, X86::VPORDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12339 /* vpord */, X86::VPORDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12339 /* vpord */, X86::VPORDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12339 /* vpord */, X86::VPORDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12339 /* vpord */, X86::VPORDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12339 /* vpord */, X86::VPORDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12339 /* vpord */, X86::VPORDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12339 /* vpord */, X86::VPORDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12339 /* vpord */, X86::VPORDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12339 /* vpord */, X86::VPORDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12339 /* vpord */, X86::VPORDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12345 /* vporq */, X86::VPORQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12345 /* vporq */, X86::VPORQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12345 /* vporq */, X86::VPORQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12345 /* vporq */, X86::VPORQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12345 /* vporq */, X86::VPORQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12345 /* vporq */, X86::VPORQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12345 /* vporq */, X86::VPORQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12345 /* vporq */, X86::VPORQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12345 /* vporq */, X86::VPORQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12345 /* vporq */, X86::VPORQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12351 /* vpperm */, X86::VPPERMrr, Convert__Reg1_3__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12351 /* vpperm */, X86::VPPERMmr, Convert__Reg1_3__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12351 /* vpperm */, X86::VPPERMrm, Convert__Reg1_3__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12358 /* vprold */, X86::VPROLDZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12358 /* vprold */, X86::VPROLDZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12358 /* vprold */, X86::VPROLDZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12358 /* vprold */, X86::VPROLDZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12358 /* vprold */, X86::VPROLDZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12358 /* vprold */, X86::VPROLDZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12358 /* vprold */, X86::VPROLDZmbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 12358 /* vprold */, X86::VPROLDZ128mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X }, },
  { 12358 /* vprold */, X86::VPROLDZ256mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X }, },
  { 12358 /* vprold */, X86::VPROLDZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12358 /* vprold */, X86::VPROLDZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12358 /* vprold */, X86::VPROLDZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12358 /* vprold */, X86::VPROLDZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12358 /* vprold */, X86::VPROLDZmbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ128mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12358 /* vprold */, X86::VPROLDZ256mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12365 /* vprolq */, X86::VPROLQZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12365 /* vprolq */, X86::VPROLQZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12365 /* vprolq */, X86::VPROLQZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X }, },
  { 12365 /* vprolq */, X86::VPROLQZmbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12365 /* vprolq */, X86::VPROLQZmbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12388 /* vprord */, X86::VPRORDZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12388 /* vprord */, X86::VPRORDZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12388 /* vprord */, X86::VPRORDZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12388 /* vprord */, X86::VPRORDZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12388 /* vprord */, X86::VPRORDZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12388 /* vprord */, X86::VPRORDZmbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 12388 /* vprord */, X86::VPRORDZ128mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X }, },
  { 12388 /* vprord */, X86::VPRORDZ256mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X }, },
  { 12388 /* vprord */, X86::VPRORDZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12388 /* vprord */, X86::VPRORDZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZmbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ128mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ256mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12395 /* vprorq */, X86::VPRORQZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12395 /* vprorq */, X86::VPRORQZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12395 /* vprorq */, X86::VPRORQZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X }, },
  { 12395 /* vprorq */, X86::VPRORQZmbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12395 /* vprorq */, X86::VPRORQZmbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12418 /* vprotb */, X86::VPROTBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12418 /* vprotb */, X86::VPROTBmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12418 /* vprotb */, X86::VPROTBri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32 }, },
  { 12418 /* vprotb */, X86::VPROTBmi, Convert__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32 }, },
  { 12418 /* vprotb */, X86::VPROTBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12425 /* vprotd */, X86::VPROTDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12425 /* vprotd */, X86::VPROTDmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12425 /* vprotd */, X86::VPROTDri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32 }, },
  { 12425 /* vprotd */, X86::VPROTDmi, Convert__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32 }, },
  { 12425 /* vprotd */, X86::VPROTDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12432 /* vprotq */, X86::VPROTQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12432 /* vprotq */, X86::VPROTQmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12432 /* vprotq */, X86::VPROTQri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32 }, },
  { 12432 /* vprotq */, X86::VPROTQmi, Convert__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32 }, },
  { 12432 /* vprotq */, X86::VPROTQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12439 /* vprotw */, X86::VPROTWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12439 /* vprotw */, X86::VPROTWmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12439 /* vprotw */, X86::VPROTWri, Convert__Reg1_2__Reg1_1__Imm1_0, 0, { MCK_Imm, MCK_FR32, MCK_FR32 }, },
  { 12439 /* vprotw */, X86::VPROTWmi, Convert__Reg1_2__Mem1285_1__Imm1_0, 0, { MCK_Imm, MCK_Mem128, MCK_FR32 }, },
  { 12439 /* vprotw */, X86::VPROTWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12446 /* vpsadbw */, X86::VPSADBWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12446 /* vpsadbw */, X86::VPSADBWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12446 /* vpsadbw */, X86::VPSADBWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12446 /* vpsadbw */, X86::VPSADBWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12454 /* vpscatterdd */, X86::VPSCATTERDDZmr, Convert__Reg1_3__MemVZ325_1__Tie0__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_MemVZ32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12466 /* vpscatterdq */, X86::VPSCATTERDQZmr, Convert__Reg1_3__MemVY645_1__Tie0__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_MemVY64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12478 /* vpscatterqd */, X86::VPSCATTERQDZmr, Convert__Reg1_3__MemVZ645_1__Tie0__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12490 /* vpscatterqq */, X86::VPSCATTERQQZmr, Convert__Reg1_3__MemVZ645_1__Tie0__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12502 /* vpshab */, X86::VPSHABrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12502 /* vpshab */, X86::VPSHABmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12502 /* vpshab */, X86::VPSHABrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12509 /* vpshad */, X86::VPSHADrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12509 /* vpshad */, X86::VPSHADmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12509 /* vpshad */, X86::VPSHADrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12516 /* vpshaq */, X86::VPSHAQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12516 /* vpshaq */, X86::VPSHAQmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12516 /* vpshaq */, X86::VPSHAQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12523 /* vpshaw */, X86::VPSHAWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12523 /* vpshaw */, X86::VPSHAWmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12523 /* vpshaw */, X86::VPSHAWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12530 /* vpshlb */, X86::VPSHLBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12530 /* vpshlb */, X86::VPSHLBmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12530 /* vpshlb */, X86::VPSHLBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12537 /* vpshld */, X86::VPSHLDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12537 /* vpshld */, X86::VPSHLDmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12537 /* vpshld */, X86::VPSHLDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12544 /* vpshlq */, X86::VPSHLQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12544 /* vpshlq */, X86::VPSHLQmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12544 /* vpshlq */, X86::VPSHLQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12551 /* vpshlw */, X86::VPSHLWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12551 /* vpshlw */, X86::VPSHLWmr, Convert__Reg1_2__Mem1285_1__Reg1_0, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12551 /* vpshlw */, X86::VPSHLWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12558 /* vpshufb */, X86::VPSHUFBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12558 /* vpshufb */, X86::VPSHUFBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12558 /* vpshufb */, X86::VPSHUFBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12558 /* vpshufb */, X86::VPSHUFBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDmi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDYmi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12574 /* vpshufhw */, X86::VPSHUFHWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12574 /* vpshufhw */, X86::VPSHUFHWYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12574 /* vpshufhw */, X86::VPSHUFHWmi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 12574 /* vpshufhw */, X86::VPSHUFHWYmi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 12583 /* vpshuflw */, X86::VPSHUFLWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12583 /* vpshuflw */, X86::VPSHUFLWYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12583 /* vpshuflw */, X86::VPSHUFLWmi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 12583 /* vpshuflw */, X86::VPSHUFLWYmi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 12592 /* vpsignb */, X86::VPSIGNBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12592 /* vpsignb */, X86::VPSIGNBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12592 /* vpsignb */, X86::VPSIGNBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12592 /* vpsignb */, X86::VPSIGNBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12600 /* vpsignd */, X86::VPSIGNDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12600 /* vpsignd */, X86::VPSIGNDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12600 /* vpsignd */, X86::VPSIGNDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12600 /* vpsignd */, X86::VPSIGNDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12608 /* vpsignw */, X86::VPSIGNWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12608 /* vpsignw */, X86::VPSIGNWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12608 /* vpsignw */, X86::VPSIGNWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12608 /* vpsignw */, X86::VPSIGNWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12616 /* vpslld */, X86::VPSLLDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12616 /* vpslld */, X86::VPSLLDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12616 /* vpslld */, X86::VPSLLDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12616 /* vpslld */, X86::VPSLLDri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12616 /* vpslld */, X86::VPSLLDZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12616 /* vpslld */, X86::VPSLLDZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12616 /* vpslld */, X86::VPSLLDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDYrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12616 /* vpslld */, X86::VPSLLDZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12616 /* vpslld */, X86::VPSLLDZmbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZmbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12623 /* vpslldq */, X86::VPSLLDQri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12623 /* vpslldq */, X86::VPSLLDQYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12631 /* vpsllq */, X86::VPSLLQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12631 /* vpsllq */, X86::VPSLLQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12631 /* vpsllq */, X86::VPSLLQri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12631 /* vpsllq */, X86::VPSLLQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQYrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12662 /* vpsllw */, X86::VPSLLWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12662 /* vpsllw */, X86::VPSLLWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12662 /* vpsllw */, X86::VPSLLWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWYrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12669 /* vpsrad */, X86::VPSRADYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12669 /* vpsrad */, X86::VPSRADZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12669 /* vpsrad */, X86::VPSRADri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12669 /* vpsrad */, X86::VPSRADZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12669 /* vpsrad */, X86::VPSRADZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12669 /* vpsrad */, X86::VPSRADrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADYrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12669 /* vpsrad */, X86::VPSRADZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12669 /* vpsrad */, X86::VPSRADZmbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZmbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12707 /* vpsraw */, X86::VPSRAWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12707 /* vpsraw */, X86::VPSRAWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12707 /* vpsraw */, X86::VPSRAWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWYrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12714 /* vpsrld */, X86::VPSRLDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12714 /* vpsrld */, X86::VPSRLDri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12714 /* vpsrld */, X86::VPSRLDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDYrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mbi, Convert__Reg1_3__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mbikz, Convert__Reg1_3__Reg1_5__Mem325_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12721 /* vpsrldq */, X86::VPSRLDQri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12721 /* vpsrldq */, X86::VPSRLDQYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQYrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmbi, Convert__Reg1_3__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmbik, Convert__Reg1_3__Tie0__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512|Feature_HasVLX, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmbikz, Convert__Reg1_3__Reg1_5__Mem645_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX|Feature_HasBWI, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_VR256, MCK_VR256 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWYri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256ri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZri, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128mi, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256mi, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZmi, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWYrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_VR256, MCK_VR256 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrik, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128mik, Convert__Reg1_2__Tie0__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256mik, Convert__Reg1_2__Tie0__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZmik, Convert__Reg1_2__Tie0__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_FR32X, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrikz, Convert__Reg1_2__Reg1_4__Reg1_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128mikz, Convert__Reg1_2__Reg1_4__Mem1285_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256mikz, Convert__Reg1_2__Reg1_4__Mem2565_1__ImmUnsignedi81_0, Feature_HasVLX|Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZmikz, Convert__Reg1_2__Reg1_4__Mem5125_1__ImmUnsignedi81_0, Feature_HasBWI, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI, { MCK_Mem128, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12767 /* vpsubb */, X86::VPSUBBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12767 /* vpsubb */, X86::VPSUBBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12767 /* vpsubb */, X86::VPSUBBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12774 /* vpsubd */, X86::VPSUBDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12774 /* vpsubd */, X86::VPSUBDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12781 /* vpsubq */, X86::VPSUBQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12781 /* vpsubq */, X86::VPSUBQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12788 /* vpsubsb */, X86::VPSUBSBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12788 /* vpsubsb */, X86::VPSUBSBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12788 /* vpsubsb */, X86::VPSUBSBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12788 /* vpsubsb */, X86::VPSUBSBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12796 /* vpsubsw */, X86::VPSUBSWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12796 /* vpsubsw */, X86::VPSUBSWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12796 /* vpsubsw */, X86::VPSUBSWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12796 /* vpsubsw */, X86::VPSUBSWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12804 /* vpsubusb */, X86::VPSUBUSBrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12804 /* vpsubusb */, X86::VPSUBUSBYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12804 /* vpsubusb */, X86::VPSUBUSBrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12804 /* vpsubusb */, X86::VPSUBUSBYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12813 /* vpsubusw */, X86::VPSUBUSWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12813 /* vpsubusw */, X86::VPSUBUSWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12813 /* vpsubusw */, X86::VPSUBUSWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12813 /* vpsubusw */, X86::VPSUBUSWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12822 /* vpsubw */, X86::VPSUBWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12822 /* vpsubw */, X86::VPSUBWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12822 /* vpsubw */, X86::VPSUBWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasBWI, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12829 /* vptest */, X86::VPTESTrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 12829 /* vptest */, X86::VPTESTYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 12829 /* vptest */, X86::VPTESTrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 12829 /* vptest */, X86::VPTESTYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 12836 /* vptestmd */, X86::VPTESTMDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 12836 /* vptestmd */, X86::VPTESTMDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 12845 /* vptestmq */, X86::VPTESTMQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 12845 /* vptestmq */, X86::VPTESTMQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 12854 /* vptestnmd */, X86::VPTESTNMDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 12854 /* vptestnmd */, X86::VPTESTNMDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 12864 /* vptestnmq */, X86::VPTESTNMQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasCDI, { MCK_VR512, MCK_VR512, MCK_VK1 }, },
  { 12864 /* vptestnmq */, X86::VPTESTNMQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasCDI, { MCK_Mem512, MCK_VR512, MCK_VK1 }, },
  { 12874 /* vpunpckhbw */, X86::VPUNPCKHBWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12874 /* vpunpckhbw */, X86::VPUNPCKHBWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12874 /* vpunpckhbw */, X86::VPUNPCKHBWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12874 /* vpunpckhbw */, X86::VPUNPCKHBWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12908 /* vpunpckhwd */, X86::VPUNPCKHWDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12908 /* vpunpckhwd */, X86::VPUNPCKHWDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12908 /* vpunpckhwd */, X86::VPUNPCKHWDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12908 /* vpunpckhwd */, X86::VPUNPCKHWDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12919 /* vpunpcklbw */, X86::VPUNPCKLBWrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12919 /* vpunpcklbw */, X86::VPUNPCKLBWYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12919 /* vpunpcklbw */, X86::VPUNPCKLBWrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12919 /* vpunpcklbw */, X86::VPUNPCKLBWYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12953 /* vpunpcklwd */, X86::VPUNPCKLWDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12953 /* vpunpcklwd */, X86::VPUNPCKLWDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12953 /* vpunpcklwd */, X86::VPUNPCKLWDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12953 /* vpunpcklwd */, X86::VPUNPCKLWDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12964 /* vpxor */, X86::VPXORrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12964 /* vpxor */, X86::VPXORYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12964 /* vpxor */, X86::VPXORrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 12964 /* vpxor */, X86::VPXORYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12970 /* vpxord */, X86::VPXORDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12970 /* vpxord */, X86::VPXORDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12970 /* vpxord */, X86::VPXORDZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12977 /* vpxorq */, X86::VPXORQZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 12977 /* vpxorq */, X86::VPXORQZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128m, Convert__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256m, Convert__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mb, Convert__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mb, Convert__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmb, Convert__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128m, Convert__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256m, Convert__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmb, Convert__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mb, Convert__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mb, Convert__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13002 /* vrcp14sd */, X86::VRCP14SDrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13002 /* vrcp14sd */, X86::VRCP14SDrm, Convert__Reg1_2__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X, MCK_FR32X }, },
  { 13011 /* vrcp14ss */, X86::VRCP14SSrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13011 /* vrcp14ss */, X86::VRCP14SSrm, Convert__Reg1_2__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDr, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDm, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmb, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrb, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_sae_125_ }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrbk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmbk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrbkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmbkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSr, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSm, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmb, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrb, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_sae_125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrbk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmbk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrbkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmbkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrb, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrbk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrbkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrb, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrbk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrbkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13056 /* vrcpps */, X86::VRCPPSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13056 /* vrcpps */, X86::VRCPPSYr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 13056 /* vrcpps */, X86::VRCPPSm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 13056 /* vrcpps */, X86::VRCPPSYm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 13063 /* vrcpss */, X86::VRCPSSr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13063 /* vrcpss */, X86::VRCPSSm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 13070 /* vrndscalepd */, X86::VRNDSCALEPDZr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 13070 /* vrndscalepd */, X86::VRNDSCALEPDZm, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 13082 /* vrndscaleps */, X86::VRNDSCALEPSZr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512 }, },
  { 13082 /* vrndscaleps */, X86::VRNDSCALEPSZm, Convert__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrb, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDmk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDmkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSm, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrb, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSmk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSmkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem1285_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13118 /* vroundpd */, X86::VROUNDPDr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 13118 /* vroundpd */, X86::VROUNDYPDr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 13118 /* vroundpd */, X86::VROUNDPDm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 13118 /* vroundpd */, X86::VROUNDYPDm, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 13127 /* vroundps */, X86::VROUNDPSr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32 }, },
  { 13127 /* vroundps */, X86::VROUNDYPSr, Convert__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256 }, },
  { 13127 /* vroundps */, X86::VROUNDPSm, Convert__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32 }, },
  { 13127 /* vroundps */, X86::VROUNDYPSm, Convert__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256 }, },
  { 13136 /* vroundsd */, X86::VROUNDSDr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13136 /* vroundsd */, X86::VROUNDSDm, Convert__Reg1_3__Reg1_2__Mem645_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 13145 /* vroundss */, X86::VROUNDSSr, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13145 /* vroundss */, X86::VROUNDSSm, Convert__Reg1_3__Reg1_2__Mem325_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128m, Convert__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256m, Convert__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mb, Convert__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mb, Convert__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmb, Convert__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128m, Convert__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256m, Convert__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmb, Convert__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mb, Convert__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mb, Convert__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13176 /* vrsqrt14sd */, X86::VRSQRT14SDrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13176 /* vrsqrt14sd */, X86::VRSQRT14SDrm, Convert__Reg1_2__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X, MCK_FR32X }, },
  { 13187 /* vrsqrt14ss */, X86::VRSQRT14SSrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13187 /* vrsqrt14ss */, X86::VRSQRT14SSrm, Convert__Reg1_2__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDr, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDm, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmb, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrb, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_sae_125_ }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrbk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmbk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrbkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmbkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSr, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSm, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmb, Convert__Reg1_1__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrb, Convert__Reg1_1__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_sae_125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrbk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmbk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrbkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasERI, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmbkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasERI, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrb, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrbk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrbkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrb, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_sae_125_ }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrbk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_ }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrbkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_ }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasERI, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13242 /* vrsqrtps */, X86::VRSQRTPSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13242 /* vrsqrtps */, X86::VRSQRTPSYr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 13242 /* vrsqrtps */, X86::VRSQRTPSm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 13242 /* vrsqrtps */, X86::VRSQRTPSYm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 13251 /* vrsqrtss */, X86::VRSQRTSSr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13251 /* vrsqrtss */, X86::VRSQRTSSm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 13260 /* vscatterdpd */, X86::VSCATTERDPDZmr, Convert__Reg1_3__MemVY645_1__Tie0__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_MemVY64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13272 /* vscatterdps */, X86::VSCATTERDPSZmr, Convert__Reg1_3__MemVZ325_1__Tie0__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_MemVZ32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13284 /* vscatterpf0dpd */, X86::VSCATTERPF0DPDm, Convert__Reg1_2__MemVY325_0, Feature_HasPFI, { MCK_MemVY32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13299 /* vscatterpf0dps */, X86::VSCATTERPF0DPSm, Convert__Reg1_2__MemVZ325_0, Feature_HasPFI, { MCK_MemVZ32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13314 /* vscatterpf0qpd */, X86::VSCATTERPF0QPDm, Convert__Reg1_2__MemVZ645_0, Feature_HasPFI, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13329 /* vscatterpf0qps */, X86::VSCATTERPF0QPSm, Convert__Reg1_2__MemVZ645_0, Feature_HasPFI, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13344 /* vscatterpf1dpd */, X86::VSCATTERPF1DPDm, Convert__Reg1_2__MemVY325_0, Feature_HasPFI, { MCK_MemVY32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13359 /* vscatterpf1dps */, X86::VSCATTERPF1DPSm, Convert__Reg1_2__MemVZ325_0, Feature_HasPFI, { MCK_MemVZ32, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13374 /* vscatterpf1qpd */, X86::VSCATTERPF1QPDm, Convert__Reg1_2__MemVZ645_0, Feature_HasPFI, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13389 /* vscatterpf1qps */, X86::VSCATTERPF1QPSm, Convert__Reg1_2__MemVZ645_0, Feature_HasPFI, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13404 /* vscatterqpd */, X86::VSCATTERQPDZmr, Convert__Reg1_3__MemVZ645_1__Tie0__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13416 /* vscatterqps */, X86::VSCATTERQPSZmr, Convert__Reg1_3__MemVZ645_1__Tie0__Reg1_0, Feature_HasAVX512, { MCK_VR256X, MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13428 /* vshufpd */, X86::VSHUFPDrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDYrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDZrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDYrmi, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDZrmi, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 13436 /* vshufps */, X86::VSHUFPSrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13436 /* vshufps */, X86::VSHUFPSYrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13436 /* vshufps */, X86::VSHUFPSZrri, Convert__Reg1_3__Reg1_2__Reg1_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13436 /* vshufps */, X86::VSHUFPSrmi, Convert__Reg1_3__Reg1_2__Mem1285_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13436 /* vshufps */, X86::VSHUFPSYrmi, Convert__Reg1_3__Reg1_2__Mem2565_1__ImmUnsignedi81_0, 0, { MCK_ImmUnsignedi8, MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13436 /* vshufps */, X86::VSHUFPSZrmi, Convert__Reg1_3__Reg1_2__Mem5125_1__ImmUnsignedi81_0, Feature_HasAVX512, { MCK_ImmUnsignedi8, MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDYr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128m, Convert__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDYm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256m, Convert__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mb, Convert__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mb, Convert__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmb, Convert__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmbkz, Convert__Reg1_2__Reg1_4__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSYr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256r, Convert__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128m, Convert__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSYm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256m, Convert__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZm, Convert__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmb, Convert__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mb, Convert__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mb, Convert__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256rk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZrk, Convert__Reg1_1__Tie0__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mk, Convert__Reg1_1__Tie0__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mk, Convert__Reg1_1__Tie0__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmk, Convert__Reg1_1__Tie0__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256rkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZrkz, Convert__Reg1_1__Reg1_3__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mkz, Convert__Reg1_1__Reg1_3__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mkz, Convert__Reg1_1__Reg1_3__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mbk, Convert__Reg1_2__Tie0__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmkz, Convert__Reg1_1__Reg1_3__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mbkz, Convert__Reg1_2__Reg1_4__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13460 /* vsqrtsd */, X86::VSQRTSDr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13460 /* vsqrtsd */, X86::VSQRTSDZr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13460 /* vsqrtsd */, X86::VSQRTSDm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 13460 /* vsqrtsd */, X86::VSQRTSDZm, Convert__Reg1_2__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X, MCK_FR32X }, },
  { 13468 /* vsqrtss */, X86::VSQRTSSr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13468 /* vsqrtss */, X86::VSQRTSSZr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13468 /* vsqrtss */, X86::VSQRTSSm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 13468 /* vsqrtss */, X86::VSQRTSSZm, Convert__Reg1_2__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_FR32X }, },
  { 13476 /* vstmxcsr */, X86::VSTMXCSR, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 13485 /* vsubpd */, X86::VSUBPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13485 /* vsubpd */, X86::VSUBPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13485 /* vsubpd */, X86::VSUBPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmb, Convert__Reg1_3__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to2_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasVLX, { MCK_Mem64, MCK__123_1to4_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK__123_1to8_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13492 /* vsubps */, X86::VSUBPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 13492 /* vsubps */, X86::VSUBPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13492 /* vsubps */, X86::VSUBPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rm, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13492 /* vsubps */, X86::VSUBPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rm, Convert__Reg1_2__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X }, },
  { 13492 /* vsubps */, X86::VSUBPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmb, Convert__Reg1_3__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrrk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrrkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasVLX, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem2565_0, Feature_HasVLX, { MCK_Mem256, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_VR512, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK__123_1to16_125_, MCK_VR512, MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to4_125_, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Mem325_0, Feature_HasVLX, { MCK_Mem32, MCK__123_1to8_125_, MCK_VR256X, MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13499 /* vsubsd */, X86::VSUBSDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13499 /* vsubsd */, X86::VSUBSDrm, Convert__Reg1_2__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32, MCK_FR32 }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13506 /* vsubss */, X86::VSUBSSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13506 /* vsubss */, X86::VSUBSSZrr_Int, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13506 /* vsubss */, X86::VSUBSSZrm_Int, Convert__Reg1_2__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X }, },
  { 13506 /* vsubss */, X86::VSUBSSrm, Convert__Reg1_2__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32, MCK_FR32 }, },
  { 13506 /* vsubss */, X86::VSUBSSZrrb, Convert__Reg1_3__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13506 /* vsubss */, X86::VSUBSSZrr_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13506 /* vsubss */, X86::VSUBSSZrm_Intk, Convert__Reg1_2__Tie0__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13506 /* vsubss */, X86::VSUBSSZrr_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13506 /* vsubss */, X86::VSUBSSZrrbk, Convert__Reg1_3__Tie0__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_ }, },
  { 13506 /* vsubss */, X86::VSUBSSZrm_Intkz, Convert__Reg1_2__Reg1_4__Reg1_1__Mem1285_0, Feature_HasAVX512, { MCK_Mem128, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13506 /* vsubss */, X86::VSUBSSZrrbkz, Convert__Reg1_3__Reg1_5__Reg1_2__Reg1_1__AVX512RC1_0, Feature_HasAVX512, { MCK_AVX512RC, MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_ }, },
  { 13513 /* vtestpd */, X86::VTESTPDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13513 /* vtestpd */, X86::VTESTPDYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 13513 /* vtestpd */, X86::VTESTPDrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 13513 /* vtestpd */, X86::VTESTPDYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 13521 /* vtestps */, X86::VTESTPSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13521 /* vtestps */, X86::VTESTPSYrr, Convert__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256 }, },
  { 13521 /* vtestps */, X86::VTESTPSrm, Convert__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 13521 /* vtestps */, X86::VTESTPSYrm, Convert__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256 }, },
  { 13529 /* vucomisd */, X86::VUCOMISDrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13529 /* vucomisd */, X86::VUCOMISDZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 13529 /* vucomisd */, X86::VUCOMISDrm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_FR32 }, },
  { 13529 /* vucomisd */, X86::VUCOMISDZrm, Convert__Reg1_1__Mem645_0, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X }, },
  { 13538 /* vucomiss */, X86::VUCOMISSrr, Convert__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13538 /* vucomiss */, X86::VUCOMISSZrr, Convert__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 13538 /* vucomiss */, X86::VUCOMISSrm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_FR32 }, },
  { 13538 /* vucomiss */, X86::VUCOMISSZrm, Convert__Reg1_1__Mem325_0, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSZrr, Convert__Reg1_2__Reg1_1__Reg1_0, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSZrm, Convert__Reg1_2__Reg1_1__Mem5125_0, Feature_HasAVX512, { MCK_Mem512, MCK_VR512, MCK_VR512 }, },
  { 13587 /* vxorpd */, X86::VXORPDrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13587 /* vxorpd */, X86::VXORPDYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13587 /* vxorpd */, X86::VXORPDrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13587 /* vxorpd */, X86::VXORPDYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13594 /* vxorps */, X86::VXORPSrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13594 /* vxorps */, X86::VXORPSYrr, Convert__Reg1_2__Reg1_1__Reg1_0, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13594 /* vxorps */, X86::VXORPSrm, Convert__Reg1_2__Reg1_1__Mem1285_0, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 13594 /* vxorps */, X86::VXORPSYrm, Convert__Reg1_2__Reg1_1__Mem2565_0, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 13601 /* vzeroall */, X86::VZEROALL, Convert_NoOperands, 0, {  }, },
  { 13610 /* vzeroupper */, X86::VZEROUPPER, Convert_NoOperands, 0, {  }, },
  { 13621 /* wait */, X86::WAIT, Convert_NoOperands, 0, {  }, },
  { 13626 /* wbinvd */, X86::WBINVD, Convert_NoOperands, 0, {  }, },
  { 13642 /* wrfsbasel */, X86::WRFSBASE, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 13652 /* wrfsbaseq */, X86::WRFSBASE64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 13671 /* wrgsbasel */, X86::WRGSBASE, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 13681 /* wrgsbaseq */, X86::WRGSBASE64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 13691 /* wrmsr */, X86::WRMSR, Convert_NoOperands, 0, {  }, },
  { 13697 /* xabort */, X86::XABORT, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 13704 /* xacquire */, X86::XACQUIRE_PREFIX, Convert_NoOperands, 0, {  }, },
  { 13718 /* xaddb */, X86::XADD8rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 13718 /* xaddb */, X86::XADD8rm, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 13724 /* xaddl */, X86::XADD32rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 13724 /* xaddl */, X86::XADD32rm, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 13730 /* xaddq */, X86::XADD64rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 13730 /* xaddq */, X86::XADD64rm, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 13736 /* xaddw */, X86::XADD16rr, Convert__Reg1_1__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 13736 /* xaddw */, X86::XADD16rm, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 13742 /* xbegin */, X86::XBEGIN_2, Convert__AbsMem161_0, 0, { MCK_AbsMem16 }, },
  { 13742 /* xbegin */, X86::XBEGIN_4, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 13754 /* xchgb */, X86::XCHG8rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 13754 /* xchgb */, X86::XCHG8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 13754 /* xchgb */, X86::XCHG8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 13760 /* xchgl */, X86::XCHG32ar64, Convert__Reg1_1, Feature_In64BitMode, { MCK_EAX, MCK_GR32_NOAX }, },
  { 13760 /* xchgl */, X86::XCHG32ar, Convert__Reg1_1, Feature_Not64BitMode, { MCK_EAX, MCK_GR32 }, },
  { 13760 /* xchgl */, X86::XCHG32ar64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32_NOAX, MCK_EAX }, },
  { 13760 /* xchgl */, X86::XCHG32ar, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32, MCK_EAX }, },
  { 13760 /* xchgl */, X86::XCHG32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 13760 /* xchgl */, X86::XCHG32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 13760 /* xchgl */, X86::XCHG32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 13766 /* xchgq */, X86::XCHG64ar, Convert__Reg1_1, 0, { MCK_RAX, MCK_GR64 }, },
  { 13766 /* xchgq */, X86::XCHG64ar, Convert__Reg1_0, 0, { MCK_GR64, MCK_RAX }, },
  { 13766 /* xchgq */, X86::XCHG64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 13766 /* xchgq */, X86::XCHG64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 13766 /* xchgq */, X86::XCHG64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 13772 /* xchgw */, X86::XCHG16ar, Convert__Reg1_1, 0, { MCK_AX, MCK_GR16 }, },
  { 13772 /* xchgw */, X86::XCHG16ar, Convert__Reg1_0, 0, { MCK_GR16, MCK_AX }, },
  { 13772 /* xchgw */, X86::XCHG16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 13772 /* xchgw */, X86::XCHG16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 13772 /* xchgw */, X86::XCHG16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 13778 /* xcryptcbc */, X86::XCRYPTCBC, Convert_NoOperands, 0, {  }, },
  { 13788 /* xcryptcfb */, X86::XCRYPTCFB, Convert_NoOperands, 0, {  }, },
  { 13798 /* xcryptctr */, X86::XCRYPTCTR, Convert_NoOperands, 0, {  }, },
  { 13808 /* xcryptecb */, X86::XCRYPTECB, Convert_NoOperands, 0, {  }, },
  { 13818 /* xcryptofb */, X86::XCRYPTOFB, Convert_NoOperands, 0, {  }, },
  { 13828 /* xend */, X86::XEND, Convert_NoOperands, 0, {  }, },
  { 13833 /* xgetbv */, X86::XGETBV, Convert_NoOperands, 0, {  }, },
  { 13840 /* xlatb */, X86::XLAT, Convert_NoOperands, 0, {  }, },
  { 13850 /* xorb */, X86::XOR8rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 13850 /* xorb */, X86::XOR8mr, Convert__Mem85_1__Reg1_0, 0, { MCK_GR8, MCK_Mem8 }, },
  { 13850 /* xorb */, X86::XOR8i8, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 13850 /* xorb */, X86::XOR8ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR8 }, },
  { 13850 /* xorb */, X86::XOR8mi, Convert__Mem85_1__Imm1_0, 0, { MCK_Imm, MCK_Mem8 }, },
  { 13850 /* xorb */, X86::XOR8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 13855 /* xorl */, X86::XOR32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 13855 /* xorl */, X86::XOR32mr, Convert__Mem325_1__Reg1_0, 0, { MCK_GR32, MCK_Mem32 }, },
  { 13855 /* xorl */, X86::XOR32ri8, Convert__Reg1_1__Tie0__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_GR32 }, },
  { 13855 /* xorl */, X86::XOR32mi8, Convert__Mem325_1__ImmSExti32i81_0, 0, { MCK_ImmSExti32i8, MCK_Mem32 }, },
  { 13855 /* xorl */, X86::XOR32i32, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 13855 /* xorl */, X86::XOR32ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR32 }, },
  { 13855 /* xorl */, X86::XOR32mi, Convert__Mem325_1__Imm1_0, 0, { MCK_Imm, MCK_Mem32 }, },
  { 13855 /* xorl */, X86::XOR32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 13860 /* xorpd */, X86::XORPDrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13860 /* xorpd */, X86::XORPDrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 13866 /* xorps */, X86::XORPSrr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 13866 /* xorps */, X86::XORPSrm, Convert__Reg1_1__Tie0__Mem1285_0, 0, { MCK_Mem128, MCK_FR32 }, },
  { 13872 /* xorq */, X86::XOR64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 13872 /* xorq */, X86::XOR64mr, Convert__Mem645_1__Reg1_0, 0, { MCK_GR64, MCK_Mem64 }, },
  { 13872 /* xorq */, X86::XOR64ri8, Convert__Reg1_1__Tie0__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_GR64 }, },
  { 13872 /* xorq */, X86::XOR64mi8, Convert__Mem645_1__ImmSExti64i81_0, 0, { MCK_ImmSExti64i8, MCK_Mem64 }, },
  { 13872 /* xorq */, X86::XOR64i32, Convert__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_RAX }, },
  { 13872 /* xorq */, X86::XOR64ri32, Convert__Reg1_1__Tie0__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_GR64 }, },
  { 13872 /* xorq */, X86::XOR64mi32, Convert__Mem645_1__ImmSExti64i321_0, 0, { MCK_ImmSExti64i32, MCK_Mem64 }, },
  { 13872 /* xorq */, X86::XOR64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 13877 /* xorw */, X86::XOR16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 13877 /* xorw */, X86::XOR16mr, Convert__Mem165_1__Reg1_0, 0, { MCK_GR16, MCK_Mem16 }, },
  { 13877 /* xorw */, X86::XOR16ri8, Convert__Reg1_1__Tie0__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_GR16 }, },
  { 13877 /* xorw */, X86::XOR16mi8, Convert__Mem165_1__ImmSExti16i81_0, 0, { MCK_ImmSExti16i8, MCK_Mem16 }, },
  { 13877 /* xorw */, X86::XOR16i16, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 13877 /* xorw */, X86::XOR16ri, Convert__Reg1_1__Tie0__Imm1_0, 0, { MCK_Imm, MCK_GR16 }, },
  { 13877 /* xorw */, X86::XOR16mi, Convert__Mem165_1__Imm1_0, 0, { MCK_Imm, MCK_Mem16 }, },
  { 13877 /* xorw */, X86::XOR16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 13882 /* xrelease */, X86::XRELEASE_PREFIX, Convert_NoOperands, 0, {  }, },
  { 13891 /* xrstor */, X86::XRSTOR, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13898 /* xrstor64 */, X86::XRSTOR64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13907 /* xrstors */, X86::XRSTORS, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13915 /* xrstors64 */, X86::XRSTORS64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13925 /* xsave */, X86::XSAVE, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13931 /* xsave64 */, X86::XSAVE64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13939 /* xsavec */, X86::XSAVEC, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13946 /* xsavec64 */, X86::XSAVEC64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13955 /* xsaveopt */, X86::XSAVEOPT, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13964 /* xsaveopt64 */, X86::XSAVEOPT64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13975 /* xsaves */, X86::XSAVES, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13982 /* xsaves64 */, X86::XSAVES64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13991 /* xsetbv */, X86::XSETBV, Convert_NoOperands, 0, {  }, },
  { 13998 /* xsha1 */, X86::XSHA1, Convert_NoOperands, 0, {  }, },
  { 14004 /* xsha256 */, X86::XSHA256, Convert_NoOperands, 0, {  }, },
  { 14012 /* xstore */, X86::XSTORE, Convert_NoOperands, 0, {  }, },
  { 14019 /* xstorerng */, X86::XSTORE, Convert_NoOperands, 0, {  }, },
  { 14029 /* xtest */, X86::XTEST, Convert_NoOperands, 0, {  }, },
};

static const MatchEntry MatchTable1[] = {
  { 0 /* aaa */, X86::AAA, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 4 /* aad */, X86::AAD8i8, Convert__imm_95_10, 0, {  }, },
  { 4 /* aad */, X86::AAD8i8, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 8 /* aam */, X86::AAM8i8, Convert__imm_95_10, 0, {  }, },
  { 8 /* aam */, X86::AAM8i8, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 12 /* aas */, X86::AAS, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 16 /* adc */, X86::ADC8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 16 /* adc */, X86::ADC8rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 16 /* adc */, X86::ADC8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 16 /* adc */, X86::ADC8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 16 /* adc */, X86::ADC16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 16 /* adc */, X86::ADC16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 16 /* adc */, X86::ADC16ri8, Convert__Reg1_0__Tie0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 16 /* adc */, X86::ADC16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 16 /* adc */, X86::ADC16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 16 /* adc */, X86::ADC32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 16 /* adc */, X86::ADC32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 16 /* adc */, X86::ADC32ri8, Convert__Reg1_0__Tie0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 16 /* adc */, X86::ADC32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 16 /* adc */, X86::ADC32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 16 /* adc */, X86::ADC64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 16 /* adc */, X86::ADC64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 16 /* adc */, X86::ADC64ri8, Convert__Reg1_0__Tie0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 16 /* adc */, X86::ADC64ri32, Convert__Reg1_0__Tie0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 16 /* adc */, X86::ADC64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 16 /* adc */, X86::ADC16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 16 /* adc */, X86::ADC16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 16 /* adc */, X86::ADC16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 16 /* adc */, X86::ADC32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 16 /* adc */, X86::ADC32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 16 /* adc */, X86::ADC32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 16 /* adc */, X86::ADC64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 16 /* adc */, X86::ADC64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 16 /* adc */, X86::ADC64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 16 /* adc */, X86::ADC8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 16 /* adc */, X86::ADC8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 40 /* adcx */, X86::ADCX32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 40 /* adcx */, X86::ADCX32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 40 /* adcx */, X86::ADCX64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 40 /* adcx */, X86::ADCX64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 57 /* add */, X86::ADD8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 57 /* add */, X86::ADD8rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 57 /* add */, X86::ADD8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 57 /* add */, X86::ADD8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 57 /* add */, X86::ADD16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 57 /* add */, X86::ADD16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 57 /* add */, X86::ADD16ri8, Convert__Reg1_0__Tie0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 57 /* add */, X86::ADD16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 57 /* add */, X86::ADD16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 57 /* add */, X86::ADD32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 57 /* add */, X86::ADD32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 57 /* add */, X86::ADD32ri8, Convert__Reg1_0__Tie0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 57 /* add */, X86::ADD32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 57 /* add */, X86::ADD32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 57 /* add */, X86::ADD64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 57 /* add */, X86::ADD64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 57 /* add */, X86::ADD64ri8, Convert__Reg1_0__Tie0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 57 /* add */, X86::ADD64ri32, Convert__Reg1_0__Tie0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 57 /* add */, X86::ADD64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 57 /* add */, X86::ADD16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 57 /* add */, X86::ADD16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 57 /* add */, X86::ADD16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 57 /* add */, X86::ADD32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 57 /* add */, X86::ADD32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 57 /* add */, X86::ADD32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 57 /* add */, X86::ADD64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 57 /* add */, X86::ADD64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 57 /* add */, X86::ADD64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 57 /* add */, X86::ADD8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 57 /* add */, X86::ADD8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 71 /* addpd */, X86::ADDPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 71 /* addpd */, X86::ADDPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 77 /* addps */, X86::ADDPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 77 /* addps */, X86::ADDPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 88 /* addsd */, X86::ADDSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 88 /* addsd */, X86::ADDSDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 94 /* addss */, X86::ADDSSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 94 /* addss */, X86::ADDSSrm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 100 /* addsubpd */, X86::ADDSUBPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 100 /* addsubpd */, X86::ADDSUBPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 109 /* addsubps */, X86::ADDSUBPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 109 /* addsubps */, X86::ADDSUBPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 123 /* adox */, X86::ADOX32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 123 /* adox */, X86::ADOX32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 123 /* adox */, X86::ADOX64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 123 /* adox */, X86::ADOX64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 140 /* aesdec */, X86::AESDECrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 140 /* aesdec */, X86::AESDECrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 147 /* aesdeclast */, X86::AESDECLASTrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 147 /* aesdeclast */, X86::AESDECLASTrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 158 /* aesenc */, X86::AESENCrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 158 /* aesenc */, X86::AESENCrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 165 /* aesenclast */, X86::AESENCLASTrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 165 /* aesenclast */, X86::AESENCLASTrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 176 /* aesimc */, X86::AESIMCrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 176 /* aesimc */, X86::AESIMCrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 183 /* aeskeygenassist */, X86::AESKEYGENASSIST128rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 183 /* aeskeygenassist */, X86::AESKEYGENASSIST128rm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 199 /* and */, X86::AND8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 199 /* and */, X86::AND8rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 199 /* and */, X86::AND8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 199 /* and */, X86::AND8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 199 /* and */, X86::AND16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 199 /* and */, X86::AND16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 199 /* and */, X86::AND16ri8, Convert__Reg1_0__Tie0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 199 /* and */, X86::AND16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 199 /* and */, X86::AND16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 199 /* and */, X86::AND32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 199 /* and */, X86::AND32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 199 /* and */, X86::AND32ri8, Convert__Reg1_0__Tie0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 199 /* and */, X86::AND32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 199 /* and */, X86::AND32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 199 /* and */, X86::AND64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 199 /* and */, X86::AND64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 199 /* and */, X86::AND64ri8, Convert__Reg1_0__Tie0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 199 /* and */, X86::AND64ri32, Convert__Reg1_0__Tie0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 199 /* and */, X86::AND64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 199 /* and */, X86::AND16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 199 /* and */, X86::AND16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 199 /* and */, X86::AND16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 199 /* and */, X86::AND32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 199 /* and */, X86::AND32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 199 /* and */, X86::AND32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 199 /* and */, X86::AND64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 199 /* and */, X86::AND64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 199 /* and */, X86::AND64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 199 /* and */, X86::AND8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 199 /* and */, X86::AND8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 213 /* andn */, X86::ANDN32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 213 /* andn */, X86::ANDN32rm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_GR32, MCK_GR32, MCK_Mem32 }, },
  { 213 /* andn */, X86::ANDN64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 213 /* andn */, X86::ANDN64rm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_GR64, MCK_GR64, MCK_Mem64 }, },
  { 224 /* andnpd */, X86::ANDNPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 224 /* andnpd */, X86::ANDNPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 231 /* andnps */, X86::ANDNPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 231 /* andnps */, X86::ANDNPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 244 /* andpd */, X86::ANDPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 244 /* andpd */, X86::ANDPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 250 /* andps */, X86::ANDPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 250 /* andps */, X86::ANDPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 266 /* arpl */, X86::ARPL16rr, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_GR16, MCK_GR16 }, },
  { 266 /* arpl */, X86::ARPL16mr, Convert__Mem165_0__Reg1_1, Feature_Not64BitMode, { MCK_Mem16, MCK_GR16 }, },
  { 271 /* bextr */, X86::BEXTR32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 271 /* bextr */, X86::BEXTRI32ri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_GR32, MCK_GR32, MCK_Imm }, },
  { 271 /* bextr */, X86::BEXTR32rm, Convert__Reg1_0__Mem325_1__Reg1_2, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 271 /* bextr */, X86::BEXTRI32mi, Convert__Reg1_0__Mem325_1__Imm1_2, 0, { MCK_GR32, MCK_Mem32, MCK_Imm }, },
  { 271 /* bextr */, X86::BEXTR64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 271 /* bextr */, X86::BEXTRI64ri, Convert__Reg1_0__Reg1_1__ImmSExti64i321_2, 0, { MCK_GR64, MCK_GR64, MCK_ImmSExti64i32 }, },
  { 271 /* bextr */, X86::BEXTR64rm, Convert__Reg1_0__Mem645_1__Reg1_2, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 271 /* bextr */, X86::BEXTRI64mi, Convert__Reg1_0__Mem645_1__ImmSExti64i321_2, 0, { MCK_GR64, MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 291 /* blcfill */, X86::BLCFILL32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 291 /* blcfill */, X86::BLCFILL32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 291 /* blcfill */, X86::BLCFILL64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 291 /* blcfill */, X86::BLCFILL64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 299 /* blci */, X86::BLCI32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 299 /* blci */, X86::BLCI32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 299 /* blci */, X86::BLCI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 299 /* blci */, X86::BLCI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 304 /* blcic */, X86::BLCIC32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 304 /* blcic */, X86::BLCIC32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 304 /* blcic */, X86::BLCIC64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 304 /* blcic */, X86::BLCIC64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 310 /* blcmsk */, X86::BLCMSK32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 310 /* blcmsk */, X86::BLCMSK32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 310 /* blcmsk */, X86::BLCMSK64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 310 /* blcmsk */, X86::BLCMSK64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 317 /* blcs */, X86::BLCS32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 317 /* blcs */, X86::BLCS32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 317 /* blcs */, X86::BLCS64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 317 /* blcs */, X86::BLCS64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 322 /* blendpd */, X86::BLENDPDrri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 322 /* blendpd */, X86::BLENDPDrmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 330 /* blendps */, X86::BLENDPSrri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 330 /* blendps */, X86::BLENDPSrmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 338 /* blendvpd */, X86::BLENDVPDrr0, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 338 /* blendvpd */, X86::BLENDVPDrm0, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 338 /* blendvpd */, X86::BLENDVPDrr0, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32, MCK_XMM0 }, },
  { 338 /* blendvpd */, X86::BLENDVPDrm0, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128, MCK_XMM0 }, },
  { 347 /* blendvps */, X86::BLENDVPSrr0, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 347 /* blendvps */, X86::BLENDVPSrm0, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 347 /* blendvps */, X86::BLENDVPSrr0, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32, MCK_XMM0 }, },
  { 347 /* blendvps */, X86::BLENDVPSrm0, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128, MCK_XMM0 }, },
  { 356 /* blsfill */, X86::BLSFILL32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 356 /* blsfill */, X86::BLSFILL32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 356 /* blsfill */, X86::BLSFILL64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 356 /* blsfill */, X86::BLSFILL64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 364 /* blsi */, X86::BLSI32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 364 /* blsi */, X86::BLSI32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 364 /* blsi */, X86::BLSI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 364 /* blsi */, X86::BLSI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 369 /* blsic */, X86::BLSIC32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 369 /* blsic */, X86::BLSIC32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 369 /* blsic */, X86::BLSIC64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 369 /* blsic */, X86::BLSIC64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 387 /* blsmsk */, X86::BLSMSK32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 387 /* blsmsk */, X86::BLSMSK32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 387 /* blsmsk */, X86::BLSMSK64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 387 /* blsmsk */, X86::BLSMSK64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 410 /* blsr */, X86::BLSR32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 410 /* blsr */, X86::BLSR32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 410 /* blsr */, X86::BLSR64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 410 /* blsr */, X86::BLSR64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 427 /* bound */, X86::BOUNDS16rm, Convert__Reg1_0__Mem165_1, Feature_Not64BitMode, { MCK_GR16, MCK_Mem16 }, },
  { 427 /* bound */, X86::BOUNDS32rm, Convert__Reg1_0__Mem325_1, Feature_Not64BitMode, { MCK_GR32, MCK_Mem32 }, },
  { 433 /* bsf */, X86::BSF16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 433 /* bsf */, X86::BSF16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 433 /* bsf */, X86::BSF32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 433 /* bsf */, X86::BSF32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 433 /* bsf */, X86::BSF64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 433 /* bsf */, X86::BSF64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 452 /* bsr */, X86::BSR16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 452 /* bsr */, X86::BSR16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 452 /* bsr */, X86::BSR32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 452 /* bsr */, X86::BSR32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 452 /* bsr */, X86::BSR64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 452 /* bsr */, X86::BSR64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 471 /* bswap */, X86::BSWAP32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 471 /* bswap */, X86::BSWAP64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 491 /* bt */, X86::BT16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 491 /* bt */, X86::BT16ri8, Convert__Reg1_0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 491 /* bt */, X86::BT32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 491 /* bt */, X86::BT32ri8, Convert__Reg1_0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 491 /* bt */, X86::BT64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 491 /* bt */, X86::BT64ri8, Convert__Reg1_0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 491 /* bt */, X86::BT16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 491 /* bt */, X86::BT16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 491 /* bt */, X86::BT32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 491 /* bt */, X86::BT32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 491 /* bt */, X86::BT32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 491 /* bt */, X86::BT64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 491 /* bt */, X86::BT64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 494 /* btc */, X86::BTC16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 494 /* btc */, X86::BTC16ri8, Convert__Reg1_0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 494 /* btc */, X86::BTC32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 494 /* btc */, X86::BTC32ri8, Convert__Reg1_0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 494 /* btc */, X86::BTC64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 494 /* btc */, X86::BTC64ri8, Convert__Reg1_0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 494 /* btc */, X86::BTC16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 494 /* btc */, X86::BTC16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 494 /* btc */, X86::BTC32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 494 /* btc */, X86::BTC32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 494 /* btc */, X86::BTC32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 494 /* btc */, X86::BTC64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 494 /* btc */, X86::BTC64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 521 /* btr */, X86::BTR16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 521 /* btr */, X86::BTR16ri8, Convert__Reg1_0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 521 /* btr */, X86::BTR32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 521 /* btr */, X86::BTR32ri8, Convert__Reg1_0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 521 /* btr */, X86::BTR64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 521 /* btr */, X86::BTR64ri8, Convert__Reg1_0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 521 /* btr */, X86::BTR16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 521 /* btr */, X86::BTR16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 521 /* btr */, X86::BTR32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 521 /* btr */, X86::BTR32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 521 /* btr */, X86::BTR32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 521 /* btr */, X86::BTR64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 521 /* btr */, X86::BTR64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 540 /* bts */, X86::BTS16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 540 /* bts */, X86::BTS16ri8, Convert__Reg1_0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 540 /* bts */, X86::BTS32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 540 /* bts */, X86::BTS32ri8, Convert__Reg1_0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 540 /* bts */, X86::BTS64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 540 /* bts */, X86::BTS64ri8, Convert__Reg1_0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 540 /* bts */, X86::BTS16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 540 /* bts */, X86::BTS16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 540 /* bts */, X86::BTS32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 540 /* bts */, X86::BTS32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 540 /* bts */, X86::BTS32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 540 /* bts */, X86::BTS64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 540 /* bts */, X86::BTS64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 563 /* bzhi */, X86::BZHI32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 563 /* bzhi */, X86::BZHI32rm, Convert__Reg1_0__Mem325_1__Reg1_2, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 563 /* bzhi */, X86::BZHI64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 563 /* bzhi */, X86::BZHI64rm, Convert__Reg1_0__Mem645_1__Reg1_2, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 580 /* call */, X86::CALL16r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR16 }, },
  { 580 /* call */, X86::CALL32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 580 /* call */, X86::CALL64r, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 580 /* call */, X86::CALL64pcrel32, Convert__AbsMem1_0, Feature_In64BitMode, { MCK_AbsMem }, },
  { 580 /* call */, X86::CALLpcrel32, Convert__AbsMem1_0, Feature_Not64BitMode, { MCK_AbsMem }, },
  { 580 /* call */, X86::NACL_CALL64d, Convert__AbsMem1_0, Feature_In64BitMode, { MCK_AbsMem }, },
  { 580 /* call */, X86::CALLpcrel16, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 580 /* call */, X86::CALL16m, Convert__Mem165_0, Feature_Not64BitMode, { MCK_Mem16 }, },
  { 580 /* call */, X86::CALL16m, Convert__Mem165_0, Feature_In16BitMode, { MCK_Mem16 }, },
  { 580 /* call */, X86::CALL32m, Convert__Mem325_0, Feature_Not64BitMode, { MCK_Mem32 }, },
  { 580 /* call */, X86::CALL32m, Convert__Mem325_0, Feature_In32BitMode, { MCK_Mem32 }, },
  { 580 /* call */, X86::CALL64m, Convert__Mem645_0, Feature_In64BitMode, { MCK_Mem64 }, },
  { 580 /* call */, X86::CALL64m, Convert__Mem645_0, Feature_In64BitMode, { MCK_Mem64 }, },
  { 580 /* call */, X86::FARCALL16i, Convert__Imm1_1__Imm1_0, Feature_In16BitMode, { MCK_Imm, MCK_Imm }, },
  { 580 /* call */, X86::FARCALL32i, Convert__Imm1_1__Imm1_0, Feature_Not16BitMode, { MCK_Imm, MCK_Imm }, },
  { 585 /* calll */, X86::FARCALL32i, Convert__Imm1_1__Imm1_0, 0, { MCK_Imm, MCK_Imm }, },
  { 597 /* callw */, X86::FARCALL16i, Convert__Imm1_1__Imm1_0, 0, { MCK_Imm, MCK_Imm }, },
  { 608 /* cbw */, X86::CBW, Convert_NoOperands, 0, {  }, },
  { 612 /* cdq */, X86::CDQ, Convert_NoOperands, 0, {  }, },
  { 616 /* cdqe */, X86::CDQE, Convert_NoOperands, 0, {  }, },
  { 621 /* clac */, X86::CLAC, Convert_NoOperands, 0, {  }, },
  { 626 /* clc */, X86::CLC, Convert_NoOperands, 0, {  }, },
  { 630 /* cld */, X86::CLD, Convert_NoOperands, 0, {  }, },
  { 634 /* clflush */, X86::CLFLUSH, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 642 /* clflushopt */, X86::CLFLUSHOPT, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 653 /* clgi */, X86::CLGI, Convert_NoOperands, 0, {  }, },
  { 658 /* cli */, X86::CLI, Convert_NoOperands, 0, {  }, },
  { 662 /* clrb */, X86::XOR8rr, Convert__Reg1_0__Tie0__Reg1_0, 0, { MCK_GR8 }, },
  { 667 /* clrl */, X86::XOR32rr, Convert__Reg1_0__Tie0__Reg1_0, 0, { MCK_GR32 }, },
  { 672 /* clrq */, X86::XOR64rr, Convert__Reg1_0__Tie0__Reg1_0, 0, { MCK_GR64 }, },
  { 677 /* clrw */, X86::XOR16rr, Convert__Reg1_0__Tie0__Reg1_0, 0, { MCK_GR16 }, },
  { 692 /* clts */, X86::CLTS, Convert_NoOperands, 0, {  }, },
  { 697 /* clwb */, X86::CLWB, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 702 /* cmc */, X86::CMC, Convert_NoOperands, 0, {  }, },
  { 706 /* cmova */, X86::CMOVA16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 706 /* cmova */, X86::CMOVA16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 706 /* cmova */, X86::CMOVA32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 706 /* cmova */, X86::CMOVA32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 706 /* cmova */, X86::CMOVA64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 706 /* cmova */, X86::CMOVA64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 712 /* cmovae */, X86::CMOVAE16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 712 /* cmovae */, X86::CMOVAE16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 712 /* cmovae */, X86::CMOVAE32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 712 /* cmovae */, X86::CMOVAE32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 712 /* cmovae */, X86::CMOVAE64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 712 /* cmovae */, X86::CMOVAE64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 764 /* cmovb */, X86::CMOVB16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 764 /* cmovb */, X86::CMOVB16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 764 /* cmovb */, X86::CMOVB32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 764 /* cmovb */, X86::CMOVB32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 764 /* cmovb */, X86::CMOVB64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 764 /* cmovb */, X86::CMOVB64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 770 /* cmovbe */, X86::CMOVBE16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 770 /* cmovbe */, X86::CMOVBE16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 770 /* cmovbe */, X86::CMOVBE32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 770 /* cmovbe */, X86::CMOVBE32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 770 /* cmovbe */, X86::CMOVBE64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 770 /* cmovbe */, X86::CMOVBE64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 822 /* cmove */, X86::CMOVE16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 822 /* cmove */, X86::CMOVE16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 822 /* cmove */, X86::CMOVE32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 822 /* cmove */, X86::CMOVE32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 822 /* cmove */, X86::CMOVE64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 822 /* cmove */, X86::CMOVE64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 849 /* cmovg */, X86::CMOVG16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 849 /* cmovg */, X86::CMOVG16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 849 /* cmovg */, X86::CMOVG32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 849 /* cmovg */, X86::CMOVG32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 849 /* cmovg */, X86::CMOVG64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 849 /* cmovg */, X86::CMOVG64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 855 /* cmovge */, X86::CMOVGE16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 855 /* cmovge */, X86::CMOVGE16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 855 /* cmovge */, X86::CMOVGE32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 855 /* cmovge */, X86::CMOVGE32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 855 /* cmovge */, X86::CMOVGE64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 855 /* cmovge */, X86::CMOVGE64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 907 /* cmovl */, X86::CMOVL16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 907 /* cmovl */, X86::CMOVL16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 907 /* cmovl */, X86::CMOVL32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 907 /* cmovl */, X86::CMOVL32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 907 /* cmovl */, X86::CMOVL64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 907 /* cmovl */, X86::CMOVL64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 913 /* cmovle */, X86::CMOVLE16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 913 /* cmovle */, X86::CMOVLE16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 913 /* cmovle */, X86::CMOVLE32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 913 /* cmovle */, X86::CMOVLE32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 913 /* cmovle */, X86::CMOVLE64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 913 /* cmovle */, X86::CMOVLE64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 965 /* cmovne */, X86::CMOVNE16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 965 /* cmovne */, X86::CMOVNE16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 965 /* cmovne */, X86::CMOVNE32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 965 /* cmovne */, X86::CMOVNE32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 965 /* cmovne */, X86::CMOVNE64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 965 /* cmovne */, X86::CMOVNE64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 996 /* cmovno */, X86::CMOVNO16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 996 /* cmovno */, X86::CMOVNO16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 996 /* cmovno */, X86::CMOVNO32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 996 /* cmovno */, X86::CMOVNO32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 996 /* cmovno */, X86::CMOVNO64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 996 /* cmovno */, X86::CMOVNO64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1027 /* cmovnp */, X86::CMOVNP16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 1027 /* cmovnp */, X86::CMOVNP16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 1027 /* cmovnp */, X86::CMOVNP32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 1027 /* cmovnp */, X86::CMOVNP32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1027 /* cmovnp */, X86::CMOVNP64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 1027 /* cmovnp */, X86::CMOVNP64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1058 /* cmovns */, X86::CMOVNS16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 1058 /* cmovns */, X86::CMOVNS16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 1058 /* cmovns */, X86::CMOVNS32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 1058 /* cmovns */, X86::CMOVNS32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1058 /* cmovns */, X86::CMOVNS64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 1058 /* cmovns */, X86::CMOVNS64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1089 /* cmovo */, X86::CMOVO16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 1089 /* cmovo */, X86::CMOVO16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 1089 /* cmovo */, X86::CMOVO32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 1089 /* cmovo */, X86::CMOVO32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1089 /* cmovo */, X86::CMOVO64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 1089 /* cmovo */, X86::CMOVO64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1116 /* cmovp */, X86::CMOVP16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 1116 /* cmovp */, X86::CMOVP16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 1116 /* cmovp */, X86::CMOVP32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 1116 /* cmovp */, X86::CMOVP32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1116 /* cmovp */, X86::CMOVP64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 1116 /* cmovp */, X86::CMOVP64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1143 /* cmovs */, X86::CMOVS16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 1143 /* cmovs */, X86::CMOVS16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 1143 /* cmovs */, X86::CMOVS32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 1143 /* cmovs */, X86::CMOVS32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1143 /* cmovs */, X86::CMOVS64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 1143 /* cmovs */, X86::CMOVS64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1170 /* cmp */, X86::CMP8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMP8rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 1170 /* cmp */, X86::CMP8ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMP8rm, Convert__Reg1_0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 1170 /* cmp */, X86::CMP16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMP16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 1170 /* cmp */, X86::CMP16ri8, Convert__Reg1_0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 1170 /* cmp */, X86::CMP16ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMP16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 1170 /* cmp */, X86::CMP32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMP32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 1170 /* cmp */, X86::CMP32ri8, Convert__Reg1_0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 1170 /* cmp */, X86::CMP32ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMP32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1170 /* cmp */, X86::CMP64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 1170 /* cmp */, X86::CMP64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 1170 /* cmp */, X86::CMP64ri8, Convert__Reg1_0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 1170 /* cmp */, X86::CMP64ri32, Convert__Reg1_0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 1170 /* cmp */, X86::CMP64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1170 /* cmp */, X86::CMP16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1170 /* cmp */, X86::CMP16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 1170 /* cmp */, X86::CMP16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMP32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1170 /* cmp */, X86::CMP32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 1170 /* cmp */, X86::CMP32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMP64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1170 /* cmp */, X86::CMP64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 1170 /* cmp */, X86::CMP64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 1170 /* cmp */, X86::CMP8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 1170 /* cmp */, X86::CMP8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 1170 /* cmp */, X86::CMPPDrri, Convert__Reg1_2__Tie0__Reg1_3__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_FR32, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPPDrmi, Convert__Reg1_2__Tie0__Mem1285_3__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_FR32, MCK_Mem128 }, },
  { 1170 /* cmp */, X86::CMPPSrri, Convert__Reg1_2__Tie0__Reg1_3__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_FR32, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPPSrmi, Convert__Reg1_2__Tie0__Mem1285_3__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_FR32, MCK_Mem128 }, },
  { 1170 /* cmp */, X86::CMPSDrr, Convert__Reg1_2__Tie0__Reg1_3__Imm1_0, 0, { MCK_Imm, MCK_sd, MCK_FR32, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPSDrm, Convert__Reg1_2__Tie0__Mem645_3__Imm1_0, 0, { MCK_Imm, MCK_sd, MCK_FR32, MCK_Mem64 }, },
  { 1170 /* cmp */, X86::CMPSSrr, Convert__Reg1_2__Tie0__Reg1_3__Imm1_0, 0, { MCK_Imm, MCK_SS, MCK_FR32, MCK_FR32 }, },
  { 1170 /* cmp */, X86::CMPSSrm, Convert__Reg1_2__Tie0__Mem325_3__Imm1_0, 0, { MCK_Imm, MCK_SS, MCK_FR32, MCK_Mem32 }, },
  { 1184 /* cmppd */, X86::CMPPDrri_alt, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 1184 /* cmppd */, X86::CMPPDrmi_alt, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 1190 /* cmpps */, X86::CMPPSrri_alt, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 1190 /* cmpps */, X86::CMPPSrmi_alt, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 1201 /* cmpsb */, X86::CMPSB, Convert__DstIdx81_1__SrcIdx82_0, 0, { MCK_SrcIdx8, MCK_DstIdx8 }, },
  { 1207 /* cmpsd */, X86::CMPSL, Convert__DstIdx321_1__SrcIdx322_0, 0, { MCK_SrcIdx32, MCK_DstIdx32 }, },
  { 1207 /* cmpsd */, X86::CMPSDrr_alt, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 1207 /* cmpsd */, X86::CMPSDrm_alt, Convert__Reg1_0__Tie0__Mem645_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 1219 /* cmpsq */, X86::CMPSQ, Convert__DstIdx641_1__SrcIdx642_0, 0, { MCK_SrcIdx64, MCK_DstIdx64 }, },
  { 1225 /* cmpss */, X86::CMPSSrr_alt, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 1225 /* cmpss */, X86::CMPSSrm_alt, Convert__Reg1_0__Tie0__Mem325_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 1231 /* cmpsw */, X86::CMPSW, Convert__DstIdx161_1__SrcIdx162_0, 0, { MCK_SrcIdx16, MCK_DstIdx16 }, },
  { 1242 /* cmpxchg */, X86::CMPXCHG8rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 1242 /* cmpxchg */, X86::CMPXCHG16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 1242 /* cmpxchg */, X86::CMPXCHG32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 1242 /* cmpxchg */, X86::CMPXCHG64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 1242 /* cmpxchg */, X86::CMPXCHG16rm, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 1242 /* cmpxchg */, X86::CMPXCHG32rm, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 1242 /* cmpxchg */, X86::CMPXCHG64rm, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 1242 /* cmpxchg */, X86::CMPXCHG8rm, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 1250 /* cmpxchg16b */, X86::CMPXCHG16B, Convert__Mem1285_0, 0, { MCK_Mem128 }, },
  { 1261 /* cmpxchg8b */, X86::CMPXCHG8B, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1307 /* comisd */, X86::COMISDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1307 /* comisd */, X86::COMISDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1314 /* comiss */, X86::COMISSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1314 /* comiss */, X86::COMISSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1321 /* cpuid */, X86::CPUID, Convert_NoOperands, 0, {  }, },
  { 1327 /* cqo */, X86::CQO, Convert_NoOperands, 0, {  }, },
  { 1336 /* crc32 */, X86::CRC32r32r8, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR8 }, },
  { 1336 /* crc32 */, X86::CRC32r32r16, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR16 }, },
  { 1336 /* crc32 */, X86::CRC32r32r32, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 1336 /* crc32 */, X86::CRC32r32m16, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR32, MCK_Mem16 }, },
  { 1336 /* crc32 */, X86::CRC32r32m32, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1336 /* crc32 */, X86::CRC32r32m8, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR32, MCK_Mem8 }, },
  { 1336 /* crc32 */, X86::CRC32r64r8, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR8 }, },
  { 1336 /* crc32 */, X86::CRC32r64r64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 1336 /* crc32 */, X86::CRC32r64m64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1336 /* crc32 */, X86::CRC32r64m8, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR64, MCK_Mem8 }, },
  { 1370 /* cs */, X86::CS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 1373 /* cvtdq2pd */, X86::CVTDQ2PDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1373 /* cvtdq2pd */, X86::CVTDQ2PDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 1382 /* cvtdq2ps */, X86::CVTDQ2PSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1382 /* cvtdq2ps */, X86::CVTDQ2PSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1391 /* cvtpd2dq */, X86::CVTPD2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1391 /* cvtpd2dq */, X86::CVTPD2DQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1400 /* cvtpd2pi */, X86::MMX_CVTPD2PIirr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_FR32 }, },
  { 1400 /* cvtpd2pi */, X86::MMX_CVTPD2PIirm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR64, MCK_Mem128 }, },
  { 1409 /* cvtpd2ps */, X86::CVTPD2PSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1409 /* cvtpd2ps */, X86::CVTPD2PSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1418 /* cvtpi2pd */, X86::MMX_CVTPI2PDirr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_VR64 }, },
  { 1418 /* cvtpi2pd */, X86::MMX_CVTPI2PDirm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 1427 /* cvtpi2ps */, X86::MMX_CVTPI2PSirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_VR64 }, },
  { 1427 /* cvtpi2ps */, X86::MMX_CVTPI2PSirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 1436 /* cvtps2dq */, X86::CVTPS2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1436 /* cvtps2dq */, X86::CVTPS2DQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1445 /* cvtps2pd */, X86::CVTPS2PDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1445 /* cvtps2pd */, X86::CVTPS2PDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 1454 /* cvtps2pi */, X86::MMX_CVTPS2PIirr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_FR32 }, },
  { 1454 /* cvtps2pi */, X86::MMX_CVTPS2PIirm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR32, MCK_Mem64 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR32, MCK_Mem64 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1463 /* cvtsd2si */, X86::CVTSD2SI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1492 /* cvtsd2ss */, X86::CVTSD2SSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1492 /* cvtsd2ss */, X86::CVTSD2SSrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 1501 /* cvtsi2sd */, X86::CVTSI2SDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR32 }, },
  { 1501 /* cvtsi2sd */, X86::CVTSI2SD64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR64 }, },
  { 1501 /* cvtsi2sd */, X86::CVTSI2SDrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 1501 /* cvtsi2sd */, X86::CVTSI2SDrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 1501 /* cvtsi2sd */, X86::CVTSI2SD64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 1530 /* cvtsi2ss */, X86::CVTSI2SSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR32 }, },
  { 1530 /* cvtsi2ss */, X86::CVTSI2SS64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR64 }, },
  { 1530 /* cvtsi2ss */, X86::CVTSI2SSrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 1530 /* cvtsi2ss */, X86::CVTSI2SSrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 1530 /* cvtsi2ss */, X86::CVTSI2SS64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 1559 /* cvtss2sd */, X86::CVTSS2SDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1559 /* cvtss2sd */, X86::CVTSS2SDrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SI64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR64, MCK_Mem32 }, },
  { 1568 /* cvtss2si */, X86::CVTSS2SI64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR64, MCK_Mem32 }, },
  { 1597 /* cvttpd2dq */, X86::CVTTPD2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1597 /* cvttpd2dq */, X86::CVTTPD2DQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1607 /* cvttpd2pi */, X86::MMX_CVTTPD2PIirr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_FR32 }, },
  { 1607 /* cvttpd2pi */, X86::MMX_CVTTPD2PIirm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR64, MCK_Mem128 }, },
  { 1617 /* cvttps2dq */, X86::CVTTPS2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1617 /* cvttps2dq */, X86::CVTTPS2DQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1627 /* cvttps2pi */, X86::MMX_CVTTPS2PIirr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_FR32 }, },
  { 1627 /* cvttps2pi */, X86::MMX_CVTTPS2PIirm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR32, MCK_Mem64 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR32, MCK_Mem64 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1637 /* cvttsd2si */, X86::CVTTSD2SI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SI64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR64, MCK_Mem32 }, },
  { 1669 /* cvttss2si */, X86::CVTTSS2SI64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR64, MCK_Mem32 }, },
  { 1701 /* cwd */, X86::CWD, Convert_NoOperands, 0, {  }, },
  { 1705 /* cwde */, X86::CWDE, Convert_NoOperands, 0, {  }, },
  { 1720 /* daa */, X86::DAA, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 1724 /* das */, X86::DAS, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 1728 /* data16 */, X86::DATA16_PREFIX, Convert_NoOperands, 0, {  }, },
  { 1735 /* dec */, X86::DEC8r, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 1735 /* dec */, X86::DEC16r_alt, Convert__Reg1_0__Tie0, Feature_Not64BitMode, { MCK_GR16 }, },
  { 1735 /* dec */, X86::DEC16r, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 1735 /* dec */, X86::DEC32r_alt, Convert__Reg1_0__Tie0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 1735 /* dec */, X86::DEC32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 1735 /* dec */, X86::DEC64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 1735 /* dec */, X86::DEC16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 1735 /* dec */, X86::DEC32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1735 /* dec */, X86::DEC64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1735 /* dec */, X86::DEC8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 1759 /* div */, X86::DIV8r, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 1759 /* div */, X86::DIV16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 1759 /* div */, X86::DIV32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 1759 /* div */, X86::DIV64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 1759 /* div */, X86::DIV16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 1759 /* div */, X86::DIV32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1759 /* div */, X86::DIV64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1759 /* div */, X86::DIV8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 1759 /* div */, X86::DIV8r, Convert__Reg1_1, 0, { MCK_AL, MCK_GR8 }, },
  { 1759 /* div */, X86::DIV8m, Convert__Mem85_1, 0, { MCK_AL, MCK_Mem8 }, },
  { 1759 /* div */, X86::DIV16r, Convert__Reg1_1, 0, { MCK_AX, MCK_GR16 }, },
  { 1759 /* div */, X86::DIV16m, Convert__Mem165_1, 0, { MCK_AX, MCK_Mem16 }, },
  { 1759 /* div */, X86::DIV32r, Convert__Reg1_1, 0, { MCK_EAX, MCK_GR32 }, },
  { 1759 /* div */, X86::DIV32m, Convert__Mem325_1, 0, { MCK_EAX, MCK_Mem32 }, },
  { 1759 /* div */, X86::DIV64r, Convert__Reg1_1, 0, { MCK_RAX, MCK_GR64 }, },
  { 1759 /* div */, X86::DIV64m, Convert__Mem645_1, 0, { MCK_RAX, MCK_Mem64 }, },
  { 1773 /* divpd */, X86::DIVPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1773 /* divpd */, X86::DIVPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1779 /* divps */, X86::DIVPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1779 /* divps */, X86::DIVPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 1790 /* divsd */, X86::DIVSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1790 /* divsd */, X86::DIVSDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 1796 /* divss */, X86::DIVSSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1796 /* divss */, X86::DIVSSrm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 1807 /* dppd */, X86::DPPDrri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 1807 /* dppd */, X86::DPPDrmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 1812 /* dpps */, X86::DPPSrri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 1812 /* dpps */, X86::DPPSrmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 1817 /* ds */, X86::DS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 1820 /* emms */, X86::MMX_EMMS, Convert_NoOperands, 0, {  }, },
  { 1825 /* encls */, X86::ENCLS, Convert_NoOperands, 0, {  }, },
  { 1831 /* enclu */, X86::ENCLU, Convert_NoOperands, 0, {  }, },
  { 1837 /* enter */, X86::ENTER, Convert__Imm1_0__Imm1_1, 0, { MCK_Imm, MCK_Imm }, },
  { 1843 /* es */, X86::ES_PREFIX, Convert_NoOperands, 0, {  }, },
  { 1846 /* extractps */, X86::EXTRACTPSrr, Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32orGR64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 1846 /* extractps */, X86::EXTRACTPSmr, Convert__Mem325_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 1856 /* extrq */, X86::EXTRQ, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 1856 /* extrq */, X86::EXTRQI, Convert__Reg1_0__Tie0__ImmUnsignedi81_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_ImmUnsignedi8, MCK_ImmUnsignedi8 }, },
  { 1862 /* f2xm1 */, X86::F2XM1, Convert_NoOperands, 0, {  }, },
  { 1868 /* fabs */, X86::ABS_F, Convert_NoOperands, 0, {  }, },
  { 1873 /* fadd */, X86::ADD_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1873 /* fadd */, X86::ADD_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1873 /* fadd */, X86::ADD_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1873 /* fadd */, X86::ADD_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 1873 /* fadd */, X86::ADD_FST0r, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1873 /* fadd */, X86::ADD_FrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__regST1, 0, {  }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1884 /* faddp */, X86::ADD_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 1896 /* fbld */, X86::FBLDm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1901 /* fbstp */, X86::FBSTPm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1907 /* fchs */, X86::CHS_F, Convert_NoOperands, 0, {  }, },
  { 1912 /* fcmovb */, X86::CMOVB_F, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1919 /* fcmovbe */, X86::CMOVBE_F, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1927 /* fcmove */, X86::CMOVE_F, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1934 /* fcmovnb */, X86::CMOVNB_F, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1942 /* fcmovnbe */, X86::CMOVNBE_F, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1951 /* fcmovne */, X86::CMOVNE_F, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1959 /* fcmovnu */, X86::CMOVNP_F, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1967 /* fcmovu */, X86::CMOVP_F, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1974 /* fcom */, X86::COM_FST0r, Convert__regST1, 0, {  }, },
  { 1974 /* fcom */, X86::COM_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1974 /* fcom */, X86::FCOM32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1974 /* fcom */, X86::FCOM64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1979 /* fcomi */, X86::COM_FIr, Convert__regST1, 0, {  }, },
  { 1979 /* fcomi */, X86::COM_FIr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1979 /* fcomi */, X86::COM_FIr, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 1979 /* fcomi */, X86::COM_FIr, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 1991 /* fcomp */, X86::COMP_FST0r, Convert__regST1, 0, {  }, },
  { 1991 /* fcomp */, X86::COMP_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1991 /* fcomp */, X86::FCOMP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 1991 /* fcomp */, X86::FCOMP64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 1997 /* fcompi */, X86::COM_FIPr, Convert__regST1, 0, {  }, },
  { 1997 /* fcompi */, X86::COM_FIPr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 1997 /* fcompi */, X86::COM_FIPr, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 1997 /* fcompi */, X86::COM_FIPr, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2011 /* fcompp */, X86::FCOMPP, Convert_NoOperands, 0, {  }, },
  { 2031 /* fcos */, X86::COS_F, Convert_NoOperands, 0, {  }, },
  { 2036 /* fdecstp */, X86::FDECSTP, Convert_NoOperands, 0, {  }, },
  { 2044 /* fdiv */, X86::DIV_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2044 /* fdiv */, X86::DIV_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2044 /* fdiv */, X86::DIV_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2044 /* fdiv */, X86::DIV_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2044 /* fdiv */, X86::DIV_FST0r, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2044 /* fdiv */, X86::DIV_FrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2055 /* fdivp */, X86::DIV_FPrST0, Convert__regST1, 0, {  }, },
  { 2055 /* fdivp */, X86::DIV_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2055 /* fdivp */, X86::DIV_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2055 /* fdivp */, X86::DIV_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2055 /* fdivp */, X86::DIV_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2061 /* fdivr */, X86::DIVR_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2061 /* fdivr */, X86::DIVR_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2061 /* fdivr */, X86::DIVR_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2061 /* fdivr */, X86::DIVR_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2061 /* fdivr */, X86::DIVR_FST0r, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2061 /* fdivr */, X86::DIVR_FrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2074 /* fdivrp */, X86::DIVR_FPrST0, Convert__regST1, 0, {  }, },
  { 2074 /* fdivrp */, X86::DIVR_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2074 /* fdivrp */, X86::DIVR_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2074 /* fdivrp */, X86::DIVR_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2074 /* fdivrp */, X86::DIVR_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2094 /* femms */, X86::FEMMS, Convert_NoOperands, 0, {  }, },
  { 2100 /* ffree */, X86::FFREE, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2106 /* fiadd */, X86::ADD_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2106 /* fiadd */, X86::ADD_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2126 /* ficom */, X86::FICOM16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2126 /* ficom */, X86::FICOM32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2139 /* ficomp */, X86::FICOMP16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2139 /* ficomp */, X86::FICOMP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2169 /* fidiv */, X86::DIV_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2169 /* fidiv */, X86::DIV_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2182 /* fidivr */, X86::DIVR_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2182 /* fidivr */, X86::DIVR_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2212 /* fild */, X86::ILD_F16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2212 /* fild */, X86::ILD_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2212 /* fild */, X86::ILD_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2236 /* fimul */, X86::MUL_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2236 /* fimul */, X86::MUL_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2256 /* fincstp */, X86::FINCSTP, Convert_NoOperands, 0, {  }, },
  { 2264 /* fist */, X86::IST_F16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2264 /* fist */, X86::IST_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2275 /* fistp */, X86::IST_FP16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2275 /* fistp */, X86::IST_FP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2275 /* fistp */, X86::IST_FP64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2309 /* fisttp */, X86::ISTT_FP16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2309 /* fisttp */, X86::ISTT_FP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2309 /* fisttp */, X86::ISTT_FP64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2341 /* fisub */, X86::SUB_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2341 /* fisub */, X86::SUB_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2354 /* fisubr */, X86::SUBR_FI16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2354 /* fisubr */, X86::SUBR_FI32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2384 /* fld */, X86::LD_Frr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2384 /* fld */, X86::LD_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2384 /* fld */, X86::LD_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2384 /* fld */, X86::LD_F80m, Convert__Mem805_0, 0, { MCK_Mem80 }, },
  { 2388 /* fld1 */, X86::LD_F1, Convert_NoOperands, 0, {  }, },
  { 2393 /* fldcw */, X86::FLDCW16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2399 /* fldenv */, X86::FLDENVm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2411 /* fldl2e */, X86::FLDL2E, Convert_NoOperands, 0, {  }, },
  { 2418 /* fldl2t */, X86::FLDL2T, Convert_NoOperands, 0, {  }, },
  { 2425 /* fldlg2 */, X86::FLDLG2, Convert_NoOperands, 0, {  }, },
  { 2432 /* fldln2 */, X86::FLDLN2, Convert_NoOperands, 0, {  }, },
  { 2439 /* fldpi */, X86::FLDPI, Convert_NoOperands, 0, {  }, },
  { 2455 /* fldz */, X86::LD_F0, Convert_NoOperands, 0, {  }, },
  { 2460 /* fmul */, X86::MUL_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2460 /* fmul */, X86::MUL_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2460 /* fmul */, X86::MUL_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2460 /* fmul */, X86::MUL_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2460 /* fmul */, X86::MUL_FST0r, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2460 /* fmul */, X86::MUL_FrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__regST1, 0, {  }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2471 /* fmulp */, X86::MUL_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2483 /* fnclex */, X86::FNCLEX, Convert_NoOperands, 0, {  }, },
  { 2490 /* fninit */, X86::FNINIT, Convert_NoOperands, 0, {  }, },
  { 2497 /* fnop */, X86::FNOP, Convert_NoOperands, 0, {  }, },
  { 2502 /* fnsave */, X86::FSAVEm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2509 /* fnstcw */, X86::FNSTCW16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2516 /* fnstenv */, X86::FSTENVm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2524 /* fnstsw */, X86::FNSTSW16r, Convert_NoOperands, 0, {  }, },
  { 2524 /* fnstsw */, X86::FNSTSW16r, Convert_NoOperands, 0, { MCK_AL }, },
  { 2524 /* fnstsw */, X86::FNSTSW16r, Convert_NoOperands, 0, { MCK_AX }, },
  { 2524 /* fnstsw */, X86::FNSTSW16r, Convert_NoOperands, 0, { MCK_EAX }, },
  { 2524 /* fnstsw */, X86::FNSTSWm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2531 /* fpatan */, X86::FPATAN, Convert_NoOperands, 0, {  }, },
  { 2538 /* fprem */, X86::FPREM, Convert_NoOperands, 0, {  }, },
  { 2544 /* fprem1 */, X86::FPREM1, Convert_NoOperands, 0, {  }, },
  { 2551 /* fptan */, X86::FPTAN, Convert_NoOperands, 0, {  }, },
  { 2557 /* frndint */, X86::FRNDINT, Convert_NoOperands, 0, {  }, },
  { 2565 /* frstor */, X86::FRSTORm, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2572 /* fs */, X86::FS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 2575 /* fscale */, X86::FSCALE, Convert_NoOperands, 0, {  }, },
  { 2582 /* fsin */, X86::SIN_F, Convert_NoOperands, 0, {  }, },
  { 2587 /* fsincos */, X86::FSINCOS, Convert_NoOperands, 0, {  }, },
  { 2595 /* fsqrt */, X86::SQRT_F, Convert_NoOperands, 0, {  }, },
  { 2601 /* fst */, X86::ST_Frr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2601 /* fst */, X86::ST_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2601 /* fst */, X86::ST_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2610 /* fstp */, X86::ST_FPrr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2610 /* fstp */, X86::ST_FP32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2610 /* fstp */, X86::ST_FP64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2610 /* fstp */, X86::ST_FP80m, Convert__Mem805_0, 0, { MCK_Mem80 }, },
  { 2638 /* fsub */, X86::SUB_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2638 /* fsub */, X86::SUB_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2638 /* fsub */, X86::SUB_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2638 /* fsub */, X86::SUB_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2638 /* fsub */, X86::SUB_FST0r, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2638 /* fsub */, X86::SUB_FrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2649 /* fsubp */, X86::SUB_FPrST0, Convert__regST1, 0, {  }, },
  { 2649 /* fsubp */, X86::SUB_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2649 /* fsubp */, X86::SUB_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2649 /* fsubp */, X86::SUB_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2649 /* fsubp */, X86::SUB_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2655 /* fsubr */, X86::SUBR_FST0r, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2655 /* fsubr */, X86::SUBR_F32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2655 /* fsubr */, X86::SUBR_F64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2655 /* fsubr */, X86::SUBR_FST0r, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2655 /* fsubr */, X86::SUBR_FST0r, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2655 /* fsubr */, X86::SUBR_FrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2668 /* fsubrp */, X86::SUBR_FPrST0, Convert__regST1, 0, {  }, },
  { 2668 /* fsubrp */, X86::SUBR_FPrST0, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2668 /* fsubrp */, X86::SUBR_FPrST0, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2668 /* fsubrp */, X86::SUBR_FPrST0, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2668 /* fsubrp */, X86::SUBR_FPrST0, Convert__Reg1_0, 0, { MCK_RST, MCK_ST0 }, },
  { 2688 /* ftst */, X86::TST_F, Convert_NoOperands, 0, {  }, },
  { 2693 /* fucom */, X86::UCOM_Fr, Convert__regST1, 0, {  }, },
  { 2693 /* fucom */, X86::UCOM_Fr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2699 /* fucomi */, X86::UCOM_FIr, Convert__regST1, 0, {  }, },
  { 2699 /* fucomi */, X86::UCOM_FIr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2699 /* fucomi */, X86::UCOM_FIr, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2699 /* fucomi */, X86::UCOM_FIr, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2706 /* fucomp */, X86::UCOM_FPr, Convert__regST1, 0, {  }, },
  { 2706 /* fucomp */, X86::UCOM_FPr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2713 /* fucompi */, X86::UCOM_FIPr, Convert__regST1, 0, {  }, },
  { 2713 /* fucompi */, X86::UCOM_FIPr, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2713 /* fucompi */, X86::UCOM_FIPr, Convert__regST0, 0, { MCK_ST0, MCK_ST0 }, },
  { 2713 /* fucompi */, X86::UCOM_FIPr, Convert__Reg1_1, 0, { MCK_ST0, MCK_RST }, },
  { 2721 /* fucompp */, X86::UCOM_FPPr, Convert_NoOperands, 0, {  }, },
  { 2729 /* fxam */, X86::FXAM, Convert_NoOperands, 0, {  }, },
  { 2734 /* fxch */, X86::XCH_F, Convert__regST1, 0, {  }, },
  { 2734 /* fxch */, X86::XCH_F, Convert__Reg1_0, 0, { MCK_RST }, },
  { 2739 /* fxrstor */, X86::FXRSTOR, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 2747 /* fxrstor64 */, X86::FXRSTOR64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 2757 /* fxsave */, X86::FXSAVE, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 2764 /* fxsave64 */, X86::FXSAVE64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 2773 /* fxtract */, X86::FXTRACT, Convert_NoOperands, 0, {  }, },
  { 2781 /* fyl2x */, X86::FYL2X, Convert_NoOperands, 0, {  }, },
  { 2787 /* fyl2xp1 */, X86::FYL2XP1, Convert_NoOperands, 0, {  }, },
  { 2795 /* getsec */, X86::GETSEC, Convert_NoOperands, 0, {  }, },
  { 2802 /* gs */, X86::GS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 2805 /* haddpd */, X86::HADDPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 2805 /* haddpd */, X86::HADDPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 2812 /* haddps */, X86::HADDPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 2812 /* haddps */, X86::HADDPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 2819 /* hlt */, X86::HLT, Convert_NoOperands, 0, {  }, },
  { 2823 /* hsubpd */, X86::HSUBPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 2823 /* hsubpd */, X86::HSUBPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 2830 /* hsubps */, X86::HSUBPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 2830 /* hsubps */, X86::HSUBPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 2837 /* idiv */, X86::IDIV8r, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 2837 /* idiv */, X86::IDIV16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 2837 /* idiv */, X86::IDIV32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 2837 /* idiv */, X86::IDIV64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 2837 /* idiv */, X86::IDIV16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2837 /* idiv */, X86::IDIV32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2837 /* idiv */, X86::IDIV64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2837 /* idiv */, X86::IDIV8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 2837 /* idiv */, X86::IDIV8r, Convert__Reg1_1, 0, { MCK_AL, MCK_GR8 }, },
  { 2837 /* idiv */, X86::IDIV8m, Convert__Mem85_1, 0, { MCK_AL, MCK_Mem8 }, },
  { 2837 /* idiv */, X86::IDIV16r, Convert__Reg1_1, 0, { MCK_AX, MCK_GR16 }, },
  { 2837 /* idiv */, X86::IDIV16m, Convert__Mem165_1, 0, { MCK_AX, MCK_Mem16 }, },
  { 2837 /* idiv */, X86::IDIV32r, Convert__Reg1_1, 0, { MCK_EAX, MCK_GR32 }, },
  { 2837 /* idiv */, X86::IDIV32m, Convert__Mem325_1, 0, { MCK_EAX, MCK_Mem32 }, },
  { 2837 /* idiv */, X86::IDIV64r, Convert__Reg1_1, 0, { MCK_RAX, MCK_GR64 }, },
  { 2837 /* idiv */, X86::IDIV64m, Convert__Mem645_1, 0, { MCK_RAX, MCK_Mem64 }, },
  { 2866 /* imul */, X86::IMUL8r, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 2866 /* imul */, X86::IMUL16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 2866 /* imul */, X86::IMUL32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 2866 /* imul */, X86::IMUL64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 2866 /* imul */, X86::IMUL16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2866 /* imul */, X86::IMUL32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2866 /* imul */, X86::IMUL64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2866 /* imul */, X86::IMUL8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 2866 /* imul */, X86::IMUL16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 2866 /* imul */, X86::IMUL16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 2866 /* imul */, X86::IMUL32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 2866 /* imul */, X86::IMUL32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 2866 /* imul */, X86::IMUL64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 2866 /* imul */, X86::IMUL64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 2866 /* imul */, X86::IMUL16rri8, Convert__Reg1_0__Reg1_1__ImmSExti16i81_2, 0, { MCK_GR16, MCK_GR16, MCK_ImmSExti16i8 }, },
  { 2866 /* imul */, X86::IMUL16rri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_GR16, MCK_GR16, MCK_Imm }, },
  { 2866 /* imul */, X86::IMUL16rmi8, Convert__Reg1_0__Mem165_1__ImmSExti16i81_2, 0, { MCK_GR16, MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 2866 /* imul */, X86::IMUL16rmi, Convert__Reg1_0__Mem165_1__Imm1_2, 0, { MCK_GR16, MCK_Mem16, MCK_Imm }, },
  { 2866 /* imul */, X86::IMUL32rri8, Convert__Reg1_0__Reg1_1__ImmSExti32i81_2, 0, { MCK_GR32, MCK_GR32, MCK_ImmSExti32i8 }, },
  { 2866 /* imul */, X86::IMUL32rri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_GR32, MCK_GR32, MCK_Imm }, },
  { 2866 /* imul */, X86::IMUL32rmi8, Convert__Reg1_0__Mem325_1__ImmSExti32i81_2, 0, { MCK_GR32, MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 2866 /* imul */, X86::IMUL32rmi, Convert__Reg1_0__Mem325_1__Imm1_2, 0, { MCK_GR32, MCK_Mem32, MCK_Imm }, },
  { 2866 /* imul */, X86::IMUL64rri8, Convert__Reg1_0__Reg1_1__ImmSExti64i81_2, 0, { MCK_GR64, MCK_GR64, MCK_ImmSExti64i8 }, },
  { 2866 /* imul */, X86::IMUL64rri32, Convert__Reg1_0__Reg1_1__ImmSExti64i321_2, 0, { MCK_GR64, MCK_GR64, MCK_ImmSExti64i32 }, },
  { 2866 /* imul */, X86::IMUL64rmi8, Convert__Reg1_0__Mem645_1__ImmSExti64i81_2, 0, { MCK_GR64, MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 2866 /* imul */, X86::IMUL64rmi32, Convert__Reg1_0__Mem645_1__ImmSExti64i321_2, 0, { MCK_GR64, MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 2877 /* imull */, X86::IMUL32rri8, Convert__Reg1_0__Reg1_0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 2877 /* imull */, X86::IMUL32rri, Convert__Reg1_0__Reg1_0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 2883 /* imulq */, X86::IMUL64rri8, Convert__Reg1_0__Reg1_0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 2883 /* imulq */, X86::IMUL64rri32, Convert__Reg1_0__Reg1_0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 2889 /* imulw */, X86::IMUL16rri8, Convert__Reg1_0__Reg1_0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 2889 /* imulw */, X86::IMUL16rri, Convert__Reg1_0__Reg1_0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 2895 /* in */, X86::IN8rr, Convert_NoOperands, 0, { MCK_AL, MCK_DX }, },
  { 2895 /* in */, X86::IN8ri, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 2895 /* in */, X86::IN16rr, Convert_NoOperands, 0, { MCK_AX, MCK_DX }, },
  { 2895 /* in */, X86::IN16ri, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 2895 /* in */, X86::IN32rr, Convert_NoOperands, 0, { MCK_EAX, MCK_DX }, },
  { 2895 /* in */, X86::IN32ri, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 2898 /* inb */, X86::IN8rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 2898 /* inb */, X86::IN8ri, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 2902 /* inc */, X86::INC8r, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 2902 /* inc */, X86::INC16r_alt, Convert__Reg1_0__Tie0, Feature_Not64BitMode, { MCK_GR16 }, },
  { 2902 /* inc */, X86::INC16r, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 2902 /* inc */, X86::INC32r_alt, Convert__Reg1_0__Tie0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 2902 /* inc */, X86::INC32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 2902 /* inc */, X86::INC64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 2902 /* inc */, X86::INC16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 2902 /* inc */, X86::INC32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 2902 /* inc */, X86::INC64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 2902 /* inc */, X86::INC8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 2926 /* inl */, X86::IN32rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 2926 /* inl */, X86::IN32ri, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 2930 /* insb */, X86::INSB, Convert__DstIdx81_0, 0, { MCK_DstIdx8, MCK_DX }, },
  { 2935 /* insd */, X86::INSL, Convert__DstIdx321_0, 0, { MCK_DstIdx32, MCK_DX }, },
  { 2940 /* insertps */, X86::INSERTPSrr, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 2940 /* insertps */, X86::INSERTPSrm, Convert__Reg1_0__Tie0__Mem325_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 2949 /* insertq */, X86::INSERTQ, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 2949 /* insertq */, X86::INSERTQI, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8, MCK_ImmUnsignedi8 }, },
  { 2962 /* insw */, X86::INSW, Convert__DstIdx161_0, 0, { MCK_DstIdx16, MCK_DX }, },
  { 2967 /* int */, X86::INT, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 2971 /* int3 */, X86::INT3, Convert_NoOperands, 0, {  }, },
  { 2976 /* into */, X86::INTO, Convert_NoOperands, 0, {  }, },
  { 2981 /* invd */, X86::INVD, Convert_NoOperands, 0, {  }, },
  { 2986 /* invept */, X86::INVEPT32, Convert__Reg1_0__Mem1285_1, Feature_Not64BitMode, { MCK_GR32, MCK_Mem128 }, },
  { 2986 /* invept */, X86::INVEPT64, Convert__Reg1_0__Mem1285_1, Feature_In64BitMode, { MCK_GR64, MCK_Mem128 }, },
  { 2993 /* invlpg */, X86::INVLPG, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 3000 /* invlpga */, X86::INVLPGA32, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX, MCK_ECX }, },
  { 3000 /* invlpga */, X86::INVLPGA64, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX, MCK_ECX }, },
  { 3008 /* invpcid */, X86::INVPCID32, Convert__Reg1_0__Mem1285_1, Feature_Not64BitMode, { MCK_GR32, MCK_Mem128 }, },
  { 3008 /* invpcid */, X86::INVPCID64, Convert__Reg1_0__Mem1285_1, Feature_In64BitMode, { MCK_GR64, MCK_Mem128 }, },
  { 3016 /* invvpid */, X86::INVVPID32, Convert__Reg1_0__Mem1285_1, Feature_Not64BitMode, { MCK_GR32, MCK_Mem128 }, },
  { 3016 /* invvpid */, X86::INVVPID64, Convert__Reg1_0__Mem1285_1, Feature_In64BitMode, { MCK_GR64, MCK_Mem128 }, },
  { 3024 /* inw */, X86::IN16rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 3024 /* inw */, X86::IN16ri, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 3028 /* iret */, X86::IRET16, Convert_NoOperands, 0, {  }, },
  { 3033 /* iretd */, X86::IRET32, Convert_NoOperands, 0, {  }, },
  { 3045 /* iretq */, X86::IRET64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 3057 /* ja */, X86::JA_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3060 /* jae */, X86::JAE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3064 /* jb */, X86::JB_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3067 /* jbe */, X86::JBE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3071 /* jcxz */, X86::JCXZ, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3076 /* je */, X86::JE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3079 /* jecxz */, X86::JECXZ, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3085 /* jg */, X86::JG_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3088 /* jge */, X86::JGE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3092 /* jl */, X86::JL_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3095 /* jle */, X86::JLE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3099 /* jmp */, X86::JMP16r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR16 }, },
  { 3099 /* jmp */, X86::JMP32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 3099 /* jmp */, X86::JMP64r, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 3099 /* jmp */, X86::JMP_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3099 /* jmp */, X86::JMP16m, Convert__Mem165_0, Feature_Not64BitMode, { MCK_Mem16 }, },
  { 3099 /* jmp */, X86::JMP16m, Convert__Mem165_0, Feature_In16BitMode, { MCK_Mem16 }, },
  { 3099 /* jmp */, X86::JMP32m, Convert__Mem325_0, Feature_Not64BitMode, { MCK_Mem32 }, },
  { 3099 /* jmp */, X86::JMP32m, Convert__Mem325_0, Feature_In32BitMode, { MCK_Mem32 }, },
  { 3099 /* jmp */, X86::JMP64m, Convert__Mem645_0, Feature_In64BitMode, { MCK_Mem64 }, },
  { 3099 /* jmp */, X86::JMP64m, Convert__Mem645_0, Feature_In64BitMode, { MCK_Mem64 }, },
  { 3099 /* jmp */, X86::FARJMP16i, Convert__Imm1_1__Imm1_0, Feature_In16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3099 /* jmp */, X86::FARJMP32i, Convert__Imm1_1__Imm1_0, Feature_Not16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3103 /* jmpl */, X86::FARJMP32i, Convert__Imm1_1__Imm1_0, 0, { MCK_Imm, MCK_Imm }, },
  { 3113 /* jmpw */, X86::FARJMP16i, Convert__Imm1_1__Imm1_0, 0, { MCK_Imm, MCK_Imm }, },
  { 3118 /* jne */, X86::JNE_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3122 /* jno */, X86::JNO_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3126 /* jnp */, X86::JNP_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3130 /* jns */, X86::JNS_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3134 /* jo */, X86::JO_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3137 /* jp */, X86::JP_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3140 /* jrcxz */, X86::JRCXZ, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3146 /* js */, X86::JS_1, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3149 /* kandb */, X86::KANDBrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3155 /* kandd */, X86::KANDDrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3161 /* kandnb */, X86::KANDNBrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3168 /* kandnd */, X86::KANDNDrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3175 /* kandnq */, X86::KANDNQrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3182 /* kandnw */, X86::KANDNWrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3189 /* kandq */, X86::KANDQrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3195 /* kandw */, X86::KANDWrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3201 /* kmovb */, X86::KMOVBrk, Convert__Reg1_0__Reg1_1, Feature_HasDQI, { MCK_GR32, MCK_VK1 }, },
  { 3201 /* kmovb */, X86::KMOVBkr, Convert__Reg1_0__Reg1_1, Feature_HasDQI, { MCK_VK1, MCK_GR32 }, },
  { 3201 /* kmovb */, X86::KMOVBkk, Convert__Reg1_0__Reg1_1, Feature_HasDQI, { MCK_VK1, MCK_VK1 }, },
  { 3201 /* kmovb */, X86::KMOVBkm, Convert__Reg1_0__Mem85_1, Feature_HasDQI, { MCK_VK1, MCK_Mem8 }, },
  { 3201 /* kmovb */, X86::KMOVBmk, Convert__Mem85_0__Reg1_1, Feature_HasDQI, { MCK_Mem8, MCK_VK1 }, },
  { 3207 /* kmovd */, X86::KMOVDrk, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_GR32, MCK_VK1 }, },
  { 3207 /* kmovd */, X86::KMOVDkr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VK1, MCK_GR32 }, },
  { 3207 /* kmovd */, X86::KMOVDkk, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3207 /* kmovd */, X86::KMOVDkm, Convert__Reg1_0__Mem325_1, Feature_HasBWI, { MCK_VK1, MCK_Mem32 }, },
  { 3207 /* kmovd */, X86::KMOVDmk, Convert__Mem325_0__Reg1_1, Feature_HasBWI, { MCK_Mem32, MCK_VK1 }, },
  { 3213 /* kmovq */, X86::KMOVQrk, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_GR64, MCK_VK1 }, },
  { 3213 /* kmovq */, X86::KMOVQkr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VK1, MCK_GR64 }, },
  { 3213 /* kmovq */, X86::KMOVQkk, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3213 /* kmovq */, X86::KMOVQkm, Convert__Reg1_0__Mem645_1, Feature_HasBWI, { MCK_VK1, MCK_Mem64 }, },
  { 3213 /* kmovq */, X86::KMOVQmk, Convert__Mem645_0__Reg1_1, Feature_HasBWI, { MCK_Mem64, MCK_VK1 }, },
  { 3219 /* kmovw */, X86::KMOVWrk, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_VK1 }, },
  { 3219 /* kmovw */, X86::KMOVWkr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VK1, MCK_GR32 }, },
  { 3219 /* kmovw */, X86::KMOVWkk, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VK1, MCK_VK1 }, },
  { 3219 /* kmovw */, X86::KMOVWkm, Convert__Reg1_0__Mem165_1, Feature_HasAVX512, { MCK_VK1, MCK_Mem16 }, },
  { 3219 /* kmovw */, X86::KMOVWmk, Convert__Mem165_0__Reg1_1, Feature_HasAVX512, { MCK_Mem16, MCK_VK1 }, },
  { 3225 /* knotb */, X86::KNOTBrr, Convert__Reg1_0__Reg1_1, Feature_HasDQI, { MCK_VK1, MCK_VK1 }, },
  { 3231 /* knotd */, X86::KNOTDrr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3237 /* knotq */, X86::KNOTQrr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3243 /* knotw */, X86::KNOTWrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VK1, MCK_VK1 }, },
  { 3249 /* korb */, X86::KORBrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3254 /* kord */, X86::KORDrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3259 /* korq */, X86::KORQrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3264 /* kortestb */, X86::KORTESTBrr, Convert__Reg1_0__Reg1_1, Feature_HasDQI, { MCK_VK1, MCK_VK1 }, },
  { 3273 /* kortestd */, X86::KORTESTDrr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3282 /* kortestq */, X86::KORTESTQrr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VK1, MCK_VK1 }, },
  { 3291 /* kortestw */, X86::KORTESTWrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VK1, MCK_VK1 }, },
  { 3300 /* korw */, X86::KORWrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3305 /* kshiftlb */, X86::KSHIFTLBri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_ImmUnsignedi8 }, },
  { 3314 /* kshiftld */, X86::KSHIFTLDri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_ImmUnsignedi8 }, },
  { 3323 /* kshiftlq */, X86::KSHIFTLQri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_ImmUnsignedi8 }, },
  { 3332 /* kshiftlw */, X86::KSHIFTLWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_ImmUnsignedi8 }, },
  { 3341 /* kshiftrb */, X86::KSHIFTRBri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_ImmUnsignedi8 }, },
  { 3350 /* kshiftrd */, X86::KSHIFTRDri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_ImmUnsignedi8 }, },
  { 3359 /* kshiftrq */, X86::KSHIFTRQri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_ImmUnsignedi8 }, },
  { 3368 /* kshiftrw */, X86::KSHIFTRWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_ImmUnsignedi8 }, },
  { 3377 /* kunpckbw */, X86::KUNPCKBWrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3386 /* kxnorb */, X86::KXNORBrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3393 /* kxnord */, X86::KXNORDrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3400 /* kxnorq */, X86::KXNORQrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3407 /* kxnorw */, X86::KXNORWrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3414 /* kxorb */, X86::KXORBrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasDQI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3420 /* kxord */, X86::KXORDrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3426 /* kxorq */, X86::KXORQrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3432 /* kxorw */, X86::KXORWrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VK1, MCK_VK1 }, },
  { 3438 /* lahf */, X86::LAHF, Convert_NoOperands, 0, {  }, },
  { 3443 /* lar */, X86::LAR16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 3443 /* lar */, X86::LAR16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 3443 /* lar */, X86::LAR32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 3443 /* lar */, X86::LAR32rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR32, MCK_Mem16 }, },
  { 3443 /* lar */, X86::LAR64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR32 }, },
  { 3443 /* lar */, X86::LAR64rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR64, MCK_Mem16 }, },
  { 3462 /* lcall */, X86::FARCALL32m, Convert__Mem5_0, Feature_Not16BitMode, { MCK_Mem }, },
  { 3462 /* lcall */, X86::FARCALL16m, Convert__Mem5_0, Feature_In16BitMode, { MCK_Mem }, },
  { 3462 /* lcall */, X86::FARCALL16m, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 3462 /* lcall */, X86::FARCALL32m, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 3462 /* lcall */, X86::FARCALL64, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 3462 /* lcall */, X86::FARCALL16i, Convert__Imm1_1__Imm1_0, Feature_Not64BitMode, { MCK_Imm, MCK_Imm }, },
  { 3462 /* lcall */, X86::FARCALL32i, Convert__Imm1_1__Imm1_0, Feature_Not64BitMode, { MCK_Imm, MCK_Imm }, },
  { 3462 /* lcall */, X86::FARCALL32i, Convert__Imm1_1__Imm1_0, Feature_Not16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3462 /* lcall */, X86::FARCALL16i, Convert__Imm1_1__Imm1_0, Feature_In16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3489 /* lddqu */, X86::LDDQUrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3495 /* ldmxcsr */, X86::LDMXCSR, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 3503 /* lds */, X86::LDS16rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR16, MCK_Mem }, },
  { 3503 /* lds */, X86::LDS32rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR32, MCK_Mem }, },
  { 3517 /* lea */, X86::LEA16r, Convert__Reg1_0__Mem5_1, 0, { MCK_GR16, MCK_Mem }, },
  { 3517 /* lea */, X86::LEA32r, Convert__Reg1_0__Mem5_1, Feature_Not64BitMode, { MCK_GR32, MCK_Mem }, },
  { 3517 /* lea */, X86::LEA64_32r, Convert__Reg1_0__Mem5_1, Feature_In64BitMode, { MCK_GR32, MCK_Mem }, },
  { 3517 /* lea */, X86::LEA64r, Convert__Reg1_0__Mem5_1, 0, { MCK_GR64, MCK_Mem }, },
  { 3531 /* leave */, X86::LEAVE, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 3531 /* leave */, X86::LEAVE64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 3542 /* les */, X86::LES16rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR16, MCK_Mem }, },
  { 3542 /* les */, X86::LES32rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR32, MCK_Mem }, },
  { 3556 /* lfence */, X86::LFENCE, Convert_NoOperands, 0, {  }, },
  { 3563 /* lfs */, X86::LFS16rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR16, MCK_Mem }, },
  { 3563 /* lfs */, X86::LFS32rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR32, MCK_Mem }, },
  { 3563 /* lfs */, X86::LFS64rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR64, MCK_Mem }, },
  { 3582 /* lgdt */, X86::LGDT16m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 3582 /* lgdt */, X86::LGDT32m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 3582 /* lgdt */, X86::LGDT64m, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 3605 /* lgs */, X86::LGS16rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR16, MCK_Mem }, },
  { 3605 /* lgs */, X86::LGS32rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR32, MCK_Mem }, },
  { 3605 /* lgs */, X86::LGS64rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR64, MCK_Mem }, },
  { 3624 /* lidt */, X86::LIDT16m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 3624 /* lidt */, X86::LIDT32m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 3624 /* lidt */, X86::LIDT64m, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP32m, Convert__Mem5_0, Feature_Not16BitMode, { MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP16m, Convert__Mem5_0, Feature_In16BitMode, { MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP16m, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP32m, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP64, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 3647 /* ljmp */, X86::FARJMP16i, Convert__Imm1_1__Imm1_0, Feature_Not64BitMode, { MCK_Imm, MCK_Imm }, },
  { 3647 /* ljmp */, X86::FARJMP32i, Convert__Imm1_1__Imm1_0, Feature_Not64BitMode, { MCK_Imm, MCK_Imm }, },
  { 3647 /* ljmp */, X86::FARJMP32i, Convert__Imm1_1__Imm1_0, Feature_Not16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3647 /* ljmp */, X86::FARJMP16i, Convert__Imm1_1__Imm1_0, Feature_In16BitMode, { MCK_Imm, MCK_Imm }, },
  { 3670 /* lldt */, X86::LLDT16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 3670 /* lldt */, X86::LLDT16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 3681 /* lmsw */, X86::LMSW16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 3681 /* lmsw */, X86::LMSW16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 3692 /* lock */, X86::LOCK_PREFIX, Convert_NoOperands, 0, {  }, },
  { 3697 /* lods */, X86::LODSB, Convert__SrcIdx82_1, 0, { MCK_AL, MCK_SrcIdx8 }, },
  { 3697 /* lods */, X86::LODSW, Convert__SrcIdx162_1, 0, { MCK_AX, MCK_SrcIdx16 }, },
  { 3697 /* lods */, X86::LODSL, Convert__SrcIdx322_1, 0, { MCK_EAX, MCK_SrcIdx32 }, },
  { 3697 /* lods */, X86::LODSQ, Convert__SrcIdx642_1, Feature_In64BitMode, { MCK_RAX, MCK_SrcIdx64 }, },
  { 3702 /* lodsb */, X86::LODSB, Convert__SrcIdx82_0, 0, { MCK_SrcIdx8 }, },
  { 3702 /* lodsb */, X86::LODSB, Convert__SrcIdx82_1, 0, { MCK_AL, MCK_SrcIdx8 }, },
  { 3708 /* lodsd */, X86::LODSL, Convert__SrcIdx322_0, 0, { MCK_SrcIdx32 }, },
  { 3708 /* lodsd */, X86::LODSL, Convert__SrcIdx322_1, 0, { MCK_EAX, MCK_SrcIdx32 }, },
  { 3720 /* lodsq */, X86::LODSQ, Convert__SrcIdx642_0, Feature_In64BitMode, { MCK_SrcIdx64 }, },
  { 3720 /* lodsq */, X86::LODSQ, Convert__SrcIdx642_1, 0, { MCK_RAX, MCK_SrcIdx64 }, },
  { 3726 /* lodsw */, X86::LODSW, Convert__SrcIdx162_0, 0, { MCK_SrcIdx16 }, },
  { 3726 /* lodsw */, X86::LODSW, Convert__SrcIdx162_1, 0, { MCK_AX, MCK_SrcIdx16 }, },
  { 3732 /* loop */, X86::LOOP, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3737 /* loope */, X86::LOOPE, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3743 /* loopne */, X86::LOOPNE, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 3768 /* lsl */, X86::LSL16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 3768 /* lsl */, X86::LSL16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 3768 /* lsl */, X86::LSL32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 3768 /* lsl */, X86::LSL32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 3768 /* lsl */, X86::LSL64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 3768 /* lsl */, X86::LSL64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 3787 /* lss */, X86::LSS16rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR16, MCK_Mem }, },
  { 3787 /* lss */, X86::LSS32rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR32, MCK_Mem }, },
  { 3787 /* lss */, X86::LSS64rm, Convert__Reg1_0__Mem5_1, 0, { MCK_GR64, MCK_Mem }, },
  { 3806 /* ltr */, X86::LTRr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 3806 /* ltr */, X86::LTRm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 3815 /* lzcnt */, X86::LZCNT16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 3815 /* lzcnt */, X86::LZCNT16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 3815 /* lzcnt */, X86::LZCNT32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 3815 /* lzcnt */, X86::LZCNT32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 3815 /* lzcnt */, X86::LZCNT64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 3815 /* lzcnt */, X86::LZCNT64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 3842 /* maskmovdqu */, X86::MASKMOVDQU, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_FR32, MCK_FR32 }, },
  { 3842 /* maskmovdqu */, X86::MASKMOVDQU64, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_FR32, MCK_FR32 }, },
  { 3853 /* maskmovq */, X86::MMX_MASKMOVQ, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_VR64, MCK_VR64 }, },
  { 3853 /* maskmovq */, X86::MMX_MASKMOVQ64, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_VR64, MCK_VR64 }, },
  { 3862 /* maxpd */, X86::MAXPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3862 /* maxpd */, X86::MAXPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3868 /* maxps */, X86::MAXPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3868 /* maxps */, X86::MAXPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3874 /* maxsd */, X86::MAXSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3874 /* maxsd */, X86::MAXSDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 3880 /* maxss */, X86::MAXSSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3880 /* maxss */, X86::MAXSSrm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 3886 /* mfence */, X86::MFENCE, Convert_NoOperands, 0, {  }, },
  { 3893 /* minpd */, X86::MINPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3893 /* minpd */, X86::MINPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3899 /* minps */, X86::MINPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3899 /* minps */, X86::MINPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3905 /* minsd */, X86::MINSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3905 /* minsd */, X86::MINSDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 3911 /* minss */, X86::MINSSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3911 /* minss */, X86::MINSSrm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 3917 /* monitor */, X86::MONITORrrr, Convert_NoOperands, 0, {  }, },
  { 3917 /* monitor */, X86::MONITORrrr, Convert_NoOperands, Feature_Not64BitMode, { MCK_EDX, MCK_ECX, MCK_EAX }, },
  { 3917 /* monitor */, X86::MONITORrrr, Convert_NoOperands, Feature_In64BitMode, { MCK_RDX, MCK_RCX, MCK_RAX }, },
  { 3925 /* montmul */, X86::MONTMUL, Convert_NoOperands, 0, {  }, },
  { 3933 /* mov */, X86::MOV8ao16, Convert__MemOffs16_82_1, 0, { MCK_AL, MCK_MemOffs16_8 }, },
  { 3933 /* mov */, X86::MOV8ao32, Convert__MemOffs32_82_1, 0, { MCK_AL, MCK_MemOffs32_8 }, },
  { 3933 /* mov */, X86::MOV8rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 3933 /* mov */, X86::MOV8ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 3933 /* mov */, X86::MOV8rm, Convert__Reg1_0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 3933 /* mov */, X86::MOV16ao16, Convert__MemOffs16_162_1, 0, { MCK_AX, MCK_MemOffs16_16 }, },
  { 3933 /* mov */, X86::MOV16ao32, Convert__MemOffs32_162_1, 0, { MCK_AX, MCK_MemOffs32_16 }, },
  { 3933 /* mov */, X86::MOV16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 3933 /* mov */, X86::MOV16rs, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_SEGMENT_REG }, },
  { 3933 /* mov */, X86::MOV16ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 3933 /* mov */, X86::MOV16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 3933 /* mov */, X86::MOV32ao16, Convert__MemOffs16_322_1, 0, { MCK_EAX, MCK_MemOffs16_32 }, },
  { 3933 /* mov */, X86::MOV32ao32, Convert__MemOffs32_322_1, 0, { MCK_EAX, MCK_MemOffs32_32 }, },
  { 3933 /* mov */, X86::MOV32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 3933 /* mov */, X86::MOV32rs, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_SEGMENT_REG }, },
  { 3933 /* mov */, X86::MOV32rd, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_GR32, MCK_DEBUG_REG }, },
  { 3933 /* mov */, X86::MOV32rc, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_GR32, MCK_CONTROL_REG }, },
  { 3933 /* mov */, X86::MOV32ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 3933 /* mov */, X86::MOV32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 3933 /* mov */, X86::MOV64ao32, Convert__MemOffs32_642_1, 0, { MCK_RAX, MCK_MemOffs32_64 }, },
  { 3933 /* mov */, X86::MOV64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 3933 /* mov */, X86::MOV64rs, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_SEGMENT_REG }, },
  { 3933 /* mov */, X86::MOV64rd, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR64, MCK_DEBUG_REG }, },
  { 3933 /* mov */, X86::MOV64rc, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR64, MCK_CONTROL_REG }, },
  { 3933 /* mov */, X86::MOV64ri32, Convert__Reg1_0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 3933 /* mov */, X86::MOV64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 3933 /* mov */, X86::MOV16sr, Convert__Reg1_0__Reg1_1, 0, { MCK_SEGMENT_REG, MCK_GR16 }, },
  { 3933 /* mov */, X86::MOV32sr, Convert__Reg1_0__Reg1_1, 0, { MCK_SEGMENT_REG, MCK_GR32 }, },
  { 3933 /* mov */, X86::MOV64sr, Convert__Reg1_0__Reg1_1, 0, { MCK_SEGMENT_REG, MCK_GR64 }, },
  { 3933 /* mov */, X86::MOV16sm, Convert__Reg1_0__Mem165_1, 0, { MCK_SEGMENT_REG, MCK_Mem16 }, },
  { 3933 /* mov */, X86::MOV32sm, Convert__Reg1_0__Mem325_1, 0, { MCK_SEGMENT_REG, MCK_Mem32 }, },
  { 3933 /* mov */, X86::MOV32sm, Convert__Reg1_0__Mem325_1, 0, { MCK_SEGMENT_REG, MCK_Mem32 }, },
  { 3933 /* mov */, X86::MOV64sm, Convert__Reg1_0__Mem645_1, 0, { MCK_SEGMENT_REG, MCK_Mem64 }, },
  { 3933 /* mov */, X86::MOV32dr, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_DEBUG_REG, MCK_GR32 }, },
  { 3933 /* mov */, X86::MOV64dr, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_DEBUG_REG, MCK_GR64 }, },
  { 3933 /* mov */, X86::MOV32cr, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_CONTROL_REG, MCK_GR32 }, },
  { 3933 /* mov */, X86::MOV64cr, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_CONTROL_REG, MCK_GR64 }, },
  { 3933 /* mov */, X86::MOV32ms, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_SEGMENT_REG }, },
  { 3933 /* mov */, X86::MOV16o16a, Convert__MemOffs16_162_0, 0, { MCK_MemOffs16_16, MCK_AX }, },
  { 3933 /* mov */, X86::MOV32o16a, Convert__MemOffs16_322_0, 0, { MCK_MemOffs16_32, MCK_EAX }, },
  { 3933 /* mov */, X86::MOV32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 3933 /* mov */, X86::MOV32ms, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_SEGMENT_REG }, },
  { 3933 /* mov */, X86::MOV32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 3933 /* mov */, X86::MOV8o16a, Convert__MemOffs16_82_0, 0, { MCK_MemOffs16_8, MCK_AL }, },
  { 3933 /* mov */, X86::MOV16o32a, Convert__MemOffs32_162_0, 0, { MCK_MemOffs32_16, MCK_AX }, },
  { 3933 /* mov */, X86::MOV16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 3933 /* mov */, X86::MOV16ms, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_SEGMENT_REG }, },
  { 3933 /* mov */, X86::MOV16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 3933 /* mov */, X86::MOV32o32a, Convert__MemOffs32_322_0, 0, { MCK_MemOffs32_32, MCK_EAX }, },
  { 3933 /* mov */, X86::MOV64o32a, Convert__MemOffs32_642_0, 0, { MCK_MemOffs32_64, MCK_RAX }, },
  { 3933 /* mov */, X86::MOV64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 3933 /* mov */, X86::MOV64ms, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_SEGMENT_REG }, },
  { 3933 /* mov */, X86::MOV64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 3933 /* mov */, X86::MOV8o32a, Convert__MemOffs32_82_0, 0, { MCK_MemOffs32_8, MCK_AL }, },
  { 3933 /* mov */, X86::MOV8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 3933 /* mov */, X86::MOV8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 3937 /* movabs */, X86::MOV8ao64, Convert__MemOffs64_82_1, 0, { MCK_AL, MCK_MemOffs64_8 }, },
  { 3937 /* movabs */, X86::MOV16ao64, Convert__MemOffs64_162_1, 0, { MCK_AX, MCK_MemOffs64_16 }, },
  { 3937 /* movabs */, X86::MOV32ao64, Convert__MemOffs64_322_1, 0, { MCK_EAX, MCK_MemOffs64_32 }, },
  { 3937 /* movabs */, X86::MOV64ao64, Convert__MemOffs64_642_1, 0, { MCK_RAX, MCK_MemOffs64_64 }, },
  { 3937 /* movabs */, X86::MOV64ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 3937 /* movabs */, X86::MOV16o64a, Convert__MemOffs64_162_0, 0, { MCK_MemOffs64_16, MCK_AX }, },
  { 3937 /* movabs */, X86::MOV32o64a, Convert__MemOffs64_322_0, 0, { MCK_MemOffs64_32, MCK_EAX }, },
  { 3937 /* movabs */, X86::MOV64o64a, Convert__MemOffs64_642_0, 0, { MCK_MemOffs64_64, MCK_RAX }, },
  { 3937 /* movabs */, X86::MOV8o64a, Convert__MemOffs64_82_0, 0, { MCK_MemOffs64_8, MCK_AL }, },
  { 3976 /* movapd */, X86::MOVAPDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3976 /* movapd */, X86::MOVAPDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3976 /* movapd */, X86::MOVAPDmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3983 /* movaps */, X86::MOVAPSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 3983 /* movaps */, X86::MOVAPSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 3983 /* movaps */, X86::MOVAPSmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 3995 /* movbe */, X86::MOVBE16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 3995 /* movbe */, X86::MOVBE32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 3995 /* movbe */, X86::MOVBE64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 3995 /* movbe */, X86::MOVBE16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 3995 /* movbe */, X86::MOVBE32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 3995 /* movbe */, X86::MOVBE64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 4022 /* movd */, X86::MMX_MOVD64grr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_VR64 }, },
  { 4022 /* movd */, X86::MOVPDI2DIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 4022 /* movd */, X86::MMX_MOVD64from64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_VR64 }, },
  { 4022 /* movd */, X86::MMX_MOVD64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_GR32 }, },
  { 4022 /* movd */, X86::MMX_MOVD64to64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_GR64 }, },
  { 4022 /* movd */, X86::MMX_MOVD64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_VR64, MCK_Mem32 }, },
  { 4022 /* movd */, X86::MOVDI2PDIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR32 }, },
  { 4022 /* movd */, X86::MOVDI2PDIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 4022 /* movd */, X86::MMX_MOVD64mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_VR64 }, },
  { 4022 /* movd */, X86::MOVPDI2DImr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_FR32 }, },
  { 4027 /* movddup */, X86::MOVDDUPrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4027 /* movddup */, X86::MOVDDUPrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4035 /* movdq2q */, X86::MMX_MOVDQ2Qrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_FR32 }, },
  { 4043 /* movdqa */, X86::MOVDQArr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4043 /* movdqa */, X86::MOVDQArm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4043 /* movdqa */, X86::MOVDQAmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4050 /* movdqu */, X86::MOVDQUrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4050 /* movdqu */, X86::MOVDQUrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4050 /* movdqu */, X86::MOVDQUmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4057 /* movhlps */, X86::MOVHLPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4065 /* movhpd */, X86::MOVHPDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4065 /* movhpd */, X86::MOVHPDmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4072 /* movhps */, X86::MOVHPSrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4072 /* movhps */, X86::MOVHPSmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4084 /* movlhps */, X86::MOVLHPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4092 /* movlpd */, X86::MOVLPDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4092 /* movlpd */, X86::MOVLPDmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4099 /* movlps */, X86::MOVLPSrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4099 /* movlps */, X86::MOVLPSmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4106 /* movmskpd */, X86::MOVMSKPDrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_FR32 }, },
  { 4115 /* movmskps */, X86::MOVMSKPSrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_FR32 }, },
  { 4124 /* movntdq */, X86::MOVNTDQmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4132 /* movntdqa */, X86::MOVNTDQArm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4141 /* movnti */, X86::MOVNTImr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 4141 /* movnti */, X86::MOVNTI_64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 4164 /* movntpd */, X86::MOVNTPDmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4172 /* movntps */, X86::MOVNTPSmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4180 /* movntq */, X86::MMX_MOVNTQmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4187 /* movntsd */, X86::MOVNTSD, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4195 /* movntss */, X86::MOVNTSS, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_FR32 }, },
  { 4203 /* movq */, X86::MMX_MOVD64from64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_VR64 }, },
  { 4203 /* movq */, X86::MOVPQIto64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 4203 /* movq */, X86::MOVPQIto64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 4203 /* movq */, X86::MOV64ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 4203 /* movq */, X86::MMX_MOVD64to64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_GR64 }, },
  { 4203 /* movq */, X86::MMX_MOVQ64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4203 /* movq */, X86::MMX_MOVQ64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4203 /* movq */, X86::MOV64toPQIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR64 }, },
  { 4203 /* movq */, X86::MOV64toPQIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR64 }, },
  { 4203 /* movq */, X86::MOVZPQILo2PQIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4203 /* movq */, X86::MOVQI2PQIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4203 /* movq */, X86::MMX_MOVQ64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_VR64 }, },
  { 4203 /* movq */, X86::MOVPQI2QImr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4208 /* movq2dq */, X86::MMX_MOVQ2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_VR64 }, },
  { 4216 /* movsb */, X86::MOVSB, Convert__DstIdx81_0__SrcIdx82_1, 0, { MCK_DstIdx8, MCK_SrcIdx8 }, },
  { 4243 /* movsd */, X86::MOVSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4243 /* movsd */, X86::MOVSDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4243 /* movsd */, X86::MOVSL, Convert__DstIdx321_0__SrcIdx322_1, 0, { MCK_DstIdx32, MCK_SrcIdx32 }, },
  { 4243 /* movsd */, X86::MOVSDmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 4249 /* movshdup */, X86::MOVSHDUPrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4249 /* movshdup */, X86::MOVSHDUPrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4264 /* movsldup */, X86::MOVSLDUPrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4264 /* movsldup */, X86::MOVSLDUPrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4280 /* movsq */, X86::MOVSQ, Convert__DstIdx641_0__SrcIdx642_1, 0, { MCK_DstIdx64, MCK_SrcIdx64 }, },
  { 4286 /* movss */, X86::MOVSSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4286 /* movss */, X86::MOVSSrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 4286 /* movss */, X86::MOVSSmr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_FR32 }, },
  { 4292 /* movsw */, X86::MOVSW, Convert__DstIdx161_0__SrcIdx162_1, 0, { MCK_DstIdx16, MCK_SrcIdx16 }, },
  { 4312 /* movsx */, X86::MOVSX16rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR8 }, },
  { 4312 /* movsx */, X86::MOVSX16rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR8 }, },
  { 4312 /* movsx */, X86::MOVSX16rm8, Convert__Reg1_0__Mem85_1, 0, { MCK_GR16, MCK_Mem8 }, },
  { 4312 /* movsx */, X86::MOVSX16rm8, Convert__Reg1_0__Mem85_1, 0, { MCK_GR16, MCK_Mem8 }, },
  { 4312 /* movsx */, X86::MOVSX32rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR8 }, },
  { 4312 /* movsx */, X86::MOVSX32rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR8 }, },
  { 4312 /* movsx */, X86::MOVSX32rr16, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR16 }, },
  { 4312 /* movsx */, X86::MOVSX32rr16, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR16 }, },
  { 4312 /* movsx */, X86::MOVSX32rm16, Convert__Reg1_0__Mem165_1, 0, { MCK_GR32, MCK_Mem16 }, },
  { 4312 /* movsx */, X86::MOVSX32rm8, Convert__Reg1_0__Mem85_1, 0, { MCK_GR32, MCK_Mem8 }, },
  { 4312 /* movsx */, X86::MOVSX64rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR8 }, },
  { 4312 /* movsx */, X86::MOVSX64rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR8 }, },
  { 4312 /* movsx */, X86::MOVSX64rr16, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR16 }, },
  { 4312 /* movsx */, X86::MOVSX64rr16, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR16 }, },
  { 4312 /* movsx */, X86::MOVSX64rr32, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR32 }, },
  { 4312 /* movsx */, X86::MOVSX64rm16, Convert__Reg1_0__Mem165_1, 0, { MCK_GR64, MCK_Mem16 }, },
  { 4312 /* movsx */, X86::MOVSX64rm8, Convert__Reg1_0__Mem85_1, 0, { MCK_GR64, MCK_Mem8 }, },
  { 4318 /* movsxd */, X86::MOVSX64rr32, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR64, MCK_GR32 }, },
  { 4318 /* movsxd */, X86::MOVSX64rm32, Convert__Reg1_0__Mem325_1, Feature_In64BitMode, { MCK_GR64, MCK_Mem32 }, },
  { 4325 /* movupd */, X86::MOVUPDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4325 /* movupd */, X86::MOVUPDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4325 /* movupd */, X86::MOVUPDmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4332 /* movups */, X86::MOVUPSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4332 /* movups */, X86::MOVUPSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4332 /* movups */, X86::MOVUPSmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 4379 /* movzx */, X86::MOVZX16rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR8 }, },
  { 4379 /* movzx */, X86::MOVZX16rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR8 }, },
  { 4379 /* movzx */, X86::MOVZX16rm8, Convert__Reg1_0__Mem85_1, 0, { MCK_GR16, MCK_Mem8 }, },
  { 4379 /* movzx */, X86::MOVZX16rm8, Convert__Reg1_0__Mem85_1, 0, { MCK_GR16, MCK_Mem8 }, },
  { 4379 /* movzx */, X86::MOVZX32rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR8 }, },
  { 4379 /* movzx */, X86::MOVZX32rr8, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR8 }, },
  { 4379 /* movzx */, X86::MOVZX32rr16, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR16 }, },
  { 4379 /* movzx */, X86::MOVZX32rr16, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR16 }, },
  { 4379 /* movzx */, X86::MOVZX32rm16, Convert__Reg1_0__Mem165_1, 0, { MCK_GR32, MCK_Mem16 }, },
  { 4379 /* movzx */, X86::MOVZX32rm8, Convert__Reg1_0__Mem85_1, 0, { MCK_GR32, MCK_Mem8 }, },
  { 4379 /* movzx */, X86::MOVZX64rr8_Q, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR8 }, },
  { 4379 /* movzx */, X86::MOVZX64rr8_Q, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR8 }, },
  { 4379 /* movzx */, X86::MOVZX64rr16_Q, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR16 }, },
  { 4379 /* movzx */, X86::MOVZX64rr16_Q, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR16 }, },
  { 4379 /* movzx */, X86::MOVZX64rm16_Q, Convert__Reg1_0__Mem165_1, 0, { MCK_GR64, MCK_Mem16 }, },
  { 4379 /* movzx */, X86::MOVZX64rm8_Q, Convert__Reg1_0__Mem85_1, 0, { MCK_GR64, MCK_Mem8 }, },
  { 4385 /* mpsadbw */, X86::MPSADBWrri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 4385 /* mpsadbw */, X86::MPSADBWrmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 4393 /* mul */, X86::MUL8r, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 4393 /* mul */, X86::MUL16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 4393 /* mul */, X86::MUL32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 4393 /* mul */, X86::MUL64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 4393 /* mul */, X86::MUL16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 4393 /* mul */, X86::MUL32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 4393 /* mul */, X86::MUL64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 4393 /* mul */, X86::MUL8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 4407 /* mulpd */, X86::MULPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4407 /* mulpd */, X86::MULPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4413 /* mulps */, X86::MULPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4413 /* mulps */, X86::MULPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4424 /* mulsd */, X86::MULSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4424 /* mulsd */, X86::MULSDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 4430 /* mulss */, X86::MULSSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4430 /* mulss */, X86::MULSSrm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 4441 /* mulx */, X86::MULX32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 4441 /* mulx */, X86::MULX32rm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_GR32, MCK_GR32, MCK_Mem32 }, },
  { 4441 /* mulx */, X86::MULX64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 4441 /* mulx */, X86::MULX64rm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_GR64, MCK_GR64, MCK_Mem64 }, },
  { 4458 /* mwait */, X86::MWAITrr, Convert_NoOperands, 0, {  }, },
  { 4458 /* mwait */, X86::MWAITrr, Convert_NoOperands, Feature_Not64BitMode, { MCK_ECX, MCK_EAX }, },
  { 4458 /* mwait */, X86::MWAITrr, Convert_NoOperands, Feature_In64BitMode, { MCK_RCX, MCK_RAX }, },
  { 4464 /* naclandsp */, X86::NACL_ANDSPi8, Convert__ImmSExti64i81_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 4464 /* naclandsp */, X86::NACL_ANDSPi32, Convert__ImmSExti64i321_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 4485 /* naclasp */, X86::NACL_ASPi8, Convert__ImmSExti64i81_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 4485 /* naclasp */, X86::NACL_ASPi32, Convert__ImmSExti64i321_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 4502 /* naclcall */, X86::NACL_CALL32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 4502 /* naclcall */, X86::NACL_CALL64r, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR32, MCK_GR64 }, },
  { 4511 /* nacljmp */, X86::NACL_JMP32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 4511 /* nacljmp */, X86::NACL_JMP64z, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 4511 /* nacljmp */, X86::NACL_JMP64r, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_GR32 }, },
  { 4519 /* naclrestbp */, X86::NACL_RESTBPrz, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 4519 /* naclrestbp */, X86::NACL_RESTBPr, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_GR32 }, },
  { 4519 /* naclrestbp */, X86::NACL_RESTBPm, Convert__Mem325_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_Mem32 }, },
  { 4530 /* naclrestsp_noflags */, X86::NACL_RESTSPrz, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 4530 /* naclrestsp_noflags */, X86::NACL_RESTSPr, Convert__Reg1_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_GR32 }, },
  { 4530 /* naclrestsp_noflags */, X86::NACL_RESTSPm, Convert__Mem325_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_Mem32 }, },
  { 4549 /* naclret */, X86::NACL_RET32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 4549 /* naclret */, X86::NACL_RET64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 4557 /* naclreti */, X86::NACL_RETI32, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 4566 /* naclspadj */, X86::NACL_SPADJi32, Convert__ImmSExti64i321_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 4576 /* naclssp */, X86::NACL_SSPi8, Convert__ImmSExti64i81_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 4576 /* naclssp */, X86::NACL_SSPi32, Convert__ImmSExti64i321_1__Reg1_0, Feature_In64BitMode, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 4593 /* neg */, X86::NEG8r, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 4593 /* neg */, X86::NEG16r, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 4593 /* neg */, X86::NEG32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 4593 /* neg */, X86::NEG64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 4593 /* neg */, X86::NEG16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 4593 /* neg */, X86::NEG32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 4593 /* neg */, X86::NEG64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 4593 /* neg */, X86::NEG8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 4617 /* nop */, X86::NOOP, Convert_NoOperands, 0, {  }, },
  { 4617 /* nop */, X86::NOOPW, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 4617 /* nop */, X86::NOOPL, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 4631 /* not */, X86::NOT8r, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 4631 /* not */, X86::NOT16r, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 4631 /* not */, X86::NOT32r, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 4631 /* not */, X86::NOT64r, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 4631 /* not */, X86::NOT16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 4631 /* not */, X86::NOT32m, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 4631 /* not */, X86::NOT64m, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 4631 /* not */, X86::NOT8m, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 4655 /* or */, X86::OR8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 4655 /* or */, X86::OR8rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 4655 /* or */, X86::OR8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 4655 /* or */, X86::OR8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 4655 /* or */, X86::OR16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 4655 /* or */, X86::OR16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 4655 /* or */, X86::OR16ri8, Convert__Reg1_0__Tie0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 4655 /* or */, X86::OR16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 4655 /* or */, X86::OR16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 4655 /* or */, X86::OR32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 4655 /* or */, X86::OR32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 4655 /* or */, X86::OR32ri8, Convert__Reg1_0__Tie0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 4655 /* or */, X86::OR32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 4655 /* or */, X86::OR32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 4655 /* or */, X86::OR64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 4655 /* or */, X86::OR64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 4655 /* or */, X86::OR64ri8, Convert__Reg1_0__Tie0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 4655 /* or */, X86::OR64ri32, Convert__Reg1_0__Tie0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 4655 /* or */, X86::OR64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 4655 /* or */, X86::OR16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 4655 /* or */, X86::OR16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 4655 /* or */, X86::OR16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 4655 /* or */, X86::OR32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 4655 /* or */, X86::OR32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 4655 /* or */, X86::OR32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 4655 /* or */, X86::OR64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 4655 /* or */, X86::OR64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 4655 /* or */, X86::OR64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 4655 /* or */, X86::OR8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 4655 /* or */, X86::OR8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 4666 /* orpd */, X86::ORPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4666 /* orpd */, X86::ORPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4671 /* orps */, X86::ORPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4671 /* orps */, X86::ORPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4684 /* out */, X86::OUT8rr, Convert_NoOperands, 0, { MCK_DX, MCK_AL }, },
  { 4684 /* out */, X86::OUT16rr, Convert_NoOperands, 0, { MCK_DX, MCK_AX }, },
  { 4684 /* out */, X86::OUT32rr, Convert_NoOperands, 0, { MCK_DX, MCK_EAX }, },
  { 4684 /* out */, X86::OUT8ir, Convert__Imm1_0, 0, { MCK_Imm, MCK_AL }, },
  { 4684 /* out */, X86::OUT16ir, Convert__Imm1_0, 0, { MCK_Imm, MCK_AX }, },
  { 4684 /* out */, X86::OUT32ir, Convert__Imm1_0, 0, { MCK_Imm, MCK_EAX }, },
  { 4688 /* outb */, X86::OUT8rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 4688 /* outb */, X86::OUT8ir, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 4693 /* outl */, X86::OUT32rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 4693 /* outl */, X86::OUT32ir, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 4698 /* outsb */, X86::OUTSB, Convert__SrcIdx82_1, 0, { MCK_DX, MCK_SrcIdx8 }, },
  { 4704 /* outsd */, X86::OUTSL, Convert__SrcIdx322_1, 0, { MCK_DX, MCK_SrcIdx32 }, },
  { 4716 /* outsw */, X86::OUTSW, Convert__SrcIdx162_1, 0, { MCK_DX, MCK_SrcIdx16 }, },
  { 4722 /* outw */, X86::OUT16rr, Convert_NoOperands, 0, { MCK_DX }, },
  { 4722 /* outw */, X86::OUT16ir, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 4727 /* pabsb */, X86::MMX_PABSBrr64, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4727 /* pabsb */, X86::MMX_PABSBrm64, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4727 /* pabsb */, X86::PABSBrr128, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4727 /* pabsb */, X86::PABSBrm128, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4733 /* pabsd */, X86::MMX_PABSDrr64, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4733 /* pabsd */, X86::MMX_PABSDrm64, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4733 /* pabsd */, X86::PABSDrr128, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4733 /* pabsd */, X86::PABSDrm128, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4739 /* pabsw */, X86::MMX_PABSWrr64, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4739 /* pabsw */, X86::MMX_PABSWrm64, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4739 /* pabsw */, X86::PABSWrr128, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4739 /* pabsw */, X86::PABSWrm128, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4745 /* packssdw */, X86::MMX_PACKSSDWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4745 /* packssdw */, X86::MMX_PACKSSDWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4745 /* packssdw */, X86::PACKSSDWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4745 /* packssdw */, X86::PACKSSDWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4754 /* packsswb */, X86::MMX_PACKSSWBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4754 /* packsswb */, X86::MMX_PACKSSWBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4754 /* packsswb */, X86::PACKSSWBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4754 /* packsswb */, X86::PACKSSWBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4763 /* packusdw */, X86::PACKUSDWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4763 /* packusdw */, X86::PACKUSDWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4772 /* packuswb */, X86::MMX_PACKUSWBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4772 /* packuswb */, X86::MMX_PACKUSWBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4772 /* packuswb */, X86::PACKUSWBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4772 /* packuswb */, X86::PACKUSWBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4781 /* paddb */, X86::MMX_PADDBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4781 /* paddb */, X86::MMX_PADDBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4781 /* paddb */, X86::PADDBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4781 /* paddb */, X86::PADDBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4787 /* paddd */, X86::MMX_PADDDirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4787 /* paddd */, X86::MMX_PADDDirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4787 /* paddd */, X86::PADDDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4787 /* paddd */, X86::PADDDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4793 /* paddq */, X86::MMX_PADDQirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4793 /* paddq */, X86::MMX_PADDQirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4793 /* paddq */, X86::PADDQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4793 /* paddq */, X86::PADDQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4799 /* paddsb */, X86::MMX_PADDSBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4799 /* paddsb */, X86::MMX_PADDSBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4799 /* paddsb */, X86::PADDSBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4799 /* paddsb */, X86::PADDSBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4806 /* paddsw */, X86::MMX_PADDSWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4806 /* paddsw */, X86::MMX_PADDSWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4806 /* paddsw */, X86::PADDSWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4806 /* paddsw */, X86::PADDSWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4813 /* paddusb */, X86::MMX_PADDUSBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4813 /* paddusb */, X86::MMX_PADDUSBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4813 /* paddusb */, X86::PADDUSBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4813 /* paddusb */, X86::PADDUSBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4821 /* paddusw */, X86::MMX_PADDUSWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4821 /* paddusw */, X86::MMX_PADDUSWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4821 /* paddusw */, X86::PADDUSWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4821 /* paddusw */, X86::PADDUSWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4829 /* paddw */, X86::MMX_PADDWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4829 /* paddw */, X86::MMX_PADDWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4829 /* paddw */, X86::PADDWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4829 /* paddw */, X86::PADDWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4835 /* palignr */, X86::MMX_PALIGNR64irr, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR64, MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 4835 /* palignr */, X86::MMX_PALIGNR64irm, Convert__Reg1_0__Tie0__Mem645_1__ImmUnsignedi81_2, 0, { MCK_VR64, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 4835 /* palignr */, X86::PALIGNR128rr, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 4835 /* palignr */, X86::PALIGNR128rm, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 4843 /* pand */, X86::MMX_PANDirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4843 /* pand */, X86::MMX_PANDirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4843 /* pand */, X86::PANDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4843 /* pand */, X86::PANDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4848 /* pandn */, X86::MMX_PANDNirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4848 /* pandn */, X86::MMX_PANDNirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4848 /* pandn */, X86::PANDNrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4848 /* pandn */, X86::PANDNrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4854 /* pause */, X86::PAUSE, Convert_NoOperands, 0, {  }, },
  { 4860 /* pavgb */, X86::MMX_PAVGBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4860 /* pavgb */, X86::MMX_PAVGBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4860 /* pavgb */, X86::PAVGBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4860 /* pavgb */, X86::PAVGBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4866 /* pavgusb */, X86::PAVGUSBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4866 /* pavgusb */, X86::PAVGUSBrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4874 /* pavgw */, X86::MMX_PAVGWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4874 /* pavgw */, X86::MMX_PAVGWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4874 /* pavgw */, X86::PAVGWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4874 /* pavgw */, X86::PAVGWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4880 /* pblendvb */, X86::PBLENDVBrr0, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4880 /* pblendvb */, X86::PBLENDVBrm0, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4880 /* pblendvb */, X86::PBLENDVBrr0, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32, MCK_XMM0 }, },
  { 4880 /* pblendvb */, X86::PBLENDVBrm0, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128, MCK_XMM0 }, },
  { 4889 /* pblendw */, X86::PBLENDWrri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 4889 /* pblendw */, X86::PBLENDWrmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 4897 /* pclmulhqhqdq */, X86::PCLMULQDQrr, Convert__Reg1_0__Tie0__Reg1_1__imm_95_17, 0, { MCK_FR32, MCK_FR32 }, },
  { 4897 /* pclmulhqhqdq */, X86::PCLMULQDQrm, Convert__Reg1_0__Tie0__Mem1285_1__imm_95_17, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4910 /* pclmulhqlqdq */, X86::PCLMULQDQrr, Convert__Reg1_0__Tie0__Reg1_1__imm_95_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4910 /* pclmulhqlqdq */, X86::PCLMULQDQrm, Convert__Reg1_0__Tie0__Mem1285_1__imm_95_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4923 /* pclmullqhqdq */, X86::PCLMULQDQrr, Convert__Reg1_0__Tie0__Reg1_1__imm_95_16, 0, { MCK_FR32, MCK_FR32 }, },
  { 4923 /* pclmullqhqdq */, X86::PCLMULQDQrm, Convert__Reg1_0__Tie0__Mem1285_1__imm_95_16, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4936 /* pclmullqlqdq */, X86::PCLMULQDQrr, Convert__Reg1_0__Tie0__Reg1_1__imm_95_0, 0, { MCK_FR32, MCK_FR32 }, },
  { 4936 /* pclmullqlqdq */, X86::PCLMULQDQrm, Convert__Reg1_0__Tie0__Mem1285_1__imm_95_0, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4949 /* pclmulqdq */, X86::PCLMULQDQrr, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 4949 /* pclmulqdq */, X86::PCLMULQDQrm, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 4959 /* pcmpeqb */, X86::MMX_PCMPEQBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4959 /* pcmpeqb */, X86::MMX_PCMPEQBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4959 /* pcmpeqb */, X86::PCMPEQBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4959 /* pcmpeqb */, X86::PCMPEQBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4967 /* pcmpeqd */, X86::MMX_PCMPEQDirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4967 /* pcmpeqd */, X86::MMX_PCMPEQDirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4967 /* pcmpeqd */, X86::PCMPEQDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4967 /* pcmpeqd */, X86::PCMPEQDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4975 /* pcmpeqq */, X86::PCMPEQQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4975 /* pcmpeqq */, X86::PCMPEQQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4983 /* pcmpeqw */, X86::MMX_PCMPEQWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 4983 /* pcmpeqw */, X86::MMX_PCMPEQWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 4983 /* pcmpeqw */, X86::PCMPEQWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 4983 /* pcmpeqw */, X86::PCMPEQWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 4991 /* pcmpestri */, X86::PCMPESTRIrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 4991 /* pcmpestri */, X86::PCMPESTRIrm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 5001 /* pcmpestrm */, X86::PCMPESTRM128rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5001 /* pcmpestrm */, X86::PCMPESTRM128rm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 5011 /* pcmpgtb */, X86::MMX_PCMPGTBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5011 /* pcmpgtb */, X86::MMX_PCMPGTBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5011 /* pcmpgtb */, X86::PCMPGTBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5011 /* pcmpgtb */, X86::PCMPGTBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5019 /* pcmpgtd */, X86::MMX_PCMPGTDirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5019 /* pcmpgtd */, X86::MMX_PCMPGTDirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5019 /* pcmpgtd */, X86::PCMPGTDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5019 /* pcmpgtd */, X86::PCMPGTDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5027 /* pcmpgtq */, X86::PCMPGTQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5027 /* pcmpgtq */, X86::PCMPGTQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5035 /* pcmpgtw */, X86::MMX_PCMPGTWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5035 /* pcmpgtw */, X86::MMX_PCMPGTWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5035 /* pcmpgtw */, X86::PCMPGTWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5035 /* pcmpgtw */, X86::PCMPGTWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5043 /* pcmpistri */, X86::PCMPISTRIrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5043 /* pcmpistri */, X86::PCMPISTRIrm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 5053 /* pcmpistrm */, X86::PCMPISTRM128rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5053 /* pcmpistrm */, X86::PCMPISTRM128rm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 5063 /* pcommit */, X86::PCOMMIT, Convert_NoOperands, 0, {  }, },
  { 5071 /* pdep */, X86::PDEP32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 5071 /* pdep */, X86::PDEP32rm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_GR32, MCK_GR32, MCK_Mem32 }, },
  { 5071 /* pdep */, X86::PDEP64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 5071 /* pdep */, X86::PDEP64rm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_GR64, MCK_GR64, MCK_Mem64 }, },
  { 5088 /* pext */, X86::PEXT32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 5088 /* pext */, X86::PEXT32rm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_GR32, MCK_GR32, MCK_Mem32 }, },
  { 5088 /* pext */, X86::PEXT64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 5088 /* pext */, X86::PEXT64rm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_GR64, MCK_GR64, MCK_Mem64 }, },
  { 5105 /* pextrb */, X86::PEXTRBrr, Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32orGR64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5105 /* pextrb */, X86::PEXTRBmr, Convert__Mem85_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem8, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5112 /* pextrd */, X86::PEXTRDrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5112 /* pextrd */, X86::PEXTRDmr, Convert__Mem325_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5119 /* pextrq */, X86::PEXTRQrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5119 /* pextrq */, X86::PEXTRQmr, Convert__Mem645_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5126 /* pextrw */, X86::MMX_PEXTRWirri, Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32orGR64, MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5126 /* pextrw */, X86::PEXTRWri, Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32orGR64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5126 /* pextrw */, X86::PEXTRWmr, Convert__Mem165_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem16, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5133 /* pf2id */, X86::PF2IDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5133 /* pf2id */, X86::PF2IDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5139 /* pf2iw */, X86::PF2IWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5139 /* pf2iw */, X86::PF2IWrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5145 /* pfacc */, X86::PFACCrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5145 /* pfacc */, X86::PFACCrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5151 /* pfadd */, X86::PFADDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5151 /* pfadd */, X86::PFADDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5157 /* pfcmpeq */, X86::PFCMPEQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5157 /* pfcmpeq */, X86::PFCMPEQrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5165 /* pfcmpge */, X86::PFCMPGErr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5165 /* pfcmpge */, X86::PFCMPGErm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5173 /* pfcmpgt */, X86::PFCMPGTrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5173 /* pfcmpgt */, X86::PFCMPGTrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5181 /* pfmax */, X86::PFMAXrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5181 /* pfmax */, X86::PFMAXrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5187 /* pfmin */, X86::PFMINrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5187 /* pfmin */, X86::PFMINrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5193 /* pfmul */, X86::PFMULrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5193 /* pfmul */, X86::PFMULrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5199 /* pfnacc */, X86::PFNACCrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5199 /* pfnacc */, X86::PFNACCrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5206 /* pfpnacc */, X86::PFPNACCrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5206 /* pfpnacc */, X86::PFPNACCrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5214 /* pfrcp */, X86::PFRCPrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5214 /* pfrcp */, X86::PFRCPrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5220 /* pfrcpit1 */, X86::PFRCPIT1rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5220 /* pfrcpit1 */, X86::PFRCPIT1rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5229 /* pfrcpit2 */, X86::PFRCPIT2rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5229 /* pfrcpit2 */, X86::PFRCPIT2rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5238 /* pfrsqit1 */, X86::PFRSQIT1rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5238 /* pfrsqit1 */, X86::PFRSQIT1rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5247 /* pfrsqrt */, X86::PFRSQRTrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5247 /* pfrsqrt */, X86::PFRSQRTrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5255 /* pfsub */, X86::PFSUBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5255 /* pfsub */, X86::PFSUBrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5261 /* pfsubr */, X86::PFSUBRrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5261 /* pfsubr */, X86::PFSUBRrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5268 /* phaddd */, X86::MMX_PHADDrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5268 /* phaddd */, X86::MMX_PHADDrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5268 /* phaddd */, X86::PHADDDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5268 /* phaddd */, X86::PHADDDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5275 /* phaddsw */, X86::MMX_PHADDSWrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5275 /* phaddsw */, X86::MMX_PHADDSWrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5275 /* phaddsw */, X86::PHADDSWrr128, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5275 /* phaddsw */, X86::PHADDSWrm128, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5283 /* phaddw */, X86::MMX_PHADDWrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5283 /* phaddw */, X86::MMX_PHADDWrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5283 /* phaddw */, X86::PHADDWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5283 /* phaddw */, X86::PHADDWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5290 /* phminposuw */, X86::PHMINPOSUWrr128, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5290 /* phminposuw */, X86::PHMINPOSUWrm128, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5301 /* phsubd */, X86::MMX_PHSUBDrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5301 /* phsubd */, X86::MMX_PHSUBDrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5301 /* phsubd */, X86::PHSUBDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5301 /* phsubd */, X86::PHSUBDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5308 /* phsubsw */, X86::MMX_PHSUBSWrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5308 /* phsubsw */, X86::MMX_PHSUBSWrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5308 /* phsubsw */, X86::PHSUBSWrr128, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5308 /* phsubsw */, X86::PHSUBSWrm128, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5316 /* phsubw */, X86::MMX_PHSUBWrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5316 /* phsubw */, X86::MMX_PHSUBWrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5316 /* phsubw */, X86::PHSUBWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5316 /* phsubw */, X86::PHSUBWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5323 /* pi2fd */, X86::PI2FDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5323 /* pi2fd */, X86::PI2FDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5329 /* pi2fw */, X86::PI2FWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5329 /* pi2fw */, X86::PI2FWrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5335 /* pinsrb */, X86::PINSRBrr, Convert__Reg1_0__Tie0__GR32orGR641_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_GR32orGR64, MCK_ImmUnsignedi8 }, },
  { 5335 /* pinsrb */, X86::PINSRBrm, Convert__Reg1_0__Tie0__Mem85_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem8, MCK_ImmUnsignedi8 }, },
  { 5342 /* pinsrd */, X86::PINSRDrr, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_GR32, MCK_ImmUnsignedi8 }, },
  { 5342 /* pinsrd */, X86::PINSRDrm, Convert__Reg1_0__Tie0__Mem325_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 5349 /* pinsrq */, X86::PINSRQrr, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_GR64, MCK_ImmUnsignedi8 }, },
  { 5349 /* pinsrq */, X86::PINSRQrm, Convert__Reg1_0__Tie0__Mem645_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 5356 /* pinsrw */, X86::MMX_PINSRWirri, Convert__Reg1_0__Tie0__GR32orGR641_1__ImmUnsignedi81_2, 0, { MCK_VR64, MCK_GR32orGR64, MCK_ImmUnsignedi8 }, },
  { 5356 /* pinsrw */, X86::MMX_PINSRWirmi, Convert__Reg1_0__Tie0__Mem165_1__ImmUnsignedi81_2, 0, { MCK_VR64, MCK_Mem16, MCK_ImmUnsignedi8 }, },
  { 5356 /* pinsrw */, X86::PINSRWrri, Convert__Reg1_0__Tie0__GR32orGR641_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_GR32orGR64, MCK_ImmUnsignedi8 }, },
  { 5356 /* pinsrw */, X86::PINSRWrmi, Convert__Reg1_0__Tie0__Mem165_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem16, MCK_ImmUnsignedi8 }, },
  { 5363 /* pmaddubsw */, X86::MMX_PMADDUBSWrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5363 /* pmaddubsw */, X86::MMX_PMADDUBSWrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5363 /* pmaddubsw */, X86::PMADDUBSWrr128, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5363 /* pmaddubsw */, X86::PMADDUBSWrm128, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5373 /* pmaddwd */, X86::MMX_PMADDWDirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5373 /* pmaddwd */, X86::MMX_PMADDWDirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5373 /* pmaddwd */, X86::PMADDWDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5373 /* pmaddwd */, X86::PMADDWDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5381 /* pmaxsb */, X86::PMAXSBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5381 /* pmaxsb */, X86::PMAXSBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5388 /* pmaxsd */, X86::PMAXSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5388 /* pmaxsd */, X86::PMAXSDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5395 /* pmaxsw */, X86::MMX_PMAXSWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5395 /* pmaxsw */, X86::MMX_PMAXSWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5395 /* pmaxsw */, X86::PMAXSWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5395 /* pmaxsw */, X86::PMAXSWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5402 /* pmaxub */, X86::MMX_PMAXUBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5402 /* pmaxub */, X86::MMX_PMAXUBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5402 /* pmaxub */, X86::PMAXUBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5402 /* pmaxub */, X86::PMAXUBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5409 /* pmaxud */, X86::PMAXUDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5409 /* pmaxud */, X86::PMAXUDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5416 /* pmaxuw */, X86::PMAXUWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5416 /* pmaxuw */, X86::PMAXUWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5423 /* pminsb */, X86::PMINSBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5423 /* pminsb */, X86::PMINSBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5430 /* pminsd */, X86::PMINSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5430 /* pminsd */, X86::PMINSDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5437 /* pminsw */, X86::MMX_PMINSWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5437 /* pminsw */, X86::MMX_PMINSWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5437 /* pminsw */, X86::PMINSWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5437 /* pminsw */, X86::PMINSWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5444 /* pminub */, X86::MMX_PMINUBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5444 /* pminub */, X86::MMX_PMINUBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5444 /* pminub */, X86::PMINUBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5444 /* pminub */, X86::PMINUBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5451 /* pminud */, X86::PMINUDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5451 /* pminud */, X86::PMINUDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5458 /* pminuw */, X86::PMINUWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5458 /* pminuw */, X86::PMINUWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5465 /* pmovmskb */, X86::MMX_PMOVMSKBrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_VR64 }, },
  { 5465 /* pmovmskb */, X86::PMOVMSKBrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_FR32 }, },
  { 5474 /* pmovsxbd */, X86::PMOVSXBDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5474 /* pmovsxbd */, X86::PMOVSXBDrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 5483 /* pmovsxbq */, X86::PMOVSXBQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5483 /* pmovsxbq */, X86::PMOVSXBQrm, Convert__Reg1_0__Mem165_1, 0, { MCK_FR32, MCK_Mem16 }, },
  { 5492 /* pmovsxbw */, X86::PMOVSXBWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5492 /* pmovsxbw */, X86::PMOVSXBWrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 5501 /* pmovsxdq */, X86::PMOVSXDQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5501 /* pmovsxdq */, X86::PMOVSXDQrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 5510 /* pmovsxwd */, X86::PMOVSXWDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5510 /* pmovsxwd */, X86::PMOVSXWDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 5519 /* pmovsxwq */, X86::PMOVSXWQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5519 /* pmovsxwq */, X86::PMOVSXWQrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 5528 /* pmovzxbd */, X86::PMOVZXBDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5528 /* pmovzxbd */, X86::PMOVZXBDrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 5537 /* pmovzxbq */, X86::PMOVZXBQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5537 /* pmovzxbq */, X86::PMOVZXBQrm, Convert__Reg1_0__Mem165_1, 0, { MCK_FR32, MCK_Mem16 }, },
  { 5546 /* pmovzxbw */, X86::PMOVZXBWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5546 /* pmovzxbw */, X86::PMOVZXBWrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 5555 /* pmovzxdq */, X86::PMOVZXDQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5555 /* pmovzxdq */, X86::PMOVZXDQrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 5564 /* pmovzxwd */, X86::PMOVZXWDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5564 /* pmovzxwd */, X86::PMOVZXWDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 5573 /* pmovzxwq */, X86::PMOVZXWQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5573 /* pmovzxwq */, X86::PMOVZXWQrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 5582 /* pmuldq */, X86::PMULDQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5582 /* pmuldq */, X86::PMULDQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5589 /* pmulhrsw */, X86::MMX_PMULHRSWrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5589 /* pmulhrsw */, X86::MMX_PMULHRSWrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5589 /* pmulhrsw */, X86::PMULHRSWrr128, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5589 /* pmulhrsw */, X86::PMULHRSWrm128, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5598 /* pmulhrw */, X86::PMULHRWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5598 /* pmulhrw */, X86::PMULHRWrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5606 /* pmulhuw */, X86::MMX_PMULHUWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5606 /* pmulhuw */, X86::MMX_PMULHUWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5606 /* pmulhuw */, X86::PMULHUWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5606 /* pmulhuw */, X86::PMULHUWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5614 /* pmulhw */, X86::MMX_PMULHWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5614 /* pmulhw */, X86::MMX_PMULHWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5614 /* pmulhw */, X86::PMULHWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5614 /* pmulhw */, X86::PMULHWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5621 /* pmulld */, X86::PMULLDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5621 /* pmulld */, X86::PMULLDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5628 /* pmullw */, X86::MMX_PMULLWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5628 /* pmullw */, X86::MMX_PMULLWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5628 /* pmullw */, X86::PMULLWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5628 /* pmullw */, X86::PMULLWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5635 /* pmuludq */, X86::MMX_PMULUDQirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5635 /* pmuludq */, X86::MMX_PMULUDQirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5635 /* pmuludq */, X86::PMULUDQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5635 /* pmuludq */, X86::PMULUDQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5643 /* pop */, X86::POP16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 5643 /* pop */, X86::POP16rmr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 5643 /* pop */, X86::POP32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 5643 /* pop */, X86::POP32rmr, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 5643 /* pop */, X86::POP64r, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 5643 /* pop */, X86::POP64rmr, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 5643 /* pop */, X86::POPDS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_DS }, },
  { 5643 /* pop */, X86::POPDS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_DS }, },
  { 5643 /* pop */, X86::POPSS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_SS }, },
  { 5643 /* pop */, X86::POPSS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_SS }, },
  { 5643 /* pop */, X86::POPES16, Convert_NoOperands, Feature_Not64BitMode, { MCK_ES }, },
  { 5643 /* pop */, X86::POPES32, Convert_NoOperands, Feature_Not64BitMode, { MCK_ES }, },
  { 5643 /* pop */, X86::POPFS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_FS }, },
  { 5643 /* pop */, X86::POPFS64, Convert_NoOperands, Feature_In64BitMode, { MCK_FS }, },
  { 5643 /* pop */, X86::POPFS16, Convert_NoOperands, 0, { MCK_FS }, },
  { 5643 /* pop */, X86::POPGS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_GS }, },
  { 5643 /* pop */, X86::POPGS64, Convert_NoOperands, Feature_In64BitMode, { MCK_GS }, },
  { 5643 /* pop */, X86::POPGS16, Convert_NoOperands, 0, { MCK_GS }, },
  { 5643 /* pop */, X86::POP16rmm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 5643 /* pop */, X86::POP32rmm, Convert__Mem325_0, Feature_Not64BitMode, { MCK_Mem32 }, },
  { 5643 /* pop */, X86::POP64rmm, Convert__Mem645_0, Feature_In64BitMode, { MCK_Mem64 }, },
  { 5647 /* popal */, X86::POPA32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 5653 /* popaw */, X86::POPA16, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 5659 /* popcnt */, X86::POPCNT16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 5659 /* popcnt */, X86::POPCNT16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 5659 /* popcnt */, X86::POPCNT32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 5659 /* popcnt */, X86::POPCNT32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 5659 /* popcnt */, X86::POPCNT64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 5659 /* popcnt */, X86::POPCNT64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 5690 /* popf */, X86::POPF16, Convert_NoOperands, 0, {  }, },
  { 5695 /* popfd */, X86::POPF32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 5707 /* popfq */, X86::POPF64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 5734 /* por */, X86::MMX_PORirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5734 /* por */, X86::MMX_PORirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5734 /* por */, X86::PORrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5734 /* por */, X86::PORrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5738 /* prefetch */, X86::PREFETCH, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5747 /* prefetchnta */, X86::PREFETCHNTA, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5759 /* prefetcht0 */, X86::PREFETCHT0, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5770 /* prefetcht1 */, X86::PREFETCHT1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5781 /* prefetcht2 */, X86::PREFETCHT2, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5792 /* prefetchw */, X86::PREFETCHW, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 5802 /* psadbw */, X86::MMX_PSADBWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5802 /* psadbw */, X86::MMX_PSADBWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5802 /* psadbw */, X86::PSADBWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5802 /* psadbw */, X86::PSADBWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5809 /* pshufb */, X86::MMX_PSHUFBrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5809 /* pshufb */, X86::MMX_PSHUFBrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5809 /* pshufb */, X86::PSHUFBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5809 /* pshufb */, X86::PSHUFBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5816 /* pshufd */, X86::PSHUFDri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5816 /* pshufd */, X86::PSHUFDmi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 5823 /* pshufhw */, X86::PSHUFHWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5823 /* pshufhw */, X86::PSHUFHWmi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 5831 /* pshuflw */, X86::PSHUFLWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5831 /* pshuflw */, X86::PSHUFLWmi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 5839 /* pshufw */, X86::MMX_PSHUFWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR64, MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5839 /* pshufw */, X86::MMX_PSHUFWmi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_2, 0, { MCK_VR64, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 5846 /* psignb */, X86::MMX_PSIGNBrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5846 /* psignb */, X86::MMX_PSIGNBrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5846 /* psignb */, X86::PSIGNBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5846 /* psignb */, X86::PSIGNBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5853 /* psignd */, X86::MMX_PSIGNDrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5853 /* psignd */, X86::MMX_PSIGNDrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5853 /* psignd */, X86::PSIGNDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5853 /* psignd */, X86::PSIGNDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5860 /* psignw */, X86::MMX_PSIGNWrr64, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5860 /* psignw */, X86::MMX_PSIGNWrm64, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5860 /* psignw */, X86::PSIGNWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5860 /* psignw */, X86::PSIGNWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5867 /* pslld */, X86::MMX_PSLLDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5867 /* pslld */, X86::MMX_PSLLDri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5867 /* pslld */, X86::MMX_PSLLDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5867 /* pslld */, X86::PSLLDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5867 /* pslld */, X86::PSLLDri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5867 /* pslld */, X86::PSLLDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5873 /* pslldq */, X86::PSLLDQri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5880 /* psllq */, X86::MMX_PSLLQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5880 /* psllq */, X86::MMX_PSLLQri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5880 /* psllq */, X86::MMX_PSLLQrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5880 /* psllq */, X86::PSLLQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5880 /* psllq */, X86::PSLLQri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5880 /* psllq */, X86::PSLLQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5886 /* psllw */, X86::MMX_PSLLWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5886 /* psllw */, X86::MMX_PSLLWri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5886 /* psllw */, X86::MMX_PSLLWrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5886 /* psllw */, X86::PSLLWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5886 /* psllw */, X86::PSLLWri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5886 /* psllw */, X86::PSLLWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5892 /* psrad */, X86::MMX_PSRADrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5892 /* psrad */, X86::MMX_PSRADri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5892 /* psrad */, X86::MMX_PSRADrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5892 /* psrad */, X86::PSRADrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5892 /* psrad */, X86::PSRADri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5892 /* psrad */, X86::PSRADrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5898 /* psraw */, X86::MMX_PSRAWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5898 /* psraw */, X86::MMX_PSRAWri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5898 /* psraw */, X86::MMX_PSRAWrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5898 /* psraw */, X86::PSRAWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5898 /* psraw */, X86::PSRAWri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5898 /* psraw */, X86::PSRAWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5904 /* psrld */, X86::MMX_PSRLDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5904 /* psrld */, X86::MMX_PSRLDri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5904 /* psrld */, X86::MMX_PSRLDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5904 /* psrld */, X86::PSRLDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5904 /* psrld */, X86::PSRLDri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5904 /* psrld */, X86::PSRLDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5910 /* psrldq */, X86::PSRLDQri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5917 /* psrlq */, X86::MMX_PSRLQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5917 /* psrlq */, X86::MMX_PSRLQri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5917 /* psrlq */, X86::MMX_PSRLQrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5917 /* psrlq */, X86::PSRLQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5917 /* psrlq */, X86::PSRLQri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5917 /* psrlq */, X86::PSRLQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5923 /* psrlw */, X86::MMX_PSRLWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5923 /* psrlw */, X86::MMX_PSRLWri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_VR64, MCK_ImmUnsignedi8 }, },
  { 5923 /* psrlw */, X86::MMX_PSRLWrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5923 /* psrlw */, X86::PSRLWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5923 /* psrlw */, X86::PSRLWri, Convert__Reg1_0__Tie0__ImmUnsignedi81_1, 0, { MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 5923 /* psrlw */, X86::PSRLWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5929 /* psubb */, X86::MMX_PSUBBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5929 /* psubb */, X86::MMX_PSUBBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5929 /* psubb */, X86::PSUBBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5929 /* psubb */, X86::PSUBBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5935 /* psubd */, X86::MMX_PSUBDirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5935 /* psubd */, X86::MMX_PSUBDirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5935 /* psubd */, X86::PSUBDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5935 /* psubd */, X86::PSUBDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5941 /* psubq */, X86::MMX_PSUBQirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5941 /* psubq */, X86::MMX_PSUBQirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5941 /* psubq */, X86::PSUBQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5941 /* psubq */, X86::PSUBQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5947 /* psubsb */, X86::MMX_PSUBSBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5947 /* psubsb */, X86::MMX_PSUBSBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5947 /* psubsb */, X86::PSUBSBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5947 /* psubsb */, X86::PSUBSBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5954 /* psubsw */, X86::MMX_PSUBSWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5954 /* psubsw */, X86::MMX_PSUBSWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5954 /* psubsw */, X86::PSUBSWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5954 /* psubsw */, X86::PSUBSWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5961 /* psubusb */, X86::MMX_PSUBUSBirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5961 /* psubusb */, X86::MMX_PSUBUSBirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5961 /* psubusb */, X86::PSUBUSBrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5961 /* psubusb */, X86::PSUBUSBrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5969 /* psubusw */, X86::MMX_PSUBUSWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5969 /* psubusw */, X86::MMX_PSUBUSWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5969 /* psubusw */, X86::PSUBUSWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5969 /* psubusw */, X86::PSUBUSWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5977 /* psubw */, X86::MMX_PSUBWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5977 /* psubw */, X86::MMX_PSUBWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5977 /* psubw */, X86::PSUBWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5977 /* psubw */, X86::PSUBWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5983 /* pswapd */, X86::PSWAPDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5983 /* pswapd */, X86::PSWAPDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5990 /* ptest */, X86::PTESTrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5990 /* ptest */, X86::PTESTrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 5996 /* punpckhbw */, X86::MMX_PUNPCKHBWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 5996 /* punpckhbw */, X86::MMX_PUNPCKHBWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 5996 /* punpckhbw */, X86::PUNPCKHBWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 5996 /* punpckhbw */, X86::PUNPCKHBWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6006 /* punpckhdq */, X86::MMX_PUNPCKHDQirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 6006 /* punpckhdq */, X86::MMX_PUNPCKHDQirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 6006 /* punpckhdq */, X86::PUNPCKHDQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6006 /* punpckhdq */, X86::PUNPCKHDQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6016 /* punpckhqdq */, X86::PUNPCKHQDQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6016 /* punpckhqdq */, X86::PUNPCKHQDQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6027 /* punpckhwd */, X86::MMX_PUNPCKHWDirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 6027 /* punpckhwd */, X86::MMX_PUNPCKHWDirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 6027 /* punpckhwd */, X86::PUNPCKHWDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6027 /* punpckhwd */, X86::PUNPCKHWDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6037 /* punpcklbw */, X86::MMX_PUNPCKLBWirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 6037 /* punpcklbw */, X86::MMX_PUNPCKLBWirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 6037 /* punpcklbw */, X86::PUNPCKLBWrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6037 /* punpcklbw */, X86::PUNPCKLBWrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6047 /* punpckldq */, X86::MMX_PUNPCKLDQirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 6047 /* punpckldq */, X86::MMX_PUNPCKLDQirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 6047 /* punpckldq */, X86::PUNPCKLDQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6047 /* punpckldq */, X86::PUNPCKLDQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6057 /* punpcklqdq */, X86::PUNPCKLQDQrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6057 /* punpcklqdq */, X86::PUNPCKLQDQrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6068 /* punpcklwd */, X86::MMX_PUNPCKLWDirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 6068 /* punpcklwd */, X86::MMX_PUNPCKLWDirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 6068 /* punpcklwd */, X86::PUNPCKLWDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6068 /* punpcklwd */, X86::PUNPCKLWDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6078 /* push */, X86::PUSH16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6078 /* push */, X86::PUSH16rmr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6078 /* push */, X86::PUSH32r, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 6078 /* push */, X86::PUSH32rmr, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32 }, },
  { 6078 /* push */, X86::PUSH64r, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 6078 /* push */, X86::PUSH64rmr, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 6078 /* push */, X86::PUSHCS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_CS }, },
  { 6078 /* push */, X86::PUSHCS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_CS }, },
  { 6078 /* push */, X86::PUSHDS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_DS }, },
  { 6078 /* push */, X86::PUSHDS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_DS }, },
  { 6078 /* push */, X86::PUSHSS16, Convert_NoOperands, Feature_Not64BitMode, { MCK_SS }, },
  { 6078 /* push */, X86::PUSHSS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_SS }, },
  { 6078 /* push */, X86::PUSHES16, Convert_NoOperands, Feature_Not64BitMode, { MCK_ES }, },
  { 6078 /* push */, X86::PUSHES32, Convert_NoOperands, Feature_Not64BitMode, { MCK_ES }, },
  { 6078 /* push */, X86::PUSHFS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_FS }, },
  { 6078 /* push */, X86::PUSHFS64, Convert_NoOperands, Feature_In64BitMode, { MCK_FS }, },
  { 6078 /* push */, X86::PUSHFS16, Convert_NoOperands, 0, { MCK_FS }, },
  { 6078 /* push */, X86::PUSHGS32, Convert_NoOperands, Feature_Not64BitMode, { MCK_GS }, },
  { 6078 /* push */, X86::PUSHGS64, Convert_NoOperands, Feature_In64BitMode, { MCK_GS }, },
  { 6078 /* push */, X86::PUSHGS16, Convert_NoOperands, 0, { MCK_GS }, },
  { 6078 /* push */, X86::PUSH64i8, Convert__ImmSExti64i81_0, Feature_In64BitMode, { MCK_ImmSExti64i8 }, },
  { 6078 /* push */, X86::PUSH16i8, Convert__ImmSExti16i81_0, Feature_Not64BitMode, { MCK_ImmSExti16i8 }, },
  { 6078 /* push */, X86::PUSH32i8, Convert__ImmSExti32i81_0, Feature_Not64BitMode, { MCK_ImmSExti32i8 }, },
  { 6078 /* push */, X86::PUSH64i32, Convert__ImmSExti64i321_0, Feature_In64BitMode, { MCK_ImmSExti64i32 }, },
  { 6078 /* push */, X86::PUSH64i16, Convert__Imm1_0, Feature_In64BitMode, { MCK_Imm }, },
  { 6078 /* push */, X86::PUSHi16, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 6078 /* push */, X86::PUSHi32, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 6078 /* push */, X86::PUSH16rmm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6078 /* push */, X86::PUSH32rmm, Convert__Mem325_0, Feature_Not64BitMode, { MCK_Mem32 }, },
  { 6078 /* push */, X86::PUSH64rmm, Convert__Mem645_0, Feature_In64BitMode, { MCK_Mem64 }, },
  { 6083 /* pushal */, X86::PUSHA32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 6090 /* pushaw */, X86::PUSHA16, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 6097 /* pushf */, X86::PUSHF16, Convert_NoOperands, 0, {  }, },
  { 6103 /* pushfd */, X86::PUSHF32, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 6117 /* pushfq */, X86::PUSHF64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 6149 /* pxor */, X86::MMX_PXORirr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_VR64, MCK_VR64 }, },
  { 6149 /* pxor */, X86::MMX_PXORirm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_VR64, MCK_Mem64 }, },
  { 6149 /* pxor */, X86::PXORrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6149 /* pxor */, X86::PXORrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6154 /* rcl */, X86::RCL8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6154 /* rcl */, X86::RCL16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6154 /* rcl */, X86::RCL32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6154 /* rcl */, X86::RCL64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6154 /* rcl */, X86::RCL16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6154 /* rcl */, X86::RCL32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6154 /* rcl */, X86::RCL64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6154 /* rcl */, X86::RCL8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6154 /* rcl */, X86::RCL8rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR8, MCK_CL }, },
  { 6154 /* rcl */, X86::RCL8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 6154 /* rcl */, X86::RCL16rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR16, MCK_CL }, },
  { 6154 /* rcl */, X86::RCL16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 6154 /* rcl */, X86::RCL32rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR32, MCK_CL }, },
  { 6154 /* rcl */, X86::RCL32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 6154 /* rcl */, X86::RCL64rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR64, MCK_CL }, },
  { 6154 /* rcl */, X86::RCL64ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 6154 /* rcl */, X86::RCL16mCL, Convert__Mem165_0, 0, { MCK_Mem16, MCK_CL }, },
  { 6154 /* rcl */, X86::RCL16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 6154 /* rcl */, X86::RCL32mCL, Convert__Mem325_0, 0, { MCK_Mem32, MCK_CL }, },
  { 6154 /* rcl */, X86::RCL32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 6154 /* rcl */, X86::RCL64mCL, Convert__Mem645_0, 0, { MCK_Mem64, MCK_CL }, },
  { 6154 /* rcl */, X86::RCL64mi, Convert__Mem645_0__Imm1_1, 0, { MCK_Mem64, MCK_Imm }, },
  { 6154 /* rcl */, X86::RCL8mCL, Convert__Mem85_0, 0, { MCK_Mem8, MCK_CL }, },
  { 6154 /* rcl */, X86::RCL8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 6178 /* rcpps */, X86::RCPPSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6178 /* rcpps */, X86::RCPPSm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6184 /* rcpss */, X86::RCPSSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6184 /* rcpss */, X86::RCPSSm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 6190 /* rcr */, X86::RCR8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6190 /* rcr */, X86::RCR16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6190 /* rcr */, X86::RCR32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6190 /* rcr */, X86::RCR64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6190 /* rcr */, X86::RCR16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6190 /* rcr */, X86::RCR32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6190 /* rcr */, X86::RCR64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6190 /* rcr */, X86::RCR8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6190 /* rcr */, X86::RCR8rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR8, MCK_CL }, },
  { 6190 /* rcr */, X86::RCR8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 6190 /* rcr */, X86::RCR16rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR16, MCK_CL }, },
  { 6190 /* rcr */, X86::RCR16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 6190 /* rcr */, X86::RCR32rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR32, MCK_CL }, },
  { 6190 /* rcr */, X86::RCR32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 6190 /* rcr */, X86::RCR64rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR64, MCK_CL }, },
  { 6190 /* rcr */, X86::RCR64ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 6190 /* rcr */, X86::RCR16mCL, Convert__Mem165_0, 0, { MCK_Mem16, MCK_CL }, },
  { 6190 /* rcr */, X86::RCR16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 6190 /* rcr */, X86::RCR32mCL, Convert__Mem325_0, 0, { MCK_Mem32, MCK_CL }, },
  { 6190 /* rcr */, X86::RCR32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 6190 /* rcr */, X86::RCR64mCL, Convert__Mem645_0, 0, { MCK_Mem64, MCK_CL }, },
  { 6190 /* rcr */, X86::RCR64mi, Convert__Mem645_0__Imm1_1, 0, { MCK_Mem64, MCK_Imm }, },
  { 6190 /* rcr */, X86::RCR8mCL, Convert__Mem85_0, 0, { MCK_Mem8, MCK_CL }, },
  { 6190 /* rcr */, X86::RCR8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 6214 /* rdfsbase */, X86::RDFSBASE, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 6214 /* rdfsbase */, X86::RDFSBASE64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 6243 /* rdgsbase */, X86::RDGSBASE, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 6243 /* rdgsbase */, X86::RDGSBASE64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 6272 /* rdmsr */, X86::RDMSR, Convert_NoOperands, 0, {  }, },
  { 6278 /* rdpmc */, X86::RDPMC, Convert_NoOperands, 0, {  }, },
  { 6284 /* rdrand */, X86::RDRAND16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6284 /* rdrand */, X86::RDRAND32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 6284 /* rdrand */, X86::RDRAND64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 6315 /* rdseed */, X86::RDSEED16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6315 /* rdseed */, X86::RDSEED32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 6315 /* rdseed */, X86::RDSEED64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 6346 /* rdtsc */, X86::RDTSC, Convert_NoOperands, 0, {  }, },
  { 6352 /* rdtscp */, X86::RDTSCP, Convert_NoOperands, 0, {  }, },
  { 6359 /* rep */, X86::REP_PREFIX, Convert_NoOperands, 0, {  }, },
  { 6363 /* repne */, X86::REPNE_PREFIX, Convert_NoOperands, 0, {  }, },
  { 6369 /* ret */, X86::RETL, Convert_NoOperands, Feature_Not64BitMode, {  }, },
  { 6369 /* ret */, X86::RETQ, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 6369 /* ret */, X86::RETW, Convert_NoOperands, 0, {  }, },
  { 6369 /* ret */, X86::RETIL, Convert__Imm1_0, Feature_Not64BitMode, { MCK_Imm }, },
  { 6369 /* ret */, X86::RETIQ, Convert__Imm1_0, Feature_In64BitMode, { MCK_Imm }, },
  { 6369 /* ret */, X86::RETIW, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 6373 /* retf */, X86::LRETL, Convert_NoOperands, 0, {  }, },
  { 6373 /* retf */, X86::LRETW, Convert_NoOperands, 0, {  }, },
  { 6373 /* retf */, X86::LRETIL, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 6373 /* retf */, X86::LRETIW, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 6378 /* retfq */, X86::LRETQ, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 6378 /* retfq */, X86::LRETIQ, Convert__Imm1_0, Feature_In64BitMode, { MCK_Imm }, },
  { 6399 /* rex64 */, X86::REX64_PREFIX, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 6405 /* rol */, X86::ROL8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6405 /* rol */, X86::ROL16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6405 /* rol */, X86::ROL32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6405 /* rol */, X86::ROL64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6405 /* rol */, X86::ROL16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6405 /* rol */, X86::ROL32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6405 /* rol */, X86::ROL64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6405 /* rol */, X86::ROL8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6405 /* rol */, X86::ROL8rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR8, MCK_CL }, },
  { 6405 /* rol */, X86::ROL8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 6405 /* rol */, X86::ROL16rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR16, MCK_CL }, },
  { 6405 /* rol */, X86::ROL16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 6405 /* rol */, X86::ROL32rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR32, MCK_CL }, },
  { 6405 /* rol */, X86::ROL32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 6405 /* rol */, X86::ROL64rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR64, MCK_CL }, },
  { 6405 /* rol */, X86::ROL64ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 6405 /* rol */, X86::ROL16mCL, Convert__Mem165_0, 0, { MCK_Mem16, MCK_CL }, },
  { 6405 /* rol */, X86::ROL16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 6405 /* rol */, X86::ROL32mCL, Convert__Mem325_0, 0, { MCK_Mem32, MCK_CL }, },
  { 6405 /* rol */, X86::ROL32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 6405 /* rol */, X86::ROL64mCL, Convert__Mem645_0, 0, { MCK_Mem64, MCK_CL }, },
  { 6405 /* rol */, X86::ROL64mi, Convert__Mem645_0__Imm1_1, 0, { MCK_Mem64, MCK_Imm }, },
  { 6405 /* rol */, X86::ROL8mCL, Convert__Mem85_0, 0, { MCK_Mem8, MCK_CL }, },
  { 6405 /* rol */, X86::ROL8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 6429 /* ror */, X86::ROR8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6429 /* ror */, X86::ROR16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6429 /* ror */, X86::ROR32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6429 /* ror */, X86::ROR64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6429 /* ror */, X86::ROR16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6429 /* ror */, X86::ROR32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6429 /* ror */, X86::ROR64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6429 /* ror */, X86::ROR8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6429 /* ror */, X86::ROR8rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR8, MCK_CL }, },
  { 6429 /* ror */, X86::ROR8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 6429 /* ror */, X86::ROR16rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR16, MCK_CL }, },
  { 6429 /* ror */, X86::ROR16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 6429 /* ror */, X86::ROR32rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR32, MCK_CL }, },
  { 6429 /* ror */, X86::ROR32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 6429 /* ror */, X86::ROR64rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR64, MCK_CL }, },
  { 6429 /* ror */, X86::ROR64ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 6429 /* ror */, X86::ROR16mCL, Convert__Mem165_0, 0, { MCK_Mem16, MCK_CL }, },
  { 6429 /* ror */, X86::ROR16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 6429 /* ror */, X86::ROR32mCL, Convert__Mem325_0, 0, { MCK_Mem32, MCK_CL }, },
  { 6429 /* ror */, X86::ROR32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 6429 /* ror */, X86::ROR64mCL, Convert__Mem645_0, 0, { MCK_Mem64, MCK_CL }, },
  { 6429 /* ror */, X86::ROR64mi, Convert__Mem645_0__Imm1_1, 0, { MCK_Mem64, MCK_Imm }, },
  { 6429 /* ror */, X86::ROR8mCL, Convert__Mem85_0, 0, { MCK_Mem8, MCK_CL }, },
  { 6429 /* ror */, X86::ROR8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 6453 /* rorx */, X86::RORX32ri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_GR32, MCK_GR32, MCK_Imm }, },
  { 6453 /* rorx */, X86::RORX32mi, Convert__Reg1_0__Mem325_1__Imm1_2, 0, { MCK_GR32, MCK_Mem32, MCK_Imm }, },
  { 6453 /* rorx */, X86::RORX64ri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_GR64, MCK_GR64, MCK_Imm }, },
  { 6453 /* rorx */, X86::RORX64mi, Convert__Reg1_0__Mem645_1__Imm1_2, 0, { MCK_GR64, MCK_Mem64, MCK_Imm }, },
  { 6470 /* roundpd */, X86::ROUNDPDr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 6470 /* roundpd */, X86::ROUNDPDm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 6478 /* roundps */, X86::ROUNDPSr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 6478 /* roundps */, X86::ROUNDPSm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 6486 /* roundsd */, X86::ROUNDSDr, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 6486 /* roundsd */, X86::ROUNDSDm, Convert__Reg1_0__Tie0__Mem645_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 6494 /* roundss */, X86::ROUNDSSr, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 6494 /* roundss */, X86::ROUNDSSm, Convert__Reg1_0__Tie0__Mem325_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 6502 /* rsm */, X86::RSM, Convert_NoOperands, 0, {  }, },
  { 6506 /* rsqrtps */, X86::RSQRTPSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6506 /* rsqrtps */, X86::RSQRTPSm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6514 /* rsqrtss */, X86::RSQRTSSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6514 /* rsqrtss */, X86::RSQRTSSm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 6522 /* sahf */, X86::SAHF, Convert_NoOperands, 0, {  }, },
  { 6527 /* sar */, X86::SAR8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6527 /* sar */, X86::SAR16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6527 /* sar */, X86::SAR32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6527 /* sar */, X86::SAR64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6527 /* sar */, X86::SAR16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6527 /* sar */, X86::SAR32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6527 /* sar */, X86::SAR64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6527 /* sar */, X86::SAR8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6527 /* sar */, X86::SAR8rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR8, MCK_CL }, },
  { 6527 /* sar */, X86::SAR8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 6527 /* sar */, X86::SAR16rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR16, MCK_CL }, },
  { 6527 /* sar */, X86::SAR16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 6527 /* sar */, X86::SAR32rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR32, MCK_CL }, },
  { 6527 /* sar */, X86::SAR32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 6527 /* sar */, X86::SAR64rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR64, MCK_CL }, },
  { 6527 /* sar */, X86::SAR64ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 6527 /* sar */, X86::SAR16mCL, Convert__Mem165_0, 0, { MCK_Mem16, MCK_CL }, },
  { 6527 /* sar */, X86::SAR16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 6527 /* sar */, X86::SAR32mCL, Convert__Mem325_0, 0, { MCK_Mem32, MCK_CL }, },
  { 6527 /* sar */, X86::SAR32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 6527 /* sar */, X86::SAR64mCL, Convert__Mem645_0, 0, { MCK_Mem64, MCK_CL }, },
  { 6527 /* sar */, X86::SAR64mi, Convert__Mem645_0__Imm1_1, 0, { MCK_Mem64, MCK_Imm }, },
  { 6527 /* sar */, X86::SAR8mCL, Convert__Mem85_0, 0, { MCK_Mem8, MCK_CL }, },
  { 6527 /* sar */, X86::SAR8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 6551 /* sarx */, X86::SARX32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 6551 /* sarx */, X86::SARX32rm, Convert__Reg1_0__Mem325_1__Reg1_2, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 6551 /* sarx */, X86::SARX64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 6551 /* sarx */, X86::SARX64rm, Convert__Reg1_0__Mem645_1__Reg1_2, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 6568 /* sbb */, X86::SBB8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 6568 /* sbb */, X86::SBB8rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 6568 /* sbb */, X86::SBB8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 6568 /* sbb */, X86::SBB8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 6568 /* sbb */, X86::SBB16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 6568 /* sbb */, X86::SBB16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 6568 /* sbb */, X86::SBB16ri8, Convert__Reg1_0__Tie0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 6568 /* sbb */, X86::SBB16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 6568 /* sbb */, X86::SBB16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 6568 /* sbb */, X86::SBB32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 6568 /* sbb */, X86::SBB32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 6568 /* sbb */, X86::SBB32ri8, Convert__Reg1_0__Tie0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 6568 /* sbb */, X86::SBB32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 6568 /* sbb */, X86::SBB32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 6568 /* sbb */, X86::SBB64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 6568 /* sbb */, X86::SBB64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 6568 /* sbb */, X86::SBB64ri8, Convert__Reg1_0__Tie0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 6568 /* sbb */, X86::SBB64ri32, Convert__Reg1_0__Tie0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 6568 /* sbb */, X86::SBB64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 6568 /* sbb */, X86::SBB16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 6568 /* sbb */, X86::SBB16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 6568 /* sbb */, X86::SBB16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 6568 /* sbb */, X86::SBB32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 6568 /* sbb */, X86::SBB32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 6568 /* sbb */, X86::SBB32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 6568 /* sbb */, X86::SBB64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 6568 /* sbb */, X86::SBB64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 6568 /* sbb */, X86::SBB64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 6568 /* sbb */, X86::SBB8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 6568 /* sbb */, X86::SBB8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 6592 /* scas */, X86::SCASB, Convert__DstIdx81_1, 0, { MCK_AL, MCK_DstIdx8 }, },
  { 6592 /* scas */, X86::SCASW, Convert__DstIdx161_1, 0, { MCK_AX, MCK_DstIdx16 }, },
  { 6592 /* scas */, X86::SCASL, Convert__DstIdx321_1, 0, { MCK_EAX, MCK_DstIdx32 }, },
  { 6592 /* scas */, X86::SCASQ, Convert__DstIdx641_1, Feature_In64BitMode, { MCK_RAX, MCK_DstIdx64 }, },
  { 6597 /* scasb */, X86::SCASB, Convert__DstIdx81_0, 0, { MCK_DstIdx8 }, },
  { 6597 /* scasb */, X86::SCASB, Convert__DstIdx81_1, 0, { MCK_AL, MCK_DstIdx8 }, },
  { 6603 /* scasd */, X86::SCASL, Convert__DstIdx321_0, 0, { MCK_DstIdx32 }, },
  { 6603 /* scasd */, X86::SCASL, Convert__DstIdx321_1, 0, { MCK_EAX, MCK_DstIdx32 }, },
  { 6615 /* scasq */, X86::SCASQ, Convert__DstIdx641_0, Feature_In64BitMode, { MCK_DstIdx64 }, },
  { 6615 /* scasq */, X86::SCASQ, Convert__DstIdx641_1, 0, { MCK_RAX, MCK_DstIdx64 }, },
  { 6621 /* scasw */, X86::SCASW, Convert__DstIdx161_0, 0, { MCK_DstIdx16 }, },
  { 6621 /* scasw */, X86::SCASW, Convert__DstIdx161_1, 0, { MCK_AX, MCK_DstIdx16 }, },
  { 6627 /* seta */, X86::SETAr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6627 /* seta */, X86::SETAm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6632 /* setae */, X86::SETAEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6632 /* setae */, X86::SETAEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6638 /* setb */, X86::SETBr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6638 /* setb */, X86::SETBm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6643 /* setbe */, X86::SETBEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6643 /* setbe */, X86::SETBEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6649 /* sete */, X86::SETEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6649 /* sete */, X86::SETEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6654 /* setg */, X86::SETGr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6654 /* setg */, X86::SETGm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6659 /* setge */, X86::SETGEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6659 /* setge */, X86::SETGEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6665 /* setl */, X86::SETLr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6665 /* setl */, X86::SETLm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6670 /* setle */, X86::SETLEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6670 /* setle */, X86::SETLEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6676 /* setne */, X86::SETNEr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6676 /* setne */, X86::SETNEm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6682 /* setno */, X86::SETNOr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6682 /* setno */, X86::SETNOm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6688 /* setnp */, X86::SETNPr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6688 /* setnp */, X86::SETNPm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6694 /* setns */, X86::SETNSr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6694 /* setns */, X86::SETNSm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6700 /* seto */, X86::SETOr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6700 /* seto */, X86::SETOm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6705 /* setp */, X86::SETPr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6705 /* setp */, X86::SETPm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6710 /* sets */, X86::SETSr, Convert__Reg1_0, 0, { MCK_GR8 }, },
  { 6710 /* sets */, X86::SETSm, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6715 /* sfence */, X86::SFENCE, Convert_NoOperands, 0, {  }, },
  { 6722 /* sgdt */, X86::SGDT16m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 6722 /* sgdt */, X86::SGDT32m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 6722 /* sgdt */, X86::SGDT64m, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 6745 /* sha1msg1 */, X86::SHA1MSG1rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6745 /* sha1msg1 */, X86::SHA1MSG1rm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6754 /* sha1msg2 */, X86::SHA1MSG2rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6754 /* sha1msg2 */, X86::SHA1MSG2rm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6763 /* sha1nexte */, X86::SHA1NEXTErr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6763 /* sha1nexte */, X86::SHA1NEXTErm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6773 /* sha1rnds4 */, X86::SHA1RNDS4rri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 6773 /* sha1rnds4 */, X86::SHA1RNDS4rmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 6783 /* sha256msg1 */, X86::SHA256MSG1rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6783 /* sha256msg1 */, X86::SHA256MSG1rm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6794 /* sha256msg2 */, X86::SHA256MSG2rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6794 /* sha256msg2 */, X86::SHA256MSG2rm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6805 /* sha256rnds2 */, X86::SHA256RNDS2rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 6805 /* sha256rnds2 */, X86::SHA256RNDS2rm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 6805 /* sha256rnds2 */, X86::SHA256RNDS2rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32, MCK_XMM0 }, },
  { 6805 /* sha256rnds2 */, X86::SHA256RNDS2rm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128, MCK_XMM0 }, },
  { 6817 /* shl */, X86::SHL8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6817 /* shl */, X86::SHL16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6817 /* shl */, X86::SHL32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6817 /* shl */, X86::SHL64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6817 /* shl */, X86::SHL16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6817 /* shl */, X86::SHL32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6817 /* shl */, X86::SHL64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6817 /* shl */, X86::SHL8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6817 /* shl */, X86::SHL8rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR8, MCK_CL }, },
  { 6817 /* shl */, X86::SHL8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 6817 /* shl */, X86::SHL16rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR16, MCK_CL }, },
  { 6817 /* shl */, X86::SHL16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 6817 /* shl */, X86::SHL32rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR32, MCK_CL }, },
  { 6817 /* shl */, X86::SHL32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 6817 /* shl */, X86::SHL64rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR64, MCK_CL }, },
  { 6817 /* shl */, X86::SHL64ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 6817 /* shl */, X86::SHL16mCL, Convert__Mem165_0, 0, { MCK_Mem16, MCK_CL }, },
  { 6817 /* shl */, X86::SHL16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 6817 /* shl */, X86::SHL32mCL, Convert__Mem325_0, 0, { MCK_Mem32, MCK_CL }, },
  { 6817 /* shl */, X86::SHL32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 6817 /* shl */, X86::SHL64mCL, Convert__Mem645_0, 0, { MCK_Mem64, MCK_CL }, },
  { 6817 /* shl */, X86::SHL64mi, Convert__Mem645_0__Imm1_1, 0, { MCK_Mem64, MCK_Imm }, },
  { 6817 /* shl */, X86::SHL8mCL, Convert__Mem85_0, 0, { MCK_Mem8, MCK_CL }, },
  { 6817 /* shl */, X86::SHL8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 6826 /* shld */, X86::SHLD16rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 6826 /* shld */, X86::SHLD32rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 6826 /* shld */, X86::SHLD64rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 6826 /* shld */, X86::SHLD16mrCL, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 6826 /* shld */, X86::SHLD32mrCL, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 6826 /* shld */, X86::SHLD64mrCL, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 6826 /* shld */, X86::SHLD16rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16, MCK_CL }, },
  { 6826 /* shld */, X86::SHLD16rri8, Convert__Reg1_0__Tie0__Reg1_1__Imm1_2, 0, { MCK_GR16, MCK_GR16, MCK_Imm }, },
  { 6826 /* shld */, X86::SHLD32rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32, MCK_CL }, },
  { 6826 /* shld */, X86::SHLD32rri8, Convert__Reg1_0__Tie0__Reg1_1__Imm1_2, 0, { MCK_GR32, MCK_GR32, MCK_Imm }, },
  { 6826 /* shld */, X86::SHLD64rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64, MCK_CL }, },
  { 6826 /* shld */, X86::SHLD64rri8, Convert__Reg1_0__Tie0__Reg1_1__Imm1_2, 0, { MCK_GR64, MCK_GR64, MCK_Imm }, },
  { 6826 /* shld */, X86::SHLD16mrCL, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16, MCK_CL }, },
  { 6826 /* shld */, X86::SHLD16mri8, Convert__Mem165_0__Reg1_1__Imm1_2, 0, { MCK_Mem16, MCK_GR16, MCK_Imm }, },
  { 6826 /* shld */, X86::SHLD32mrCL, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32, MCK_CL }, },
  { 6826 /* shld */, X86::SHLD32mri8, Convert__Mem325_0__Reg1_1__Imm1_2, 0, { MCK_Mem32, MCK_GR32, MCK_Imm }, },
  { 6826 /* shld */, X86::SHLD64mrCL, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64, MCK_CL }, },
  { 6826 /* shld */, X86::SHLD64mri8, Convert__Mem645_0__Reg1_1__Imm1_2, 0, { MCK_Mem64, MCK_GR64, MCK_Imm }, },
  { 6864 /* shlx */, X86::SHLX32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 6864 /* shlx */, X86::SHLX32rm, Convert__Reg1_0__Mem325_1__Reg1_2, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 6864 /* shlx */, X86::SHLX64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 6864 /* shlx */, X86::SHLX64rm, Convert__Reg1_0__Mem645_1__Reg1_2, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 6881 /* shr */, X86::SHR8r1, Convert__Reg1_0__Tie0, 0, { MCK_GR8 }, },
  { 6881 /* shr */, X86::SHR16r1, Convert__Reg1_0__Tie0, 0, { MCK_GR16 }, },
  { 6881 /* shr */, X86::SHR32r1, Convert__Reg1_0__Tie0, 0, { MCK_GR32 }, },
  { 6881 /* shr */, X86::SHR64r1, Convert__Reg1_0__Tie0, 0, { MCK_GR64 }, },
  { 6881 /* shr */, X86::SHR16m1, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6881 /* shr */, X86::SHR32m1, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 6881 /* shr */, X86::SHR64m1, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 6881 /* shr */, X86::SHR8m1, Convert__Mem85_0, 0, { MCK_Mem8 }, },
  { 6881 /* shr */, X86::SHR8rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR8, MCK_CL }, },
  { 6881 /* shr */, X86::SHR8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 6881 /* shr */, X86::SHR16rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR16, MCK_CL }, },
  { 6881 /* shr */, X86::SHR16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 6881 /* shr */, X86::SHR32rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR32, MCK_CL }, },
  { 6881 /* shr */, X86::SHR32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 6881 /* shr */, X86::SHR64rCL, Convert__Reg1_0__Tie0, 0, { MCK_GR64, MCK_CL }, },
  { 6881 /* shr */, X86::SHR64ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR64, MCK_Imm }, },
  { 6881 /* shr */, X86::SHR16mCL, Convert__Mem165_0, 0, { MCK_Mem16, MCK_CL }, },
  { 6881 /* shr */, X86::SHR16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 6881 /* shr */, X86::SHR32mCL, Convert__Mem325_0, 0, { MCK_Mem32, MCK_CL }, },
  { 6881 /* shr */, X86::SHR32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 6881 /* shr */, X86::SHR64mCL, Convert__Mem645_0, 0, { MCK_Mem64, MCK_CL }, },
  { 6881 /* shr */, X86::SHR64mi, Convert__Mem645_0__Imm1_1, 0, { MCK_Mem64, MCK_Imm }, },
  { 6881 /* shr */, X86::SHR8mCL, Convert__Mem85_0, 0, { MCK_Mem8, MCK_CL }, },
  { 6881 /* shr */, X86::SHR8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 6890 /* shrd */, X86::SHRD16rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 6890 /* shrd */, X86::SHRD32rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 6890 /* shrd */, X86::SHRD64rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 6890 /* shrd */, X86::SHRD16mrCL, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 6890 /* shrd */, X86::SHRD32mrCL, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 6890 /* shrd */, X86::SHRD64mrCL, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 6890 /* shrd */, X86::SHRD16rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16, MCK_CL }, },
  { 6890 /* shrd */, X86::SHRD16rri8, Convert__Reg1_0__Tie0__Reg1_1__Imm1_2, 0, { MCK_GR16, MCK_GR16, MCK_Imm }, },
  { 6890 /* shrd */, X86::SHRD32rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32, MCK_CL }, },
  { 6890 /* shrd */, X86::SHRD32rri8, Convert__Reg1_0__Tie0__Reg1_1__Imm1_2, 0, { MCK_GR32, MCK_GR32, MCK_Imm }, },
  { 6890 /* shrd */, X86::SHRD64rrCL, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64, MCK_CL }, },
  { 6890 /* shrd */, X86::SHRD64rri8, Convert__Reg1_0__Tie0__Reg1_1__Imm1_2, 0, { MCK_GR64, MCK_GR64, MCK_Imm }, },
  { 6890 /* shrd */, X86::SHRD16mrCL, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16, MCK_CL }, },
  { 6890 /* shrd */, X86::SHRD16mri8, Convert__Mem165_0__Reg1_1__Imm1_2, 0, { MCK_Mem16, MCK_GR16, MCK_Imm }, },
  { 6890 /* shrd */, X86::SHRD32mrCL, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32, MCK_CL }, },
  { 6890 /* shrd */, X86::SHRD32mri8, Convert__Mem325_0__Reg1_1__Imm1_2, 0, { MCK_Mem32, MCK_GR32, MCK_Imm }, },
  { 6890 /* shrd */, X86::SHRD64mrCL, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64, MCK_CL }, },
  { 6890 /* shrd */, X86::SHRD64mri8, Convert__Mem645_0__Reg1_1__Imm1_2, 0, { MCK_Mem64, MCK_GR64, MCK_Imm }, },
  { 6928 /* shrx */, X86::SHRX32rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR32, MCK_GR32, MCK_GR32 }, },
  { 6928 /* shrx */, X86::SHRX32rm, Convert__Reg1_0__Mem325_1__Reg1_2, 0, { MCK_GR32, MCK_Mem32, MCK_GR32 }, },
  { 6928 /* shrx */, X86::SHRX64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_GR64, MCK_GR64, MCK_GR64 }, },
  { 6928 /* shrx */, X86::SHRX64rm, Convert__Reg1_0__Mem645_1__Reg1_2, 0, { MCK_GR64, MCK_Mem64, MCK_GR64 }, },
  { 6945 /* shufpd */, X86::SHUFPDrri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 6945 /* shufpd */, X86::SHUFPDrmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 6952 /* shufps */, X86::SHUFPSrri, Convert__Reg1_0__Tie0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 6952 /* shufps */, X86::SHUFPSrmi, Convert__Reg1_0__Tie0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 6959 /* sidt */, X86::SIDT16m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 6959 /* sidt */, X86::SIDT32m, Convert__Mem5_0, Feature_Not64BitMode, { MCK_Mem }, },
  { 6959 /* sidt */, X86::SIDT64m, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 6982 /* skinit */, X86::SKINIT, Convert_NoOperands, 0, { MCK_EAX }, },
  { 6989 /* sldt */, X86::SLDT16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 6989 /* sldt */, X86::SLDT32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 6989 /* sldt */, X86::SLDT64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 6989 /* sldt */, X86::SLDT16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6989 /* sldt */, X86::SLDT64m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 6989 /* sldt */, X86::SLDT16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 7012 /* smsw */, X86::SMSW16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 7012 /* smsw */, X86::SMSW32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 7012 /* smsw */, X86::SMSW64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 7012 /* smsw */, X86::SMSW16m, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 7035 /* sqrtpd */, X86::SQRTPDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7035 /* sqrtpd */, X86::SQRTPDm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7042 /* sqrtps */, X86::SQRTPSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7042 /* sqrtps */, X86::SQRTPSm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7049 /* sqrtsd */, X86::SQRTSDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7049 /* sqrtsd */, X86::SQRTSDm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 7056 /* sqrtss */, X86::SQRTSSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7056 /* sqrtss */, X86::SQRTSSm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 7063 /* ss */, X86::SS_PREFIX, Convert_NoOperands, 0, {  }, },
  { 7066 /* stac */, X86::STAC, Convert_NoOperands, 0, {  }, },
  { 7071 /* stc */, X86::STC, Convert_NoOperands, 0, {  }, },
  { 7075 /* std */, X86::STD, Convert_NoOperands, 0, {  }, },
  { 7079 /* stgi */, X86::STGI, Convert_NoOperands, 0, {  }, },
  { 7084 /* sti */, X86::STI, Convert_NoOperands, 0, {  }, },
  { 7088 /* stmxcsr */, X86::STMXCSR, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 7096 /* stos */, X86::STOSW, Convert__DstIdx161_0, 0, { MCK_DstIdx16, MCK_AX }, },
  { 7096 /* stos */, X86::STOSL, Convert__DstIdx321_0, 0, { MCK_DstIdx32, MCK_EAX }, },
  { 7096 /* stos */, X86::STOSQ, Convert__DstIdx641_0, Feature_In64BitMode, { MCK_DstIdx64, MCK_RAX }, },
  { 7096 /* stos */, X86::STOSB, Convert__DstIdx81_0, 0, { MCK_DstIdx8, MCK_AL }, },
  { 7101 /* stosb */, X86::STOSB, Convert__DstIdx81_0, 0, { MCK_DstIdx8 }, },
  { 7101 /* stosb */, X86::STOSB, Convert__DstIdx81_0, 0, { MCK_DstIdx8, MCK_AL }, },
  { 7107 /* stosd */, X86::STOSL, Convert__DstIdx321_0, 0, { MCK_DstIdx32 }, },
  { 7107 /* stosd */, X86::STOSL, Convert__DstIdx321_0, 0, { MCK_DstIdx32, MCK_EAX }, },
  { 7119 /* stosq */, X86::STOSQ, Convert__DstIdx641_0, Feature_In64BitMode, { MCK_DstIdx64 }, },
  { 7119 /* stosq */, X86::STOSQ, Convert__DstIdx641_0, 0, { MCK_DstIdx64, MCK_RAX }, },
  { 7125 /* stosw */, X86::STOSW, Convert__DstIdx161_0, 0, { MCK_DstIdx16 }, },
  { 7125 /* stosw */, X86::STOSW, Convert__DstIdx161_0, 0, { MCK_DstIdx16, MCK_AX }, },
  { 7131 /* str */, X86::STR16r, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 7131 /* str */, X86::STR32r, Convert__Reg1_0, 0, { MCK_GR32 }, },
  { 7131 /* str */, X86::STR64r, Convert__Reg1_0, 0, { MCK_GR64 }, },
  { 7131 /* str */, X86::STRm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 7150 /* sub */, X86::SUB8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 7150 /* sub */, X86::SUB8rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 7150 /* sub */, X86::SUB8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 7150 /* sub */, X86::SUB8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 7150 /* sub */, X86::SUB16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 7150 /* sub */, X86::SUB16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 7150 /* sub */, X86::SUB16ri8, Convert__Reg1_0__Tie0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 7150 /* sub */, X86::SUB16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 7150 /* sub */, X86::SUB16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 7150 /* sub */, X86::SUB32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 7150 /* sub */, X86::SUB32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 7150 /* sub */, X86::SUB32ri8, Convert__Reg1_0__Tie0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 7150 /* sub */, X86::SUB32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 7150 /* sub */, X86::SUB32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 7150 /* sub */, X86::SUB64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 7150 /* sub */, X86::SUB64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 7150 /* sub */, X86::SUB64ri8, Convert__Reg1_0__Tie0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 7150 /* sub */, X86::SUB64ri32, Convert__Reg1_0__Tie0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 7150 /* sub */, X86::SUB64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7150 /* sub */, X86::SUB16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 7150 /* sub */, X86::SUB16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 7150 /* sub */, X86::SUB16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 7150 /* sub */, X86::SUB32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 7150 /* sub */, X86::SUB32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 7150 /* sub */, X86::SUB32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 7150 /* sub */, X86::SUB64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7150 /* sub */, X86::SUB64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 7150 /* sub */, X86::SUB64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 7150 /* sub */, X86::SUB8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 7150 /* sub */, X86::SUB8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 7164 /* subpd */, X86::SUBPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7164 /* subpd */, X86::SUBPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7170 /* subps */, X86::SUBPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7170 /* subps */, X86::SUBPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7181 /* subsd */, X86::SUBSDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7181 /* subsd */, X86::SUBSDrm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 7187 /* subss */, X86::SUBSSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7187 /* subss */, X86::SUBSSrm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 7198 /* swapgs */, X86::SWAPGS, Convert_NoOperands, 0, {  }, },
  { 7205 /* syscall */, X86::SYSCALL, Convert_NoOperands, 0, {  }, },
  { 7213 /* sysenter */, X86::SYSENTER, Convert_NoOperands, 0, {  }, },
  { 7222 /* sysexit */, X86::SYSEXIT64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 7222 /* sysexit */, X86::SYSEXIT, Convert_NoOperands, 0, {  }, },
  { 7248 /* sysret */, X86::SYSRET64, Convert_NoOperands, Feature_In64BitMode, {  }, },
  { 7248 /* sysret */, X86::SYSRET, Convert_NoOperands, 0, {  }, },
  { 7271 /* t1mskc */, X86::T1MSKC32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 7271 /* t1mskc */, X86::T1MSKC32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 7271 /* t1mskc */, X86::T1MSKC64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 7271 /* t1mskc */, X86::T1MSKC64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7278 /* test */, X86::TEST8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 7278 /* test */, X86::TEST8rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 7278 /* test */, X86::TEST8ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 7278 /* test */, X86::TEST8rm, Convert__Reg1_0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 7278 /* test */, X86::TEST16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 7278 /* test */, X86::TEST16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 7278 /* test */, X86::TEST16ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 7278 /* test */, X86::TEST16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 7278 /* test */, X86::TEST32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 7278 /* test */, X86::TEST32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 7278 /* test */, X86::TEST32ri, Convert__Reg1_0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 7278 /* test */, X86::TEST32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 7278 /* test */, X86::TEST64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 7278 /* test */, X86::TEST64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 7278 /* test */, X86::TEST64ri32, Convert__Reg1_0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 7278 /* test */, X86::TEST64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7278 /* test */, X86::TEST16rm, Convert__Reg1_1__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 7278 /* test */, X86::TEST16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 7278 /* test */, X86::TEST32rm, Convert__Reg1_1__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 7278 /* test */, X86::TEST32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 7278 /* test */, X86::TEST64rm, Convert__Reg1_1__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 7278 /* test */, X86::TEST64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 7278 /* test */, X86::TEST8rm, Convert__Reg1_1__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 7278 /* test */, X86::TEST8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 7307 /* tzcnt */, X86::TZCNT16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 7307 /* tzcnt */, X86::TZCNT16rm, Convert__Reg1_0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 7307 /* tzcnt */, X86::TZCNT32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 7307 /* tzcnt */, X86::TZCNT32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 7307 /* tzcnt */, X86::TZCNT64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 7307 /* tzcnt */, X86::TZCNT64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7334 /* tzmsk */, X86::TZMSK32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 7334 /* tzmsk */, X86::TZMSK32rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 7334 /* tzmsk */, X86::TZMSK64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 7334 /* tzmsk */, X86::TZMSK64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7340 /* ucomisd */, X86::UCOMISDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7340 /* ucomisd */, X86::UCOMISDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 7348 /* ucomiss */, X86::UCOMISSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7348 /* ucomiss */, X86::UCOMISSrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 7356 /* ud2 */, X86::TRAP, Convert_NoOperands, 0, {  }, },
  { 7360 /* ud2b */, X86::UD2B, Convert_NoOperands, 0, {  }, },
  { 7365 /* unpckhpd */, X86::UNPCKHPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7365 /* unpckhpd */, X86::UNPCKHPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7374 /* unpckhps */, X86::UNPCKHPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7374 /* unpckhps */, X86::UNPCKHPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7383 /* unpcklpd */, X86::UNPCKLPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7383 /* unpcklpd */, X86::UNPCKLPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7392 /* unpcklps */, X86::UNPCKLPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7392 /* unpcklps */, X86::UNPCKLPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7401 /* vaddpd */, X86::VADDPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7401 /* vaddpd */, X86::VADDPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 7401 /* vaddpd */, X86::VADDPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7401 /* vaddpd */, X86::VADDPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 7401 /* vaddpd */, X86::VADDPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 7401 /* vaddpd */, X86::VADDPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 7401 /* vaddpd */, X86::VADDPDZrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 7401 /* vaddpd */, X86::VADDPDZrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7401 /* vaddpd */, X86::VADDPDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7408 /* vaddps */, X86::VADDPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 7408 /* vaddps */, X86::VADDPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7408 /* vaddps */, X86::VADDPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 7408 /* vaddps */, X86::VADDPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7408 /* vaddps */, X86::VADDPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7408 /* vaddps */, X86::VADDPSZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 7408 /* vaddps */, X86::VADDPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 7408 /* vaddps */, X86::VADDPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 7408 /* vaddps */, X86::VADDPSZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 7408 /* vaddps */, X86::VADDPSZrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7408 /* vaddps */, X86::VADDPSZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 7408 /* vaddps */, X86::VADDPSZrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7408 /* vaddps */, X86::VADDPSZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 7415 /* vaddsd */, X86::VADDSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7415 /* vaddsd */, X86::VADDSDrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 7415 /* vaddsd */, X86::VADDSDZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7415 /* vaddsd */, X86::VADDSDZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 7415 /* vaddsd */, X86::VADDSDZrrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 7415 /* vaddsd */, X86::VADDSDZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 7415 /* vaddsd */, X86::VADDSDZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 7415 /* vaddsd */, X86::VADDSDZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 7415 /* vaddsd */, X86::VADDSDZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 7415 /* vaddsd */, X86::VADDSDZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 7415 /* vaddsd */, X86::VADDSDZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 7422 /* vaddss */, X86::VADDSSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7422 /* vaddss */, X86::VADDSSrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 7422 /* vaddss */, X86::VADDSSZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7422 /* vaddss */, X86::VADDSSZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 7422 /* vaddss */, X86::VADDSSZrrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 7422 /* vaddss */, X86::VADDSSZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 7422 /* vaddss */, X86::VADDSSZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 7422 /* vaddss */, X86::VADDSSZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 7422 /* vaddss */, X86::VADDSSZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 7422 /* vaddss */, X86::VADDSSZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 7422 /* vaddss */, X86::VADDSSZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 7429 /* vaddsubpd */, X86::VADDSUBPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7429 /* vaddsubpd */, X86::VADDSUBPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7429 /* vaddsubpd */, X86::VADDSUBPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7429 /* vaddsubpd */, X86::VADDSUBPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7439 /* vaddsubps */, X86::VADDSUBPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7439 /* vaddsubps */, X86::VADDSUBPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7439 /* vaddsubps */, X86::VADDSUBPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7439 /* vaddsubps */, X86::VADDSUBPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7449 /* vaesdec */, X86::VAESDECrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7449 /* vaesdec */, X86::VAESDECrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7457 /* vaesdeclast */, X86::VAESDECLASTrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7457 /* vaesdeclast */, X86::VAESDECLASTrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7469 /* vaesenc */, X86::VAESENCrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7469 /* vaesenc */, X86::VAESENCrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7477 /* vaesenclast */, X86::VAESENCLASTrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7477 /* vaesenclast */, X86::VAESENCLASTrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7489 /* vaesimc */, X86::VAESIMCrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7489 /* vaesimc */, X86::VAESIMCrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7497 /* vaeskeygenassist */, X86::VAESKEYGENASSIST128rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7497 /* vaeskeygenassist */, X86::VAESKEYGENASSIST128rm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 7514 /* valignd */, X86::VALIGNDrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7514 /* valignd */, X86::VALIGNDrmi, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 7514 /* valignd */, X86::VALIGNDrrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7514 /* valignd */, X86::VALIGNDrrikz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7522 /* valignq */, X86::VALIGNQrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7522 /* valignq */, X86::VALIGNQrmi, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 7522 /* valignq */, X86::VALIGNQrrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7522 /* valignq */, X86::VALIGNQrrikz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7530 /* vandnpd */, X86::VANDNPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7530 /* vandnpd */, X86::VANDNPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7530 /* vandnpd */, X86::VANDNPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7530 /* vandnpd */, X86::VANDNPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7538 /* vandnps */, X86::VANDNPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7538 /* vandnps */, X86::VANDNPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7538 /* vandnps */, X86::VANDNPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7538 /* vandnps */, X86::VANDNPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7546 /* vandpd */, X86::VANDPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7546 /* vandpd */, X86::VANDPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7546 /* vandpd */, X86::VANDPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7546 /* vandpd */, X86::VANDPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7553 /* vandps */, X86::VANDPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7553 /* vandps */, X86::VANDPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7553 /* vandps */, X86::VANDPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7553 /* vandps */, X86::VANDPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ128rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZ256rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 7560 /* vblendmpd */, X86::VBLENDMPDZrmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ128rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZ256rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 7570 /* vblendmps */, X86::VBLENDMPSZrmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 7580 /* vblendpd */, X86::VBLENDPDrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7580 /* vblendpd */, X86::VBLENDPDrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 7580 /* vblendpd */, X86::VBLENDPDYrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 7580 /* vblendpd */, X86::VBLENDPDYrmi, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 7589 /* vblendps */, X86::VBLENDPSrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7589 /* vblendps */, X86::VBLENDPSrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 7589 /* vblendps */, X86::VBLENDPSYrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 7589 /* vblendps */, X86::VBLENDPSYrmi, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 7598 /* vblendvpd */, X86::VBLENDVPDrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7598 /* vblendvpd */, X86::VBLENDVPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 7598 /* vblendvpd */, X86::VBLENDVPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7598 /* vblendvpd */, X86::VBLENDVPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 7608 /* vblendvps */, X86::VBLENDVPSrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7608 /* vblendvps */, X86::VBLENDVPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 7608 /* vblendvps */, X86::VBLENDVPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7608 /* vblendvps */, X86::VBLENDVPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 7618 /* vbroadcastf128 */, X86::VBROADCASTF128, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 7633 /* vbroadcasti128 */, X86::VBROADCASTI128, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 7648 /* vbroadcasti32x4 */, X86::VBROADCASTI32X4rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 7648 /* vbroadcasti32x4 */, X86::VBROADCASTI32X4krm, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 7664 /* vbroadcasti64x4 */, X86::VBROADCASTI64X4rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 7664 /* vbroadcasti64x4 */, X86::VBROADCASTI64X4krm, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDYrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR256, MCK_Mem64 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_VR256X, MCK_FR32X }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256m, Convert__Reg1_0__Mem645_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem64 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem64 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256mk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZmk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZ256mkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64 }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 7680 /* vbroadcastsd */, X86::VBROADCASTSDZmkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128m, Convert__Reg1_0__Mem325_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSYrm, Convert__Reg1_0__Mem325_1, 0, { MCK_VR256, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_VR256X, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256m, Convert__Reg1_0__Mem325_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128mk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256mk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZmk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ128mkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZ256mkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32 }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 7693 /* vbroadcastss */, X86::VBROADCASTSSZmkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32 }, },
  { 7706 /* vcmp */, X86::VCMPPDrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPPDrmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7706 /* vcmp */, X86::VCMPPDYrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7706 /* vcmp */, X86::VCMPPDYrmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, 0, { MCK_Imm, MCK_pd, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7706 /* vcmp */, X86::VCMPPDZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_pd, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 7706 /* vcmp */, X86::VCMPPSrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPPSrmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 7706 /* vcmp */, X86::VCMPPSYrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 7706 /* vcmp */, X86::VCMPPSYrmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, 0, { MCK_Imm, MCK_ps, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 7706 /* vcmp */, X86::VCMPPSZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ps, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 7706 /* vcmp */, X86::VCMPSDrr, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_sd, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPSDrm, Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0, 0, { MCK_Imm, MCK_sd, MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 7706 /* vcmp */, X86::VCMPSDZrr, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_sd, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 7706 /* vcmp */, X86::VCMPSDZrm, Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_sd, MCK_VK1, MCK_FR32X, MCK_Mem64 }, },
  { 7706 /* vcmp */, X86::VCMPSSrr, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_SS, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7706 /* vcmp */, X86::VCMPSSrm, Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0, 0, { MCK_Imm, MCK_SS, MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 7706 /* vcmp */, X86::VCMPSSZrr, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_SS, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 7706 /* vcmp */, X86::VCMPSSZrm, Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_SS, MCK_VK1, MCK_FR32X, MCK_Mem32 }, },
  { 7706 /* vcmp */, X86::VCMPPDZrrib, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_pd, MCK_VK1, MCK_VR512, MCK_VR512, MCK__123_sae_125_ }, },
  { 7706 /* vcmp */, X86::VCMPPDZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_pd, MCK_VK1, MCK_VR512, MCK_Mem512, MCK_Imm }, },
  { 7706 /* vcmp */, X86::VCMPPSZrrib, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ps, MCK_VK1, MCK_VR512, MCK_VR512, MCK__123_sae_125_ }, },
  { 7706 /* vcmp */, X86::VCMPPSZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ps, MCK_VK1, MCK_VR512, MCK_Mem512, MCK_Imm }, },
  { 7711 /* vcmppd */, X86::VCMPPDrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7711 /* vcmppd */, X86::VCMPPDrmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 7711 /* vcmppd */, X86::VCMPPDYrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 7711 /* vcmppd */, X86::VCMPPDYrmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 7711 /* vcmppd */, X86::VCMPPDZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7711 /* vcmppd */, X86::VCMPPDZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 7711 /* vcmppd */, X86::VCMPPDZrrib_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8, MCK__123_sae_125_ }, },
  { 7718 /* vcmpps */, X86::VCMPPSrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7718 /* vcmpps */, X86::VCMPPSrmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 7718 /* vcmpps */, X86::VCMPPSYrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 7718 /* vcmpps */, X86::VCMPPSYrmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 7718 /* vcmpps */, X86::VCMPPSZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7718 /* vcmpps */, X86::VCMPPSZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 7718 /* vcmpps */, X86::VCMPPSZrrib_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8, MCK__123_sae_125_ }, },
  { 7725 /* vcmpsd */, X86::VCMPSDrr_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7725 /* vcmpsd */, X86::VCMPSDrm_alt, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 7725 /* vcmpsd */, X86::VCMPSDZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 7725 /* vcmpsd */, X86::VCMPSDZrmi_alt, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_FR32X, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 7732 /* vcmpss */, X86::VCMPSSrr_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7732 /* vcmpss */, X86::VCMPSSrm_alt, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 7732 /* vcmpss */, X86::VCMPSSZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 7732 /* vcmpss */, X86::VCMPSSZrmi_alt, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_FR32X, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 7739 /* vcomisd */, X86::VCOMISDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7739 /* vcomisd */, X86::VCOMISDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7739 /* vcomisd */, X86::VCOMISDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 7739 /* vcomisd */, X86::VCOMISDZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem128 }, },
  { 7747 /* vcomiss */, X86::VCOMISSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7747 /* vcomiss */, X86::VCOMISSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7747 /* vcomiss */, X86::VCOMISSZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 7747 /* vcomiss */, X86::VCOMISSZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem128 }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 7755 /* vcompresspd */, X86::VCOMPRESSPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 7767 /* vcompressps */, X86::VCOMPRESSPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 7779 /* vcvtdq2pd */, X86::VCVTDQ2PDZrm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 7789 /* vcvtdq2ps */, X86::VCVTDQ2PSZrrb, Convert__Reg1_0__Reg1_1__AVX512RC1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_VR256 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_VR256 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_FR32, MCK_Mem256 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR256X, MCK_Mem512 }, },
  { 7799 /* vcvtpd2dq */, X86::VCVTPD2DQZrrb, Convert__Reg1_0__Reg1_1__AVX512RC1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK_AVX512RC }, },
  { 7809 /* vcvtpd2dqx */, X86::VCVTPD2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7809 /* vcvtpd2dqx */, X86::VCVTPD2DQXrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_VR256 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_VR256 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_FR32, MCK_Mem256 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR256X, MCK_Mem512 }, },
  { 7831 /* vcvtpd2ps */, X86::VCVTPD2PSZrrb, Convert__Reg1_0__Reg1_1__AVX512RC1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK_AVX512RC }, },
  { 7841 /* vcvtpd2psx */, X86::VCVTPD2PSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7841 /* vcvtpd2psx */, X86::VCVTPD2PSXrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7863 /* vcvtpd2udq */, X86::VCVTPD2UDQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 7863 /* vcvtpd2udq */, X86::VCVTPD2UDQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR256X, MCK_Mem512 }, },
  { 7863 /* vcvtpd2udq */, X86::VCVTPD2UDQZrrb, Convert__Reg1_0__Reg1_1__AVX512RC1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK_AVX512RC }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 7874 /* vcvtph2ps */, X86::VCVTPH2PSZrm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 7884 /* vcvtps2dq */, X86::VCVTPS2DQZrrb, Convert__Reg1_0__Reg1_1__AVX512RC1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 7894 /* vcvtps2pd */, X86::VCVTPS2PDZrm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHYrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHZrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHYmr, Convert__Mem1285_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem128, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHZmr, Convert__Mem2565_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 7904 /* vcvtps2ph */, X86::VCVTPS2PHmr, Convert__Mem645_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 7914 /* vcvtps2udq */, X86::VCVTPS2UDQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 7914 /* vcvtps2udq */, X86::VCVTPS2UDQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 7914 /* vcvtps2udq */, X86::VCVTPS2UDQZrrb, Convert__Reg1_0__Reg1_1__AVX512RC1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIZrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_GR32, MCK_Mem64 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR32, MCK_Mem64 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR32, MCK_Mem64 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64Zrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_GR64, MCK_Mem64 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7925 /* vcvtsd2si */, X86::VCVTSD2SI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 7957 /* vcvtsd2ss */, X86::VCVTSD2SSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 7957 /* vcvtsd2ss */, X86::VCVTSD2SSrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 7957 /* vcvtsd2ss */, X86::VCVTSD2SSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 7957 /* vcvtsd2ss */, X86::VCVTSD2SSZrm, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64 }, },
  { 7967 /* vcvtsd2usi */, X86::VCVTSD2USIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 7967 /* vcvtsd2usi */, X86::VCVTSD2USIZrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_GR32, MCK_Mem64 }, },
  { 7967 /* vcvtsd2usi */, X86::VCVTSD2USI64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 7967 /* vcvtsd2usi */, X86::VCVTSD2USI64Zrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_GR64, MCK_Mem64 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI2SDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_GR32 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI2SD64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_GR64 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI2SDrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI2SDrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI2SD64rm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI2SDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_GR32 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI642SDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_GR64 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI2SDZrm, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32 }, },
  { 7978 /* vcvtsi2sd */, X86::VCVTSI642SDZrm, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI2SSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_GR32 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI2SS64rr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_GR64 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI2SSrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI2SSrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI2SS64rm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI2SSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_GR32 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI642SSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_GR64 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI2SSZrm, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32 }, },
  { 8010 /* vcvtsi2ss */, X86::VCVTSI642SSZrm, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64 }, },
  { 8042 /* vcvtss2sd */, X86::VCVTSS2SDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8042 /* vcvtss2sd */, X86::VCVTSS2SDrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8042 /* vcvtss2sd */, X86::VCVTSS2SDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8042 /* vcvtss2sd */, X86::VCVTSS2SDZrm, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIZrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_GR32, MCK_Mem32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64Zrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_GR64, MCK_Mem32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR64, MCK_Mem32 }, },
  { 8052 /* vcvtss2si */, X86::VCVTSS2SI64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR64, MCK_Mem32 }, },
  { 8084 /* vcvtss2usi */, X86::VCVTSS2USIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 8084 /* vcvtss2usi */, X86::VCVTSS2USIZrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_GR32, MCK_Mem32 }, },
  { 8084 /* vcvtss2usi */, X86::VCVTSS2USI64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 8084 /* vcvtss2usi */, X86::VCVTSS2USI64Zrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_GR64, MCK_Mem32 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_VR256 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_VR256 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_FR32, MCK_Mem256 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 8095 /* vcvttpd2dq */, X86::VCVTTPD2DQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR256X, MCK_Mem512 }, },
  { 8106 /* vcvttpd2dqx */, X86::VCVTTPD2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 8106 /* vcvttpd2dqx */, X86::VCVTTPD2DQXrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 8130 /* vcvttpd2udq */, X86::VCVTTPD2UDQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 8130 /* vcvttpd2udq */, X86::VCVTTPD2UDQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR256X, MCK_Mem512 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 8142 /* vcvttps2dq */, X86::VCVTTPS2DQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 8153 /* vcvttps2udq */, X86::VCVTTPS2UDQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 8153 /* vcvttps2udq */, X86::VCVTTPS2UDQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIZrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_GR32, MCK_Mem64 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR32, MCK_Mem64 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR32, MCK_Mem64 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64Zrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_GR64, MCK_Mem64 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 8165 /* vcvttsd2si */, X86::VCVTTSD2SI64rm, Convert__Reg1_0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 8200 /* vcvttsd2usi */, X86::VCVTTSD2USIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 8200 /* vcvttsd2usi */, X86::VCVTTSD2USIZrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_GR32, MCK_Mem64 }, },
  { 8200 /* vcvttsd2usi */, X86::VCVTTSD2USI64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 8200 /* vcvttsd2usi */, X86::VCVTTSD2USI64Zrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_GR64, MCK_Mem64 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIZrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_GR32, MCK_Mem32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64Zrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_GR64, MCK_Mem32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR64, MCK_Mem32 }, },
  { 8212 /* vcvttss2si */, X86::VCVTTSS2SI64rm, Convert__Reg1_0__Mem325_1, 0, { MCK_GR64, MCK_Mem32 }, },
  { 8247 /* vcvttss2usi */, X86::VCVTTSS2USIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 8247 /* vcvttss2usi */, X86::VCVTTSS2USIZrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_GR32, MCK_Mem32 }, },
  { 8247 /* vcvttss2usi */, X86::VCVTTSS2USI64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR64, MCK_FR32X }, },
  { 8247 /* vcvttss2usi */, X86::VCVTTSS2USI64Zrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_GR64, MCK_Mem32 }, },
  { 8259 /* vcvtudq2pd */, X86::VCVTUDQ2PDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 8259 /* vcvtudq2pd */, X86::VCVTUDQ2PDZrm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 8270 /* vcvtudq2ps */, X86::VCVTUDQ2PSZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 8270 /* vcvtudq2ps */, X86::VCVTUDQ2PSZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 8270 /* vcvtudq2ps */, X86::VCVTUDQ2PSZrrb, Convert__Reg1_0__Reg1_1__AVX512RC1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8281 /* vcvtusi2sd */, X86::VCVTUSI2SDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_GR32 }, },
  { 8281 /* vcvtusi2sd */, X86::VCVTUSI642SDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_GR64 }, },
  { 8281 /* vcvtusi2sd */, X86::VCVTUSI2SDZrm, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32 }, },
  { 8281 /* vcvtusi2sd */, X86::VCVTUSI642SDZrm, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64 }, },
  { 8316 /* vcvtusi2ss */, X86::VCVTUSI2SSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_GR32 }, },
  { 8316 /* vcvtusi2ss */, X86::VCVTUSI642SSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_GR64 }, },
  { 8316 /* vcvtusi2ss */, X86::VCVTUSI2SSZrm, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32 }, },
  { 8316 /* vcvtusi2ss */, X86::VCVTUSI642SSZrm, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64 }, },
  { 8351 /* vdivpd */, X86::VDIVPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8351 /* vdivpd */, X86::VDIVPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8351 /* vdivpd */, X86::VDIVPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8351 /* vdivpd */, X86::VDIVPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8351 /* vdivpd */, X86::VDIVPDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8358 /* vdivps */, X86::VDIVPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8358 /* vdivps */, X86::VDIVPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8358 /* vdivps */, X86::VDIVPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8358 /* vdivps */, X86::VDIVPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8358 /* vdivps */, X86::VDIVPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8358 /* vdivps */, X86::VDIVPSZrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8358 /* vdivps */, X86::VDIVPSZrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8358 /* vdivps */, X86::VDIVPSZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8365 /* vdivsd */, X86::VDIVSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8365 /* vdivsd */, X86::VDIVSDrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 8365 /* vdivsd */, X86::VDIVSDZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 8372 /* vdivss */, X86::VDIVSSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8372 /* vdivss */, X86::VDIVSSrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8372 /* vdivss */, X86::VDIVSSZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8372 /* vdivss */, X86::VDIVSSZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8372 /* vdivss */, X86::VDIVSSZrrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 8372 /* vdivss */, X86::VDIVSSZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8372 /* vdivss */, X86::VDIVSSZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8372 /* vdivss */, X86::VDIVSSZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8372 /* vdivss */, X86::VDIVSSZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8372 /* vdivss */, X86::VDIVSSZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 8372 /* vdivss */, X86::VDIVSSZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 8379 /* vdppd */, X86::VDPPDrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 8379 /* vdppd */, X86::VDPPDrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 8385 /* vdpps */, X86::VDPPSrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 8385 /* vdpps */, X86::VDPPSrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 8385 /* vdpps */, X86::VDPPSYrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 8385 /* vdpps */, X86::VDPPSYrmi, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 8391 /* verr */, X86::VERRr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 8391 /* verr */, X86::VERRm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 8396 /* verw */, X86::VERWr, Convert__Reg1_0, 0, { MCK_GR16 }, },
  { 8396 /* verw */, X86::VERWm, Convert__Mem165_0, 0, { MCK_Mem16 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDr, Convert__Reg1_0__Reg1_1, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDm, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmb, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrb, Convert__Reg1_0__Reg1_2, Feature_HasERI, { MCK_VR512, MCK__123_sae_125_, MCK_VR512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_VR512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmbkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 8401 /* vexp2pd */, X86::VEXP2PDrbkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSr, Convert__Reg1_0__Reg1_1, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSm, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmb, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrb, Convert__Reg1_0__Reg1_2, Feature_HasERI, { MCK_VR512, MCK__123_sae_125_, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmbkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 8409 /* vexp2ps */, X86::VEXP2PSrbkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_VR512 }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZ256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 8417 /* vexpandpd */, X86::VEXPANDPDZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZ256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 8427 /* vexpandps */, X86::VEXPANDPSZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 8437 /* vextractf128 */, X86::VEXTRACTF128rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 8437 /* vextractf128 */, X86::VEXTRACTF128mr, Convert__Mem1285_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem128, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 8450 /* vextractf32x4 */, X86::VEXTRACTF32x4rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8450 /* vextractf32x4 */, X86::VEXTRACTF32x4rm, Convert__Mem1285_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8450 /* vextractf32x4 */, X86::VEXTRACTF32x4rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8450 /* vextractf32x4 */, X86::VEXTRACTF32x4rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8464 /* vextractf64x4 */, X86::VEXTRACTF64x4rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8464 /* vextractf64x4 */, X86::VEXTRACTF64x4rm, Convert__Mem2565_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8464 /* vextractf64x4 */, X86::VEXTRACTF64x4rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8464 /* vextractf64x4 */, X86::VEXTRACTF64x4rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8478 /* vextracti128 */, X86::VEXTRACTI128rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 8478 /* vextracti128 */, X86::VEXTRACTI128mr, Convert__Mem1285_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem128, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 8491 /* vextracti32x4 */, X86::VEXTRACTI32x4rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_FR32X, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8491 /* vextracti32x4 */, X86::VEXTRACTI32x4rm, Convert__Mem1285_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_Mem128, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8491 /* vextracti32x4 */, X86::VEXTRACTI32x4rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8491 /* vextracti32x4 */, X86::VEXTRACTI32x4rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8505 /* vextracti64x4 */, X86::VEXTRACTI64x4rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8505 /* vextracti64x4 */, X86::VEXTRACTI64x4rm, Convert__Mem2565_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_Mem256, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8505 /* vextracti64x4 */, X86::VEXTRACTI64x4rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8505 /* vextracti64x4 */, X86::VEXTRACTI64x4rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 8519 /* vextractps */, X86::VEXTRACTPSzrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_GR32, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 8519 /* vextractps */, X86::VEXTRACTPSrr, Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32orGR64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 8519 /* vextractps */, X86::VEXTRACTPSmr, Convert__Mem325_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 8519 /* vextractps */, X86::VEXTRACTPSzmr, Convert__Mem325_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADDPDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADDPDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADDPDr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADDPDr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8530 /* vfmadd132pd */, X86::VFMADD132PDZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8542 /* vfmadd132ps */, X86::VFMADDPSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADDPSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADDPSr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADDPSr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8542 /* vfmadd132ps */, X86::VFMADD132PSZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8554 /* vfmadd132sd */, X86::VFMADDSDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8554 /* vfmadd132sd */, X86::VFMADDSDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8566 /* vfmadd132ss */, X86::VFMADDSSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8566 /* vfmadd132ss */, X86::VFMADDSSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8578 /* vfmadd213pd */, X86::VFMADDPDZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8590 /* vfmadd213ps */, X86::VFMADDPSZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8602 /* vfmadd213sd */, X86::VFMADDSDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8602 /* vfmadd213sd */, X86::VFMADDSDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8602 /* vfmadd213sd */, X86::VFMADDSDZr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8602 /* vfmadd213sd */, X86::VFMADDSDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8614 /* vfmadd213ss */, X86::VFMADDSSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8614 /* vfmadd213ss */, X86::VFMADDSSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8614 /* vfmadd213ss */, X86::VFMADDSSZr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8614 /* vfmadd213ss */, X86::VFMADDSSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8626 /* vfmadd231pd */, X86::VFMADDPDZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8638 /* vfmadd231ps */, X86::VFMADDPSZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8650 /* vfmadd231sd */, X86::VFMADDSDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8650 /* vfmadd231sd */, X86::VFMADDSDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8662 /* vfmadd231ss */, X86::VFMADDSSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8662 /* vfmadd231ss */, X86::VFMADDSSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8674 /* vfmaddpd */, X86::VFMADDPD4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8683 /* vfmaddps */, X86::VFMADDPS4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 8692 /* vfmaddsd */, X86::VFMADDSD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8692 /* vfmaddsd */, X86::VFMADDSD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem645_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8692 /* vfmaddsd */, X86::VFMADDSD4mr, Convert__Reg1_0__Reg1_1__Mem645_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem64, MCK_FR32 }, },
  { 8701 /* vfmaddss */, X86::VFMADDSS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8701 /* vfmaddss */, X86::VFMADDSS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem325_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8701 /* vfmaddss */, X86::VFMADDSS4mr, Convert__Reg1_0__Reg1_1__Mem325_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem32, MCK_FR32 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUBPDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUBPDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUBPDr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUBPDr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8710 /* vfmaddsub132pd */, X86::VFMADDSUB132PDZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUBPSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUBPSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUBPSr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUBPSr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8725 /* vfmaddsub132ps */, X86::VFMADDSUB132PSZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8740 /* vfmaddsub213pd */, X86::VFMADDSUBPDZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8755 /* vfmaddsub213ps */, X86::VFMADDSUBPSZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8770 /* vfmaddsub231pd */, X86::VFMADDSUBPDZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8785 /* vfmaddsub231ps */, X86::VFMADDSUBPSZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8800 /* vfmaddsubpd */, X86::VFMADDSUBPD4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8812 /* vfmaddsubps */, X86::VFMADDSUBPS4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUBPDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUBPDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUBPDr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUBPDr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8824 /* vfmsub132pd */, X86::VFMSUB132PDZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUBPSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUBPSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUBPSr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUBPSr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8836 /* vfmsub132ps */, X86::VFMSUB132PSZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8848 /* vfmsub132sd */, X86::VFMSUBSDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8848 /* vfmsub132sd */, X86::VFMSUBSDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8860 /* vfmsub132ss */, X86::VFMSUBSSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8860 /* vfmsub132ss */, X86::VFMSUBSSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8872 /* vfmsub213pd */, X86::VFMSUBPDZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8884 /* vfmsub213ps */, X86::VFMSUBPSZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8896 /* vfmsub213sd */, X86::VFMSUBSDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8896 /* vfmsub213sd */, X86::VFMSUBSDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8896 /* vfmsub213sd */, X86::VFMSUBSDZr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8896 /* vfmsub213sd */, X86::VFMSUBSDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8908 /* vfmsub213ss */, X86::VFMSUBSSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8908 /* vfmsub213ss */, X86::VFMSUBSSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8908 /* vfmsub213ss */, X86::VFMSUBSSZr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8908 /* vfmsub213ss */, X86::VFMSUBSSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8920 /* vfmsub231pd */, X86::VFMSUBPDZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8932 /* vfmsub231ps */, X86::VFMSUBPSZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8944 /* vfmsub231sd */, X86::VFMSUBSDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8944 /* vfmsub231sd */, X86::VFMSUBSDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 8956 /* vfmsub231ss */, X86::VFMSUBSSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8956 /* vfmsub231ss */, X86::VFMSUBSSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADDPDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADDPDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADDPDr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADDPDr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8968 /* vfmsubadd132pd */, X86::VFMSUBADD132PDZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADDPSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADDPSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADDPSr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADDPSr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 8983 /* vfmsubadd132ps */, X86::VFMSUBADD132PSZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 8998 /* vfmsubadd213pd */, X86::VFMSUBADDPDZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9013 /* vfmsubadd213ps */, X86::VFMSUBADDPSZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9028 /* vfmsubadd231pd */, X86::VFMSUBADDPDZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9043 /* vfmsubadd231ps */, X86::VFMSUBADDPSZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9058 /* vfmsubaddpd */, X86::VFMSUBADDPD4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9070 /* vfmsubaddps */, X86::VFMSUBADDPS4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9082 /* vfmsubpd */, X86::VFMSUBPD4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9091 /* vfmsubps */, X86::VFMSUBPS4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 9100 /* vfmsubsd */, X86::VFMSUBSD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9100 /* vfmsubsd */, X86::VFMSUBSD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem645_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9100 /* vfmsubsd */, X86::VFMSUBSD4mr, Convert__Reg1_0__Reg1_1__Mem645_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem64, MCK_FR32 }, },
  { 9109 /* vfmsubss */, X86::VFMSUBSS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9109 /* vfmsubss */, X86::VFMSUBSS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem325_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9109 /* vfmsubss */, X86::VFMSUBSS4mr, Convert__Reg1_0__Reg1_1__Mem325_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem32, MCK_FR32 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADDPDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADDPDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADDPDr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADDPDr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9118 /* vfnmadd132pd */, X86::VFNMADD132PDZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADDPSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADDPSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADDPSr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADDPSr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9131 /* vfnmadd132ps */, X86::VFNMADD132PSZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9144 /* vfnmadd132sd */, X86::VFNMADDSDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9144 /* vfnmadd132sd */, X86::VFNMADDSDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9157 /* vfnmadd132ss */, X86::VFNMADDSSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9157 /* vfnmadd132ss */, X86::VFNMADDSSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9170 /* vfnmadd213pd */, X86::VFNMADDPDZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9183 /* vfnmadd213ps */, X86::VFNMADDPSZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9196 /* vfnmadd213sd */, X86::VFNMADDSDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9196 /* vfnmadd213sd */, X86::VFNMADDSDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9196 /* vfnmadd213sd */, X86::VFNMADDSDZr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9196 /* vfnmadd213sd */, X86::VFNMADDSDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9209 /* vfnmadd213ss */, X86::VFNMADDSSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9209 /* vfnmadd213ss */, X86::VFNMADDSSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9209 /* vfnmadd213ss */, X86::VFNMADDSSZr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9209 /* vfnmadd213ss */, X86::VFNMADDSSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9222 /* vfnmadd231pd */, X86::VFNMADDPDZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9235 /* vfnmadd231ps */, X86::VFNMADDPSZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9248 /* vfnmadd231sd */, X86::VFNMADDSDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9248 /* vfnmadd231sd */, X86::VFNMADDSDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9261 /* vfnmadd231ss */, X86::VFNMADDSSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9261 /* vfnmadd231ss */, X86::VFNMADDSSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9274 /* vfnmaddpd */, X86::VFNMADDPD4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9284 /* vfnmaddps */, X86::VFNMADDPS4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 9294 /* vfnmaddsd */, X86::VFNMADDSD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9294 /* vfnmaddsd */, X86::VFNMADDSD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem645_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9294 /* vfnmaddsd */, X86::VFNMADDSD4mr, Convert__Reg1_0__Reg1_1__Mem645_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem64, MCK_FR32 }, },
  { 9304 /* vfnmaddss */, X86::VFNMADDSS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9304 /* vfnmaddss */, X86::VFNMADDSS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem325_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9304 /* vfnmaddss */, X86::VFNMADDSS4mr, Convert__Reg1_0__Reg1_1__Mem325_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem32, MCK_FR32 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUBPDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUBPDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUBPDr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUBPDr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9314 /* vfnmsub132pd */, X86::VFNMSUB132PDZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUBPSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUBPSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZ128m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUBPSr132rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUBPSr132mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZ256m, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZ128mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZ256mb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9327 /* vfnmsub132ps */, X86::VFNMSUB132PSZmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9340 /* vfnmsub132sd */, X86::VFNMSUBSDr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9340 /* vfnmsub132sd */, X86::VFNMSUBSDr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9353 /* vfnmsub132ss */, X86::VFNMSUBSSr132r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9353 /* vfnmsub132ss */, X86::VFNMSUBSSr132m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9366 /* vfnmsub213pd */, X86::VFNMSUBPDZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSr213rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSr213mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrb, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ128v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZ256v213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rrbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 9379 /* vfnmsub213ps */, X86::VFNMSUBPSZv213rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9392 /* vfnmsub213sd */, X86::VFNMSUBSDr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9392 /* vfnmsub213sd */, X86::VFNMSUBSDr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9392 /* vfnmsub213sd */, X86::VFNMSUBSDZr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9392 /* vfnmsub213sd */, X86::VFNMSUBSDZm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9405 /* vfnmsub213ss */, X86::VFNMSUBSSr213r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9405 /* vfnmsub213ss */, X86::VFNMSUBSSr213m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9405 /* vfnmsub213ss */, X86::VFNMSUBSSZr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9405 /* vfnmsub213ss */, X86::VFNMSUBSSZm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9418 /* vfnmsub231pd */, X86::VFNMSUBPDZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSr231rY, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSr231mY, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem2565_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmb, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ128v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZ256v231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9431 /* vfnmsub231ps */, X86::VFNMSUBPSZv231rmbkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9444 /* vfnmsub231sd */, X86::VFNMSUBSDr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9444 /* vfnmsub231sd */, X86::VFNMSUBSDr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9457 /* vfnmsub231ss */, X86::VFNMSUBSSr231r, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9457 /* vfnmsub231ss */, X86::VFNMSUBSSr231m, Convert__Reg1_0__Tie0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9470 /* vfnmsubpd */, X86::VFNMSUBPD4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4mr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4rrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4rmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9480 /* vfnmsubps */, X86::VFNMSUBPS4mrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 9490 /* vfnmsubsd */, X86::VFNMSUBSD4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9490 /* vfnmsubsd */, X86::VFNMSUBSD4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem645_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9490 /* vfnmsubsd */, X86::VFNMSUBSD4mr, Convert__Reg1_0__Reg1_1__Mem645_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem64, MCK_FR32 }, },
  { 9500 /* vfnmsubss */, X86::VFNMSUBSS4rr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9500 /* vfnmsubss */, X86::VFNMSUBSS4rm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem325_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9500 /* vfnmsubss */, X86::VFNMSUBSS4mr, Convert__Reg1_0__Reg1_1__Mem325_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem32, MCK_FR32 }, },
  { 9510 /* vfrczpd */, X86::VFRCZPDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 9510 /* vfrczpd */, X86::VFRCZPDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 9510 /* vfrczpd */, X86::VFRCZPDrrY, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 9510 /* vfrczpd */, X86::VFRCZPDrmY, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 9518 /* vfrczps */, X86::VFRCZPSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 9518 /* vfrczps */, X86::VFRCZPSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 9518 /* vfrczps */, X86::VFRCZPSrrY, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 9518 /* vfrczps */, X86::VFRCZPSrmY, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 9526 /* vfrczsd */, X86::VFRCZSDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 9526 /* vfrczsd */, X86::VFRCZSDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 9534 /* vfrczss */, X86::VFRCZSSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 9534 /* vfrczss */, X86::VFRCZSSrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 9542 /* vgatherdpd */, X86::VGATHERDPDrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX645_1__Tie1, 0, { MCK_FR32, MCK_MemVX64, MCK_FR32 }, },
  { 9542 /* vgatherdpd */, X86::VGATHERDPDYrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX645_1__Tie1, 0, { MCK_VR256, MCK_MemVX64, MCK_VR256 }, },
  { 9542 /* vgatherdpd */, X86::VGATHERDPDZrm, Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVY645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVY64 }, },
  { 9553 /* vgatherdps */, X86::VGATHERDPSrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX325_1__Tie1, 0, { MCK_FR32, MCK_MemVX32, MCK_FR32 }, },
  { 9553 /* vgatherdps */, X86::VGATHERDPSYrm, Convert__Reg1_0__Reg1_2__Tie0__MemVY325_1__Tie1, 0, { MCK_VR256, MCK_MemVY32, MCK_VR256 }, },
  { 9553 /* vgatherdps */, X86::VGATHERDPSZrm, Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ325_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ32 }, },
  { 9564 /* vgatherpf0dpd */, X86::VGATHERPF0DPDm, Convert__Reg1_1__MemVY325_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVY32 }, },
  { 9578 /* vgatherpf0dps */, X86::VGATHERPF0DPSm, Convert__Reg1_1__MemVZ325_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ32 }, },
  { 9592 /* vgatherpf0qpd */, X86::VGATHERPF0QPDm, Convert__Reg1_1__MemVZ645_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 9606 /* vgatherpf0qps */, X86::VGATHERPF0QPSm, Convert__Reg1_1__MemVZ645_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 9620 /* vgatherpf1dpd */, X86::VGATHERPF1DPDm, Convert__Reg1_1__MemVY325_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVY32 }, },
  { 9634 /* vgatherpf1dps */, X86::VGATHERPF1DPSm, Convert__Reg1_1__MemVZ325_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ32 }, },
  { 9648 /* vgatherpf1qpd */, X86::VGATHERPF1QPDm, Convert__Reg1_1__MemVZ645_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 9662 /* vgatherpf1qps */, X86::VGATHERPF1QPSm, Convert__Reg1_1__MemVZ645_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 9676 /* vgatherqpd */, X86::VGATHERQPDrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX645_1__Tie1, 0, { MCK_FR32, MCK_MemVX64, MCK_FR32 }, },
  { 9676 /* vgatherqpd */, X86::VGATHERQPDYrm, Convert__Reg1_0__Reg1_2__Tie0__MemVY645_1__Tie1, 0, { MCK_VR256, MCK_MemVY64, MCK_VR256 }, },
  { 9676 /* vgatherqpd */, X86::VGATHERQPDZrm, Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 9687 /* vgatherqps */, X86::VGATHERQPSrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX325_1__Tie1, 0, { MCK_FR32, MCK_MemVX32, MCK_FR32 }, },
  { 9687 /* vgatherqps */, X86::VGATHERQPSYrm, Convert__Reg1_0__Reg1_2__Tie0__MemVY325_1__Tie1, 0, { MCK_FR32, MCK_MemVY32, MCK_FR32 }, },
  { 9687 /* vgatherqps */, X86::VGATHERQPSZrm, Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ645_4, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 9698 /* vhaddpd */, X86::VHADDPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9698 /* vhaddpd */, X86::VHADDPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9698 /* vhaddpd */, X86::VHADDPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9698 /* vhaddpd */, X86::VHADDPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9706 /* vhaddps */, X86::VHADDPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9706 /* vhaddps */, X86::VHADDPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9706 /* vhaddps */, X86::VHADDPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9706 /* vhaddps */, X86::VHADDPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9714 /* vhsubpd */, X86::VHSUBPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9714 /* vhsubpd */, X86::VHSUBPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9714 /* vhsubpd */, X86::VHSUBPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9714 /* vhsubpd */, X86::VHSUBPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9722 /* vhsubps */, X86::VHSUBPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9722 /* vhsubps */, X86::VHSUBPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9722 /* vhsubps */, X86::VHSUBPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9722 /* vhsubps */, X86::VHSUBPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9730 /* vinsertf128 */, X86::VINSERTF128rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 9730 /* vinsertf128 */, X86::VINSERTF128rm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 9742 /* vinsertf32x4 */, X86::VINSERTF32x4rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 9742 /* vinsertf32x4 */, X86::VINSERTF32x4rm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 9755 /* vinsertf32x8 */, X86::VINSERTF32x8rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 9755 /* vinsertf32x8 */, X86::VINSERTF32x8rm, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 9768 /* vinsertf64x2 */, X86::VINSERTF64x2rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 9768 /* vinsertf64x2 */, X86::VINSERTF64x2rm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 9781 /* vinsertf64x4 */, X86::VINSERTF64x4rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 9781 /* vinsertf64x4 */, X86::VINSERTF64x4rm, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 9794 /* vinserti128 */, X86::VINSERTI128rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 9794 /* vinserti128 */, X86::VINSERTI128rm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 9806 /* vinserti32x4 */, X86::VINSERTI32x4rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 9806 /* vinserti32x4 */, X86::VINSERTI32x4rm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 9819 /* vinserti32x8 */, X86::VINSERTI32x8rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 9819 /* vinserti32x8 */, X86::VINSERTI32x8rm, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 9832 /* vinserti64x2 */, X86::VINSERTI64x2rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 9832 /* vinserti64x2 */, X86::VINSERTI64x2rm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 9845 /* vinserti64x4 */, X86::VINSERTI64x4rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 9845 /* vinserti64x4 */, X86::VINSERTI64x4rm, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 9858 /* vinsertps */, X86::VINSERTPSrr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 9858 /* vinsertps */, X86::VINSERTPSrm, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 9858 /* vinsertps */, X86::VINSERTPSzrr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 9858 /* vinsertps */, X86::VINSERTPSzrm, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 9868 /* vlddqu */, X86::VLDDQUrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 9868 /* vlddqu */, X86::VLDDQUYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 9875 /* vldmxcsr */, X86::VLDMXCSR, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 9884 /* vmaskmovdqu */, X86::VMASKMOVDQU, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_FR32, MCK_FR32 }, },
  { 9884 /* vmaskmovdqu */, X86::VMASKMOVDQU64, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_FR32, MCK_FR32 }, },
  { 9896 /* vmaskmovpd */, X86::VMASKMOVPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9896 /* vmaskmovpd */, X86::VMASKMOVPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9896 /* vmaskmovpd */, X86::VMASKMOVPDmr, Convert__Mem1285_0__Reg1_1__Reg1_2, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9896 /* vmaskmovpd */, X86::VMASKMOVPDYmr, Convert__Mem2565_0__Reg1_1__Reg1_2, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9907 /* vmaskmovps */, X86::VMASKMOVPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9907 /* vmaskmovps */, X86::VMASKMOVPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9907 /* vmaskmovps */, X86::VMASKMOVPSmr, Convert__Mem1285_0__Reg1_1__Reg1_2, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 9907 /* vmaskmovps */, X86::VMASKMOVPSYmr, Convert__Mem2565_0__Reg1_1__Reg1_2, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9918 /* vmaxpd */, X86::VMAXPDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9925 /* vmaxps */, X86::VMAXPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9925 /* vmaxps */, X86::VMAXPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9925 /* vmaxps */, X86::VMAXPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9925 /* vmaxps */, X86::VMAXPSZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9932 /* vmaxsd */, X86::VMAXSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9932 /* vmaxsd */, X86::VMAXSDrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrrb, Convert__Reg1_0__Reg1_2__Reg1_3, Feature_HasAVX512, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9932 /* vmaxsd */, X86::VMAXSDZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9939 /* vmaxss */, X86::VMAXSSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9939 /* vmaxss */, X86::VMAXSSrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrrb, Convert__Reg1_0__Reg1_2__Reg1_3, Feature_HasAVX512, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9939 /* vmaxss */, X86::VMAXSSZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9946 /* vmcall */, X86::VMCALL, Convert_NoOperands, 0, {  }, },
  { 9953 /* vmclear */, X86::VMCLEARm, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 9961 /* vmfunc */, X86::VMFUNC, Convert_NoOperands, 0, {  }, },
  { 9968 /* vminpd */, X86::VMINPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9968 /* vminpd */, X86::VMINPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9968 /* vminpd */, X86::VMINPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9968 /* vminpd */, X86::VMINPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9968 /* vminpd */, X86::VMINPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9968 /* vminpd */, X86::VMINPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9968 /* vminpd */, X86::VMINPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9968 /* vminpd */, X86::VMINPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9968 /* vminpd */, X86::VMINPDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9968 /* vminpd */, X86::VMINPDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 9968 /* vminpd */, X86::VMINPDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 9975 /* vminps */, X86::VMINPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9975 /* vminps */, X86::VMINPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 9975 /* vminps */, X86::VMINPSZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9975 /* vminps */, X86::VMINPSZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9975 /* vminps */, X86::VMINPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 9975 /* vminps */, X86::VMINPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 9975 /* vminps */, X86::VMINPSZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 9975 /* vminps */, X86::VMINPSZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 9975 /* vminps */, X86::VMINPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 9975 /* vminps */, X86::VMINPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9975 /* vminps */, X86::VMINPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 9975 /* vminps */, X86::VMINPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 9975 /* vminps */, X86::VMINPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 9975 /* vminps */, X86::VMINPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 9975 /* vminps */, X86::VMINPSZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 9975 /* vminps */, X86::VMINPSZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 9975 /* vminps */, X86::VMINPSZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 9982 /* vminsd */, X86::VMINSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9982 /* vminsd */, X86::VMINSDrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 9982 /* vminsd */, X86::VMINSDZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9982 /* vminsd */, X86::VMINSDZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9982 /* vminsd */, X86::VMINSDZrrb, Convert__Reg1_0__Reg1_2__Reg1_3, Feature_HasAVX512, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9982 /* vminsd */, X86::VMINSDZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9982 /* vminsd */, X86::VMINSDZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9982 /* vminsd */, X86::VMINSDZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9982 /* vminsd */, X86::VMINSDZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9982 /* vminsd */, X86::VMINSDZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9982 /* vminsd */, X86::VMINSDZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9989 /* vminss */, X86::VMINSSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 9989 /* vminss */, X86::VMINSSrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 9989 /* vminss */, X86::VMINSSZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 9989 /* vminss */, X86::VMINSSZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 9989 /* vminss */, X86::VMINSSZrrb, Convert__Reg1_0__Reg1_2__Reg1_3, Feature_HasAVX512, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9989 /* vminss */, X86::VMINSSZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 9989 /* vminss */, X86::VMINSSZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 9989 /* vminss */, X86::VMINSSZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9989 /* vminss */, X86::VMINSSZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 9989 /* vminss */, X86::VMINSSZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 9989 /* vminss */, X86::VMINSSZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 9996 /* vmlaunch */, X86::VMLAUNCH, Convert_NoOperands, 0, {  }, },
  { 10005 /* vmload */, X86::VMLOAD32, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX }, },
  { 10005 /* vmload */, X86::VMLOAD64, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX }, },
  { 10012 /* vmmcall */, X86::VMMCALL, Convert_NoOperands, 0, {  }, },
  { 10020 /* vmovapd */, X86::VMOVAPDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZ256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10020 /* vmovapd */, X86::VMOVAPDZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZ256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10028 /* vmovaps */, X86::VMOVAPSZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10036 /* vmovd */, X86::VMOVPDI2DIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_FR32 }, },
  { 10036 /* vmovd */, X86::VMOVPDI2DIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_GR32, MCK_FR32X }, },
  { 10036 /* vmovd */, X86::VMOVPQIto64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 10036 /* vmovd */, X86::VMOVDI2PDIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR32 }, },
  { 10036 /* vmovd */, X86::VMOV64toPQIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR64 }, },
  { 10036 /* vmovd */, X86::VMOVDI2PDIrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 10036 /* vmovd */, X86::VMOVDI2PDIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_GR32 }, },
  { 10036 /* vmovd */, X86::VMOVDI2PDIZrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem32 }, },
  { 10036 /* vmovd */, X86::VMOVPDI2DImr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_FR32 }, },
  { 10036 /* vmovd */, X86::VMOVPDI2DIZmr, Convert__Mem325_0__Reg1_1, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10042 /* vmovddup */, X86::VMOVDDUPZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQArr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQArm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQAYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQAYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQAmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10051 /* vmovdqa */, X86::VMOVDQAYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Z256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10059 /* vmovdqa32 */, X86::VMOVDQA32Zrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Z256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10069 /* vmovdqa64 */, X86::VMOVDQA64Zrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10079 /* vmovdqu */, X86::VMOVDQUYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rr, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rm, Convert__Reg1_0__Mem1285_1, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rr, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rm, Convert__Reg1_0__Mem2565_1, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VR512, MCK_VR512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrm, Convert__Reg1_0__Mem5125_1, Feature_HasBWI, { MCK_VR512, MCK_Mem512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128mr, Convert__Mem1285_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256mr, Convert__Mem2565_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zmr, Convert__Mem5125_0__Reg1_1, Feature_HasBWI, { MCK_Mem512, MCK_VR512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasBWI, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Z256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10087 /* vmovdqu16 */, X86::VMOVDQU16Zrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Z256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10097 /* vmovdqu32 */, X86::VMOVDQU32Zrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Z256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10107 /* vmovdqu64 */, X86::VMOVDQU64Zrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rr, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rm, Convert__Reg1_0__Mem1285_1, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rr, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rm, Convert__Reg1_0__Mem2565_1, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VR512, MCK_VR512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrm, Convert__Reg1_0__Mem5125_1, Feature_HasBWI, { MCK_VR512, MCK_Mem512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128mr, Convert__Mem1285_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256mr, Convert__Mem2565_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zmr, Convert__Mem5125_0__Reg1_1, Feature_HasBWI, { MCK_Mem512, MCK_VR512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasBWI, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Z256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10117 /* vmovdqu8 */, X86::VMOVDQU8Zrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10126 /* vmovhlps */, X86::VMOVHLPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10126 /* vmovhlps */, X86::VMOVHLPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10135 /* vmovhpd */, X86::VMOVHPDmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10135 /* vmovhpd */, X86::VMOVHPDrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 10143 /* vmovhps */, X86::VMOVHPSmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10143 /* vmovhps */, X86::VMOVHPSrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 10151 /* vmovlhps */, X86::VMOVLHPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10151 /* vmovlhps */, X86::VMOVLHPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10160 /* vmovlpd */, X86::VMOVLPDmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10160 /* vmovlpd */, X86::VMOVLPDrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 10168 /* vmovlps */, X86::VMOVLPSmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10168 /* vmovlps */, X86::VMOVLPSrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 10176 /* vmovmskpd */, X86::VMOVMSKPDrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_FR32 }, },
  { 10176 /* vmovmskpd */, X86::VMOVMSKPDYrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_VR256 }, },
  { 10186 /* vmovmskps */, X86::VMOVMSKPSrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_FR32 }, },
  { 10186 /* vmovmskps */, X86::VMOVMSKPSYrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_VR256 }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQZ128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQZ256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10196 /* vmovntdq */, X86::VMOVNTDQZmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQArm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQAZ128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQAYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQAZ256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10205 /* vmovntdqa */, X86::VMOVNTDQAZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDZ128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDZ256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10215 /* vmovntpd */, X86::VMOVNTPDZmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSZ128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSZ256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10224 /* vmovntps */, X86::VMOVNTPSZmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10233 /* vmovq */, X86::VMOVPQIto64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_FR32 }, },
  { 10233 /* vmovq */, X86::VMOVPQIto64Zrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_In64BitMode, { MCK_GR64, MCK_FR32X }, },
  { 10233 /* vmovq */, X86::VMOV64toPQIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_GR64 }, },
  { 10233 /* vmovq */, X86::VMOVZPQILo2PQIrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10233 /* vmovq */, X86::VMOVQI2PQIrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10233 /* vmovq */, X86::VMOV64toPQIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_GR64 }, },
  { 10233 /* vmovq */, X86::VMOVZPQILo2PQIZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 10233 /* vmovq */, X86::VMOVZPQILo2PQIZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem128 }, },
  { 10233 /* vmovq */, X86::VMOVQI2PQIZrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem64 }, },
  { 10233 /* vmovq */, X86::VMOVSDto64Zmr, Convert__Mem645_0__Reg1_1, Feature_HasAVX512, { MCK_Mem64, MCK_FR32 }, },
  { 10233 /* vmovq */, X86::VMOVPQI2QImr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10233 /* vmovq */, X86::VMOVPQIto64Zmr, Convert__Mem645_0__Reg1_1, Feature_HasAVX512|Feature_In64BitMode, { MCK_Mem64, MCK_FR32X }, },
  { 10239 /* vmovsd */, X86::VMOVSDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10239 /* vmovsd */, X86::VMOVSDZrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem64 }, },
  { 10239 /* vmovsd */, X86::VMOVSDmr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_FR32 }, },
  { 10239 /* vmovsd */, X86::VMOVSDZmr, Convert__Mem645_0__Reg1_1, Feature_HasAVX512, { MCK_Mem64, MCK_FR32X }, },
  { 10239 /* vmovsd */, X86::VMOVSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10239 /* vmovsd */, X86::VMOVSDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10239 /* vmovsd */, X86::VMOVSDZmrk, Convert__Mem645_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem64, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10239 /* vmovsd */, X86::VMOVSDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10246 /* vmovshdup */, X86::VMOVSHDUPZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10256 /* vmovsldup */, X86::VMOVSLDUPZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10266 /* vmovss */, X86::VMOVSSrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 10266 /* vmovss */, X86::VMOVSSZrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem32 }, },
  { 10266 /* vmovss */, X86::VMOVSSmr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_FR32 }, },
  { 10266 /* vmovss */, X86::VMOVSSZmr, Convert__Mem325_0__Reg1_1, Feature_HasAVX512, { MCK_Mem32, MCK_FR32X }, },
  { 10266 /* vmovss */, X86::VMOVSSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10266 /* vmovss */, X86::VMOVSSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10266 /* vmovss */, X86::VMOVSSZmrk, Convert__Mem325_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem32, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10266 /* vmovss */, X86::VMOVSSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZ256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10273 /* vmovupd */, X86::VMOVUPDZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10281 /* vmovups */, X86::VMOVUPSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 10281 /* vmovups */, X86::VMOVUPSYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSmr, Convert__Mem1285_0__Reg1_1, 0, { MCK_Mem128, MCK_FR32 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128mr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK_FR32X }, },
  { 10281 /* vmovups */, X86::VMOVUPSYmr, Convert__Mem2565_0__Reg1_1, 0, { MCK_Mem256, MCK_VR256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256mr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK_VR256X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZmr, Convert__Mem5125_0__Reg1_1, Feature_HasAVX512, { MCK_Mem512, MCK_VR512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 10281 /* vmovups */, X86::VMOVUPSZ256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10281 /* vmovups */, X86::VMOVUPSZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10289 /* vmpsadbw */, X86::VMPSADBWrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10289 /* vmpsadbw */, X86::VMPSADBWrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10289 /* vmpsadbw */, X86::VMPSADBWYrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 10289 /* vmpsadbw */, X86::VMPSADBWYrmi, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10298 /* vmptrld */, X86::VMPTRLDm, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 10306 /* vmptrst */, X86::VMPTRSTm, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 10314 /* vmread */, X86::VMREAD32rr, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_GR32, MCK_GR32 }, },
  { 10314 /* vmread */, X86::VMREAD64rr, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR64, MCK_GR64 }, },
  { 10314 /* vmread */, X86::VMREAD32rm, Convert__Mem325_0__Reg1_1, Feature_Not64BitMode, { MCK_Mem32, MCK_GR32 }, },
  { 10314 /* vmread */, X86::VMREAD64rm, Convert__Mem645_0__Reg1_1, Feature_In64BitMode, { MCK_Mem64, MCK_GR64 }, },
  { 10337 /* vmresume */, X86::VMRESUME, Convert_NoOperands, 0, {  }, },
  { 10346 /* vmrun */, X86::VMRUN32, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX }, },
  { 10346 /* vmrun */, X86::VMRUN64, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX }, },
  { 10352 /* vmsave */, X86::VMSAVE32, Convert_NoOperands, Feature_Not64BitMode, { MCK_EAX }, },
  { 10352 /* vmsave */, X86::VMSAVE64, Convert_NoOperands, Feature_In64BitMode, { MCK_RAX }, },
  { 10359 /* vmulpd */, X86::VMULPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10359 /* vmulpd */, X86::VMULPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10359 /* vmulpd */, X86::VMULPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10359 /* vmulpd */, X86::VMULPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10359 /* vmulpd */, X86::VMULPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10359 /* vmulpd */, X86::VMULPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10359 /* vmulpd */, X86::VMULPDZrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10359 /* vmulpd */, X86::VMULPDZrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 10359 /* vmulpd */, X86::VMULPDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10366 /* vmulps */, X86::VMULPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10366 /* vmulps */, X86::VMULPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10366 /* vmulps */, X86::VMULPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10366 /* vmulps */, X86::VMULPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10366 /* vmulps */, X86::VMULPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 10366 /* vmulps */, X86::VMULPSZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10366 /* vmulps */, X86::VMULPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10366 /* vmulps */, X86::VMULPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10366 /* vmulps */, X86::VMULPSZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10366 /* vmulps */, X86::VMULPSZrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 10366 /* vmulps */, X86::VMULPSZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10366 /* vmulps */, X86::VMULPSZrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 10366 /* vmulps */, X86::VMULPSZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10373 /* vmulsd */, X86::VMULSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10373 /* vmulsd */, X86::VMULSDrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 10373 /* vmulsd */, X86::VMULSDZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10373 /* vmulsd */, X86::VMULSDZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10373 /* vmulsd */, X86::VMULSDZrrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 10373 /* vmulsd */, X86::VMULSDZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10373 /* vmulsd */, X86::VMULSDZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10373 /* vmulsd */, X86::VMULSDZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10373 /* vmulsd */, X86::VMULSDZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10373 /* vmulsd */, X86::VMULSDZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 10373 /* vmulsd */, X86::VMULSDZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 10380 /* vmulss */, X86::VMULSSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10380 /* vmulss */, X86::VMULSSrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 10380 /* vmulss */, X86::VMULSSZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10380 /* vmulss */, X86::VMULSSZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10380 /* vmulss */, X86::VMULSSZrrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 10380 /* vmulss */, X86::VMULSSZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10380 /* vmulss */, X86::VMULSSZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10380 /* vmulss */, X86::VMULSSZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10380 /* vmulss */, X86::VMULSSZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10380 /* vmulss */, X86::VMULSSZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 10380 /* vmulss */, X86::VMULSSZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 10387 /* vmwrite */, X86::VMWRITE32rr, Convert__Reg1_0__Reg1_1, Feature_Not64BitMode, { MCK_GR32, MCK_GR32 }, },
  { 10387 /* vmwrite */, X86::VMWRITE32rm, Convert__Reg1_0__Mem325_1, Feature_Not64BitMode, { MCK_GR32, MCK_Mem32 }, },
  { 10387 /* vmwrite */, X86::VMWRITE64rr, Convert__Reg1_0__Reg1_1, Feature_In64BitMode, { MCK_GR64, MCK_GR64 }, },
  { 10387 /* vmwrite */, X86::VMWRITE64rm, Convert__Reg1_0__Mem645_1, Feature_In64BitMode, { MCK_GR64, MCK_Mem64 }, },
  { 10413 /* vmxoff */, X86::VMXOFF, Convert_NoOperands, 0, {  }, },
  { 10420 /* vmxon */, X86::VMXON, Convert__Mem645_0, 0, { MCK_Mem64 }, },
  { 10426 /* vorpd */, X86::VORPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10426 /* vorpd */, X86::VORPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10426 /* vorpd */, X86::VORPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10426 /* vorpd */, X86::VORPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10432 /* vorps */, X86::VORPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10432 /* vorps */, X86::VORPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10432 /* vorps */, X86::VORPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10432 /* vorps */, X86::VORPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10438 /* vpabsb */, X86::VPABSBrr128, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10438 /* vpabsb */, X86::VPABSBrm128, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10438 /* vpabsb */, X86::VPABSBrr256, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10438 /* vpabsb */, X86::VPABSBrm256, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10445 /* vpabsd */, X86::VPABSDrr128, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10445 /* vpabsd */, X86::VPABSDrm128, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10445 /* vpabsd */, X86::VPABSDrr256, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10445 /* vpabsd */, X86::VPABSDrm256, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmb, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10445 /* vpabsd */, X86::VPABSDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmk, Convert__Reg1_0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmbk, Convert__Reg1_0__Reg1_2__Mem325_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10445 /* vpabsd */, X86::VPABSDZrmbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmb, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmk, Convert__Reg1_0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmbk, Convert__Reg1_0__Reg1_2__Mem645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10452 /* vpabsq */, X86::VPABSQZrmbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10459 /* vpabsw */, X86::VPABSWrr128, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10459 /* vpabsw */, X86::VPABSWrm128, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 10459 /* vpabsw */, X86::VPABSWrr256, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 10459 /* vpabsw */, X86::VPABSWrm256, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 10466 /* vpackssdw */, X86::VPACKSSDWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10466 /* vpackssdw */, X86::VPACKSSDWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10466 /* vpackssdw */, X86::VPACKSSDWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10466 /* vpackssdw */, X86::VPACKSSDWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10476 /* vpacksswb */, X86::VPACKSSWBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10476 /* vpacksswb */, X86::VPACKSSWBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10476 /* vpacksswb */, X86::VPACKSSWBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10476 /* vpacksswb */, X86::VPACKSSWBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10486 /* vpackusdw */, X86::VPACKUSDWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10486 /* vpackusdw */, X86::VPACKUSDWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10486 /* vpackusdw */, X86::VPACKUSDWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10486 /* vpackusdw */, X86::VPACKUSDWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10496 /* vpackuswb */, X86::VPACKUSWBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10496 /* vpackuswb */, X86::VPACKUSWBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10496 /* vpackuswb */, X86::VPACKUSWBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10496 /* vpackuswb */, X86::VPACKUSWBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10506 /* vpaddb */, X86::VPADDBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10506 /* vpaddb */, X86::VPADDBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10506 /* vpaddb */, X86::VPADDBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10506 /* vpaddb */, X86::VPADDBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10506 /* vpaddb */, X86::VPADDBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10506 /* vpaddb */, X86::VPADDBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10506 /* vpaddb */, X86::VPADDBZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10506 /* vpaddb */, X86::VPADDBZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10506 /* vpaddb */, X86::VPADDBZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10506 /* vpaddb */, X86::VPADDBZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10506 /* vpaddb */, X86::VPADDBZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10506 /* vpaddb */, X86::VPADDBZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10513 /* vpaddd */, X86::VPADDDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10513 /* vpaddd */, X86::VPADDDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10513 /* vpaddd */, X86::VPADDDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10513 /* vpaddd */, X86::VPADDDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10513 /* vpaddd */, X86::VPADDDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10513 /* vpaddd */, X86::VPADDDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10513 /* vpaddd */, X86::VPADDDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10513 /* vpaddd */, X86::VPADDDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10520 /* vpaddq */, X86::VPADDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10520 /* vpaddq */, X86::VPADDQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10520 /* vpaddq */, X86::VPADDQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10520 /* vpaddq */, X86::VPADDQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10520 /* vpaddq */, X86::VPADDQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10520 /* vpaddq */, X86::VPADDQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10520 /* vpaddq */, X86::VPADDQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10527 /* vpaddsb */, X86::VPADDSBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10527 /* vpaddsb */, X86::VPADDSBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10527 /* vpaddsb */, X86::VPADDSBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10527 /* vpaddsb */, X86::VPADDSBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10535 /* vpaddsw */, X86::VPADDSWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10535 /* vpaddsw */, X86::VPADDSWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10535 /* vpaddsw */, X86::VPADDSWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10535 /* vpaddsw */, X86::VPADDSWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10543 /* vpaddusb */, X86::VPADDUSBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10543 /* vpaddusb */, X86::VPADDUSBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10543 /* vpaddusb */, X86::VPADDUSBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10543 /* vpaddusb */, X86::VPADDUSBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10552 /* vpaddusw */, X86::VPADDUSWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10552 /* vpaddusw */, X86::VPADDUSWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10552 /* vpaddusw */, X86::VPADDUSWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10552 /* vpaddusw */, X86::VPADDUSWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10561 /* vpaddw */, X86::VPADDWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10561 /* vpaddw */, X86::VPADDWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10561 /* vpaddw */, X86::VPADDWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10561 /* vpaddw */, X86::VPADDWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10561 /* vpaddw */, X86::VPADDWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10561 /* vpaddw */, X86::VPADDWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10561 /* vpaddw */, X86::VPADDWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10561 /* vpaddw */, X86::VPADDWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10561 /* vpaddw */, X86::VPADDWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10561 /* vpaddw */, X86::VPADDWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10561 /* vpaddw */, X86::VPADDWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10561 /* vpaddw */, X86::VPADDWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10568 /* vpalignr */, X86::VPALIGNR128rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10568 /* vpalignr */, X86::VPALIGNR128rm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10568 /* vpalignr */, X86::VPALIGNR256rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 10568 /* vpalignr */, X86::VPALIGNR256rm, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10577 /* vpand */, X86::VPANDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10577 /* vpand */, X86::VPANDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10577 /* vpand */, X86::VPANDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10577 /* vpand */, X86::VPANDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10583 /* vpandd */, X86::VPANDDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10583 /* vpandd */, X86::VPANDDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10583 /* vpandd */, X86::VPANDDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10583 /* vpandd */, X86::VPANDDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10583 /* vpandd */, X86::VPANDDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10583 /* vpandd */, X86::VPANDDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10583 /* vpandd */, X86::VPANDDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10590 /* vpandn */, X86::VPANDNrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10590 /* vpandn */, X86::VPANDNrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10590 /* vpandn */, X86::VPANDNYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10590 /* vpandn */, X86::VPANDNYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10597 /* vpandnd */, X86::VPANDNDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10605 /* vpandnq */, X86::VPANDNQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10613 /* vpandq */, X86::VPANDQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10613 /* vpandq */, X86::VPANDQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10613 /* vpandq */, X86::VPANDQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10613 /* vpandq */, X86::VPANDQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10613 /* vpandq */, X86::VPANDQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10613 /* vpandq */, X86::VPANDQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10613 /* vpandq */, X86::VPANDQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10620 /* vpavgb */, X86::VPAVGBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10620 /* vpavgb */, X86::VPAVGBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10620 /* vpavgb */, X86::VPAVGBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10620 /* vpavgb */, X86::VPAVGBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10627 /* vpavgw */, X86::VPAVGWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10627 /* vpavgw */, X86::VPAVGWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10627 /* vpavgw */, X86::VPAVGWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10627 /* vpavgw */, X86::VPAVGWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10634 /* vpblendd */, X86::VPBLENDDrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10634 /* vpblendd */, X86::VPBLENDDrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10634 /* vpblendd */, X86::VPBLENDDYrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 10634 /* vpblendd */, X86::VPBLENDDYrmi, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10643 /* vpblendmb */, X86::VPBLENDMBZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ128rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZ256rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10653 /* vpblendmd */, X86::VPBLENDMDZrmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ128rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZ256rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10663 /* vpblendmq */, X86::VPBLENDMQZrmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 10673 /* vpblendmw */, X86::VPBLENDMWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 10683 /* vpblendvb */, X86::VPBLENDVBrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10683 /* vpblendvb */, X86::VPBLENDVBrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 10683 /* vpblendvb */, X86::VPBLENDVBYrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10683 /* vpblendvb */, X86::VPBLENDVBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 10693 /* vpblendw */, X86::VPBLENDWrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10693 /* vpblendw */, X86::VPBLENDWrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10693 /* vpblendw */, X86::VPBLENDWYrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 10693 /* vpblendw */, X86::VPBLENDWYrmi, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrm, Convert__Reg1_0__Mem85_1, 0, { MCK_FR32, MCK_Mem8 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ128r, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_GR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBYrm, Convert__Reg1_0__Mem85_1, 0, { MCK_VR256, MCK_Mem8 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ256r, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_GR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VR512, MCK_GR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10702 /* vpbroadcastb */, X86::VPBROADCASTBrZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ128r, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDYrm, Convert__Reg1_0__Mem325_1, 0, { MCK_VR256, MCK_Mem32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ256r, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDZrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDrZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDZkrr, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10715 /* vpbroadcastd */, X86::VPBROADCASTDZkrm, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32 }, },
  { 10728 /* vpbroadcastmb2q */, X86::VPBROADCASTMB2QZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_FR32, MCK_VK1 }, },
  { 10728 /* vpbroadcastmb2q */, X86::VPBROADCASTMB2QZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_VR256, MCK_VK1 }, },
  { 10728 /* vpbroadcastmb2q */, X86::VPBROADCASTMB2QZrr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_VR512, MCK_VK1 }, },
  { 10744 /* vpbroadcastmw2d */, X86::VPBROADCASTMW2DZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_FR32, MCK_VK1 }, },
  { 10744 /* vpbroadcastmw2d */, X86::VPBROADCASTMW2DZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_VR256, MCK_VK1 }, },
  { 10744 /* vpbroadcastmw2d */, X86::VPBROADCASTMW2DZrr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_VR512, MCK_VK1 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ128r, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQYrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR256, MCK_Mem64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ256r, Convert__Reg1_0__Reg1_1, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQZrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQrZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR64 }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQZkrr, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 10760 /* vpbroadcastq */, X86::VPBROADCASTQZkrm, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrm, Convert__Reg1_0__Mem165_1, 0, { MCK_FR32, MCK_Mem16 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ128r, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_GR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWYrm, Convert__Reg1_0__Mem165_1, 0, { MCK_VR256, MCK_Mem16 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ256r, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_GR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VR512, MCK_GR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_GR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10773 /* vpbroadcastw */, X86::VPBROADCASTWrZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_GR32 }, },
  { 10786 /* vpclmulhqhqdq */, X86::VPCLMULQDQrr, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_17, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10786 /* vpclmulhqhqdq */, X86::VPCLMULQDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_17, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10800 /* vpclmulhqlqdq */, X86::VPCLMULQDQrr, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_1, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10800 /* vpclmulhqlqdq */, X86::VPCLMULQDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_1, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10814 /* vpclmullqhqdq */, X86::VPCLMULQDQrr, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_16, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10814 /* vpclmullqhqdq */, X86::VPCLMULQDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_16, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10828 /* vpclmullqlqdq */, X86::VPCLMULQDQrr, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10828 /* vpclmullqlqdq */, X86::VPCLMULQDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2__imm_95_0, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10842 /* vpclmulqdq */, X86::VPCLMULQDQrr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10842 /* vpclmulqdq */, X86::VPCLMULQDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10853 /* vpcmov */, X86::VPCMOVrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10853 /* vpcmov */, X86::VPCMOVrm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10853 /* vpcmov */, X86::VPCMOVmr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 10853 /* vpcmov */, X86::VPCMOVrrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10853 /* vpcmov */, X86::VPCMOVrmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10853 /* vpcmov */, X86::VPCMOVmrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ128rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ128rmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ256rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ256rmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_b, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_b, MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ128rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ128rmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ256rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ256rmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_ub, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_ub, MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ128rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ128rmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ256rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ256rmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_uw, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_uw, MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ128rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ128rmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ256rri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ256rmi, Convert__Reg1_2__Reg1_3__Mem2565_4__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZrri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_w, MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZrmi, Convert__Reg1_2__Reg1_3__Mem5125_4__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_w, MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rmib, Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rmib, Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrmib, Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_VK1, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rmib, Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rmib, Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrmib, Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_VK1, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rmib, Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rmib, Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrmib, Convert__Reg1_2__Reg1_3__Mem325_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_VK1, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rmib, Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rmib, Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrmib, Convert__Reg1_2__Reg1_3__Mem645_4__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_VK1, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ128rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ128rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ256rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPBZ256rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_b, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZrrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_b, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPBZrmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_b, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ128rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ128rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ256rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZ256rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_ub, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZrrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_ub, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUBZrmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_ub, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ128rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ128rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ256rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZ256rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_uw, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZrrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_uw, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPUWZrmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_uw, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ128rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ128rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem1285_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ256rrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10860 /* vpcmp */, X86::VPCMPWZ256rmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem2565_7__Imm1_0, Feature_HasBWI|Feature_HasVLX, { MCK_Imm, MCK_w, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZrrik, Convert__Reg1_2__Reg1_4__Reg1_6__Reg1_7__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_w, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10860 /* vpcmp */, X86::VPCMPWZrmik, Convert__Reg1_2__Reg1_4__Reg1_6__Mem5125_7__Imm1_0, Feature_HasBWI, { MCK_Imm, MCK_w, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ128rmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem325_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZ256rmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem325_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPDZrmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem325_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_d, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ128rmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem645_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZ256rmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem645_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPQZrmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem645_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_q, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ128rmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem325_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZ256rmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem325_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUDZrmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem325_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_ud, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ128rmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem645_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZ256rmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem645_7__Imm1_0, Feature_HasAVX512|Feature_HasVLX, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10860 /* vpcmp */, X86::VPCMPUQZrmibk, Convert__Reg1_2__Reg1_4__Reg1_6__Mem645_7__Imm1_0, Feature_HasAVX512, { MCK_Imm, MCK_uq, MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ128rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ128rmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ256rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ256rmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ128rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ128rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ256rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZ256rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZrrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 10866 /* vpcmpb */, X86::VPCMPBZrmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rmib_alt, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rmib_alt, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrmib_alt, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_4, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ128rmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZ256rmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 10873 /* vpcmpd */, X86::VPCMPDZrmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10880 /* vpcmpeqb */, X86::VPCMPEQBZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ128rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZ256rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10889 /* vpcmpeqd */, X86::VPCMPEQDZrmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ128rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZ256rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10898 /* vpcmpeqq */, X86::VPCMPEQQZrmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10907 /* vpcmpeqw */, X86::VPCMPEQWZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10916 /* vpcmpestri */, X86::VPCMPESTRIrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10916 /* vpcmpestri */, X86::VPCMPESTRIrm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10927 /* vpcmpestrm */, X86::VPCMPESTRM128rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10927 /* vpcmpestrm */, X86::VPCMPESTRM128rm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10938 /* vpcmpgtb */, X86::VPCMPGTBZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ128rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZ256rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 10947 /* vpcmpgtd */, X86::VPCMPGTDZrmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ128rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZ256rmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 10956 /* vpcmpgtq */, X86::VPCMPGTQZrmbk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ128rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ128rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ256rrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZ256rmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZrrk, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 10965 /* vpcmpgtw */, X86::VPCMPGTWZrmk, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 10974 /* vpcmpistri */, X86::VPCMPISTRIrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10974 /* vpcmpistri */, X86::VPCMPISTRIrm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10985 /* vpcmpistrm */, X86::VPCMPISTRM128rr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 10985 /* vpcmpistrm */, X86::VPCMPISTRM128rm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rmib_alt, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rmib_alt, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrmib_alt, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_4, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ128rmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZ256rmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 10996 /* vpcmpq */, X86::VPCMPQZrmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ128rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ128rmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ256rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ256rmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ128rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ128rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ256rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZ256rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZrrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11003 /* vpcmpub */, X86::VPCMPUBZrmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rmib_alt, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rmib_alt, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrmib_alt, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_4, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ128rmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZ256rmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 11011 /* vpcmpud */, X86::VPCMPUDZrmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rmib_alt, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rmib_alt, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_4, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrmib_alt, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_4, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ128rmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZ256rmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 11019 /* vpcmpuq */, X86::VPCMPUQZrmibk_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ128rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ128rmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ256rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ256rmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ128rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ128rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ256rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZ256rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZrrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11027 /* vpcmpuw */, X86::VPCMPUWZrmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ128rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ128rmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ256rri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ256rmi_alt, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZrri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZrmi_alt, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasBWI, { MCK_VK1, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ128rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ128rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ256rrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZ256rmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem2565_5__ImmUnsignedi81_6, Feature_HasBWI|Feature_HasVLX, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZrrik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11035 /* vpcmpw */, X86::VPCMPWZrmik_alt, Convert__Reg1_0__Reg1_2__Reg1_4__Mem5125_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VK1, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11042 /* vpcom */, X86::VPCOMBri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_b, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMBmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_b, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11042 /* vpcom */, X86::VPCOMDri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_d, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMDmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_d, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11042 /* vpcom */, X86::VPCOMQri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_q, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMQmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_q, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11042 /* vpcom */, X86::VPCOMUBri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_ub, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUBmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_ub, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11042 /* vpcom */, X86::VPCOMUDri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_ud, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUDmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_ud, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11042 /* vpcom */, X86::VPCOMUQri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_uq, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUQmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_uq, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11042 /* vpcom */, X86::VPCOMUWri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_uw, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMUWmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_uw, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11042 /* vpcom */, X86::VPCOMWri, Convert__Reg1_2__Reg1_3__Reg1_4__Imm1_0, 0, { MCK_Imm, MCK_w, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11042 /* vpcom */, X86::VPCOMWmi, Convert__Reg1_2__Reg1_3__Mem1285_4__Imm1_0, 0, { MCK_Imm, MCK_w, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11048 /* vpcomb */, X86::VPCOMBri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11048 /* vpcomb */, X86::VPCOMBmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11055 /* vpcomd */, X86::VPCOMDri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11055 /* vpcomd */, X86::VPCOMDmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 11062 /* vpcompressd */, X86::VPCOMPRESSDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ128mrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ256mrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZmrk, Convert__Mem5125_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 11074 /* vpcompressq */, X86::VPCOMPRESSQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11086 /* vpcomq */, X86::VPCOMQri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11086 /* vpcomq */, X86::VPCOMQmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11093 /* vpcomub */, X86::VPCOMUBri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11093 /* vpcomub */, X86::VPCOMUBmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11101 /* vpcomud */, X86::VPCOMUDri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11101 /* vpcomud */, X86::VPCOMUDmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11109 /* vpcomuq */, X86::VPCOMUQri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11109 /* vpcomuq */, X86::VPCOMUQmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11117 /* vpcomuw */, X86::VPCOMUWri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11117 /* vpcomuw */, X86::VPCOMUWmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11125 /* vpcomw */, X86::VPCOMWri_alt, Convert__Reg1_0__Reg1_1__Reg1_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11125 /* vpcomw */, X86::VPCOMWmi_alt, Convert__Reg1_0__Reg1_1__Mem1285_2__Imm1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_VR512, MCK_VR512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrm, Convert__Reg1_0__Mem5125_1, Feature_HasCDI, { MCK_VR512, MCK_Mem512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmb, Convert__Reg1_0__Mem325_1, Feature_HasCDI, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11132 /* vpconflictd */, X86::VPCONFLICTDrmbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_VR512, MCK_VR512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrm, Convert__Reg1_0__Mem5125_1, Feature_HasCDI, { MCK_VR512, MCK_Mem512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmb, Convert__Reg1_0__Mem645_1, Feature_HasCDI, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11144 /* vpconflictq */, X86::VPCONFLICTQrmbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11156 /* vperm2f128 */, X86::VPERM2F128rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 11156 /* vperm2f128 */, X86::VPERM2F128rm, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11167 /* vperm2i128 */, X86::VPERM2I128rr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 11167 /* vperm2i128 */, X86::VPERM2I128rm, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11178 /* vpermd */, X86::VPERMDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11178 /* vpermd */, X86::VPERMDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11178 /* vpermd */, X86::VPERMDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11178 /* vpermd */, X86::VPERMDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11185 /* vpermi2d */, X86::VPERMI2Drmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11194 /* vpermi2pd */, X86::VPERMI2PDrmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11204 /* vpermi2ps */, X86::VPERMI2PSrmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11214 /* vpermi2q */, X86::VPERMI2Qrmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__Imm1_4, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDrm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3__Imm1_4, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDmr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3__Imm1_4, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32, MCK_Imm }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDrrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__Imm1_4, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256, MCK_Imm }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDrmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3__Imm1_4, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256, MCK_Imm }, },
  { 11223 /* vpermil2pd */, X86::VPERMIL2PDmrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3__Imm1_4, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256, MCK_Imm }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__Imm1_4, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSrm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3__Imm1_4, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSmr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3__Imm1_4, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32, MCK_Imm }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSrrY, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__Imm1_4, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_VR256, MCK_Imm }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSrmY, Convert__Reg1_0__Reg1_1__Reg1_2__Mem2565_3__Imm1_4, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_Mem256, MCK_Imm }, },
  { 11234 /* vpermil2ps */, X86::VPERMIL2PSmrY, Convert__Reg1_0__Reg1_1__Mem2565_2__Reg1_3__Imm1_4, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_VR256, MCK_Imm }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDmi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDYmi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11245 /* vpermilpd */, X86::VPERMILPDZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSmi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSYmi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11255 /* vpermilps */, X86::VPERMILPSZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11265 /* vpermpd */, X86::VPERMPDYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 11265 /* vpermpd */, X86::VPERMPDYmi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11265 /* vpermpd */, X86::VPERMPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11265 /* vpermpd */, X86::VPERMPDZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11265 /* vpermpd */, X86::VPERMPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11265 /* vpermpd */, X86::VPERMPDZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11273 /* vpermps */, X86::VPERMPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11273 /* vpermps */, X86::VPERMPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11273 /* vpermps */, X86::VPERMPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11273 /* vpermps */, X86::VPERMPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11281 /* vpermq */, X86::VPERMQYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 11281 /* vpermq */, X86::VPERMQYmi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 11281 /* vpermq */, X86::VPERMQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11281 /* vpermq */, X86::VPERMQZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 11281 /* vpermq */, X86::VPERMQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11281 /* vpermq */, X86::VPERMQZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11288 /* vpermt2d */, X86::VPERMT2Drmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11297 /* vpermt2pd */, X86::VPERMT2PDrmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11307 /* vpermt2ps */, X86::VPERMT2PSrmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrr, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrm, Convert__Reg1_0__Tie0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrrkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11317 /* vpermt2q */, X86::VPERMT2Qrmkz, Convert__Reg1_0__Tie0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZ256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11326 /* vpexpandd */, X86::VPEXPANDDZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ128rmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZ256rmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11336 /* vpexpandq */, X86::VPEXPANDQZrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 11346 /* vpextrb */, X86::VPEXTRBrr, Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32orGR64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11346 /* vpextrb */, X86::VPEXTRBmr, Convert__Mem85_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem8, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11354 /* vpextrd */, X86::VPEXTRDrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11354 /* vpextrd */, X86::VPEXTRDmr, Convert__Mem325_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11362 /* vpextrq */, X86::VPEXTRQrr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11362 /* vpextrq */, X86::VPEXTRQmr, Convert__Mem645_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11370 /* vpextrw */, X86::VPEXTRWri, Convert__GR32orGR641_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_GR32orGR64, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11370 /* vpextrw */, X86::VPEXTRWmr, Convert__Mem165_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_Mem16, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 11378 /* vpgatherdd */, X86::VPGATHERDDrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX325_1__Tie1, 0, { MCK_FR32, MCK_MemVX32, MCK_FR32 }, },
  { 11378 /* vpgatherdd */, X86::VPGATHERDDYrm, Convert__Reg1_0__Reg1_2__Tie0__MemVY325_1__Tie1, 0, { MCK_VR256, MCK_MemVY32, MCK_VR256 }, },
  { 11378 /* vpgatherdd */, X86::VPGATHERDDZrm, Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ325_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ32 }, },
  { 11389 /* vpgatherdq */, X86::VPGATHERDQrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX645_1__Tie1, 0, { MCK_FR32, MCK_MemVX64, MCK_FR32 }, },
  { 11389 /* vpgatherdq */, X86::VPGATHERDQYrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX645_1__Tie1, 0, { MCK_VR256, MCK_MemVX64, MCK_VR256 }, },
  { 11389 /* vpgatherdq */, X86::VPGATHERDQZrm, Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVY645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVY64 }, },
  { 11400 /* vpgatherqd */, X86::VPGATHERQDrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX325_1__Tie1, 0, { MCK_FR32, MCK_MemVX32, MCK_FR32 }, },
  { 11400 /* vpgatherqd */, X86::VPGATHERQDYrm, Convert__Reg1_0__Reg1_2__Tie0__MemVY325_1__Tie1, 0, { MCK_FR32, MCK_MemVY32, MCK_FR32 }, },
  { 11400 /* vpgatherqd */, X86::VPGATHERQDZrm, Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ645_4, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 11411 /* vpgatherqq */, X86::VPGATHERQQrm, Convert__Reg1_0__Reg1_2__Tie0__MemVX645_1__Tie1, 0, { MCK_FR32, MCK_MemVX64, MCK_FR32 }, },
  { 11411 /* vpgatherqq */, X86::VPGATHERQQYrm, Convert__Reg1_0__Reg1_2__Tie0__MemVY645_1__Tie1, 0, { MCK_VR256, MCK_MemVY64, MCK_VR256 }, },
  { 11411 /* vpgatherqq */, X86::VPGATHERQQZrm, Convert__Reg1_0__Reg1_2__Tie0__Tie1__MemVZ645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 11422 /* vphaddbd */, X86::VPHADDBDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11422 /* vphaddbd */, X86::VPHADDBDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11431 /* vphaddbq */, X86::VPHADDBQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11431 /* vphaddbq */, X86::VPHADDBQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11440 /* vphaddbw */, X86::VPHADDBWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11440 /* vphaddbw */, X86::VPHADDBWrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11449 /* vphaddd */, X86::VPHADDDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11449 /* vphaddd */, X86::VPHADDDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11449 /* vphaddd */, X86::VPHADDDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11449 /* vphaddd */, X86::VPHADDDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11457 /* vphadddq */, X86::VPHADDDQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11457 /* vphadddq */, X86::VPHADDDQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11466 /* vphaddsw */, X86::VPHADDSWrr128, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11466 /* vphaddsw */, X86::VPHADDSWrm128, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11466 /* vphaddsw */, X86::VPHADDSWrr256, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11466 /* vphaddsw */, X86::VPHADDSWrm256, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11475 /* vphaddubd */, X86::VPHADDUBDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11475 /* vphaddubd */, X86::VPHADDUBDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11485 /* vphaddubq */, X86::VPHADDUBQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11485 /* vphaddubq */, X86::VPHADDUBQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11495 /* vphaddubw */, X86::VPHADDUBWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11495 /* vphaddubw */, X86::VPHADDUBWrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11505 /* vphaddudq */, X86::VPHADDUDQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11505 /* vphaddudq */, X86::VPHADDUDQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11515 /* vphadduwd */, X86::VPHADDUWDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11515 /* vphadduwd */, X86::VPHADDUWDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11525 /* vphadduwq */, X86::VPHADDUWQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11525 /* vphadduwq */, X86::VPHADDUWQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11535 /* vphaddw */, X86::VPHADDWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11535 /* vphaddw */, X86::VPHADDWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11535 /* vphaddw */, X86::VPHADDWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11535 /* vphaddw */, X86::VPHADDWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11543 /* vphaddwd */, X86::VPHADDWDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11543 /* vphaddwd */, X86::VPHADDWDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11552 /* vphaddwq */, X86::VPHADDWQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11552 /* vphaddwq */, X86::VPHADDWQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11561 /* vphminposuw */, X86::VPHMINPOSUWrr128, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11561 /* vphminposuw */, X86::VPHMINPOSUWrm128, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11573 /* vphsubbw */, X86::VPHSUBBWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11573 /* vphsubbw */, X86::VPHSUBBWrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11582 /* vphsubd */, X86::VPHSUBDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11582 /* vphsubd */, X86::VPHSUBDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11582 /* vphsubd */, X86::VPHSUBDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11582 /* vphsubd */, X86::VPHSUBDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11590 /* vphsubdq */, X86::VPHSUBDQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11590 /* vphsubdq */, X86::VPHSUBDQrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11599 /* vphsubsw */, X86::VPHSUBSWrr128, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11599 /* vphsubsw */, X86::VPHSUBSWrm128, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11599 /* vphsubsw */, X86::VPHSUBSWrr256, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11599 /* vphsubsw */, X86::VPHSUBSWrm256, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11608 /* vphsubw */, X86::VPHSUBWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11608 /* vphsubw */, X86::VPHSUBWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11608 /* vphsubw */, X86::VPHSUBWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11608 /* vphsubw */, X86::VPHSUBWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11616 /* vphsubwd */, X86::VPHSUBWDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 11616 /* vphsubwd */, X86::VPHSUBWDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 11625 /* vpinsrb */, X86::VPINSRBrr, Convert__Reg1_0__Reg1_1__GR32orGR641_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_GR32orGR64, MCK_ImmUnsignedi8 }, },
  { 11625 /* vpinsrb */, X86::VPINSRBrm, Convert__Reg1_0__Reg1_1__Mem85_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem8, MCK_ImmUnsignedi8 }, },
  { 11633 /* vpinsrd */, X86::VPINSRDrr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_GR32, MCK_ImmUnsignedi8 }, },
  { 11633 /* vpinsrd */, X86::VPINSRDrm, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 11641 /* vpinsrq */, X86::VPINSRQrr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_GR64, MCK_ImmUnsignedi8 }, },
  { 11641 /* vpinsrq */, X86::VPINSRQrm, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 11649 /* vpinsrw */, X86::VPINSRWrri, Convert__Reg1_0__Reg1_1__GR32orGR641_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_GR32orGR64, MCK_ImmUnsignedi8 }, },
  { 11649 /* vpinsrw */, X86::VPINSRWrmi, Convert__Reg1_0__Reg1_1__Mem165_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem16, MCK_ImmUnsignedi8 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_VR512, MCK_VR512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrm, Convert__Reg1_0__Mem5125_1, Feature_HasCDI, { MCK_VR512, MCK_Mem512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmb, Convert__Reg1_0__Mem325_1, Feature_HasCDI, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11657 /* vplzcntd */, X86::VPLZCNTDrmbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrr, Convert__Reg1_0__Reg1_1, Feature_HasCDI, { MCK_VR512, MCK_VR512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrm, Convert__Reg1_0__Mem5125_1, Feature_HasCDI, { MCK_VR512, MCK_Mem512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmb, Convert__Reg1_0__Mem645_1, Feature_HasCDI, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11666 /* vplzcntq */, X86::VPLZCNTQrmbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasCDI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11675 /* vpmacsdd */, X86::VPMACSDDrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11675 /* vpmacsdd */, X86::VPMACSDDrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11684 /* vpmacsdqh */, X86::VPMACSDQHrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11684 /* vpmacsdqh */, X86::VPMACSDQHrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11694 /* vpmacsdql */, X86::VPMACSDQLrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11694 /* vpmacsdql */, X86::VPMACSDQLrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11704 /* vpmacssdd */, X86::VPMACSSDDrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11704 /* vpmacssdd */, X86::VPMACSSDDrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11714 /* vpmacssdqh */, X86::VPMACSSDQHrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11714 /* vpmacssdqh */, X86::VPMACSSDQHrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11725 /* vpmacssdql */, X86::VPMACSSDQLrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11725 /* vpmacssdql */, X86::VPMACSSDQLrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11736 /* vpmacsswd */, X86::VPMACSSWDrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11736 /* vpmacsswd */, X86::VPMACSSWDrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11746 /* vpmacssww */, X86::VPMACSSWWrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11746 /* vpmacssww */, X86::VPMACSSWWrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11756 /* vpmacswd */, X86::VPMACSWDrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11756 /* vpmacswd */, X86::VPMACSWDrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11765 /* vpmacsww */, X86::VPMACSWWrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11765 /* vpmacsww */, X86::VPMACSWWrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11774 /* vpmadcsswd */, X86::VPMADCSSWDrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11774 /* vpmadcsswd */, X86::VPMADCSSWDrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11785 /* vpmadcswd */, X86::VPMADCSWDrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11785 /* vpmadcswd */, X86::VPMADCSWDrm, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 11795 /* vpmaddubsw */, X86::VPMADDUBSWrr128, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11795 /* vpmaddubsw */, X86::VPMADDUBSWrm128, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11795 /* vpmaddubsw */, X86::VPMADDUBSWrr256, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11795 /* vpmaddubsw */, X86::VPMADDUBSWrm256, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11806 /* vpmaddwd */, X86::VPMADDWDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11806 /* vpmaddwd */, X86::VPMADDWDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11806 /* vpmaddwd */, X86::VPMADDWDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11806 /* vpmaddwd */, X86::VPMADDWDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11815 /* vpmaskmovd */, X86::VPMASKMOVDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11815 /* vpmaskmovd */, X86::VPMASKMOVDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11815 /* vpmaskmovd */, X86::VPMASKMOVDmr, Convert__Mem1285_0__Reg1_1__Reg1_2, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11815 /* vpmaskmovd */, X86::VPMASKMOVDYmr, Convert__Mem2565_0__Reg1_1__Reg1_2, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11826 /* vpmaskmovq */, X86::VPMASKMOVQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11826 /* vpmaskmovq */, X86::VPMASKMOVQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11826 /* vpmaskmovq */, X86::VPMASKMOVQmr, Convert__Mem1285_0__Reg1_1__Reg1_2, 0, { MCK_Mem128, MCK_FR32, MCK_FR32 }, },
  { 11826 /* vpmaskmovq */, X86::VPMASKMOVQYmr, Convert__Mem2565_0__Reg1_1__Reg1_2, 0, { MCK_Mem256, MCK_VR256, MCK_VR256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11837 /* vpmaxsb */, X86::VPMAXSBZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11845 /* vpmaxsd */, X86::VPMAXSDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11853 /* vpmaxsq */, X86::VPMAXSQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11861 /* vpmaxsw */, X86::VPMAXSWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11869 /* vpmaxub */, X86::VPMAXUBZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11877 /* vpmaxud */, X86::VPMAXUDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11885 /* vpmaxuq */, X86::VPMAXUQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11893 /* vpmaxuw */, X86::VPMAXUWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11901 /* vpminsb */, X86::VPMINSBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11901 /* vpminsb */, X86::VPMINSBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11901 /* vpminsb */, X86::VPMINSBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11901 /* vpminsb */, X86::VPMINSBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11901 /* vpminsb */, X86::VPMINSBZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11901 /* vpminsb */, X86::VPMINSBZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11909 /* vpminsd */, X86::VPMINSDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11909 /* vpminsd */, X86::VPMINSDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11909 /* vpminsd */, X86::VPMINSDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11909 /* vpminsd */, X86::VPMINSDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11917 /* vpminsq */, X86::VPMINSQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11925 /* vpminsw */, X86::VPMINSWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11925 /* vpminsw */, X86::VPMINSWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11925 /* vpminsw */, X86::VPMINSWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11925 /* vpminsw */, X86::VPMINSWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11925 /* vpminsw */, X86::VPMINSWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11925 /* vpminsw */, X86::VPMINSWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11933 /* vpminub */, X86::VPMINUBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11933 /* vpminub */, X86::VPMINUBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11933 /* vpminub */, X86::VPMINUBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11933 /* vpminub */, X86::VPMINUBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11933 /* vpminub */, X86::VPMINUBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11933 /* vpminub */, X86::VPMINUBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11933 /* vpminub */, X86::VPMINUBZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11933 /* vpminub */, X86::VPMINUBZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11933 /* vpminub */, X86::VPMINUBZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11933 /* vpminub */, X86::VPMINUBZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11933 /* vpminub */, X86::VPMINUBZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11933 /* vpminub */, X86::VPMINUBZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11941 /* vpminud */, X86::VPMINUDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11941 /* vpminud */, X86::VPMINUDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11941 /* vpminud */, X86::VPMINUDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11941 /* vpminud */, X86::VPMINUDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11941 /* vpminud */, X86::VPMINUDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11941 /* vpminud */, X86::VPMINUDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11941 /* vpminud */, X86::VPMINUDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 11941 /* vpminud */, X86::VPMINUDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 11949 /* vpminuq */, X86::VPMINUQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 11957 /* vpminuw */, X86::VPMINUWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 11957 /* vpminuw */, X86::VPMINUWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 11957 /* vpminuw */, X86::VPMINUWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 11957 /* vpminuw */, X86::VPMINUWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 11957 /* vpminuw */, X86::VPMINUWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 11957 /* vpminuw */, X86::VPMINUWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11965 /* vpmovdb */, X86::VPMOVDBrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWmr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWmrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 11973 /* vpmovdw */, X86::VPMOVDWrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 11981 /* vpmovm2b */, X86::VPMOVM2BZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VK1 }, },
  { 11981 /* vpmovm2b */, X86::VPMOVM2BZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VK1 }, },
  { 11981 /* vpmovm2b */, X86::VPMOVM2BZrr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VR512, MCK_VK1 }, },
  { 11990 /* vpmovm2d */, X86::VPMOVM2DZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK_VK1 }, },
  { 11990 /* vpmovm2d */, X86::VPMOVM2DZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK_VK1 }, },
  { 11990 /* vpmovm2d */, X86::VPMOVM2DZrr, Convert__Reg1_0__Reg1_1, Feature_HasDQI, { MCK_VR512, MCK_VK1 }, },
  { 11999 /* vpmovm2q */, X86::VPMOVM2QZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK_VK1 }, },
  { 11999 /* vpmovm2q */, X86::VPMOVM2QZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK_VK1 }, },
  { 11999 /* vpmovm2q */, X86::VPMOVM2QZrr, Convert__Reg1_0__Reg1_1, Feature_HasDQI, { MCK_VR512, MCK_VK1 }, },
  { 12008 /* vpmovm2w */, X86::VPMOVM2WZ128rr, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_VK1 }, },
  { 12008 /* vpmovm2w */, X86::VPMOVM2WZ256rr, Convert__Reg1_0__Reg1_1, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VK1 }, },
  { 12008 /* vpmovm2w */, X86::VPMOVM2WZrr, Convert__Reg1_0__Reg1_1, Feature_HasBWI, { MCK_VR512, MCK_VK1 }, },
  { 12017 /* vpmovmskb */, X86::VPMOVMSKBrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_FR32 }, },
  { 12017 /* vpmovmskb */, X86::VPMOVMSKBYrr, Convert__GR32orGR641_0__Reg1_1, 0, { MCK_GR32orGR64, MCK_VR256 }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12027 /* vpmovqb */, X86::VPMOVQBrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDmr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDmrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12035 /* vpmovqd */, X86::VPMOVQDrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12043 /* vpmovqw */, X86::VPMOVQWrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12051 /* vpmovsdb */, X86::VPMOVSDBrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWmr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWmrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12060 /* vpmovsdw */, X86::VPMOVSDWrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12069 /* vpmovsqb */, X86::VPMOVSQBrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDmr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDmrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12078 /* vpmovsqd */, X86::VPMOVSQDrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12087 /* vpmovsqw */, X86::VPMOVSQWrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDYrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR256, MCK_Mem64 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrmk, Convert__Reg1_0__Reg1_2__Mem1285_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 12096 /* vpmovsxbd */, X86::VPMOVSXBDZrmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQrm, Convert__Reg1_0__Mem165_1, 0, { MCK_FR32, MCK_Mem16 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQYrm, Convert__Reg1_0__Mem325_1, 0, { MCK_VR256, MCK_Mem32 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrmk, Convert__Reg1_0__Reg1_2__Mem1285_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 12106 /* vpmovsxbq */, X86::VPMOVSXBQZrmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 12116 /* vpmovsxbw */, X86::VPMOVSXBWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12116 /* vpmovsxbw */, X86::VPMOVSXBWrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 12116 /* vpmovsxbw */, X86::VPMOVSXBWYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12116 /* vpmovsxbw */, X86::VPMOVSXBWYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrmk, Convert__Reg1_0__Reg1_2__Mem2565_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 12126 /* vpmovsxdq */, X86::VPMOVSXDQZrmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrmk, Convert__Reg1_0__Reg1_2__Mem2565_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 12136 /* vpmovsxwd */, X86::VPMOVSXWDZrmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQYrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR256, MCK_Mem64 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrmk, Convert__Reg1_0__Reg1_2__Mem1285_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 12146 /* vpmovsxwq */, X86::VPMOVSXWQZrmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12156 /* vpmovusdb */, X86::VPMOVUSDBrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWmr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWmrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12166 /* vpmovusdw */, X86::VPMOVUSDWrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12176 /* vpmovusqb */, X86::VPMOVUSQBrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR256X, MCK_VR512 }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDmr, Convert__Mem2565_0__Reg1_1, Feature_HasAVX512, { MCK_Mem256, MCK_VR512 }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDmrk, Convert__Mem2565_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem256, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12186 /* vpmovusqd */, X86::VPMOVUSQDrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_VR512 }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWmr, Convert__Mem1285_0__Reg1_1, Feature_HasAVX512, { MCK_Mem128, MCK_VR512 }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWmrk, Convert__Mem1285_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_Mem128, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12196 /* vpmovusqw */, X86::VPMOVUSQWrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDYrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR256, MCK_Mem64 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrmk, Convert__Reg1_0__Reg1_2__Mem1285_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 12206 /* vpmovzxbd */, X86::VPMOVZXBDZrmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQrm, Convert__Reg1_0__Mem165_1, 0, { MCK_FR32, MCK_Mem16 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQYrm, Convert__Reg1_0__Mem325_1, 0, { MCK_VR256, MCK_Mem32 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrmk, Convert__Reg1_0__Reg1_2__Mem1285_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 12216 /* vpmovzxbq */, X86::VPMOVZXBQZrmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 12226 /* vpmovzxbw */, X86::VPMOVZXBWrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12226 /* vpmovzxbw */, X86::VPMOVZXBWrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 12226 /* vpmovzxbw */, X86::VPMOVZXBWYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12226 /* vpmovzxbw */, X86::VPMOVZXBWYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrmk, Convert__Reg1_0__Reg1_2__Mem2565_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 12236 /* vpmovzxdq */, X86::VPMOVZXDQZrmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDYrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_VR256, MCK_Mem128 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR256X }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrm, Convert__Reg1_0__Mem2565_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem256 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrmk, Convert__Reg1_0__Reg1_2__Mem2565_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 12246 /* vpmovzxwd */, X86::VPMOVZXWDZrmkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_FR32 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQYrm, Convert__Reg1_0__Mem645_1, 0, { MCK_VR256, MCK_Mem64 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_FR32X }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrm, Convert__Reg1_0__Mem1285_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem128 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrrk, Convert__Reg1_0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrmk, Convert__Reg1_0__Reg1_2__Mem1285_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 12256 /* vpmovzxwq */, X86::VPMOVZXWQZrmkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12266 /* vpmuldq */, X86::VPMULDQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12274 /* vpmulhrsw */, X86::VPMULHRSWrr128, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12274 /* vpmulhrsw */, X86::VPMULHRSWrm128, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12274 /* vpmulhrsw */, X86::VPMULHRSWrr256, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12274 /* vpmulhrsw */, X86::VPMULHRSWrm256, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12284 /* vpmulhuw */, X86::VPMULHUWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12284 /* vpmulhuw */, X86::VPMULHUWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12284 /* vpmulhuw */, X86::VPMULHUWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12284 /* vpmulhuw */, X86::VPMULHUWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12293 /* vpmulhw */, X86::VPMULHWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12293 /* vpmulhw */, X86::VPMULHWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12293 /* vpmulhw */, X86::VPMULHWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12293 /* vpmulhw */, X86::VPMULHWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12301 /* vpmulld */, X86::VPMULLDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12301 /* vpmulld */, X86::VPMULLDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12301 /* vpmulld */, X86::VPMULLDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasDQI, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasDQI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasDQI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasDQI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasDQI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasDQI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasDQI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasDQI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12309 /* vpmullq */, X86::VPMULLQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasDQI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12317 /* vpmullw */, X86::VPMULLWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12317 /* vpmullw */, X86::VPMULLWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12317 /* vpmullw */, X86::VPMULLWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12317 /* vpmullw */, X86::VPMULLWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12317 /* vpmullw */, X86::VPMULLWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12317 /* vpmullw */, X86::VPMULLWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12325 /* vpmuludq */, X86::VPMULUDQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12334 /* vpor */, X86::VPORrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12334 /* vpor */, X86::VPORrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12334 /* vpor */, X86::VPORYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12334 /* vpor */, X86::VPORYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12339 /* vpord */, X86::VPORDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12339 /* vpord */, X86::VPORDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12339 /* vpord */, X86::VPORDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12339 /* vpord */, X86::VPORDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12339 /* vpord */, X86::VPORDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12339 /* vpord */, X86::VPORDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12339 /* vpord */, X86::VPORDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12339 /* vpord */, X86::VPORDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12339 /* vpord */, X86::VPORDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12339 /* vpord */, X86::VPORDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12339 /* vpord */, X86::VPORDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12339 /* vpord */, X86::VPORDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12339 /* vpord */, X86::VPORDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12339 /* vpord */, X86::VPORDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12339 /* vpord */, X86::VPORDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12339 /* vpord */, X86::VPORDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12339 /* vpord */, X86::VPORDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12339 /* vpord */, X86::VPORDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12339 /* vpord */, X86::VPORDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12339 /* vpord */, X86::VPORDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12339 /* vpord */, X86::VPORDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12339 /* vpord */, X86::VPORDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12339 /* vpord */, X86::VPORDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12345 /* vporq */, X86::VPORQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12345 /* vporq */, X86::VPORQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12345 /* vporq */, X86::VPORQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12345 /* vporq */, X86::VPORQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12345 /* vporq */, X86::VPORQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12345 /* vporq */, X86::VPORQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12345 /* vporq */, X86::VPORQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12345 /* vporq */, X86::VPORQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12345 /* vporq */, X86::VPORQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12345 /* vporq */, X86::VPORQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12345 /* vporq */, X86::VPORQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12345 /* vporq */, X86::VPORQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12345 /* vporq */, X86::VPORQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12345 /* vporq */, X86::VPORQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12345 /* vporq */, X86::VPORQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12345 /* vporq */, X86::VPORQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12345 /* vporq */, X86::VPORQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12345 /* vporq */, X86::VPORQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12345 /* vporq */, X86::VPORQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12345 /* vporq */, X86::VPORQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12345 /* vporq */, X86::VPORQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12345 /* vporq */, X86::VPORQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12351 /* vpperm */, X86::VPPERMrr, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12351 /* vpperm */, X86::VPPERMrm, Convert__Reg1_0__Reg1_1__Reg1_2__Mem1285_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12351 /* vpperm */, X86::VPPERMmr, Convert__Reg1_0__Reg1_1__Mem1285_2__Reg1_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12358 /* vprold */, X86::VPROLDZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ128mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZmbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ128mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZ256mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12358 /* vprold */, X86::VPROLDZmbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZmbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ128mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZ256mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12365 /* vprolq */, X86::VPROLQZmbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12372 /* vprolvd */, X86::VPROLVDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12380 /* vprolvq */, X86::VPROLVQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12388 /* vprord */, X86::VPRORDZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ128mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZmbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ128mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZ256mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12388 /* vprord */, X86::VPRORDZmbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZmbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ128mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZ256mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12395 /* vprorq */, X86::VPRORQZmbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12402 /* vprorvd */, X86::VPRORVDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12410 /* vprorvq */, X86::VPRORVQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12418 /* vprotb */, X86::VPROTBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12418 /* vprotb */, X86::VPROTBri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 12418 /* vprotb */, X86::VPROTBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12418 /* vprotb */, X86::VPROTBmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12418 /* vprotb */, X86::VPROTBmi, Convert__Reg1_0__Mem1285_1__Imm1_2, 0, { MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 12425 /* vprotd */, X86::VPROTDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12425 /* vprotd */, X86::VPROTDri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 12425 /* vprotd */, X86::VPROTDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12425 /* vprotd */, X86::VPROTDmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12425 /* vprotd */, X86::VPROTDmi, Convert__Reg1_0__Mem1285_1__Imm1_2, 0, { MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 12432 /* vprotq */, X86::VPROTQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12432 /* vprotq */, X86::VPROTQri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 12432 /* vprotq */, X86::VPROTQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12432 /* vprotq */, X86::VPROTQmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12432 /* vprotq */, X86::VPROTQmi, Convert__Reg1_0__Mem1285_1__Imm1_2, 0, { MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 12439 /* vprotw */, X86::VPROTWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12439 /* vprotw */, X86::VPROTWri, Convert__Reg1_0__Reg1_1__Imm1_2, 0, { MCK_FR32, MCK_FR32, MCK_Imm }, },
  { 12439 /* vprotw */, X86::VPROTWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12439 /* vprotw */, X86::VPROTWmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12439 /* vprotw */, X86::VPROTWmi, Convert__Reg1_0__Mem1285_1__Imm1_2, 0, { MCK_FR32, MCK_Mem128, MCK_Imm }, },
  { 12446 /* vpsadbw */, X86::VPSADBWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12446 /* vpsadbw */, X86::VPSADBWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12446 /* vpsadbw */, X86::VPSADBWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12446 /* vpsadbw */, X86::VPSADBWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12454 /* vpscatterdd */, X86::VPSCATTERDDZmr, Convert__Reg1_2__MemVZ325_0__Tie0__Reg1_4, Feature_HasAVX512, { MCK_MemVZ32, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12466 /* vpscatterdq */, X86::VPSCATTERDQZmr, Convert__Reg1_2__MemVY645_0__Tie0__Reg1_4, Feature_HasAVX512, { MCK_MemVY64, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12478 /* vpscatterqd */, X86::VPSCATTERQDZmr, Convert__Reg1_2__MemVZ645_0__Tie0__Reg1_4, Feature_HasAVX512, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 12490 /* vpscatterqq */, X86::VPSCATTERQQZmr, Convert__Reg1_2__MemVZ645_0__Tie0__Reg1_4, Feature_HasAVX512, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12502 /* vpshab */, X86::VPSHABrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12502 /* vpshab */, X86::VPSHABrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12502 /* vpshab */, X86::VPSHABmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12509 /* vpshad */, X86::VPSHADrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12509 /* vpshad */, X86::VPSHADrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12509 /* vpshad */, X86::VPSHADmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12516 /* vpshaq */, X86::VPSHAQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12516 /* vpshaq */, X86::VPSHAQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12516 /* vpshaq */, X86::VPSHAQmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12523 /* vpshaw */, X86::VPSHAWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12523 /* vpshaw */, X86::VPSHAWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12523 /* vpshaw */, X86::VPSHAWmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12530 /* vpshlb */, X86::VPSHLBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12530 /* vpshlb */, X86::VPSHLBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12530 /* vpshlb */, X86::VPSHLBmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12537 /* vpshld */, X86::VPSHLDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12537 /* vpshld */, X86::VPSHLDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12537 /* vpshld */, X86::VPSHLDmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12544 /* vpshlq */, X86::VPSHLQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12544 /* vpshlq */, X86::VPSHLQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12544 /* vpshlq */, X86::VPSHLQmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12551 /* vpshlw */, X86::VPSHLWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12551 /* vpshlw */, X86::VPSHLWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12551 /* vpshlw */, X86::VPSHLWmr, Convert__Reg1_0__Mem1285_1__Reg1_2, 0, { MCK_FR32, MCK_Mem128, MCK_FR32 }, },
  { 12558 /* vpshufb */, X86::VPSHUFBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12558 /* vpshufb */, X86::VPSHUFBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12558 /* vpshufb */, X86::VPSHUFBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12558 /* vpshufb */, X86::VPSHUFBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDmi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDYmi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12566 /* vpshufd */, X86::VPSHUFDZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12574 /* vpshufhw */, X86::VPSHUFHWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12574 /* vpshufhw */, X86::VPSHUFHWmi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12574 /* vpshufhw */, X86::VPSHUFHWYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12574 /* vpshufhw */, X86::VPSHUFHWYmi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12583 /* vpshuflw */, X86::VPSHUFLWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12583 /* vpshuflw */, X86::VPSHUFLWmi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12583 /* vpshuflw */, X86::VPSHUFLWYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12583 /* vpshuflw */, X86::VPSHUFLWYmi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12592 /* vpsignb */, X86::VPSIGNBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12592 /* vpsignb */, X86::VPSIGNBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12592 /* vpsignb */, X86::VPSIGNBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12592 /* vpsignb */, X86::VPSIGNBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12600 /* vpsignd */, X86::VPSIGNDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12600 /* vpsignd */, X86::VPSIGNDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12600 /* vpsignd */, X86::VPSIGNDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12600 /* vpsignd */, X86::VPSIGNDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12608 /* vpsignw */, X86::VPSIGNWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12608 /* vpsignw */, X86::VPSIGNWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12608 /* vpsignw */, X86::VPSIGNWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12608 /* vpsignw */, X86::VPSIGNWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12616 /* vpslld */, X86::VPSLLDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12616 /* vpslld */, X86::VPSLLDri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_FR32 }, },
  { 12616 /* vpslld */, X86::VPSLLDYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDYrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZmbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12616 /* vpslld */, X86::VPSLLDZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12616 /* vpslld */, X86::VPSLLDZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ128mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZ256mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12616 /* vpslld */, X86::VPSLLDZmbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12623 /* vpslldq */, X86::VPSLLDQri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12623 /* vpslldq */, X86::VPSLLDQYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12631 /* vpsllq */, X86::VPSLLQri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_FR32 }, },
  { 12631 /* vpsllq */, X86::VPSLLQYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQYrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ128mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZ256mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12631 /* vpsllq */, X86::VPSLLQZmbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12638 /* vpsllvd */, X86::VPSLLVDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12646 /* vpsllvq */, X86::VPSLLVQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12654 /* vpsllvw */, X86::VPSLLVWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12662 /* vpsllw */, X86::VPSLLWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12662 /* vpsllw */, X86::VPSLLWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_FR32 }, },
  { 12662 /* vpsllw */, X86::VPSLLWYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWYrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasBWI, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12662 /* vpsllw */, X86::VPSLLWZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12669 /* vpsrad */, X86::VPSRADri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_FR32 }, },
  { 12669 /* vpsrad */, X86::VPSRADYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADYrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZmbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12669 /* vpsrad */, X86::VPSRADZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12669 /* vpsrad */, X86::VPSRADZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ128mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZ256mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12669 /* vpsrad */, X86::VPSRADZmbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ128mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZ256mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12676 /* vpsraq */, X86::VPSRAQZmbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12683 /* vpsravd */, X86::VPSRAVDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12691 /* vpsravq */, X86::VPSRAVQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12699 /* vpsravw */, X86::VPSRAVWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12707 /* vpsraw */, X86::VPSRAWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12707 /* vpsraw */, X86::VPSRAWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_FR32 }, },
  { 12707 /* vpsraw */, X86::VPSRAWYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWYrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasBWI, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12707 /* vpsraw */, X86::VPSRAWZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12714 /* vpsrld */, X86::VPSRLDri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_FR32 }, },
  { 12714 /* vpsrld */, X86::VPSRLDYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDYrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmbi, Convert__Reg1_0__Mem325_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ128mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZ256mbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12714 /* vpsrld */, X86::VPSRLDZmbikz, Convert__Reg1_0__Reg1_2__Mem325_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_, MCK_ImmUnsignedi8 }, },
  { 12721 /* vpsrldq */, X86::VPSRLDQri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12721 /* vpsrldq */, X86::VPSRLDQYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_FR32 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQYrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmbi, Convert__Reg1_0__Mem645_1__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmbik, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ128mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to2_125_, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZ256mbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to4_125_, MCK_ImmUnsignedi8 }, },
  { 12729 /* vpsrlq */, X86::VPSRLQZmbikz, Convert__Reg1_0__Reg1_2__Mem645_5__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_, MCK_ImmUnsignedi8 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12736 /* vpsrlvd */, X86::VPSRLVDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12744 /* vpsrlvq */, X86::VPSRLVQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12752 /* vpsrlvw */, X86::VPSRLVWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128mi, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_FR32 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWYri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWYrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256ri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256mi, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZri, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZmi, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasBWI, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128mik, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256mik, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4__ImmUnsignedi81_5, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrik, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__ImmUnsignedi81_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZmik, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4__ImmUnsignedi81_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ128mikz, Convert__Reg1_0__Reg1_2__Mem1285_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZ256mikz, Convert__Reg1_0__Reg1_2__Mem2565_5__ImmUnsignedi81_6, Feature_HasVLX|Feature_HasBWI, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_FR32X }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrikz, Convert__Reg1_0__Reg1_2__Reg1_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem128 }, },
  { 12760 /* vpsrlw */, X86::VPSRLWZmikz, Convert__Reg1_0__Reg1_2__Mem5125_5__ImmUnsignedi81_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 12767 /* vpsubb */, X86::VPSUBBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12767 /* vpsubb */, X86::VPSUBBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12767 /* vpsubb */, X86::VPSUBBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12767 /* vpsubb */, X86::VPSUBBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12767 /* vpsubb */, X86::VPSUBBZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12767 /* vpsubb */, X86::VPSUBBZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12774 /* vpsubd */, X86::VPSUBDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12774 /* vpsubd */, X86::VPSUBDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12774 /* vpsubd */, X86::VPSUBDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12774 /* vpsubd */, X86::VPSUBDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12781 /* vpsubq */, X86::VPSUBQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12781 /* vpsubq */, X86::VPSUBQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12781 /* vpsubq */, X86::VPSUBQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12781 /* vpsubq */, X86::VPSUBQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12788 /* vpsubsb */, X86::VPSUBSBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12788 /* vpsubsb */, X86::VPSUBSBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12788 /* vpsubsb */, X86::VPSUBSBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12788 /* vpsubsb */, X86::VPSUBSBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12796 /* vpsubsw */, X86::VPSUBSWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12796 /* vpsubsw */, X86::VPSUBSWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12796 /* vpsubsw */, X86::VPSUBSWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12796 /* vpsubsw */, X86::VPSUBSWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12804 /* vpsubusb */, X86::VPSUBUSBrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12804 /* vpsubusb */, X86::VPSUBUSBrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12804 /* vpsubusb */, X86::VPSUBUSBYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12804 /* vpsubusb */, X86::VPSUBUSBYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12813 /* vpsubusw */, X86::VPSUBUSWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12813 /* vpsubusw */, X86::VPSUBUSWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12813 /* vpsubusw */, X86::VPSUBUSWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12813 /* vpsubusw */, X86::VPSUBUSWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12822 /* vpsubw */, X86::VPSUBWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12822 /* vpsubw */, X86::VPSUBWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasBWI, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasBWI|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12822 /* vpsubw */, X86::VPSUBWZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasBWI|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12822 /* vpsubw */, X86::VPSUBWZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasBWI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12829 /* vptest */, X86::VPTESTrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 12829 /* vptest */, X86::VPTESTrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 12829 /* vptest */, X86::VPTESTYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 12829 /* vptest */, X86::VPTESTYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 12836 /* vptestmd */, X86::VPTESTMDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 12836 /* vptestmd */, X86::VPTESTMDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 12845 /* vptestmq */, X86::VPTESTMQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 12845 /* vptestmq */, X86::VPTESTMQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 12854 /* vptestnmd */, X86::VPTESTNMDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasCDI, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 12854 /* vptestnmd */, X86::VPTESTNMDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasCDI, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 12864 /* vptestnmq */, X86::VPTESTNMQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasCDI, { MCK_VK1, MCK_VR512, MCK_VR512 }, },
  { 12864 /* vptestnmq */, X86::VPTESTNMQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasCDI, { MCK_VK1, MCK_VR512, MCK_Mem512 }, },
  { 12874 /* vpunpckhbw */, X86::VPUNPCKHBWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12874 /* vpunpckhbw */, X86::VPUNPCKHBWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12874 /* vpunpckhbw */, X86::VPUNPCKHBWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12874 /* vpunpckhbw */, X86::VPUNPCKHBWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12885 /* vpunpckhdq */, X86::VPUNPCKHDQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12896 /* vpunpckhqdq */, X86::VPUNPCKHQDQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12908 /* vpunpckhwd */, X86::VPUNPCKHWDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12908 /* vpunpckhwd */, X86::VPUNPCKHWDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12908 /* vpunpckhwd */, X86::VPUNPCKHWDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12908 /* vpunpckhwd */, X86::VPUNPCKHWDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12919 /* vpunpcklbw */, X86::VPUNPCKLBWrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12919 /* vpunpcklbw */, X86::VPUNPCKLBWrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12919 /* vpunpcklbw */, X86::VPUNPCKLBWYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12919 /* vpunpcklbw */, X86::VPUNPCKLBWYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12930 /* vpunpckldq */, X86::VPUNPCKLDQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12941 /* vpunpcklqdq */, X86::VPUNPCKLQDQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12953 /* vpunpcklwd */, X86::VPUNPCKLWDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12953 /* vpunpcklwd */, X86::VPUNPCKLWDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12953 /* vpunpcklwd */, X86::VPUNPCKLWDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12953 /* vpunpcklwd */, X86::VPUNPCKLWDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12964 /* vpxor */, X86::VPXORrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 12964 /* vpxor */, X86::VPXORrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 12964 /* vpxor */, X86::VPXORYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 12964 /* vpxor */, X86::VPXORYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12970 /* vpxord */, X86::VPXORDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12970 /* vpxord */, X86::VPXORDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12970 /* vpxord */, X86::VPXORDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12970 /* vpxord */, X86::VPXORDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12970 /* vpxord */, X86::VPXORDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12970 /* vpxord */, X86::VPXORDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12970 /* vpxord */, X86::VPXORDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 12977 /* vpxorq */, X86::VPXORQZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 12977 /* vpxorq */, X86::VPXORQZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512|Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12977 /* vpxorq */, X86::VPXORQZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128m, Convert__Reg1_0__Mem1285_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256m, Convert__Reg1_0__Mem2565_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mb, Convert__Reg1_0__Mem645_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mb, Convert__Reg1_0__Mem645_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmb, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ128mbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZ256mbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 12984 /* vrcp14pd */, X86::VRCP14PDZmbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128m, Convert__Reg1_0__Mem1285_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256m, Convert__Reg1_0__Mem2565_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mb, Convert__Reg1_0__Mem325_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mb, Convert__Reg1_0__Mem325_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmb, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ128mbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZ256mbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 12993 /* vrcp14ps */, X86::VRCP14PSZmbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13002 /* vrcp14sd */, X86::VRCP14SDrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13002 /* vrcp14sd */, X86::VRCP14SDrm, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64 }, },
  { 13011 /* vrcp14ss */, X86::VRCP14SSrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13011 /* vrcp14ss */, X86::VRCP14SSrm, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDr, Convert__Reg1_0__Reg1_1, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDm, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmb, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrb, Convert__Reg1_0__Reg1_2, Feature_HasERI, { MCK_VR512, MCK__123_sae_125_, MCK_VR512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_VR512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmbkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13020 /* vrcp28pd */, X86::VRCP28PDrbkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSr, Convert__Reg1_0__Reg1_1, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSm, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmb, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrb, Convert__Reg1_0__Reg1_2, Feature_HasERI, { MCK_VR512, MCK__123_sae_125_, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmbkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13029 /* vrcp28ps */, X86::VRCP28PSrbkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_VR512 }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrb, Convert__Reg1_0__Reg1_2__Reg1_3, Feature_HasERI, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 13038 /* vrcp28sd */, X86::VRCP28SDrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrb, Convert__Reg1_0__Reg1_2__Reg1_3, Feature_HasERI, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 13047 /* vrcp28ss */, X86::VRCP28SSrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13056 /* vrcpps */, X86::VRCPPSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13056 /* vrcpps */, X86::VRCPPSm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 13056 /* vrcpps */, X86::VRCPPSYr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 13056 /* vrcpps */, X86::VRCPPSYm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 13063 /* vrcpss */, X86::VRCPSSr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13063 /* vrcpss */, X86::VRCPSSm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 13070 /* vrndscalepd */, X86::VRNDSCALEPDZr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 13070 /* vrndscalepd */, X86::VRNDSCALEPDZm, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 13082 /* vrndscaleps */, X86::VRNDSCALEPSZr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 13082 /* vrndscaleps */, X86::VRNDSCALEPSZm, Convert__Reg1_0__Mem5125_1__ImmUnsignedi81_2, Feature_HasAVX512, { MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrb, Convert__Reg1_0__Reg1_2__Reg1_3__ImmUnsignedi81_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13094 /* vrndscalesd */, X86::VRNDSCALESDrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSm, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrb, Convert__Reg1_0__Reg1_2__Reg1_3__ImmUnsignedi81_4, Feature_HasAVX512, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__ImmUnsignedi81_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13106 /* vrndscaless */, X86::VRNDSCALESSrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__ImmUnsignedi81_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X, MCK_ImmUnsignedi8 }, },
  { 13118 /* vroundpd */, X86::VROUNDPDr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 13118 /* vroundpd */, X86::VROUNDPDm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13118 /* vroundpd */, X86::VROUNDYPDr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 13118 /* vroundpd */, X86::VROUNDYPDm, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 13127 /* vroundps */, X86::VROUNDPSr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 13127 /* vroundps */, X86::VROUNDPSm, Convert__Reg1_0__Mem1285_1__ImmUnsignedi81_2, 0, { MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13127 /* vroundps */, X86::VROUNDYPSr, Convert__Reg1_0__Reg1_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 13127 /* vroundps */, X86::VROUNDYPSm, Convert__Reg1_0__Mem2565_1__ImmUnsignedi81_2, 0, { MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 13136 /* vroundsd */, X86::VROUNDSDr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 13136 /* vroundsd */, X86::VROUNDSDm, Convert__Reg1_0__Reg1_1__Mem645_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem64, MCK_ImmUnsignedi8 }, },
  { 13145 /* vroundss */, X86::VROUNDSSr, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 13145 /* vroundss */, X86::VROUNDSSm, Convert__Reg1_0__Reg1_1__Mem325_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem32, MCK_ImmUnsignedi8 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128m, Convert__Reg1_0__Mem1285_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256m, Convert__Reg1_0__Mem2565_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mb, Convert__Reg1_0__Mem645_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mb, Convert__Reg1_0__Mem645_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmb, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ128mbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZ256mbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13154 /* vrsqrt14pd */, X86::VRSQRT14PDZmbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128m, Convert__Reg1_0__Mem1285_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256m, Convert__Reg1_0__Mem2565_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mb, Convert__Reg1_0__Mem325_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mb, Convert__Reg1_0__Mem325_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmb, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ128mbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZ256mbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13165 /* vrsqrt14ps */, X86::VRSQRT14PSZmbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13176 /* vrsqrt14sd */, X86::VRSQRT14SDrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13176 /* vrsqrt14sd */, X86::VRSQRT14SDrm, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64 }, },
  { 13187 /* vrsqrt14ss */, X86::VRSQRT14SSrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13187 /* vrsqrt14ss */, X86::VRSQRT14SSrm, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDr, Convert__Reg1_0__Reg1_1, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDm, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmb, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrb, Convert__Reg1_0__Reg1_2, Feature_HasERI, { MCK_VR512, MCK__123_sae_125_, MCK_VR512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_VR512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmbkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13198 /* vrsqrt28pd */, X86::VRSQRT28PDrbkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSr, Convert__Reg1_0__Reg1_1, Feature_HasERI, { MCK_VR512, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSm, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmb, Convert__Reg1_0__Mem5125_1, Feature_HasERI, { MCK_VR512, MCK_Mem512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrb, Convert__Reg1_0__Reg1_2, Feature_HasERI, { MCK_VR512, MCK__123_sae_125_, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmbkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13209 /* vrsqrt28ps */, X86::VRSQRT28PSrbkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasERI, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_VR512 }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrb, Convert__Reg1_0__Reg1_2__Reg1_3, Feature_HasERI, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 13220 /* vrsqrt28sd */, X86::VRSQRT28SDrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasERI, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrb, Convert__Reg1_0__Reg1_2__Reg1_3, Feature_HasERI, { MCK_FR32X, MCK__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 13231 /* vrsqrt28ss */, X86::VRSQRT28SSrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasERI, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125__123_sae_125_, MCK_FR32X, MCK_FR32X }, },
  { 13242 /* vrsqrtps */, X86::VRSQRTPSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13242 /* vrsqrtps */, X86::VRSQRTPSm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 13242 /* vrsqrtps */, X86::VRSQRTPSYr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 13242 /* vrsqrtps */, X86::VRSQRTPSYm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 13251 /* vrsqrtss */, X86::VRSQRTSSr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13251 /* vrsqrtss */, X86::VRSQRTSSm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 13260 /* vscatterdpd */, X86::VSCATTERDPDZmr, Convert__Reg1_2__MemVY645_0__Tie0__Reg1_4, Feature_HasAVX512, { MCK_MemVY64, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13272 /* vscatterdps */, X86::VSCATTERDPSZmr, Convert__Reg1_2__MemVZ325_0__Tie0__Reg1_4, Feature_HasAVX512, { MCK_MemVZ32, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13284 /* vscatterpf0dpd */, X86::VSCATTERPF0DPDm, Convert__Reg1_1__MemVY325_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVY32 }, },
  { 13299 /* vscatterpf0dps */, X86::VSCATTERPF0DPSm, Convert__Reg1_1__MemVZ325_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ32 }, },
  { 13314 /* vscatterpf0qpd */, X86::VSCATTERPF0QPDm, Convert__Reg1_1__MemVZ645_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 13329 /* vscatterpf0qps */, X86::VSCATTERPF0QPSm, Convert__Reg1_1__MemVZ645_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 13344 /* vscatterpf1dpd */, X86::VSCATTERPF1DPDm, Convert__Reg1_1__MemVY325_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVY32 }, },
  { 13359 /* vscatterpf1dps */, X86::VSCATTERPF1DPSm, Convert__Reg1_1__MemVZ325_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ32 }, },
  { 13374 /* vscatterpf1qpd */, X86::VSCATTERPF1QPDm, Convert__Reg1_1__MemVZ645_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 13389 /* vscatterpf1qps */, X86::VSCATTERPF1QPSm, Convert__Reg1_1__MemVZ645_3, Feature_HasPFI, { MCK__123_, MCK_VK1WM, MCK__125_, MCK_MemVZ64 }, },
  { 13404 /* vscatterqpd */, X86::VSCATTERQPDZmr, Convert__Reg1_2__MemVZ645_0__Tie0__Reg1_4, Feature_HasAVX512, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13416 /* vscatterqps */, X86::VSCATTERQPSZmr, Convert__Reg1_2__MemVZ645_0__Tie0__Reg1_4, Feature_HasAVX512, { MCK_MemVZ64, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 13428 /* vshufpd */, X86::VSHUFPDrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDYrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDYrmi, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDZrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 13428 /* vshufpd */, X86::VSHUFPDZrmi, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 13436 /* vshufps */, X86::VSHUFPSrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_FR32, MCK_ImmUnsignedi8 }, },
  { 13436 /* vshufps */, X86::VSHUFPSrmi, Convert__Reg1_0__Reg1_1__Mem1285_2__ImmUnsignedi81_3, 0, { MCK_FR32, MCK_FR32, MCK_Mem128, MCK_ImmUnsignedi8 }, },
  { 13436 /* vshufps */, X86::VSHUFPSYrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_VR256, MCK_ImmUnsignedi8 }, },
  { 13436 /* vshufps */, X86::VSHUFPSYrmi, Convert__Reg1_0__Reg1_1__Mem2565_2__ImmUnsignedi81_3, 0, { MCK_VR256, MCK_VR256, MCK_Mem256, MCK_ImmUnsignedi8 }, },
  { 13436 /* vshufps */, X86::VSHUFPSZrri, Convert__Reg1_0__Reg1_1__Reg1_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_ImmUnsignedi8 }, },
  { 13436 /* vshufps */, X86::VSHUFPSZrmi, Convert__Reg1_0__Reg1_1__Mem5125_2__ImmUnsignedi81_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512, MCK_ImmUnsignedi8 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128m, Convert__Reg1_0__Mem1285_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDYr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDYm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256m, Convert__Reg1_0__Mem2565_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mb, Convert__Reg1_0__Mem645_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mb, Convert__Reg1_0__Mem645_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmb, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem645_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ128mbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZ256mbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13444 /* vsqrtpd */, X86::VSQRTPDZmbkz, Convert__Reg1_0__Reg1_2__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_FR32X, MCK_FR32X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128m, Convert__Reg1_0__Mem1285_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem128 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSYr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSYm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256r, Convert__Reg1_0__Reg1_1, Feature_HasVLX, { MCK_VR256X, MCK_VR256X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256m, Convert__Reg1_0__Mem2565_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem256 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_VR512, MCK_VR512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZm, Convert__Reg1_0__Mem5125_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mb, Convert__Reg1_0__Mem325_1, Feature_HasVLX, { MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mb, Convert__Reg1_0__Mem325_1, Feature_HasVLX, { MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmb, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mk, Convert__Reg1_0__Tie0__Reg1_2__Mem1285_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem128 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256rk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mk, Convert__Reg1_0__Tie0__Reg1_2__Mem2565_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem256 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmk, Convert__Reg1_0__Tie0__Reg1_2__Mem5125_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mkz, Convert__Reg1_0__Reg1_2__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem128 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256rkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mkz, Convert__Reg1_0__Reg1_2__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem256 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZrkz, Convert__Reg1_0__Reg1_2__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmkz, Convert__Reg1_0__Reg1_2__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem512 }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmbk, Convert__Reg1_0__Tie0__Reg1_2__Mem325_4, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ128mbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZ256mbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13452 /* vsqrtps */, X86::VSQRTPSZmbkz, Convert__Reg1_0__Reg1_2__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13460 /* vsqrtsd */, X86::VSQRTSDr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13460 /* vsqrtsd */, X86::VSQRTSDm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 13460 /* vsqrtsd */, X86::VSQRTSDZr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13460 /* vsqrtsd */, X86::VSQRTSDZm, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem64 }, },
  { 13468 /* vsqrtss */, X86::VSQRTSSr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13468 /* vsqrtss */, X86::VSQRTSSm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 13468 /* vsqrtss */, X86::VSQRTSSZr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13468 /* vsqrtss */, X86::VSQRTSSZm, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem32 }, },
  { 13476 /* vstmxcsr */, X86::VSTMXCSR, Convert__Mem325_0, 0, { MCK_Mem32 }, },
  { 13485 /* vsubpd */, X86::VSUBPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13485 /* vsubpd */, X86::VSUBPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 13485 /* vsubpd */, X86::VSUBPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13485 /* vsubpd */, X86::VSUBPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmb, Convert__Reg1_0__Reg1_1__Mem645_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem645_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem64, MCK__123_1to2_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem64, MCK__123_1to4_125_ }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 13485 /* vsubpd */, X86::VSUBPDZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem645_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem64, MCK__123_1to8_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13492 /* vsubps */, X86::VSUBPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rm, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 13492 /* vsubps */, X86::VSUBPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13492 /* vsubps */, X86::VSUBPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_VR256X }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rm, Convert__Reg1_0__Reg1_1__Mem2565_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem256 }, },
  { 13492 /* vsubps */, X86::VSUBPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_FR32X, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasVLX, { MCK_VR256X, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmb, Convert__Reg1_0__Reg1_1__Mem325_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_VR256X }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem2565_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem256 }, },
  { 13492 /* vsubps */, X86::VSUBPSZrrk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem5125_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_VR256X }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem2565_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem256 }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrrkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem5125_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem512 }, },
  { 13492 /* vsubps */, X86::VSUBPSZrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem325_5, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ128rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem32, MCK__123_1to4_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZ256rmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasVLX, { MCK_VR256X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR256X, MCK_Mem32, MCK__123_1to8_125_ }, },
  { 13492 /* vsubps */, X86::VSUBPSZrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_VR512, MCK_AVX512RC }, },
  { 13492 /* vsubps */, X86::VSUBPSZrmbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem325_6, Feature_HasAVX512, { MCK_VR512, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_VR512, MCK_Mem32, MCK__123_1to16_125_ }, },
  { 13499 /* vsubsd */, X86::VSUBSDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13499 /* vsubsd */, X86::VSUBSDrm, Convert__Reg1_0__Reg1_1__Mem645_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem64 }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 13499 /* vsubsd */, X86::VSUBSDZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 13506 /* vsubss */, X86::VSUBSSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13506 /* vsubss */, X86::VSUBSSrm, Convert__Reg1_0__Reg1_1__Mem325_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem32 }, },
  { 13506 /* vsubss */, X86::VSUBSSZrr_Int, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X }, },
  { 13506 /* vsubss */, X86::VSUBSSZrm_Int, Convert__Reg1_0__Reg1_1__Mem1285_2, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_Mem128 }, },
  { 13506 /* vsubss */, X86::VSUBSSZrrb, Convert__Reg1_0__Reg1_1__Reg1_2__AVX512RC1_3, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 13506 /* vsubss */, X86::VSUBSSZrr_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X }, },
  { 13506 /* vsubss */, X86::VSUBSSZrm_Intk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Mem1285_5, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_Mem128 }, },
  { 13506 /* vsubss */, X86::VSUBSSZrr_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X }, },
  { 13506 /* vsubss */, X86::VSUBSSZrm_Intkz, Convert__Reg1_0__Reg1_2__Reg1_5__Mem1285_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_Mem128 }, },
  { 13506 /* vsubss */, X86::VSUBSSZrrbk, Convert__Reg1_0__Tie0__Reg1_2__Reg1_4__Reg1_5__AVX512RC1_6, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 13506 /* vsubss */, X86::VSUBSSZrrbkz, Convert__Reg1_0__Reg1_2__Reg1_5__Reg1_6__AVX512RC1_7, Feature_HasAVX512, { MCK_FR32X, MCK__123_, MCK_VK1WM, MCK__125_, MCK__123_z_125_, MCK_FR32X, MCK_FR32X, MCK_AVX512RC }, },
  { 13513 /* vtestpd */, X86::VTESTPDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13513 /* vtestpd */, X86::VTESTPDrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 13513 /* vtestpd */, X86::VTESTPDYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 13513 /* vtestpd */, X86::VTESTPDYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 13521 /* vtestps */, X86::VTESTPSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13521 /* vtestps */, X86::VTESTPSrm, Convert__Reg1_0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 13521 /* vtestps */, X86::VTESTPSYrr, Convert__Reg1_0__Reg1_1, 0, { MCK_VR256, MCK_VR256 }, },
  { 13521 /* vtestps */, X86::VTESTPSYrm, Convert__Reg1_0__Mem2565_1, 0, { MCK_VR256, MCK_Mem256 }, },
  { 13529 /* vucomisd */, X86::VUCOMISDrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13529 /* vucomisd */, X86::VUCOMISDrm, Convert__Reg1_0__Mem645_1, 0, { MCK_FR32, MCK_Mem64 }, },
  { 13529 /* vucomisd */, X86::VUCOMISDZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 13529 /* vucomisd */, X86::VUCOMISDZrm, Convert__Reg1_0__Mem645_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem64 }, },
  { 13538 /* vucomiss */, X86::VUCOMISSrr, Convert__Reg1_0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13538 /* vucomiss */, X86::VUCOMISSrm, Convert__Reg1_0__Mem325_1, 0, { MCK_FR32, MCK_Mem32 }, },
  { 13538 /* vucomiss */, X86::VUCOMISSZrr, Convert__Reg1_0__Reg1_1, Feature_HasAVX512, { MCK_FR32X, MCK_FR32X }, },
  { 13538 /* vucomiss */, X86::VUCOMISSZrm, Convert__Reg1_0__Mem325_1, Feature_HasAVX512, { MCK_FR32X, MCK_Mem32 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13547 /* vunpckhpd */, X86::VUNPCKHPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13557 /* vunpckhps */, X86::VUNPCKHPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13567 /* vunpcklpd */, X86::VUNPCKLPDZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSZrr, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_VR512 }, },
  { 13577 /* vunpcklps */, X86::VUNPCKLPSZrm, Convert__Reg1_0__Reg1_1__Mem5125_2, Feature_HasAVX512, { MCK_VR512, MCK_VR512, MCK_Mem512 }, },
  { 13587 /* vxorpd */, X86::VXORPDrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13587 /* vxorpd */, X86::VXORPDrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 13587 /* vxorpd */, X86::VXORPDYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13587 /* vxorpd */, X86::VXORPDYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 13594 /* vxorps */, X86::VXORPSrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_FR32, MCK_FR32, MCK_FR32 }, },
  { 13594 /* vxorps */, X86::VXORPSrm, Convert__Reg1_0__Reg1_1__Mem1285_2, 0, { MCK_FR32, MCK_FR32, MCK_Mem128 }, },
  { 13594 /* vxorps */, X86::VXORPSYrr, Convert__Reg1_0__Reg1_1__Reg1_2, 0, { MCK_VR256, MCK_VR256, MCK_VR256 }, },
  { 13594 /* vxorps */, X86::VXORPSYrm, Convert__Reg1_0__Reg1_1__Mem2565_2, 0, { MCK_VR256, MCK_VR256, MCK_Mem256 }, },
  { 13601 /* vzeroall */, X86::VZEROALL, Convert_NoOperands, 0, {  }, },
  { 13610 /* vzeroupper */, X86::VZEROUPPER, Convert_NoOperands, 0, {  }, },
  { 13621 /* wait */, X86::WAIT, Convert_NoOperands, 0, {  }, },
  { 13626 /* wbinvd */, X86::WBINVD, Convert_NoOperands, 0, {  }, },
  { 13633 /* wrfsbase */, X86::WRFSBASE, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 13633 /* wrfsbase */, X86::WRFSBASE64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 13662 /* wrgsbase */, X86::WRGSBASE, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32 }, },
  { 13662 /* wrgsbase */, X86::WRGSBASE64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR64 }, },
  { 13691 /* wrmsr */, X86::WRMSR, Convert_NoOperands, 0, {  }, },
  { 13697 /* xabort */, X86::XABORT, Convert__Imm1_0, 0, { MCK_Imm }, },
  { 13704 /* xacquire */, X86::XACQUIRE_PREFIX, Convert_NoOperands, 0, {  }, },
  { 13713 /* xadd */, X86::XADD8rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 13713 /* xadd */, X86::XADD16rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 13713 /* xadd */, X86::XADD32rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 13713 /* xadd */, X86::XADD64rr, Convert__Reg1_0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 13713 /* xadd */, X86::XADD16rm, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 13713 /* xadd */, X86::XADD32rm, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 13713 /* xadd */, X86::XADD64rm, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 13713 /* xadd */, X86::XADD8rm, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 13742 /* xbegin */, X86::XBEGIN_2, Convert__AbsMem161_0, 0, { MCK_AbsMem16 }, },
  { 13742 /* xbegin */, X86::XBEGIN_4, Convert__AbsMem1_0, 0, { MCK_AbsMem }, },
  { 13749 /* xchg */, X86::XCHG8rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR8, MCK_GR8 }, },
  { 13749 /* xchg */, X86::XCHG8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 13749 /* xchg */, X86::XCHG16ar, Convert__Reg1_1, 0, { MCK_AX, MCK_GR16 }, },
  { 13749 /* xchg */, X86::XCHG16ar, Convert__Reg1_0, 0, { MCK_GR16, MCK_AX }, },
  { 13749 /* xchg */, X86::XCHG16rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR16, MCK_GR16 }, },
  { 13749 /* xchg */, X86::XCHG16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 13749 /* xchg */, X86::XCHG32ar64, Convert__Reg1_1, Feature_In64BitMode, { MCK_EAX, MCK_GR32_NOAX }, },
  { 13749 /* xchg */, X86::XCHG32ar, Convert__Reg1_1, Feature_Not64BitMode, { MCK_EAX, MCK_GR32 }, },
  { 13749 /* xchg */, X86::XCHG32ar64, Convert__Reg1_0, Feature_In64BitMode, { MCK_GR32_NOAX, MCK_EAX }, },
  { 13749 /* xchg */, X86::XCHG32ar, Convert__Reg1_0, Feature_Not64BitMode, { MCK_GR32, MCK_EAX }, },
  { 13749 /* xchg */, X86::XCHG32rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR32, MCK_GR32 }, },
  { 13749 /* xchg */, X86::XCHG32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 13749 /* xchg */, X86::XCHG64ar, Convert__Reg1_1, 0, { MCK_RAX, MCK_GR64 }, },
  { 13749 /* xchg */, X86::XCHG64ar, Convert__Reg1_0, 0, { MCK_GR64, MCK_RAX }, },
  { 13749 /* xchg */, X86::XCHG64rr, Convert__Reg1_1__Tie0__Reg1_0, 0, { MCK_GR64, MCK_GR64 }, },
  { 13749 /* xchg */, X86::XCHG64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 13749 /* xchg */, X86::XCHG16rm, Convert__Reg1_1__Tie0__Mem165_0, 0, { MCK_Mem16, MCK_GR16 }, },
  { 13749 /* xchg */, X86::XCHG32rm, Convert__Reg1_1__Tie0__Mem325_0, 0, { MCK_Mem32, MCK_GR32 }, },
  { 13749 /* xchg */, X86::XCHG64rm, Convert__Reg1_1__Tie0__Mem645_0, 0, { MCK_Mem64, MCK_GR64 }, },
  { 13749 /* xchg */, X86::XCHG8rm, Convert__Reg1_1__Tie0__Mem85_0, 0, { MCK_Mem8, MCK_GR8 }, },
  { 13778 /* xcryptcbc */, X86::XCRYPTCBC, Convert_NoOperands, 0, {  }, },
  { 13788 /* xcryptcfb */, X86::XCRYPTCFB, Convert_NoOperands, 0, {  }, },
  { 13798 /* xcryptctr */, X86::XCRYPTCTR, Convert_NoOperands, 0, {  }, },
  { 13808 /* xcryptecb */, X86::XCRYPTECB, Convert_NoOperands, 0, {  }, },
  { 13818 /* xcryptofb */, X86::XCRYPTOFB, Convert_NoOperands, 0, {  }, },
  { 13828 /* xend */, X86::XEND, Convert_NoOperands, 0, {  }, },
  { 13833 /* xgetbv */, X86::XGETBV, Convert_NoOperands, 0, {  }, },
  { 13840 /* xlatb */, X86::XLAT, Convert_NoOperands, 0, {  }, },
  { 13846 /* xor */, X86::XOR8i8, Convert__Imm1_1, 0, { MCK_AL, MCK_Imm }, },
  { 13846 /* xor */, X86::XOR8rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR8, MCK_GR8 }, },
  { 13846 /* xor */, X86::XOR8ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR8, MCK_Imm }, },
  { 13846 /* xor */, X86::XOR8rm, Convert__Reg1_0__Tie0__Mem85_1, 0, { MCK_GR8, MCK_Mem8 }, },
  { 13846 /* xor */, X86::XOR16i16, Convert__Imm1_1, 0, { MCK_AX, MCK_Imm }, },
  { 13846 /* xor */, X86::XOR16rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR16, MCK_GR16 }, },
  { 13846 /* xor */, X86::XOR16ri8, Convert__Reg1_0__Tie0__ImmSExti16i81_1, 0, { MCK_GR16, MCK_ImmSExti16i8 }, },
  { 13846 /* xor */, X86::XOR16ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR16, MCK_Imm }, },
  { 13846 /* xor */, X86::XOR16rm, Convert__Reg1_0__Tie0__Mem165_1, 0, { MCK_GR16, MCK_Mem16 }, },
  { 13846 /* xor */, X86::XOR32i32, Convert__Imm1_1, 0, { MCK_EAX, MCK_Imm }, },
  { 13846 /* xor */, X86::XOR32rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR32, MCK_GR32 }, },
  { 13846 /* xor */, X86::XOR32ri8, Convert__Reg1_0__Tie0__ImmSExti32i81_1, 0, { MCK_GR32, MCK_ImmSExti32i8 }, },
  { 13846 /* xor */, X86::XOR32ri, Convert__Reg1_0__Tie0__Imm1_1, 0, { MCK_GR32, MCK_Imm }, },
  { 13846 /* xor */, X86::XOR32rm, Convert__Reg1_0__Tie0__Mem325_1, 0, { MCK_GR32, MCK_Mem32 }, },
  { 13846 /* xor */, X86::XOR64i32, Convert__ImmSExti64i321_1, 0, { MCK_RAX, MCK_ImmSExti64i32 }, },
  { 13846 /* xor */, X86::XOR64rr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_GR64, MCK_GR64 }, },
  { 13846 /* xor */, X86::XOR64ri8, Convert__Reg1_0__Tie0__ImmSExti64i81_1, 0, { MCK_GR64, MCK_ImmSExti64i8 }, },
  { 13846 /* xor */, X86::XOR64ri32, Convert__Reg1_0__Tie0__ImmSExti64i321_1, 0, { MCK_GR64, MCK_ImmSExti64i32 }, },
  { 13846 /* xor */, X86::XOR64rm, Convert__Reg1_0__Tie0__Mem645_1, 0, { MCK_GR64, MCK_Mem64 }, },
  { 13846 /* xor */, X86::XOR16mr, Convert__Mem165_0__Reg1_1, 0, { MCK_Mem16, MCK_GR16 }, },
  { 13846 /* xor */, X86::XOR16mi8, Convert__Mem165_0__ImmSExti16i81_1, 0, { MCK_Mem16, MCK_ImmSExti16i8 }, },
  { 13846 /* xor */, X86::XOR16mi, Convert__Mem165_0__Imm1_1, 0, { MCK_Mem16, MCK_Imm }, },
  { 13846 /* xor */, X86::XOR32mr, Convert__Mem325_0__Reg1_1, 0, { MCK_Mem32, MCK_GR32 }, },
  { 13846 /* xor */, X86::XOR32mi8, Convert__Mem325_0__ImmSExti32i81_1, 0, { MCK_Mem32, MCK_ImmSExti32i8 }, },
  { 13846 /* xor */, X86::XOR32mi, Convert__Mem325_0__Imm1_1, 0, { MCK_Mem32, MCK_Imm }, },
  { 13846 /* xor */, X86::XOR64mr, Convert__Mem645_0__Reg1_1, 0, { MCK_Mem64, MCK_GR64 }, },
  { 13846 /* xor */, X86::XOR64mi8, Convert__Mem645_0__ImmSExti64i81_1, 0, { MCK_Mem64, MCK_ImmSExti64i8 }, },
  { 13846 /* xor */, X86::XOR64mi32, Convert__Mem645_0__ImmSExti64i321_1, 0, { MCK_Mem64, MCK_ImmSExti64i32 }, },
  { 13846 /* xor */, X86::XOR8mr, Convert__Mem85_0__Reg1_1, 0, { MCK_Mem8, MCK_GR8 }, },
  { 13846 /* xor */, X86::XOR8mi, Convert__Mem85_0__Imm1_1, 0, { MCK_Mem8, MCK_Imm }, },
  { 13860 /* xorpd */, X86::XORPDrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13860 /* xorpd */, X86::XORPDrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 13866 /* xorps */, X86::XORPSrr, Convert__Reg1_0__Tie0__Reg1_1, 0, { MCK_FR32, MCK_FR32 }, },
  { 13866 /* xorps */, X86::XORPSrm, Convert__Reg1_0__Tie0__Mem1285_1, 0, { MCK_FR32, MCK_Mem128 }, },
  { 13882 /* xrelease */, X86::XRELEASE_PREFIX, Convert_NoOperands, 0, {  }, },
  { 13891 /* xrstor */, X86::XRSTOR, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13898 /* xrstor64 */, X86::XRSTOR64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13907 /* xrstors */, X86::XRSTORS, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13915 /* xrstors64 */, X86::XRSTORS64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13925 /* xsave */, X86::XSAVE, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13931 /* xsave64 */, X86::XSAVE64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13939 /* xsavec */, X86::XSAVEC, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13946 /* xsavec64 */, X86::XSAVEC64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13955 /* xsaveopt */, X86::XSAVEOPT, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13964 /* xsaveopt64 */, X86::XSAVEOPT64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13975 /* xsaves */, X86::XSAVES, Convert__Mem5_0, 0, { MCK_Mem }, },
  { 13982 /* xsaves64 */, X86::XSAVES64, Convert__Mem5_0, Feature_In64BitMode, { MCK_Mem }, },
  { 13991 /* xsetbv */, X86::XSETBV, Convert_NoOperands, 0, {  }, },
  { 13998 /* xsha1 */, X86::XSHA1, Convert_NoOperands, 0, {  }, },
  { 14004 /* xsha256 */, X86::XSHA256, Convert_NoOperands, 0, {  }, },
  { 14012 /* xstore */, X86::XSTORE, Convert_NoOperands, 0, {  }, },
  { 14019 /* xstorerng */, X86::XSTORE, Convert_NoOperands, 0, {  }, },
  { 14029 /* xtest */, X86::XTEST, Convert_NoOperands, 0, {  }, },
};

bool X86AsmParser::
mnemonicIsValid(StringRef Mnemonic, unsigned VariantID) {
  // Find the appropriate table for this asm variant.
  const MatchEntry *Start, *End;
  switch (VariantID) {
  default: llvm_unreachable("invalid variant!");
  case 0: Start = std::begin(MatchTable0); End = std::end(MatchTable0); break;
  case 1: Start = std::begin(MatchTable1); End = std::end(MatchTable1); break;
  }
  // Search the table.
  std::pair<const MatchEntry*, const MatchEntry*> MnemonicRange =
    std::equal_range(Start, End, Mnemonic, LessOpcode());
  return MnemonicRange.first != MnemonicRange.second;
}

unsigned X86AsmParser::
MatchInstructionImpl(const OperandVector &Operands,
                     MCInst &Inst, uint64_t &ErrorInfo,
                     bool matchingInlineAsm, unsigned VariantID) {
  // Eliminate obvious mismatches.
  if (Operands.size() > 10) {
    ErrorInfo = 10;
    return Match_InvalidOperand;
  }

  // Get the current feature set.
  uint64_t AvailableFeatures = getAvailableFeatures();

  // Get the instruction mnemonic, which is the first token.
  StringRef Mnemonic = ((X86Operand&)*Operands[0]).getToken();

  // Process all MnemonicAliases to remap the mnemonic.
  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);

  // Some state to try to produce better error messages.
  bool HadMatchOtherThanFeatures = false;
  bool HadMatchOtherThanPredicate = false;
  unsigned RetCode = Match_InvalidOperand;
  uint64_t MissingFeatures = ~0ULL;
  // Set ErrorInfo to the operand that mismatches if it is
  // wrong for all instances of the instruction.
  ErrorInfo = ~0ULL;
  // Find the appropriate table for this asm variant.
  const MatchEntry *Start, *End;
  switch (VariantID) {
  default: llvm_unreachable("invalid variant!");
  case 0: Start = std::begin(MatchTable0); End = std::end(MatchTable0); break;
  case 1: Start = std::begin(MatchTable1); End = std::end(MatchTable1); break;
  }
  // Search the table.
  std::pair<const MatchEntry*, const MatchEntry*> MnemonicRange =
    std::equal_range(Start, End, Mnemonic, LessOpcode());

  // Return a more specific error code if no mnemonics match.
  if (MnemonicRange.first == MnemonicRange.second)
    return Match_MnemonicFail;

  for (const MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;
       it != ie; ++it) {
    // equal_range guarantees that instruction mnemonic matches.
    assert(Mnemonic == it->getMnemonic());
    bool OperandsValid = true;
    for (unsigned i = 0; i != 9; ++i) {
      if (i + 1 >= Operands.size()) {
        OperandsValid = (it->Classes[i] == InvalidMatchClass);
        if (!OperandsValid) ErrorInfo = i + 1;
        break;
      }
      unsigned Diag = validateOperandClass(*Operands[i+1],
                                           (MatchClassKind)it->Classes[i]);
      if (Diag == Match_Success)
        continue;
      // If the generic handler indicates an invalid operand
      // failure, check for a special case.
      if (Diag == Match_InvalidOperand) {
        Diag = validateTargetOperandClass(*Operands[i+1],
                                           (MatchClassKind)it->Classes[i]);
        if (Diag == Match_Success)
          continue;
      }
      // If this operand is broken for all of the instances of this
      // mnemonic, keep track of it so we can report loc info.
      // If we already had a match that only failed due to a
      // target predicate, that diagnostic is preferred.
      if (!HadMatchOtherThanPredicate &&
          (it == MnemonicRange.first || ErrorInfo <= i+1)) {
        ErrorInfo = i+1;
        // InvalidOperand is the default. Prefer specificity.
        if (Diag != Match_InvalidOperand)
          RetCode = Diag;
      }
      // Otherwise, just reject this instance of the mnemonic.
      OperandsValid = false;
      break;
    }

    if (!OperandsValid) continue;
    if ((AvailableFeatures & it->RequiredFeatures) != it->RequiredFeatures) {
      HadMatchOtherThanFeatures = true;
      uint64_t NewMissingFeatures = it->RequiredFeatures & ~AvailableFeatures;
      if (countPopulation(NewMissingFeatures) <=
          countPopulation(MissingFeatures))
        MissingFeatures = NewMissingFeatures;
      continue;
    }

    Inst.clear();

    if (matchingInlineAsm) {
      Inst.setOpcode(it->Opcode);
      convertToMapAndConstraints(it->ConvertFn, Operands);
      return Match_Success;
    }

    // We have selected a definite instruction, convert the parsed
    // operands into the appropriate MCInst.
    convertToMCInst(it->ConvertFn, Inst, it->Opcode, Operands);

    // We have a potential match. Check the target predicate to
    // handle any context sensitive constraints.
    unsigned MatchResult;
    if ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {
      Inst.clear();
      RetCode = MatchResult;
      HadMatchOtherThanPredicate = true;
      continue;
    }

    return Match_Success;
  }

  // Okay, we had no match.  Try to return a useful error code.
  if (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)
    return RetCode;

  // Missing feature matches return which features were missing
  ErrorInfo = MissingFeatures;
  return Match_MissingFeature;
}

#endif // GET_MATCHER_IMPLEMENTATION

