Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/programs/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9ada9454e81941b5a85a51a1dc1d7009 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result_o [D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Simple_Single_CPU.v:196]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
