#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Mar 13 19:24:03 2024
# Process ID: 24296
# Current directory: C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1
# Command line: vivado.exe -log top_demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_demo.tcl
# Log file: C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/top_demo.vds
# Journal file: C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1\vivado.jou
# Running On: CEAT-ENDV350-02, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68431 MB
#-----------------------------------------------------------
source top_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.211 ; gain = 160.250
Command: synth_design -top top_demo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9328
INFO: [Synth 8-11241] undeclared symbol 'IV', assumed default net type 'wire' [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:55]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.141 ; gain = 410.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_demo' [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DES' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:1183]
INFO: [Synth 8-6157] synthesizing module 'GenerateKeys' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:7]
INFO: [Synth 8-6157] synthesizing module 'PC1' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'PC1' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:121]
INFO: [Synth 8-6157] synthesizing module 'PC2' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:195]
INFO: [Synth 8-6155] done synthesizing module 'PC2' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:195]
INFO: [Synth 8-6155] done synthesizing module 'GenerateKeys' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:7]
INFO: [Synth 8-6157] synthesizing module 'IP' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:407]
INFO: [Synth 8-6155] done synthesizing module 'IP' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:407]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:384]
INFO: [Synth 8-6157] synthesizing module 'feistel' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:356]
INFO: [Synth 8-6157] synthesizing module 'EF' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:299]
INFO: [Synth 8-6155] done synthesizing module 'EF' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:299]
INFO: [Synth 8-6157] synthesizing module 'S8_Box' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:1105]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:1112]
INFO: [Synth 8-6155] done synthesizing module 'S8_Box' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:1105]
INFO: [Synth 8-6157] synthesizing module 'S7_Box' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:1027]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:1034]
INFO: [Synth 8-6155] done synthesizing module 'S7_Box' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:1027]
INFO: [Synth 8-6157] synthesizing module 'S6_Box' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:949]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:956]
INFO: [Synth 8-6155] done synthesizing module 'S6_Box' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:949]
INFO: [Synth 8-6157] synthesizing module 'S5_Box' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:871]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:878]
INFO: [Synth 8-6155] done synthesizing module 'S5_Box' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:871]
INFO: [Synth 8-6157] synthesizing module 'S4_Box' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:793]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:800]
INFO: [Synth 8-6155] done synthesizing module 'S4_Box' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:793]
INFO: [Synth 8-6157] synthesizing module 'S3_Box' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:715]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:722]
INFO: [Synth 8-6155] done synthesizing module 'S3_Box' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:715]
INFO: [Synth 8-6157] synthesizing module 'S2_Box' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:637]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:644]
INFO: [Synth 8-6155] done synthesizing module 'S2_Box' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:637]
INFO: [Synth 8-6157] synthesizing module 'S1_Box' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:559]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:566]
INFO: [Synth 8-6155] done synthesizing module 'S1_Box' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:559]
INFO: [Synth 8-6157] synthesizing module 'SF' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'SF' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'feistel' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:356]
INFO: [Synth 8-6155] done synthesizing module 'round' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:384]
INFO: [Synth 8-6157] synthesizing module 'FP' [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:480]
INFO: [Synth 8-6155] done synthesizing module 'FP' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:480]
INFO: [Synth 8-6155] done synthesizing module 'DES' (0#1) [C:/Users/nicnova/Lab2/Lab2/SV/des_stub.sv:1183]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:63]
INFO: [Synth 8-6157] synthesizing module 'digit2segments' [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'digit2segments' (0#1) [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/digit2segments.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/imports/vivado/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_demo' (0#1) [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/sources_1/new/top_demo.sv:23]
WARNING: [Synth 8-3917] design top_demo has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port left_block[19] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_block[10] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_block[6] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_block[3] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_block[21] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_block[18] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_block[13] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_block[2] in module PC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[56] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[48] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[40] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[32] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[24] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[16] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[8] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[0] in module PC1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2443.242 ; gain = 504.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2461.141 ; gain = 522.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2461.141 ; gain = 522.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2461.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2549.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2549.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'segment_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              DIGIT_ZERO |                               00 |                               00
               DIGIT_ONE |                               01 |                               01
               DIGIT_TWO |                               10 |                               10
             DIGIT_THREE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'segment_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 16    
+---Muxes : 
	   2 Input  768 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_demo has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port key[56] in module DES is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[48] in module DES is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[40] in module DES is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[32] in module DES is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[24] in module DES is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[16] in module DES is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[8] in module DES is either unconnected or has no load
WARNING: [Synth 8-7129] Port key[0] in module DES is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_demo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module top_demo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|S8_Box      | out_bits       | 64x4          | LUT            | 
|S7_Box      | out_bits       | 64x4          | LUT            | 
|S6_Box      | out_bits       | 64x4          | LUT            | 
|S5_Box      | out_bits       | 64x4          | LUT            | 
|S4_Box      | out_bits       | 64x4          | LUT            | 
|S3_Box      | out_bits       | 64x4          | LUT            | 
|S2_Box      | out_bits       | 64x4          | LUT            | 
|S1_Box      | out_bits       | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s1/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s6/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s1/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s6/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s1/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s6/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s1/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s1/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s6/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s6/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s1/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s6/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s6/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s1/out_bits | 64x4          | LUT            | 
|round       | fb/s3/out_bits | 64x4          | LUT            | 
|round       | fb/s6/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s1/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
|round       | fb/s7/out_bits | 64x4          | LUT            | 
|round       | fb/s2/out_bits | 64x4          | LUT            | 
|round       | fb/s8/out_bits | 64x4          | LUT            | 
|round       | fb/s4/out_bits | 64x4          | LUT            | 
|round       | fb/s5/out_bits | 64x4          | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |   141|
|5     |LUT3   |   143|
|6     |LUT4   |   141|
|7     |LUT5   |   134|
|8     |LUT6   |   660|
|9     |FDRE   |    19|
|10    |IBUF   |    10|
|11    |OBUF   |    13|
|12    |OBUFT  |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.617 ; gain = 610.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2549.617 ; gain = 522.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2549.617 ; gain = 610.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2549.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_demo' is not ideal for floorplanning, since the cellview 'segment_driver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: db27116
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2549.617 ; gain = 1044.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.runs/synth_1/top_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_demo_utilization_synth.rpt -pb top_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 19:25:00 2024...
