C:\lscc\radiant\2023.2\synpbase\bin64\c_vhdl.exe  -osyn  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\synwork\LPM_design_LPM_design_hdl_.srs  -top  AGC_mod  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -sdff_counter -nram -divnmod -nostructver  -lattice -ice  -encrypt  -pro  -dmgen  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -work_is_curlib 0  -ignore_undefined_lib  -lib pmi C:\lscc\radiant\2023.2\ip\pmi\pmi_iCE40UP.vhd -lib work C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\source\LPM_design\AGC_mod.vhd -lib work C:\lscc\radiant\2023.2\cae_library\synthesis\vhdl\iCE40UP.vhd  -log  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\syntax.log  -fileorder  C:\Users\david\Documents\Github\LPM_FPGA_Transus-Instruments\LPM_design\LPM_design\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\..\lscc\radiant\2023.2\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\LPM_design_LPM_design_hdl_.srs -top AGC_mod -prodtype synplify_pro -primux -fixsmult -infer_seqShift -sdff_counter -nram -divnmod -nostructver -lattice -ice -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -work_is_curlib 0 -ignore_undefined_lib -lib pmi ..\..\..\..\..\..\..\..\lscc\radiant\2023.2\ip\pmi\pmi_iCE40UP.vhd -lib work ..\..\source\LPM_design\AGC_mod.vhd -lib work ..\..\..\..\..\..\..\..\lscc\radiant\2023.2\cae_library\synthesis\vhdl\iCE40UP.vhd -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:1
file:..\synwork\lpm_design_lpm_design_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\radiant\2023.2\ip\pmi\pmi_ice40up.vhd|io:i|time:1648538958|size:17231|exec:0|csum:B4484439D4F130E2494777ACC3084671
file:..\..\source\lpm_design\agc_mod.vhd|io:i|time:1721720717|size:2042|exec:0|csum:18BADFC4B6C605CF731587FAAD96BA16
file:..\..\..\..\..\..\..\..\lscc\radiant\2023.2\cae_library\synthesis\vhdl\ice40up.vhd|io:i|time:1534890897|size:28659|exec:0|csum:E745A355EB2DBA7AB2FC7B2C82DB50EE
file:..\syntax.log|io:o|time:1721720764|size:1564|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\radiant\2023.2\synpbase\bin64\c_vhdl.exe|io:i|time:1709958258|size:7717376|exec:1|csum:34B3A291C8924C23D02C71481095B44B
