
DigitalFadingLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000789c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08007a30  08007a30  00017a30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b88  08007b88  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007b88  08007b88  00017b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b90  08007b90  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b90  08007b90  00017b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b94  08007b94  00017b94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007b98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  20000078  08007c10  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08007c10  00020430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e59  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a1d  00000000  00000000  00032f01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  00035920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001000  00000000  00000000  00036958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022776  00000000  00000000  00037958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013bfc  00000000  00000000  0005a0ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce30a  00000000  00000000  0006dcca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013bfd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bb8  00000000  00000000  0013c028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007a14 	.word	0x08007a14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08007a14 	.word	0x08007a14

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_uldivmod>:
 8000b88:	b953      	cbnz	r3, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8a:	b94a      	cbnz	r2, 8000ba0 <__aeabi_uldivmod+0x18>
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	bf08      	it	eq
 8000b90:	2800      	cmpeq	r0, #0
 8000b92:	bf1c      	itt	ne
 8000b94:	f04f 31ff 	movne.w	r1, #4294967295
 8000b98:	f04f 30ff 	movne.w	r0, #4294967295
 8000b9c:	f000 b96e 	b.w	8000e7c <__aeabi_idiv0>
 8000ba0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba8:	f000 f806 	bl	8000bb8 <__udivmoddi4>
 8000bac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb4:	b004      	add	sp, #16
 8000bb6:	4770      	bx	lr

08000bb8 <__udivmoddi4>:
 8000bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bbc:	9d08      	ldr	r5, [sp, #32]
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	468c      	mov	ip, r1
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f040 8083 	bne.w	8000cce <__udivmoddi4+0x116>
 8000bc8:	428a      	cmp	r2, r1
 8000bca:	4617      	mov	r7, r2
 8000bcc:	d947      	bls.n	8000c5e <__udivmoddi4+0xa6>
 8000bce:	fab2 f282 	clz	r2, r2
 8000bd2:	b142      	cbz	r2, 8000be6 <__udivmoddi4+0x2e>
 8000bd4:	f1c2 0020 	rsb	r0, r2, #32
 8000bd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bdc:	4091      	lsls	r1, r2
 8000bde:	4097      	lsls	r7, r2
 8000be0:	ea40 0c01 	orr.w	ip, r0, r1
 8000be4:	4094      	lsls	r4, r2
 8000be6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bea:	0c23      	lsrs	r3, r4, #16
 8000bec:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf0:	fa1f fe87 	uxth.w	lr, r7
 8000bf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000bf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000c00:	4299      	cmp	r1, r3
 8000c02:	d909      	bls.n	8000c18 <__udivmoddi4+0x60>
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c0a:	f080 8119 	bcs.w	8000e40 <__udivmoddi4+0x288>
 8000c0e:	4299      	cmp	r1, r3
 8000c10:	f240 8116 	bls.w	8000e40 <__udivmoddi4+0x288>
 8000c14:	3e02      	subs	r6, #2
 8000c16:	443b      	add	r3, r7
 8000c18:	1a5b      	subs	r3, r3, r1
 8000c1a:	b2a4      	uxth	r4, r4
 8000c1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c20:	fb08 3310 	mls	r3, r8, r0, r3
 8000c24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c2c:	45a6      	cmp	lr, r4
 8000c2e:	d909      	bls.n	8000c44 <__udivmoddi4+0x8c>
 8000c30:	193c      	adds	r4, r7, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	f080 8105 	bcs.w	8000e44 <__udivmoddi4+0x28c>
 8000c3a:	45a6      	cmp	lr, r4
 8000c3c:	f240 8102 	bls.w	8000e44 <__udivmoddi4+0x28c>
 8000c40:	3802      	subs	r0, #2
 8000c42:	443c      	add	r4, r7
 8000c44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c48:	eba4 040e 	sub.w	r4, r4, lr
 8000c4c:	2600      	movs	r6, #0
 8000c4e:	b11d      	cbz	r5, 8000c58 <__udivmoddi4+0xa0>
 8000c50:	40d4      	lsrs	r4, r2
 8000c52:	2300      	movs	r3, #0
 8000c54:	e9c5 4300 	strd	r4, r3, [r5]
 8000c58:	4631      	mov	r1, r6
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	b902      	cbnz	r2, 8000c62 <__udivmoddi4+0xaa>
 8000c60:	deff      	udf	#255	; 0xff
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	d150      	bne.n	8000d0c <__udivmoddi4+0x154>
 8000c6a:	1bcb      	subs	r3, r1, r7
 8000c6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c70:	fa1f f887 	uxth.w	r8, r7
 8000c74:	2601      	movs	r6, #1
 8000c76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c7a:	0c21      	lsrs	r1, r4, #16
 8000c7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c84:	fb08 f30c 	mul.w	r3, r8, ip
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d907      	bls.n	8000c9c <__udivmoddi4+0xe4>
 8000c8c:	1879      	adds	r1, r7, r1
 8000c8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c92:	d202      	bcs.n	8000c9a <__udivmoddi4+0xe2>
 8000c94:	428b      	cmp	r3, r1
 8000c96:	f200 80e9 	bhi.w	8000e6c <__udivmoddi4+0x2b4>
 8000c9a:	4684      	mov	ip, r0
 8000c9c:	1ac9      	subs	r1, r1, r3
 8000c9e:	b2a3      	uxth	r3, r4
 8000ca0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ca8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cac:	fb08 f800 	mul.w	r8, r8, r0
 8000cb0:	45a0      	cmp	r8, r4
 8000cb2:	d907      	bls.n	8000cc4 <__udivmoddi4+0x10c>
 8000cb4:	193c      	adds	r4, r7, r4
 8000cb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x10a>
 8000cbc:	45a0      	cmp	r8, r4
 8000cbe:	f200 80d9 	bhi.w	8000e74 <__udivmoddi4+0x2bc>
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	eba4 0408 	sub.w	r4, r4, r8
 8000cc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ccc:	e7bf      	b.n	8000c4e <__udivmoddi4+0x96>
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x12e>
 8000cd2:	2d00      	cmp	r5, #0
 8000cd4:	f000 80b1 	beq.w	8000e3a <__udivmoddi4+0x282>
 8000cd8:	2600      	movs	r6, #0
 8000cda:	e9c5 0100 	strd	r0, r1, [r5]
 8000cde:	4630      	mov	r0, r6
 8000ce0:	4631      	mov	r1, r6
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f683 	clz	r6, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d14a      	bne.n	8000d84 <__udivmoddi4+0x1cc>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0x140>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80b8 	bhi.w	8000e68 <__udivmoddi4+0x2b0>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	468c      	mov	ip, r1
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d0a8      	beq.n	8000c58 <__udivmoddi4+0xa0>
 8000d06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d0a:	e7a5      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000d0c:	f1c2 0320 	rsb	r3, r2, #32
 8000d10:	fa20 f603 	lsr.w	r6, r0, r3
 8000d14:	4097      	lsls	r7, r2
 8000d16:	fa01 f002 	lsl.w	r0, r1, r2
 8000d1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1e:	40d9      	lsrs	r1, r3
 8000d20:	4330      	orrs	r0, r6
 8000d22:	0c03      	lsrs	r3, r0, #16
 8000d24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d28:	fa1f f887 	uxth.w	r8, r7
 8000d2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d34:	fb06 f108 	mul.w	r1, r6, r8
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x19c>
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d46:	f080 808d 	bcs.w	8000e64 <__udivmoddi4+0x2ac>
 8000d4a:	4299      	cmp	r1, r3
 8000d4c:	f240 808a 	bls.w	8000e64 <__udivmoddi4+0x2ac>
 8000d50:	3e02      	subs	r6, #2
 8000d52:	443b      	add	r3, r7
 8000d54:	1a5b      	subs	r3, r3, r1
 8000d56:	b281      	uxth	r1, r0
 8000d58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d64:	fb00 f308 	mul.w	r3, r0, r8
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x1c4>
 8000d6c:	1879      	adds	r1, r7, r1
 8000d6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d72:	d273      	bcs.n	8000e5c <__udivmoddi4+0x2a4>
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d971      	bls.n	8000e5c <__udivmoddi4+0x2a4>
 8000d78:	3802      	subs	r0, #2
 8000d7a:	4439      	add	r1, r7
 8000d7c:	1acb      	subs	r3, r1, r3
 8000d7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d82:	e778      	b.n	8000c76 <__udivmoddi4+0xbe>
 8000d84:	f1c6 0c20 	rsb	ip, r6, #32
 8000d88:	fa03 f406 	lsl.w	r4, r3, r6
 8000d8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d90:	431c      	orrs	r4, r3
 8000d92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d96:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000da2:	431f      	orrs	r7, r3
 8000da4:	0c3b      	lsrs	r3, r7, #16
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fa1f f884 	uxth.w	r8, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000db6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dba:	458a      	cmp	sl, r1
 8000dbc:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc0:	fa00 f306 	lsl.w	r3, r0, r6
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x220>
 8000dc6:	1861      	adds	r1, r4, r1
 8000dc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dcc:	d248      	bcs.n	8000e60 <__udivmoddi4+0x2a8>
 8000dce:	458a      	cmp	sl, r1
 8000dd0:	d946      	bls.n	8000e60 <__udivmoddi4+0x2a8>
 8000dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd6:	4421      	add	r1, r4
 8000dd8:	eba1 010a 	sub.w	r1, r1, sl
 8000ddc:	b2bf      	uxth	r7, r7
 8000dde:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000de6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dea:	fb00 f808 	mul.w	r8, r0, r8
 8000dee:	45b8      	cmp	r8, r7
 8000df0:	d907      	bls.n	8000e02 <__udivmoddi4+0x24a>
 8000df2:	19e7      	adds	r7, r4, r7
 8000df4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df8:	d22e      	bcs.n	8000e58 <__udivmoddi4+0x2a0>
 8000dfa:	45b8      	cmp	r8, r7
 8000dfc:	d92c      	bls.n	8000e58 <__udivmoddi4+0x2a0>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	4427      	add	r7, r4
 8000e02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e06:	eba7 0708 	sub.w	r7, r7, r8
 8000e0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0e:	454f      	cmp	r7, r9
 8000e10:	46c6      	mov	lr, r8
 8000e12:	4649      	mov	r1, r9
 8000e14:	d31a      	bcc.n	8000e4c <__udivmoddi4+0x294>
 8000e16:	d017      	beq.n	8000e48 <__udivmoddi4+0x290>
 8000e18:	b15d      	cbz	r5, 8000e32 <__udivmoddi4+0x27a>
 8000e1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e26:	40f2      	lsrs	r2, r6
 8000e28:	ea4c 0202 	orr.w	r2, ip, r2
 8000e2c:	40f7      	lsrs	r7, r6
 8000e2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e32:	2600      	movs	r6, #0
 8000e34:	4631      	mov	r1, r6
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	462e      	mov	r6, r5
 8000e3c:	4628      	mov	r0, r5
 8000e3e:	e70b      	b.n	8000c58 <__udivmoddi4+0xa0>
 8000e40:	4606      	mov	r6, r0
 8000e42:	e6e9      	b.n	8000c18 <__udivmoddi4+0x60>
 8000e44:	4618      	mov	r0, r3
 8000e46:	e6fd      	b.n	8000c44 <__udivmoddi4+0x8c>
 8000e48:	4543      	cmp	r3, r8
 8000e4a:	d2e5      	bcs.n	8000e18 <__udivmoddi4+0x260>
 8000e4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e50:	eb69 0104 	sbc.w	r1, r9, r4
 8000e54:	3801      	subs	r0, #1
 8000e56:	e7df      	b.n	8000e18 <__udivmoddi4+0x260>
 8000e58:	4608      	mov	r0, r1
 8000e5a:	e7d2      	b.n	8000e02 <__udivmoddi4+0x24a>
 8000e5c:	4660      	mov	r0, ip
 8000e5e:	e78d      	b.n	8000d7c <__udivmoddi4+0x1c4>
 8000e60:	4681      	mov	r9, r0
 8000e62:	e7b9      	b.n	8000dd8 <__udivmoddi4+0x220>
 8000e64:	4666      	mov	r6, ip
 8000e66:	e775      	b.n	8000d54 <__udivmoddi4+0x19c>
 8000e68:	4630      	mov	r0, r6
 8000e6a:	e74a      	b.n	8000d02 <__udivmoddi4+0x14a>
 8000e6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e70:	4439      	add	r1, r7
 8000e72:	e713      	b.n	8000c9c <__udivmoddi4+0xe4>
 8000e74:	3802      	subs	r0, #2
 8000e76:	443c      	add	r4, r7
 8000e78:	e724      	b.n	8000cc4 <__udivmoddi4+0x10c>
 8000e7a:	bf00      	nop

08000e7c <__aeabi_idiv0>:
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop

08000e80 <eepromRead>:


#include "34AA02_EEPROM.h"


uint8_t eepromRead(EEPROM_MemTypeDef address, uint8_t dev_address){
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af04      	add	r7, sp, #16
 8000e86:	4603      	mov	r3, r0
 8000e88:	460a      	mov	r2, r1
 8000e8a:	71fb      	strb	r3, [r7, #7]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	71bb      	strb	r3, [r7, #6]
  uint16_t dev = (10 << 4) + (dev_address << 1);
 8000e90:	79bb      	ldrb	r3, [r7, #6]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	33a0      	adds	r3, #160	; 0xa0
 8000e9a:	81fb      	strh	r3, [r7, #14]
  uint8_t data = 0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	733b      	strb	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, dev, address, I2C_MEMADD_SIZE_8BIT, &data, 1U, HAL_MAX_DELAY);
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	89f9      	ldrh	r1, [r7, #14]
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	9302      	str	r3, [sp, #8]
 8000eac:	2301      	movs	r3, #1
 8000eae:	9301      	str	r3, [sp, #4]
 8000eb0:	f107 030c 	add.w	r3, r7, #12
 8000eb4:	9300      	str	r3, [sp, #0]
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <eepromRead+0x58>)
 8000eba:	f002 f941 	bl	8003140 <HAL_I2C_Mem_Read>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	737b      	strb	r3, [r7, #13]
  if(status == HAL_OK){
 8000ec2:	7b7b      	ldrb	r3, [r7, #13]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d101      	bne.n	8000ecc <eepromRead+0x4c>
      return data;
 8000ec8:	7b3b      	ldrb	r3, [r7, #12]
 8000eca:	e000      	b.n	8000ece <eepromRead+0x4e>
  }
  //TODO added other status return handling
  return data;
 8000ecc:	7b3b      	ldrb	r3, [r7, #12]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	200002a8 	.word	0x200002a8

08000edc <eepromWrite>:

HAL_StatusTypeDef eepromWrite(EEPROM_MemTypeDef address, uint8_t data, uint8_t dev_address){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af02      	add	r7, sp, #8
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	71bb      	strb	r3, [r7, #6]
 8000eea:	4613      	mov	r3, r2
 8000eec:	717b      	strb	r3, [r7, #5]
  uint16_t dev = (10 << 4) + (dev_address << 1);
 8000eee:	797b      	ldrb	r3, [r7, #5]
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	33a0      	adds	r3, #160	; 0xa0
 8000ef8:	81fb      	strh	r3, [r7, #14]

  uint8_t buf[2] = {address, data};
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	723b      	strb	r3, [r7, #8]
 8000efe:	79bb      	ldrb	r3, [r7, #6]
 8000f00:	727b      	strb	r3, [r7, #9]

  HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c1, dev, buf, 2, HAL_MAX_DELAY);
 8000f02:	f107 0208 	add.w	r2, r7, #8
 8000f06:	89f9      	ldrh	r1, [r7, #14]
 8000f08:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	2302      	movs	r3, #2
 8000f10:	4807      	ldr	r0, [pc, #28]	; (8000f30 <eepromWrite+0x54>)
 8000f12:	f002 f817 	bl	8002f44 <HAL_I2C_Master_Transmit>
 8000f16:	4603      	mov	r3, r0
 8000f18:	737b      	strb	r3, [r7, #13]
  if(status == HAL_OK){
 8000f1a:	7b7b      	ldrb	r3, [r7, #13]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d101      	bne.n	8000f24 <eepromWrite+0x48>
      return status;
 8000f20:	7b7b      	ldrb	r3, [r7, #13]
 8000f22:	e000      	b.n	8000f26 <eepromWrite+0x4a>
  }
  //TODO added other status return handling
  return status;
 8000f24:	7b7b      	ldrb	r3, [r7, #13]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	200002a8 	.word	0x200002a8

08000f34 <readSavedData>:

void readSavedData(uint16_t *buf, uint8_t dev_address){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	70fb      	strb	r3, [r7, #3]
  uint16_t data;
  //ID
  buf[0] = eepromRead(ID, dev_address);
 8000f40:	78fb      	ldrb	r3, [r7, #3]
 8000f42:	4619      	mov	r1, r3
 8000f44:	2000      	movs	r0, #0
 8000f46:	f7ff ff9b 	bl	8000e80 <eepromRead>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	b29a      	uxth	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8000f52:	78fb      	ldrb	r3, [r7, #3]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f000 f8a9 	bl	80010ac <eepromReady>
  //R
  buf[1] = eepromRead(RED, dev_address);
 8000f5a:	78fb      	ldrb	r3, [r7, #3]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	2001      	movs	r0, #1
 8000f60:	f7ff ff8e 	bl	8000e80 <eepromRead>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3302      	adds	r3, #2
 8000f6c:	b292      	uxth	r2, r2
 8000f6e:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8000f70:	78fb      	ldrb	r3, [r7, #3]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 f89a 	bl	80010ac <eepromReady>
  //G
  buf[2] = eepromRead(GREEN, dev_address);
 8000f78:	78fb      	ldrb	r3, [r7, #3]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	2002      	movs	r0, #2
 8000f7e:	f7ff ff7f 	bl	8000e80 <eepromRead>
 8000f82:	4603      	mov	r3, r0
 8000f84:	461a      	mov	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	b292      	uxth	r2, r2
 8000f8c:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8000f8e:	78fb      	ldrb	r3, [r7, #3]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f000 f88b 	bl	80010ac <eepromReady>
  //B
  buf[3] = eepromRead(BLUE, dev_address);
 8000f96:	78fb      	ldrb	r3, [r7, #3]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	2003      	movs	r0, #3
 8000f9c:	f7ff ff70 	bl	8000e80 <eepromRead>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3306      	adds	r3, #6
 8000fa8:	b292      	uxth	r2, r2
 8000faa:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8000fac:	78fb      	ldrb	r3, [r7, #3]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 f87c 	bl	80010ac <eepromReady>
  //L1 upper 2 bits
  data = eepromRead(LUM_UP, dev_address) << 8;
 8000fb4:	78fb      	ldrb	r3, [r7, #3]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	2004      	movs	r0, #4
 8000fba:	f7ff ff61 	bl	8000e80 <eepromRead>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	021b      	lsls	r3, r3, #8
 8000fc4:	81fb      	strh	r3, [r7, #14]
  eepromReady(dev_address);
 8000fc6:	78fb      	ldrb	r3, [r7, #3]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 f86f 	bl	80010ac <eepromReady>
  //L2 lower 8 bits
  buf[4] = data + eepromRead(LUM_LOW, dev_address);
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	2005      	movs	r0, #5
 8000fd4:	f7ff ff54 	bl	8000e80 <eepromRead>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	b299      	uxth	r1, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3308      	adds	r3, #8
 8000fe0:	89fa      	ldrh	r2, [r7, #14]
 8000fe2:	440a      	add	r2, r1
 8000fe4:	b292      	uxth	r2, r2
 8000fe6:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8000fe8:	78fb      	ldrb	r3, [r7, #3]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 f85e 	bl	80010ac <eepromReady>
  //Rate
  buf[5] = eepromRead(RATE, dev_address);
 8000ff0:	78fb      	ldrb	r3, [r7, #3]
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	2006      	movs	r0, #6
 8000ff6:	f7ff ff43 	bl	8000e80 <eepromRead>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	330a      	adds	r3, #10
 8001002:	b292      	uxth	r2, r2
 8001004:	801a      	strh	r2, [r3, #0]
  eepromReady(dev_address);
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	4618      	mov	r0, r3
 800100a:	f000 f84f 	bl	80010ac <eepromReady>
}
 800100e:	bf00      	nop
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <setSavedData>:

void setSavedData(uint8_t dev_address, uint8_t* data){
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	4603      	mov	r3, r0
 800101e:	6039      	str	r1, [r7, #0]
 8001020:	71fb      	strb	r3, [r7, #7]
  
  eepromWrite(RED, data[0], dev_address);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	79fa      	ldrb	r2, [r7, #7]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f7ff ff56 	bl	8000edc <eepromWrite>
  HAL_Delay(5);
 8001030:	2005      	movs	r0, #5
 8001032:	f001 fac5 	bl	80025c0 <HAL_Delay>
  eepromWrite(GREEN, data[1], dev_address);
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	3301      	adds	r3, #1
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	79fa      	ldrb	r2, [r7, #7]
 800103e:	4619      	mov	r1, r3
 8001040:	2002      	movs	r0, #2
 8001042:	f7ff ff4b 	bl	8000edc <eepromWrite>
  HAL_Delay(5);
 8001046:	2005      	movs	r0, #5
 8001048:	f001 faba 	bl	80025c0 <HAL_Delay>
  eepromWrite(BLUE, data[2], dev_address);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	3302      	adds	r3, #2
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	79fa      	ldrb	r2, [r7, #7]
 8001054:	4619      	mov	r1, r3
 8001056:	2003      	movs	r0, #3
 8001058:	f7ff ff40 	bl	8000edc <eepromWrite>
  HAL_Delay(5);
 800105c:	2005      	movs	r0, #5
 800105e:	f001 faaf 	bl	80025c0 <HAL_Delay>
  eepromWrite(LUM_UP, data[3], dev_address);
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	3303      	adds	r3, #3
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	79fa      	ldrb	r2, [r7, #7]
 800106a:	4619      	mov	r1, r3
 800106c:	2004      	movs	r0, #4
 800106e:	f7ff ff35 	bl	8000edc <eepromWrite>
  HAL_Delay(5);
 8001072:	2005      	movs	r0, #5
 8001074:	f001 faa4 	bl	80025c0 <HAL_Delay>
  eepromWrite(LUM_LOW, data[4], dev_address);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	3304      	adds	r3, #4
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	79fa      	ldrb	r2, [r7, #7]
 8001080:	4619      	mov	r1, r3
 8001082:	2005      	movs	r0, #5
 8001084:	f7ff ff2a 	bl	8000edc <eepromWrite>
  HAL_Delay(5);
 8001088:	2005      	movs	r0, #5
 800108a:	f001 fa99 	bl	80025c0 <HAL_Delay>
  eepromWrite(RATE, data[5], 0);
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	3305      	adds	r3, #5
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2200      	movs	r2, #0
 8001096:	4619      	mov	r1, r3
 8001098:	2006      	movs	r0, #6
 800109a:	f7ff ff1f 	bl	8000edc <eepromWrite>
  HAL_Delay(5);
 800109e:	2005      	movs	r0, #5
 80010a0:	f001 fa8e 	bl	80025c0 <HAL_Delay>
}
 80010a4:	bf00      	nop
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <eepromReady>:

void eepromReady(uint8_t dev_address){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
  uint16_t dev = (10 << 4) + (dev_address << 1);
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	b29b      	uxth	r3, r3
 80010be:	33a0      	adds	r3, #160	; 0xa0
 80010c0:	81fb      	strh	r3, [r7, #14]
  while(HAL_I2C_IsDeviceReady(&hi2c1, dev, 1, HAL_MAX_DELAY) == HAL_BUSY){
 80010c2:	e002      	b.n	80010ca <eepromReady+0x1e>
      HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f001 fa7b 	bl	80025c0 <HAL_Delay>
  while(HAL_I2C_IsDeviceReady(&hi2c1, dev, 1, HAL_MAX_DELAY) == HAL_BUSY){
 80010ca:	89f9      	ldrh	r1, [r7, #14]
 80010cc:	f04f 33ff 	mov.w	r3, #4294967295
 80010d0:	2201      	movs	r2, #1
 80010d2:	4805      	ldr	r0, [pc, #20]	; (80010e8 <eepromReady+0x3c>)
 80010d4:	f002 fa5a 	bl	800358c <HAL_I2C_IsDeviceReady>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d0f2      	beq.n	80010c4 <eepromReady+0x18>
  }
}
 80010de:	bf00      	nop
 80010e0:	bf00      	nop
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	200002a8 	.word	0x200002a8

080010ec <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08c      	sub	sp, #48	; 0x30
 80010f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f2:	f107 031c 	add.w	r3, r7, #28
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]
 8001100:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
 8001106:	4b97      	ldr	r3, [pc, #604]	; (8001364 <MX_GPIO_Init+0x278>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a96      	ldr	r2, [pc, #600]	; (8001364 <MX_GPIO_Init+0x278>)
 800110c:	f043 0310 	orr.w	r3, r3, #16
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b94      	ldr	r3, [pc, #592]	; (8001364 <MX_GPIO_Init+0x278>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0310 	and.w	r3, r3, #16
 800111a:	61bb      	str	r3, [r7, #24]
 800111c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	4b90      	ldr	r3, [pc, #576]	; (8001364 <MX_GPIO_Init+0x278>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a8f      	ldr	r2, [pc, #572]	; (8001364 <MX_GPIO_Init+0x278>)
 8001128:	f043 0304 	orr.w	r3, r3, #4
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b8d      	ldr	r3, [pc, #564]	; (8001364 <MX_GPIO_Init+0x278>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0304 	and.w	r3, r3, #4
 8001136:	617b      	str	r3, [r7, #20]
 8001138:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	4b89      	ldr	r3, [pc, #548]	; (8001364 <MX_GPIO_Init+0x278>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a88      	ldr	r2, [pc, #544]	; (8001364 <MX_GPIO_Init+0x278>)
 8001144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b86      	ldr	r3, [pc, #536]	; (8001364 <MX_GPIO_Init+0x278>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001152:	613b      	str	r3, [r7, #16]
 8001154:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	4b82      	ldr	r3, [pc, #520]	; (8001364 <MX_GPIO_Init+0x278>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a81      	ldr	r2, [pc, #516]	; (8001364 <MX_GPIO_Init+0x278>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b7f      	ldr	r3, [pc, #508]	; (8001364 <MX_GPIO_Init+0x278>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60bb      	str	r3, [r7, #8]
 8001176:	4b7b      	ldr	r3, [pc, #492]	; (8001364 <MX_GPIO_Init+0x278>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a7a      	ldr	r2, [pc, #488]	; (8001364 <MX_GPIO_Init+0x278>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b78      	ldr	r3, [pc, #480]	; (8001364 <MX_GPIO_Init+0x278>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	4b74      	ldr	r3, [pc, #464]	; (8001364 <MX_GPIO_Init+0x278>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	4a73      	ldr	r2, [pc, #460]	; (8001364 <MX_GPIO_Init+0x278>)
 8001198:	f043 0308 	orr.w	r3, r3, #8
 800119c:	6313      	str	r3, [r2, #48]	; 0x30
 800119e:	4b71      	ldr	r3, [pc, #452]	; (8001364 <MX_GPIO_Init+0x278>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2108      	movs	r1, #8
 80011ae:	486e      	ldr	r0, [pc, #440]	; (8001368 <MX_GPIO_Init+0x27c>)
 80011b0:	f001 fd6a 	bl	8002c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011b4:	2201      	movs	r2, #1
 80011b6:	2101      	movs	r1, #1
 80011b8:	486c      	ldr	r0, [pc, #432]	; (800136c <MX_GPIO_Init+0x280>)
 80011ba:	f001 fd65 	bl	8002c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	2110      	movs	r1, #16
 80011c2:	486b      	ldr	r0, [pc, #428]	; (8001370 <MX_GPIO_Init+0x284>)
 80011c4:	f001 fd60 	bl	8002c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80011c8:	2308      	movs	r3, #8
 80011ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	2300      	movs	r3, #0
 80011d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	4619      	mov	r1, r3
 80011de:	4862      	ldr	r0, [pc, #392]	; (8001368 <MX_GPIO_Init+0x27c>)
 80011e0:	f001 fbb6 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80011e4:	2301      	movs	r3, #1
 80011e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011f4:	f107 031c 	add.w	r3, r7, #28
 80011f8:	4619      	mov	r1, r3
 80011fa:	485c      	ldr	r0, [pc, #368]	; (800136c <MX_GPIO_Init+0x280>)
 80011fc:	f001 fba8 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001200:	2308      	movs	r3, #8
 8001202:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	2302      	movs	r3, #2
 8001206:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001210:	2305      	movs	r3, #5
 8001212:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001214:	f107 031c 	add.w	r3, r7, #28
 8001218:	4619      	mov	r1, r3
 800121a:	4854      	ldr	r0, [pc, #336]	; (800136c <MX_GPIO_Init+0x280>)
 800121c:	f001 fb98 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001220:	2301      	movs	r3, #1
 8001222:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001224:	4b53      	ldr	r3, [pc, #332]	; (8001374 <MX_GPIO_Init+0x288>)
 8001226:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	4619      	mov	r1, r3
 8001232:	4851      	ldr	r0, [pc, #324]	; (8001378 <MX_GPIO_Init+0x28c>)
 8001234:	f001 fb8c 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001238:	2310      	movs	r3, #16
 800123a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2300      	movs	r3, #0
 8001246:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001248:	2306      	movs	r3, #6
 800124a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800124c:	f107 031c 	add.w	r3, r7, #28
 8001250:	4619      	mov	r1, r3
 8001252:	4849      	ldr	r0, [pc, #292]	; (8001378 <MX_GPIO_Init+0x28c>)
 8001254:	f001 fb7c 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001258:	23e0      	movs	r3, #224	; 0xe0
 800125a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	2302      	movs	r3, #2
 800125e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001268:	2305      	movs	r3, #5
 800126a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126c:	f107 031c 	add.w	r3, r7, #28
 8001270:	4619      	mov	r1, r3
 8001272:	4841      	ldr	r0, [pc, #260]	; (8001378 <MX_GPIO_Init+0x28c>)
 8001274:	f001 fb6c 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001278:	2304      	movs	r3, #4
 800127a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800127c:	2300      	movs	r3, #0
 800127e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	4619      	mov	r1, r3
 800128a:	483c      	ldr	r0, [pc, #240]	; (800137c <MX_GPIO_Init+0x290>)
 800128c:	f001 fb60 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001290:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001294:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012a2:	2305      	movs	r3, #5
 80012a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80012a6:	f107 031c 	add.w	r3, r7, #28
 80012aa:	4619      	mov	r1, r3
 80012ac:	4833      	ldr	r0, [pc, #204]	; (800137c <MX_GPIO_Init+0x290>)
 80012ae:	f001 fb4f 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80012b2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80012b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b8:	2302      	movs	r3, #2
 80012ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c0:	2300      	movs	r3, #0
 80012c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80012c4:	2306      	movs	r3, #6
 80012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012c8:	f107 031c 	add.w	r3, r7, #28
 80012cc:	4619      	mov	r1, r3
 80012ce:	4827      	ldr	r0, [pc, #156]	; (800136c <MX_GPIO_Init+0x280>)
 80012d0:	f001 fb3e 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80012d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012da:	2300      	movs	r3, #0
 80012dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80012e2:	f107 031c 	add.w	r3, r7, #28
 80012e6:	4619      	mov	r1, r3
 80012e8:	4823      	ldr	r0, [pc, #140]	; (8001378 <MX_GPIO_Init+0x28c>)
 80012ea:	f001 fb31 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80012ee:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80012f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f4:	2302      	movs	r3, #2
 80012f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fc:	2300      	movs	r3, #0
 80012fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001300:	230a      	movs	r3, #10
 8001302:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 031c 	add.w	r3, r7, #28
 8001308:	4619      	mov	r1, r3
 800130a:	481b      	ldr	r0, [pc, #108]	; (8001378 <MX_GPIO_Init+0x28c>)
 800130c:	f001 fb20 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8001310:	2310      	movs	r3, #16
 8001312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001314:	2301      	movs	r3, #1
 8001316:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131c:	2300      	movs	r3, #0
 800131e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	4619      	mov	r1, r3
 8001326:	4812      	ldr	r0, [pc, #72]	; (8001370 <MX_GPIO_Init+0x284>)
 8001328:	f001 fb12 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800132c:	2320      	movs	r3, #32
 800132e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001330:	2300      	movs	r3, #0
 8001332:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001338:	f107 031c 	add.w	r3, r7, #28
 800133c:	4619      	mov	r1, r3
 800133e:	480c      	ldr	r0, [pc, #48]	; (8001370 <MX_GPIO_Init+0x284>)
 8001340:	f001 fb06 	bl	8002950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001344:	2302      	movs	r3, #2
 8001346:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001348:	4b0d      	ldr	r3, [pc, #52]	; (8001380 <MX_GPIO_Init+0x294>)
 800134a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001350:	f107 031c 	add.w	r3, r7, #28
 8001354:	4619      	mov	r1, r3
 8001356:	4804      	ldr	r0, [pc, #16]	; (8001368 <MX_GPIO_Init+0x27c>)
 8001358:	f001 fafa 	bl	8002950 <HAL_GPIO_Init>

}
 800135c:	bf00      	nop
 800135e:	3730      	adds	r7, #48	; 0x30
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40023800 	.word	0x40023800
 8001368:	40021000 	.word	0x40021000
 800136c:	40020800 	.word	0x40020800
 8001370:	40020c00 	.word	0x40020c00
 8001374:	10110000 	.word	0x10110000
 8001378:	40020000 	.word	0x40020000
 800137c:	40020400 	.word	0x40020400
 8001380:	10120000 	.word	0x10120000

08001384 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001388:	4b12      	ldr	r3, [pc, #72]	; (80013d4 <MX_I2C1_Init+0x50>)
 800138a:	4a13      	ldr	r2, [pc, #76]	; (80013d8 <MX_I2C1_Init+0x54>)
 800138c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800138e:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <MX_I2C1_Init+0x50>)
 8001390:	4a12      	ldr	r2, [pc, #72]	; (80013dc <MX_I2C1_Init+0x58>)
 8001392:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <MX_I2C1_Init+0x50>)
 8001396:	2200      	movs	r2, #0
 8001398:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800139a:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <MX_I2C1_Init+0x50>)
 800139c:	2200      	movs	r2, #0
 800139e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <MX_I2C1_Init+0x50>)
 80013a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013a8:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <MX_I2C1_Init+0x50>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <MX_I2C1_Init+0x50>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013b4:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <MX_I2C1_Init+0x50>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <MX_I2C1_Init+0x50>)
 80013bc:	2200      	movs	r2, #0
 80013be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013c0:	4804      	ldr	r0, [pc, #16]	; (80013d4 <MX_I2C1_Init+0x50>)
 80013c2:	f001 fc7b 	bl	8002cbc <HAL_I2C_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013cc:	f000 f932 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200002a8 	.word	0x200002a8
 80013d8:	40005400 	.word	0x40005400
 80013dc:	00061a80 	.word	0x00061a80

080013e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a19      	ldr	r2, [pc, #100]	; (8001464 <HAL_I2C_MspInit+0x84>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d12c      	bne.n	800145c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <HAL_I2C_MspInit+0x88>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	4a17      	ldr	r2, [pc, #92]	; (8001468 <HAL_I2C_MspInit+0x88>)
 800140c:	f043 0302 	orr.w	r3, r3, #2
 8001410:	6313      	str	r3, [r2, #48]	; 0x30
 8001412:	4b15      	ldr	r3, [pc, #84]	; (8001468 <HAL_I2C_MspInit+0x88>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	613b      	str	r3, [r7, #16]
 800141c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800141e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001424:	2312      	movs	r3, #18
 8001426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001428:	2301      	movs	r3, #1
 800142a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142c:	2303      	movs	r3, #3
 800142e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001430:	2304      	movs	r3, #4
 8001432:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	4619      	mov	r1, r3
 800143a:	480c      	ldr	r0, [pc, #48]	; (800146c <HAL_I2C_MspInit+0x8c>)
 800143c:	f001 fa88 	bl	8002950 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <HAL_I2C_MspInit+0x88>)
 8001446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001448:	4a07      	ldr	r2, [pc, #28]	; (8001468 <HAL_I2C_MspInit+0x88>)
 800144a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800144e:	6413      	str	r3, [r2, #64]	; 0x40
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <HAL_I2C_MspInit+0x88>)
 8001452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001454:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800145c:	bf00      	nop
 800145e:	3728      	adds	r7, #40	; 0x28
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40005400 	.word	0x40005400
 8001468:	40023800 	.word	0x40023800
 800146c:	40020400 	.word	0x40020400

08001470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001476:	f001 f831 	bl	80024dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800147a:	f000 f857 	bl	800152c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800147e:	f7ff fe35 	bl	80010ec <MX_GPIO_Init>
  MX_TIM3_Init();
 8001482:	f000 fdc7 	bl	8002014 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001486:	f000 fe1f 	bl	80020c8 <MX_TIM4_Init>
  MX_TIM7_Init();
 800148a:	f000 fe8b 	bl	80021a4 <MX_TIM7_Init>
  MX_USART3_UART_Init();
 800148e:	f000 ff81 	bl	8002394 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001492:	f7ff ff77 	bl	8001384 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  setSavedData();

  //Start uart rx interrupt
  HAL_UART_Receive_IT(&huart3, buf, len);
 8001496:	4b1f      	ldr	r3, [pc, #124]	; (8001514 <main+0xa4>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	b29b      	uxth	r3, r3
 800149c:	461a      	mov	r2, r3
 800149e:	491e      	ldr	r1, [pc, #120]	; (8001518 <main+0xa8>)
 80014a0:	481e      	ldr	r0, [pc, #120]	; (800151c <main+0xac>)
 80014a2:	f004 f908 	bl	80056b6 <HAL_UART_Receive_IT>

  //Start Color channels
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80014a6:	2100      	movs	r1, #0
 80014a8:	481d      	ldr	r0, [pc, #116]	; (8001520 <main+0xb0>)
 80014aa:	f003 fa69 	bl	8004980 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80014ae:	2104      	movs	r1, #4
 80014b0:	481b      	ldr	r0, [pc, #108]	; (8001520 <main+0xb0>)
 80014b2:	f003 fa65 	bl	8004980 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80014b6:	2108      	movs	r1, #8
 80014b8:	4819      	ldr	r0, [pc, #100]	; (8001520 <main+0xb0>)
 80014ba:	f003 fa61 	bl	8004980 <HAL_TIM_PWM_Start>

  //Start luminance channel
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80014be:	2100      	movs	r1, #0
 80014c0:	4818      	ldr	r0, [pc, #96]	; (8001524 <main+0xb4>)
 80014c2:	f003 fa5d 	bl	8004980 <HAL_TIM_PWM_Start>

  //Start luminance fade value update timer
  HAL_TIM_Base_Start_IT(&htim7);
 80014c6:	4818      	ldr	r0, [pc, #96]	; (8001528 <main+0xb8>)
 80014c8:	f003 f99a 	bl	8004800 <HAL_TIM_Base_Start_IT>

  //Get Saved state from EEPROM
  uint16_t buf[6] = {0};
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
  readSavedData(buf, EEPROMADDRESS);
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	2100      	movs	r1, #0
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff fd2a 	bl	8000f34 <readSavedData>

  //setID(buf[0])
  uint8_t startcolors[3] = {(uint8_t)buf[1], (uint8_t)buf[2], (uint8_t)buf[3]};
 80014e0:	88fb      	ldrh	r3, [r7, #6]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	703b      	strb	r3, [r7, #0]
 80014e6:	893b      	ldrh	r3, [r7, #8]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	707b      	strb	r3, [r7, #1]
 80014ec:	897b      	ldrh	r3, [r7, #10]
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	70bb      	strb	r3, [r7, #2]
  SetColorValues(startcolors);
 80014f2:	463b      	mov	r3, r7
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 fcd1 	bl	8001e9c <SetColorValues>
  SetLuminanceValue(buf[4]);
 80014fa:	89bb      	ldrh	r3, [r7, #12]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f000 fcf9 	bl	8001ef4 <SetLuminanceValue>
  SetRateValue(buf[5]);
 8001502:	89fb      	ldrh	r3, [r7, #14]
 8001504:	4618      	mov	r0, r3
 8001506:	f000 fd13 	bl	8001f30 <SetRateValue>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      CheckCommand();
 800150a:	f000 fbe1 	bl	8001cd0 <CheckCommand>
      ProcessLuminance();
 800150e:	f000 fd1f 	bl	8001f50 <ProcessLuminance>
      CheckCommand();
 8001512:	e7fa      	b.n	800150a <main+0x9a>
 8001514:	20000000 	.word	0x20000000
 8001518:	200002fc 	.word	0x200002fc
 800151c:	200003d8 	.word	0x200003d8
 8001520:	20000300 	.word	0x20000300
 8001524:	20000348 	.word	0x20000348
 8001528:	20000390 	.word	0x20000390

0800152c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b094      	sub	sp, #80	; 0x50
 8001530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001532:	f107 0320 	add.w	r3, r7, #32
 8001536:	2230      	movs	r2, #48	; 0x30
 8001538:	2100      	movs	r1, #0
 800153a:	4618      	mov	r0, r3
 800153c:	f004 fe6e 	bl	800621c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001550:	2300      	movs	r3, #0
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	4b28      	ldr	r3, [pc, #160]	; (80015f8 <SystemClock_Config+0xcc>)
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	4a27      	ldr	r2, [pc, #156]	; (80015f8 <SystemClock_Config+0xcc>)
 800155a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155e:	6413      	str	r3, [r2, #64]	; 0x40
 8001560:	4b25      	ldr	r3, [pc, #148]	; (80015f8 <SystemClock_Config+0xcc>)
 8001562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800156c:	2300      	movs	r3, #0
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	4b22      	ldr	r3, [pc, #136]	; (80015fc <SystemClock_Config+0xd0>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a21      	ldr	r2, [pc, #132]	; (80015fc <SystemClock_Config+0xd0>)
 8001576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800157a:	6013      	str	r3, [r2, #0]
 800157c:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <SystemClock_Config+0xd0>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001588:	2301      	movs	r3, #1
 800158a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800158c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001592:	2302      	movs	r3, #2
 8001594:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001596:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800159a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800159c:	2308      	movs	r3, #8
 800159e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 80015a0:	23c8      	movs	r3, #200	; 0xc8
 80015a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a4:	2302      	movs	r3, #2
 80015a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015a8:	2307      	movs	r3, #7
 80015aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ac:	f107 0320 	add.w	r3, r7, #32
 80015b0:	4618      	mov	r0, r3
 80015b2:	f002 fc61 	bl	8003e78 <HAL_RCC_OscConfig>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015bc:	f000 f83a 	bl	8001634 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c0:	230f      	movs	r3, #15
 80015c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c4:	2302      	movs	r3, #2
 80015c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80015d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	2103      	movs	r1, #3
 80015de:	4618      	mov	r0, r3
 80015e0:	f002 fec2 	bl	8004368 <HAL_RCC_ClockConfig>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015ea:	f000 f823 	bl	8001634 <Error_Handler>
  }
}
 80015ee:	bf00      	nop
 80015f0:	3750      	adds	r7, #80	; 0x50
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40007000 	.word	0x40007000

08001600 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  ProcessSerial(buf);
 8001608:	4807      	ldr	r0, [pc, #28]	; (8001628 <HAL_UART_RxCpltCallback+0x28>)
 800160a:	f000 fb35 	bl	8001c78 <ProcessSerial>
  HAL_UART_Receive_IT(&huart3, buf, len);
 800160e:	4b07      	ldr	r3, [pc, #28]	; (800162c <HAL_UART_RxCpltCallback+0x2c>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	b29b      	uxth	r3, r3
 8001614:	461a      	mov	r2, r3
 8001616:	4904      	ldr	r1, [pc, #16]	; (8001628 <HAL_UART_RxCpltCallback+0x28>)
 8001618:	4805      	ldr	r0, [pc, #20]	; (8001630 <HAL_UART_RxCpltCallback+0x30>)
 800161a:	f004 f84c 	bl	80056b6 <HAL_UART_Receive_IT>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200002fc 	.word	0x200002fc
 800162c:	20000000 	.word	0x20000000
 8001630:	200003d8 	.word	0x200003d8

08001634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001638:	b672      	cpsid	i
}
 800163a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800163c:	e7fe      	b.n	800163c <Error_Handler+0x8>
	...

08001640 <SendSerial>:
uint8_t len_in = 0;				// Serial in length
uint8_t i_in = 0;				// Serial in index

uint8_t command_term = 0;			// termination char flag

void SendSerial(uint8_t* buf, uint16_t len){
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	460b      	mov	r3, r1
 800164a:	807b      	strh	r3, [r7, #2]
  HAL_UART_Transmit(&huart3, buf, len, 1000);
 800164c:	887a      	ldrh	r2, [r7, #2]
 800164e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	4803      	ldr	r0, [pc, #12]	; (8001664 <SendSerial+0x24>)
 8001656:	f003 ff9c 	bl	8005592 <HAL_UART_Transmit>
}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	200003d8 	.word	0x200003d8

08001668 <SerialCommands>:

void SerialCommands(uint8_t* input, uint8_t in_len){
 8001668:	b5b0      	push	{r4, r5, r7, lr}
 800166a:	b094      	sub	sp, #80	; 0x50
 800166c:	af04      	add	r7, sp, #16
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
  uint8_t i = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

  uint8_t error_flag = 0; // Indicates Value errors
 800167a:	2300      	movs	r3, #0
 800167c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

  if(strncmp((char*)input, "COLOR?", 6U) == 0){
 8001680:	2206      	movs	r2, #6
 8001682:	49b2      	ldr	r1, [pc, #712]	; (800194c <SerialCommands+0x2e4>)
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f004 fdf1 	bl	800626c <strncmp>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d14a      	bne.n	8001726 <SerialCommands+0xbe>
	  uint8_t colors[3] = {0, 0, 0};
 8001690:	4aaf      	ldr	r2, [pc, #700]	; (8001950 <SerialCommands+0x2e8>)
 8001692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	4611      	mov	r1, r2
 800169a:	8019      	strh	r1, [r3, #0]
 800169c:	3302      	adds	r3, #2
 800169e:	0c12      	lsrs	r2, r2, #16
 80016a0:	701a      	strb	r2, [r3, #0]

	  uint8_t len_out = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	  GetColorValues(colors);
 80016a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ac:	4618      	mov	r0, r3
 80016ae:	f000 fbd5 	bl	8001e5c <GetColorValues>

    sprintf((char*)serial_out, "Red %i; Green %i; Blue %i;\n\r",
        colors[0], colors[1], colors[2]);
 80016b2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
    sprintf((char*)serial_out, "Red %i; Green %i; Blue %i;\n\r",
 80016b6:	461a      	mov	r2, r3
        colors[0], colors[1], colors[2]);
 80016b8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    sprintf((char*)serial_out, "Red %i; Green %i; Blue %i;\n\r",
 80016bc:	4619      	mov	r1, r3
        colors[0], colors[1], colors[2]);
 80016be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
    sprintf((char*)serial_out, "Red %i; Green %i; Blue %i;\n\r",
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	460b      	mov	r3, r1
 80016c6:	49a3      	ldr	r1, [pc, #652]	; (8001954 <SerialCommands+0x2ec>)
 80016c8:	48a3      	ldr	r0, [pc, #652]	; (8001958 <SerialCommands+0x2f0>)
 80016ca:	f004 fdaf 	bl	800622c <siprintf>

    len_out += 22;
 80016ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016d2:	3316      	adds	r3, #22
 80016d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    for(uint8_t i = 0; i < 3; i++){
 80016d8:	2300      	movs	r3, #0
 80016da:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80016de:	e016      	b.n	800170e <SerialCommands+0xa6>
      
      len_out += NumberLen(colors[i]);
 80016e0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80016e4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80016e8:	4413      	add	r3, r2
 80016ea:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 fa7d 	bl	8001bf0 <NumberLen>
 80016f6:	4603      	mov	r3, r0
 80016f8:	b2da      	uxtb	r2, r3
 80016fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016fe:	4413      	add	r3, r2
 8001700:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    for(uint8_t i = 0; i < 3; i++){
 8001704:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001708:	3301      	adds	r3, #1
 800170a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800170e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001712:	2b02      	cmp	r3, #2
 8001714:	d9e4      	bls.n	80016e0 <SerialCommands+0x78>
    }

    SendSerial(serial_out, len_out);
 8001716:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800171a:	b29b      	uxth	r3, r3
 800171c:	4619      	mov	r1, r3
 800171e:	488e      	ldr	r0, [pc, #568]	; (8001958 <SerialCommands+0x2f0>)
 8001720:	f7ff ff8e 	bl	8001640 <SendSerial>

  else{
      sprintf((char*)serial_out, "Error: No Command\n\r");
      SendSerial(serial_out, 19);
  }
}
 8001724:	e1c5      	b.n	8001ab2 <SerialCommands+0x44a>
  else if(strncmp((char*)input, "COLOR", 5U) == 0){
 8001726:	2205      	movs	r2, #5
 8001728:	498c      	ldr	r1, [pc, #560]	; (800195c <SerialCommands+0x2f4>)
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f004 fd9e 	bl	800626c <strncmp>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d14d      	bne.n	80017d2 <SerialCommands+0x16a>
    i = 6;
 8001736:	2306      	movs	r3, #6
 8001738:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint8_t colors[3] = {0, 0, 0};
 800173c:	4a84      	ldr	r2, [pc, #528]	; (8001950 <SerialCommands+0x2e8>)
 800173e:	f107 0320 	add.w	r3, r7, #32
 8001742:	6812      	ldr	r2, [r2, #0]
 8001744:	4611      	mov	r1, r2
 8001746:	8019      	strh	r1, [r3, #0]
 8001748:	3302      	adds	r3, #2
 800174a:	0c12      	lsrs	r2, r2, #16
 800174c:	701a      	strb	r2, [r3, #0]
    for(uint8_t j = 0; j < sizeof(colors); j++){
 800174e:	2300      	movs	r3, #0
 8001750:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8001754:	e02c      	b.n	80017b0 <SerialCommands+0x148>
    	colors[j] = (uint8_t)ParseNumber(input, &i, &error_flag);
 8001756:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800175a:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800175e:	4619      	mov	r1, r3
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f000 f9b9 	bl	8001ad8 <ParseNumber>
 8001766:	4603      	mov	r3, r0
 8001768:	461a      	mov	r2, r3
 800176a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001774:	440b      	add	r3, r1
 8001776:	f803 2c20 	strb.w	r2, [r3, #-32]
    	if(input[i] == '\r' || input[i] == '\n'){
 800177a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800177e:	461a      	mov	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4413      	add	r3, r2
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b0d      	cmp	r3, #13
 8001788:	d016      	beq.n	80017b8 <SerialCommands+0x150>
 800178a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800178e:	461a      	mov	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4413      	add	r3, r2
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b0a      	cmp	r3, #10
 8001798:	d00e      	beq.n	80017b8 <SerialCommands+0x150>
    	i++;
 800179a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800179e:	3301      	adds	r3, #1
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    for(uint8_t j = 0; j < sizeof(colors); j++){
 80017a6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80017aa:	3301      	adds	r3, #1
 80017ac:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 80017b0:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d9ce      	bls.n	8001756 <SerialCommands+0xee>
    if(error_flag){
 80017b8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d002      	beq.n	80017c6 <SerialCommands+0x15e>
	    ValueError();
 80017c0:	f000 fa4a 	bl	8001c58 <ValueError>
}
 80017c4:	e175      	b.n	8001ab2 <SerialCommands+0x44a>
	    SetColorValues(colors);
 80017c6:	f107 0320 	add.w	r3, r7, #32
 80017ca:	4618      	mov	r0, r3
 80017cc:	f000 fb66 	bl	8001e9c <SetColorValues>
}
 80017d0:	e16f      	b.n	8001ab2 <SerialCommands+0x44a>
  else if(strncmp((char*)input, "LUM?", 4U) == 0){
 80017d2:	2204      	movs	r2, #4
 80017d4:	4962      	ldr	r1, [pc, #392]	; (8001960 <SerialCommands+0x2f8>)
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f004 fd48 	bl	800626c <strncmp>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d121      	bne.n	8001826 <SerialCommands+0x1be>
      uint8_t len_out = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
      uint16_t val = GetLuminanceValue();
 80017e8:	f000 fb76 	bl	8001ed8 <GetLuminanceValue>
 80017ec:	4603      	mov	r3, r0
 80017ee:	857b      	strh	r3, [r7, #42]	; 0x2a
      len_out += NumberLen(val);
 80017f0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 f9fc 	bl	8001bf0 <NumberLen>
 80017f8:	4603      	mov	r3, r0
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001800:	4413      	add	r3, r2
 8001802:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
      sprintf((char*)serial_out, "%i\n\r", val);
 8001806:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001808:	461a      	mov	r2, r3
 800180a:	4956      	ldr	r1, [pc, #344]	; (8001964 <SerialCommands+0x2fc>)
 800180c:	4852      	ldr	r0, [pc, #328]	; (8001958 <SerialCommands+0x2f0>)
 800180e:	f004 fd0d 	bl	800622c <siprintf>
      SendSerial(serial_out, len_out + 2);
 8001812:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001816:	b29b      	uxth	r3, r3
 8001818:	3302      	adds	r3, #2
 800181a:	b29b      	uxth	r3, r3
 800181c:	4619      	mov	r1, r3
 800181e:	484e      	ldr	r0, [pc, #312]	; (8001958 <SerialCommands+0x2f0>)
 8001820:	f7ff ff0e 	bl	8001640 <SendSerial>
}
 8001824:	e145      	b.n	8001ab2 <SerialCommands+0x44a>
  else if(strncmp((char*)input, "LUM", 3U) == 0){
 8001826:	2203      	movs	r2, #3
 8001828:	494f      	ldr	r1, [pc, #316]	; (8001968 <SerialCommands+0x300>)
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f004 fd1e 	bl	800626c <strncmp>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d11f      	bne.n	8001876 <SerialCommands+0x20e>
    i = 4;
 8001836:	2304      	movs	r3, #4
 8001838:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint16_t val = ParseNumber(input, &i, &error_flag);
 800183c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001840:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8001844:	4619      	mov	r1, r3
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f000 f946 	bl	8001ad8 <ParseNumber>
 800184c:	4603      	mov	r3, r0
 800184e:	877b      	strh	r3, [r7, #58]	; 0x3a
    if(val > 1000){
 8001850:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001852:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001856:	d902      	bls.n	800185e <SerialCommands+0x1f6>
    	val = 1000;
 8001858:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800185c:	877b      	strh	r3, [r7, #58]	; 0x3a
    if(error_flag){
 800185e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001862:	2b00      	cmp	r3, #0
 8001864:	d002      	beq.n	800186c <SerialCommands+0x204>
    	ValueError();
 8001866:	f000 f9f7 	bl	8001c58 <ValueError>
}
 800186a:	e122      	b.n	8001ab2 <SerialCommands+0x44a>
	    SetLuminanceValue(val);
 800186c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800186e:	4618      	mov	r0, r3
 8001870:	f000 fb40 	bl	8001ef4 <SetLuminanceValue>
}
 8001874:	e11d      	b.n	8001ab2 <SerialCommands+0x44a>
  else if(strncmp((char*)input, "RATE?", 5U) == 0){
 8001876:	2205      	movs	r2, #5
 8001878:	493c      	ldr	r1, [pc, #240]	; (800196c <SerialCommands+0x304>)
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f004 fcf6 	bl	800626c <strncmp>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d121      	bne.n	80018ca <SerialCommands+0x262>
      uint8_t len_out = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
      uint16_t val = GetRateValue();
 800188c:	f000 fb44 	bl	8001f18 <GetRateValue>
 8001890:	4603      	mov	r3, r0
 8001892:	85fb      	strh	r3, [r7, #46]	; 0x2e
      len_out += NumberLen(val);
 8001894:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001896:	4618      	mov	r0, r3
 8001898:	f000 f9aa 	bl	8001bf0 <NumberLen>
 800189c:	4603      	mov	r3, r0
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80018a4:	4413      	add	r3, r2
 80018a6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
      sprintf((char*)serial_out, "%i\n\r", val);
 80018aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80018ac:	461a      	mov	r2, r3
 80018ae:	492d      	ldr	r1, [pc, #180]	; (8001964 <SerialCommands+0x2fc>)
 80018b0:	4829      	ldr	r0, [pc, #164]	; (8001958 <SerialCommands+0x2f0>)
 80018b2:	f004 fcbb 	bl	800622c <siprintf>
      SendSerial(serial_out, len_out + 2);
 80018b6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	3302      	adds	r3, #2
 80018be:	b29b      	uxth	r3, r3
 80018c0:	4619      	mov	r1, r3
 80018c2:	4825      	ldr	r0, [pc, #148]	; (8001958 <SerialCommands+0x2f0>)
 80018c4:	f7ff febc 	bl	8001640 <SendSerial>
}
 80018c8:	e0f3      	b.n	8001ab2 <SerialCommands+0x44a>
  else if(strncmp((char*)input, "RATE", 4U) == 0){
 80018ca:	2204      	movs	r2, #4
 80018cc:	4928      	ldr	r1, [pc, #160]	; (8001970 <SerialCommands+0x308>)
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f004 fccc 	bl	800626c <strncmp>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d11d      	bne.n	8001916 <SerialCommands+0x2ae>
    i = 5;
 80018da:	2305      	movs	r3, #5
 80018dc:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint16_t val = ParseNumber(input, &i, &error_flag);
 80018e0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018e4:	f107 0329 	add.w	r3, r7, #41	; 0x29
 80018e8:	4619      	mov	r1, r3
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f000 f8f4 	bl	8001ad8 <ParseNumber>
 80018f0:	4603      	mov	r3, r0
 80018f2:	873b      	strh	r3, [r7, #56]	; 0x38
    if(val > 255){
 80018f4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80018f6:	2bff      	cmp	r3, #255	; 0xff
 80018f8:	d901      	bls.n	80018fe <SerialCommands+0x296>
    	val = 255;
 80018fa:	23ff      	movs	r3, #255	; 0xff
 80018fc:	873b      	strh	r3, [r7, #56]	; 0x38
    if(error_flag){
 80018fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001902:	2b00      	cmp	r3, #0
 8001904:	d002      	beq.n	800190c <SerialCommands+0x2a4>
	    ValueError();
 8001906:	f000 f9a7 	bl	8001c58 <ValueError>
}
 800190a:	e0d2      	b.n	8001ab2 <SerialCommands+0x44a>
	    SetRateValue(val);
 800190c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800190e:	4618      	mov	r0, r3
 8001910:	f000 fb0e 	bl	8001f30 <SetRateValue>
}
 8001914:	e0cd      	b.n	8001ab2 <SerialCommands+0x44a>
 else if(strncmp((char*)input, "SAVE?", 5U) == 0){
 8001916:	2205      	movs	r2, #5
 8001918:	4916      	ldr	r1, [pc, #88]	; (8001974 <SerialCommands+0x30c>)
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f004 fca6 	bl	800626c <strncmp>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d162      	bne.n	80019ec <SerialCommands+0x384>
    uint8_t len_out = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t buf[6] = {0};
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
    readSavedData(buf, EEPROMADDRESS);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	2100      	movs	r1, #0
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff faf8 	bl	8000f34 <readSavedData>
    for(uint8_t i = 0; i < sizeof(buf); i++){
 8001944:	2300      	movs	r3, #0
 8001946:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800194a:	e02c      	b.n	80019a6 <SerialCommands+0x33e>
 800194c:	08007a30 	.word	0x08007a30
 8001950:	08007ae4 	.word	0x08007ae4
 8001954:	08007a38 	.word	0x08007a38
 8001958:	20000094 	.word	0x20000094
 800195c:	08007a58 	.word	0x08007a58
 8001960:	08007a60 	.word	0x08007a60
 8001964:	08007a68 	.word	0x08007a68
 8001968:	08007a70 	.word	0x08007a70
 800196c:	08007a74 	.word	0x08007a74
 8001970:	08007a7c 	.word	0x08007a7c
 8001974:	08007a84 	.word	0x08007a84
      len_out += NumberLen(buf[i]);
 8001978:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001982:	4413      	add	r3, r2
 8001984:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8001988:	4618      	mov	r0, r3
 800198a:	f000 f931 	bl	8001bf0 <NumberLen>
 800198e:	4603      	mov	r3, r0
 8001990:	b2da      	uxtb	r2, r3
 8001992:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001996:	4413      	add	r3, r2
 8001998:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    for(uint8_t i = 0; i < sizeof(buf); i++){
 800199c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80019a0:	3301      	adds	r3, #1
 80019a2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80019a6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80019aa:	2b0b      	cmp	r3, #11
 80019ac:	d9e4      	bls.n	8001978 <SerialCommands+0x310>
    len_out += 40;
 80019ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019b2:	3328      	adds	r3, #40	; 0x28
 80019b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                                buf[0], buf[1], buf[2], buf[3], buf[4], buf[5]);
 80019b8:	8abb      	ldrh	r3, [r7, #20]
    sprintf((char*)serial_out, "ID: %i\nRED: %i\nGREEN: %i\nBLUE: %i\nLUM: %i\nRATE: %i\n\r",
 80019ba:	461c      	mov	r4, r3
                                buf[0], buf[1], buf[2], buf[3], buf[4], buf[5]);
 80019bc:	8afb      	ldrh	r3, [r7, #22]
    sprintf((char*)serial_out, "ID: %i\nRED: %i\nGREEN: %i\nBLUE: %i\nLUM: %i\nRATE: %i\n\r",
 80019be:	461d      	mov	r5, r3
                                buf[0], buf[1], buf[2], buf[3], buf[4], buf[5]);
 80019c0:	8b3b      	ldrh	r3, [r7, #24]
 80019c2:	8b7a      	ldrh	r2, [r7, #26]
 80019c4:	8bb9      	ldrh	r1, [r7, #28]
 80019c6:	8bf8      	ldrh	r0, [r7, #30]
    sprintf((char*)serial_out, "ID: %i\nRED: %i\nGREEN: %i\nBLUE: %i\nLUM: %i\nRATE: %i\n\r",
 80019c8:	9003      	str	r0, [sp, #12]
 80019ca:	9102      	str	r1, [sp, #8]
 80019cc:	9201      	str	r2, [sp, #4]
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	462b      	mov	r3, r5
 80019d2:	4622      	mov	r2, r4
 80019d4:	4939      	ldr	r1, [pc, #228]	; (8001abc <SerialCommands+0x454>)
 80019d6:	483a      	ldr	r0, [pc, #232]	; (8001ac0 <SerialCommands+0x458>)
 80019d8:	f004 fc28 	bl	800622c <siprintf>
    SendSerial(serial_out, len_out);
 80019dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	4619      	mov	r1, r3
 80019e4:	4836      	ldr	r0, [pc, #216]	; (8001ac0 <SerialCommands+0x458>)
 80019e6:	f7ff fe2b 	bl	8001640 <SendSerial>
}
 80019ea:	e062      	b.n	8001ab2 <SerialCommands+0x44a>
 else if(strncmp((char*)input, "SAVE", 4U) == 0){
 80019ec:	2204      	movs	r2, #4
 80019ee:	4935      	ldr	r1, [pc, #212]	; (8001ac4 <SerialCommands+0x45c>)
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f004 fc3b 	bl	800626c <strncmp>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d122      	bne.n	8001a42 <SerialCommands+0x3da>
    uint8_t data[6] = {0};
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	2300      	movs	r3, #0
 8001a02:	823b      	strh	r3, [r7, #16]
    GetColorValues(data);
 8001a04:	f107 030c 	add.w	r3, r7, #12
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f000 fa27 	bl	8001e5c <GetColorValues>
    uint16_t lum = GetLuminanceValue();
 8001a0e:	f000 fa63 	bl	8001ed8 <GetLuminanceValue>
 8001a12:	4603      	mov	r3, r0
 8001a14:	867b      	strh	r3, [r7, #50]	; 0x32
    data[3] = (uint8_t)((lum & 0x0300) >> 8);
 8001a16:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001a18:	121b      	asrs	r3, r3, #8
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	f003 0303 	and.w	r3, r3, #3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	73fb      	strb	r3, [r7, #15]
    data[4] = (uint8_t)(lum & 0x00FF);
 8001a24:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	743b      	strb	r3, [r7, #16]
    data[5] = (uint8_t)GetRateValue();
 8001a2a:	f000 fa75 	bl	8001f18 <GetRateValue>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	747b      	strb	r3, [r7, #17]
    setSavedData(EEPROMADDRESS, data);
 8001a34:	f107 030c 	add.w	r3, r7, #12
 8001a38:	4619      	mov	r1, r3
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	f7ff faeb 	bl	8001016 <setSavedData>
}
 8001a40:	e037      	b.n	8001ab2 <SerialCommands+0x44a>
  else if(strncmp((char*)input, "ID?", 3U) == 0){
 8001a42:	2203      	movs	r2, #3
 8001a44:	4920      	ldr	r1, [pc, #128]	; (8001ac8 <SerialCommands+0x460>)
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f004 fc10 	bl	800626c <strncmp>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d127      	bne.n	8001aa2 <SerialCommands+0x43a>
    uint8_t len_out = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    uint8_t val = eepromRead(ID, EEPROMADDRESS);
 8001a58:	2100      	movs	r1, #0
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	f7ff fa10 	bl	8000e80 <eepromRead>
 8001a60:	4603      	mov	r3, r0
 8001a62:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    len_out += NumberLen(val);
 8001a66:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f000 f8bf 	bl	8001bf0 <NumberLen>
 8001a72:	4603      	mov	r3, r0
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001a7a:	4413      	add	r3, r2
 8001a7c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    sprintf((char*)serial_out, "%i\n\r", val);
 8001a80:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001a84:	461a      	mov	r2, r3
 8001a86:	4911      	ldr	r1, [pc, #68]	; (8001acc <SerialCommands+0x464>)
 8001a88:	480d      	ldr	r0, [pc, #52]	; (8001ac0 <SerialCommands+0x458>)
 8001a8a:	f004 fbcf 	bl	800622c <siprintf>
    SendSerial(serial_out, len_out + 2);
 8001a8e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	3302      	adds	r3, #2
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4809      	ldr	r0, [pc, #36]	; (8001ac0 <SerialCommands+0x458>)
 8001a9c:	f7ff fdd0 	bl	8001640 <SendSerial>
}
 8001aa0:	e007      	b.n	8001ab2 <SerialCommands+0x44a>
      sprintf((char*)serial_out, "Error: No Command\n\r");
 8001aa2:	490b      	ldr	r1, [pc, #44]	; (8001ad0 <SerialCommands+0x468>)
 8001aa4:	4806      	ldr	r0, [pc, #24]	; (8001ac0 <SerialCommands+0x458>)
 8001aa6:	f004 fbc1 	bl	800622c <siprintf>
      SendSerial(serial_out, 19);
 8001aaa:	2113      	movs	r1, #19
 8001aac:	4804      	ldr	r0, [pc, #16]	; (8001ac0 <SerialCommands+0x458>)
 8001aae:	f7ff fdc7 	bl	8001640 <SendSerial>
}
 8001ab2:	bf00      	nop
 8001ab4:	3740      	adds	r7, #64	; 0x40
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aba:	bf00      	nop
 8001abc:	08007a8c 	.word	0x08007a8c
 8001ac0:	20000094 	.word	0x20000094
 8001ac4:	08007ac4 	.word	0x08007ac4
 8001ac8:	08007acc 	.word	0x08007acc
 8001acc:	08007a68 	.word	0x08007a68
 8001ad0:	08007ad0 	.word	0x08007ad0
 8001ad4:	00000000 	.word	0x00000000

08001ad8 <ParseNumber>:

uint16_t ParseNumber(uint8_t* input, uint8_t* i, uint8_t* error){
 8001ad8:	b5b0      	push	{r4, r5, r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]

  uint8_t col = 0; // largest decimal place column number
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	75fb      	strb	r3, [r7, #23]

  while(input[*i + col] != '\r' && input[*i + col] != '\n' && input[*i + col] != ',' && *i < 20){
 8001ae8:	e002      	b.n	8001af0 <ParseNumber+0x18>
      col++;
 8001aea:	7dfb      	ldrb	r3, [r7, #23]
 8001aec:	3301      	adds	r3, #1
 8001aee:	75fb      	strb	r3, [r7, #23]
  while(input[*i + col] != '\r' && input[*i + col] != '\n' && input[*i + col] != ',' && *i < 20){
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	461a      	mov	r2, r3
 8001af6:	7dfb      	ldrb	r3, [r7, #23]
 8001af8:	4413      	add	r3, r2
 8001afa:	461a      	mov	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4413      	add	r3, r2
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b0d      	cmp	r3, #13
 8001b04:	d019      	beq.n	8001b3a <ParseNumber+0x62>
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	7dfb      	ldrb	r3, [r7, #23]
 8001b0e:	4413      	add	r3, r2
 8001b10:	461a      	mov	r2, r3
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	4413      	add	r3, r2
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b0a      	cmp	r3, #10
 8001b1a:	d00e      	beq.n	8001b3a <ParseNumber+0x62>
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	7dfb      	ldrb	r3, [r7, #23]
 8001b24:	4413      	add	r3, r2
 8001b26:	461a      	mov	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b2c      	cmp	r3, #44	; 0x2c
 8001b30:	d003      	beq.n	8001b3a <ParseNumber+0x62>
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b13      	cmp	r3, #19
 8001b38:	d9d7      	bls.n	8001aea <ParseNumber+0x12>
  }

  uint16_t val = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	82bb      	strh	r3, [r7, #20]
  while(col != 0){
 8001b3e:	e04a      	b.n	8001bd6 <ParseNumber+0xfe>

      if((uint8_t)(input[*i] - 0x30) > 9){
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	461a      	mov	r2, r3
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4413      	add	r3, r2
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	3b30      	subs	r3, #48	; 0x30
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b09      	cmp	r3, #9
 8001b52:	d902      	bls.n	8001b5a <ParseNumber+0x82>
	  *error = 1;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	701a      	strb	r2, [r3, #0]
      }

      val += (input[*i] - 0x30) * pow(10, col - 1);
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4413      	add	r3, r2
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	3b30      	subs	r3, #48	; 0x30
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7fe fcd3 	bl	8000514 <__aeabi_i2d>
 8001b6e:	4604      	mov	r4, r0
 8001b70:	460d      	mov	r5, r1
 8001b72:	7dfb      	ldrb	r3, [r7, #23]
 8001b74:	3b01      	subs	r3, #1
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7fe fccc 	bl	8000514 <__aeabi_i2d>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	ec43 2b11 	vmov	d1, r2, r3
 8001b84:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8001be8 <ParseNumber+0x110>
 8001b88:	f004 ff90 	bl	8006aac <pow>
 8001b8c:	ec53 2b10 	vmov	r2, r3, d0
 8001b90:	4620      	mov	r0, r4
 8001b92:	4629      	mov	r1, r5
 8001b94:	f7fe fd28 	bl	80005e8 <__aeabi_dmul>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	4614      	mov	r4, r2
 8001b9e:	461d      	mov	r5, r3
 8001ba0:	8abb      	ldrh	r3, [r7, #20]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fcb6 	bl	8000514 <__aeabi_i2d>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4620      	mov	r0, r4
 8001bae:	4629      	mov	r1, r5
 8001bb0:	f7fe fb64 	bl	800027c <__adddf3>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f7fe ffc4 	bl	8000b48 <__aeabi_d2uiz>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	82bb      	strh	r3, [r7, #20]
      *i += 1;
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	701a      	strb	r2, [r3, #0]
      col--;
 8001bd0:	7dfb      	ldrb	r3, [r7, #23]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	75fb      	strb	r3, [r7, #23]
  while(col != 0){
 8001bd6:	7dfb      	ldrb	r3, [r7, #23]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1b1      	bne.n	8001b40 <ParseNumber+0x68>
  }

  return val;
 8001bdc:	8abb      	ldrh	r3, [r7, #20]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bdb0      	pop	{r4, r5, r7, pc}
 8001be6:	bf00      	nop
 8001be8:	00000000 	.word	0x00000000
 8001bec:	40240000 	.word	0x40240000

08001bf0 <NumberLen>:

/**
  *NumberLen
  */
uint16_t NumberLen(uint16_t num){
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	80fb      	strh	r3, [r7, #6]
    uint16_t len = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	81fb      	strh	r3, [r7, #14]
    if(num >= 10000){
 8001bfe:	88fb      	ldrh	r3, [r7, #6]
 8001c00:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d903      	bls.n	8001c10 <NumberLen+0x20>
        len += 5;
 8001c08:	89fb      	ldrh	r3, [r7, #14]
 8001c0a:	3305      	adds	r3, #5
 8001c0c:	81fb      	strh	r3, [r7, #14]
 8001c0e:	e01b      	b.n	8001c48 <NumberLen+0x58>
    }
    else if(num >= 1000){
 8001c10:	88fb      	ldrh	r3, [r7, #6]
 8001c12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c16:	d303      	bcc.n	8001c20 <NumberLen+0x30>
        len += 4;
 8001c18:	89fb      	ldrh	r3, [r7, #14]
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	81fb      	strh	r3, [r7, #14]
 8001c1e:	e013      	b.n	8001c48 <NumberLen+0x58>
    }
    else if(num >= 100){
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	2b63      	cmp	r3, #99	; 0x63
 8001c24:	d903      	bls.n	8001c2e <NumberLen+0x3e>
        len += 3;
 8001c26:	89fb      	ldrh	r3, [r7, #14]
 8001c28:	3303      	adds	r3, #3
 8001c2a:	81fb      	strh	r3, [r7, #14]
 8001c2c:	e00c      	b.n	8001c48 <NumberLen+0x58>
    }
    else if(num >= 10){
 8001c2e:	88fb      	ldrh	r3, [r7, #6]
 8001c30:	2b09      	cmp	r3, #9
 8001c32:	d903      	bls.n	8001c3c <NumberLen+0x4c>
        len += 2;
 8001c34:	89fb      	ldrh	r3, [r7, #14]
 8001c36:	3302      	adds	r3, #2
 8001c38:	81fb      	strh	r3, [r7, #14]
 8001c3a:	e005      	b.n	8001c48 <NumberLen+0x58>
    }
    else if(num < 10){
 8001c3c:	88fb      	ldrh	r3, [r7, #6]
 8001c3e:	2b09      	cmp	r3, #9
 8001c40:	d802      	bhi.n	8001c48 <NumberLen+0x58>
        len += 1;
 8001c42:	89fb      	ldrh	r3, [r7, #14]
 8001c44:	3301      	adds	r3, #1
 8001c46:	81fb      	strh	r3, [r7, #14]
    }

    return len;
 8001c48:	89fb      	ldrh	r3, [r7, #14]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <ValueError>:

void ValueError(void){
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  sprintf((char*)serial_out, "Value Error\n\r");	//TODO: Stuttering Error message when error occurs after second comma
 8001c5c:	4904      	ldr	r1, [pc, #16]	; (8001c70 <ValueError+0x18>)
 8001c5e:	4805      	ldr	r0, [pc, #20]	; (8001c74 <ValueError+0x1c>)
 8001c60:	f004 fae4 	bl	800622c <siprintf>
  SendSerial(serial_out, 13);
 8001c64:	210d      	movs	r1, #13
 8001c66:	4803      	ldr	r0, [pc, #12]	; (8001c74 <ValueError+0x1c>)
 8001c68:	f7ff fcea 	bl	8001640 <SendSerial>
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	08007ae8 	.word	0x08007ae8
 8001c74:	20000094 	.word	0x20000094

08001c78 <ProcessSerial>:

void ProcessSerial(uint8_t* Buf){
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  serial_in[len_in] = *Buf;
 8001c80:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <ProcessSerial+0x4c>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	7819      	ldrb	r1, [r3, #0]
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <ProcessSerial+0x50>)
 8001c8c:	5499      	strb	r1, [r3, r2]
  len_in++;
 8001c8e:	4b0d      	ldr	r3, [pc, #52]	; (8001cc4 <ProcessSerial+0x4c>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	3301      	adds	r3, #1
 8001c94:	b2da      	uxtb	r2, r3
 8001c96:	4b0b      	ldr	r3, [pc, #44]	; (8001cc4 <ProcessSerial+0x4c>)
 8001c98:	701a      	strb	r2, [r3, #0]

  if(*Buf == '\n' || *Buf == '\r'){
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b0a      	cmp	r3, #10
 8001ca0:	d003      	beq.n	8001caa <ProcessSerial+0x32>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b0d      	cmp	r3, #13
 8001ca8:	d105      	bne.n	8001cb6 <ProcessSerial+0x3e>
    command_term = 1;
 8001caa:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <ProcessSerial+0x54>)
 8001cac:	2201      	movs	r2, #1
 8001cae:	701a      	strb	r2, [r3, #0]
    len_in = 0;
 8001cb0:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <ProcessSerial+0x4c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
  }
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	20000293 	.word	0x20000293
 8001cc8:	20000194 	.word	0x20000194
 8001ccc:	20000295 	.word	0x20000295

08001cd0 <CheckCommand>:

void CheckCommand(void){
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  if(command_term == 1){
 8001cd4:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <CheckCommand+0x24>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d108      	bne.n	8001cee <CheckCommand+0x1e>
    command_term = 0;
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <CheckCommand+0x24>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
    SerialCommands(serial_in, i_in);
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <CheckCommand+0x28>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4804      	ldr	r0, [pc, #16]	; (8001cfc <CheckCommand+0x2c>)
 8001cea:	f7ff fcbd 	bl	8001668 <SerialCommands>
  }
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000295 	.word	0x20000295
 8001cf8:	20000294 	.word	0x20000294
 8001cfc:	20000194 	.word	0x20000194

08001d00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <HAL_MspInit+0x4c>)
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0e:	4a0f      	ldr	r2, [pc, #60]	; (8001d4c <HAL_MspInit+0x4c>)
 8001d10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d14:	6453      	str	r3, [r2, #68]	; 0x44
 8001d16:	4b0d      	ldr	r3, [pc, #52]	; (8001d4c <HAL_MspInit+0x4c>)
 8001d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d1e:	607b      	str	r3, [r7, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	603b      	str	r3, [r7, #0]
 8001d26:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <HAL_MspInit+0x4c>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	4a08      	ldr	r2, [pc, #32]	; (8001d4c <HAL_MspInit+0x4c>)
 8001d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d30:	6413      	str	r3, [r2, #64]	; 0x40
 8001d32:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <HAL_MspInit+0x4c>)
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3a:	603b      	str	r3, [r7, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d3e:	2007      	movs	r0, #7
 8001d40:	f000 fd32 	bl	80027a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40023800 	.word	0x40023800

08001d50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <NMI_Handler+0x4>

08001d56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <HardFault_Handler+0x4>

08001d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <MemManage_Handler+0x4>

08001d62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d66:	e7fe      	b.n	8001d66 <BusFault_Handler+0x4>

08001d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d6c:	e7fe      	b.n	8001d6c <UsageFault_Handler+0x4>

08001d6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d9c:	f000 fbf0 	bl	8002580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001da0:	bf00      	nop
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001da8:	4802      	ldr	r0, [pc, #8]	; (8001db4 <USART3_IRQHandler+0x10>)
 8001daa:	f003 fcb5 	bl	8005718 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	200003d8 	.word	0x200003d8

08001db8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001dbc:	4802      	ldr	r0, [pc, #8]	; (8001dc8 <TIM7_IRQHandler+0x10>)
 8001dbe:	f002 fea7 	bl	8004b10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000390 	.word	0x20000390

08001dcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dd4:	4a14      	ldr	r2, [pc, #80]	; (8001e28 <_sbrk+0x5c>)
 8001dd6:	4b15      	ldr	r3, [pc, #84]	; (8001e2c <_sbrk+0x60>)
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001de0:	4b13      	ldr	r3, [pc, #76]	; (8001e30 <_sbrk+0x64>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d102      	bne.n	8001dee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001de8:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <_sbrk+0x64>)
 8001dea:	4a12      	ldr	r2, [pc, #72]	; (8001e34 <_sbrk+0x68>)
 8001dec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dee:	4b10      	ldr	r3, [pc, #64]	; (8001e30 <_sbrk+0x64>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4413      	add	r3, r2
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d207      	bcs.n	8001e0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dfc:	f004 f9e4 	bl	80061c8 <__errno>
 8001e00:	4603      	mov	r3, r0
 8001e02:	220c      	movs	r2, #12
 8001e04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	e009      	b.n	8001e20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <_sbrk+0x64>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e12:	4b07      	ldr	r3, [pc, #28]	; (8001e30 <_sbrk+0x64>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	4a05      	ldr	r2, [pc, #20]	; (8001e30 <_sbrk+0x64>)
 8001e1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3718      	adds	r7, #24
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20020000 	.word	0x20020000
 8001e2c:	00000400 	.word	0x00000400
 8001e30:	20000298 	.word	0x20000298
 8001e34:	20000430 	.word	0x20000430

08001e38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e3c:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <SystemInit+0x20>)
 8001e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e42:	4a05      	ldr	r2, [pc, #20]	; (8001e58 <SystemInit+0x20>)
 8001e44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	e000ed00 	.word	0xe000ed00

08001e5c <GetColorValues>:

/* Includes ------------------------------------------------------------------*/
#include "tim.h"

/* USER CODE BEGIN 0 */
void GetColorValues(uint8_t* colors){
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  colors[0] = (uint8_t)htim4.Instance->CCR1;
 8001e64:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <GetColorValues+0x3c>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e6a:	b2da      	uxtb	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	701a      	strb	r2, [r3, #0]
  colors[1] = (uint8_t)htim4.Instance->CCR2;
 8001e70:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <GetColorValues+0x3c>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	701a      	strb	r2, [r3, #0]
  colors[2] = (uint8_t)htim4.Instance->CCR3;
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <GetColorValues+0x3c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3302      	adds	r3, #2
 8001e88:	b2d2      	uxtb	r2, r2
 8001e8a:	701a      	strb	r2, [r3, #0]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	20000300 	.word	0x20000300

08001e9c <SetColorValues>:

void SetColorValues(uint8_t* colors){
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  htim4.Instance->CCR1 = (uint32_t)colors[0];
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	781a      	ldrb	r2, [r3, #0]
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <SetColorValues+0x38>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	635a      	str	r2, [r3, #52]	; 0x34
  htim4.Instance->CCR2 = (uint32_t)colors[1];
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	781a      	ldrb	r2, [r3, #0]
 8001eb4:	4b07      	ldr	r3, [pc, #28]	; (8001ed4 <SetColorValues+0x38>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	639a      	str	r2, [r3, #56]	; 0x38
  htim4.Instance->CCR3 = (uint32_t)colors[2];
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	781a      	ldrb	r2, [r3, #0]
 8001ec0:	4b04      	ldr	r3, [pc, #16]	; (8001ed4 <SetColorValues+0x38>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	20000300 	.word	0x20000300

08001ed8 <GetLuminanceValue>:

uint16_t GetLuminanceValue(void){
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return (uint16_t)htim3.Instance->CCR1;
 8001edc:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <GetLuminanceValue+0x18>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee2:	b29b      	uxth	r3, r3
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000348 	.word	0x20000348

08001ef4 <SetLuminanceValue>:

void SetLuminanceValue(uint16_t lum){
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	80fb      	strh	r3, [r7, #6]
  htim3.Instance->CCR1 = (uint32_t)lum;
 8001efe:	4b05      	ldr	r3, [pc, #20]	; (8001f14 <SetLuminanceValue+0x20>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	88fa      	ldrh	r2, [r7, #6]
 8001f04:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001f06:	bf00      	nop
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	20000348 	.word	0x20000348

08001f18 <GetRateValue>:

uint16_t rate = 0;
uint16_t GetRateValue(void){
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return rate;
 8001f1c:	4b03      	ldr	r3, [pc, #12]	; (8001f2c <GetRateValue+0x14>)
 8001f1e:	881b      	ldrh	r3, [r3, #0]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	2000029c 	.word	0x2000029c

08001f30 <SetRateValue>:

void SetRateValue(uint16_t val){
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	80fb      	strh	r3, [r7, #6]
  rate = val;
 8001f3a:	4a04      	ldr	r2, [pc, #16]	; (8001f4c <SetRateValue+0x1c>)
 8001f3c:	88fb      	ldrh	r3, [r7, #6]
 8001f3e:	8013      	strh	r3, [r2, #0]
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	2000029c 	.word	0x2000029c

08001f50 <ProcessLuminance>:

uint8_t time_flag = 0;
uint8_t dir = 0;
void ProcessLuminance(void){
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  if(time_flag){
 8001f54:	4b20      	ldr	r3, [pc, #128]	; (8001fd8 <ProcessLuminance+0x88>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d037      	beq.n	8001fcc <ProcessLuminance+0x7c>
    if(dir == 0){
 8001f5c:	4b1f      	ldr	r3, [pc, #124]	; (8001fdc <ProcessLuminance+0x8c>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10a      	bne.n	8001f7a <ProcessLuminance+0x2a>
	htim3.Instance->CCR1 = htim3.Instance->CCR1 + rate;
 8001f64:	4b1e      	ldr	r3, [pc, #120]	; (8001fe0 <ProcessLuminance+0x90>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f6a:	4b1e      	ldr	r3, [pc, #120]	; (8001fe4 <ProcessLuminance+0x94>)
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4b1b      	ldr	r3, [pc, #108]	; (8001fe0 <ProcessLuminance+0x90>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	440a      	add	r2, r1
 8001f76:	635a      	str	r2, [r3, #52]	; 0x34
 8001f78:	e009      	b.n	8001f8e <ProcessLuminance+0x3e>
    }
    else{
	htim3.Instance->CCR1 = htim3.Instance->CCR1 - rate;
 8001f7a:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <ProcessLuminance+0x90>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f80:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <ProcessLuminance+0x94>)
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	4619      	mov	r1, r3
 8001f86:	4b16      	ldr	r3, [pc, #88]	; (8001fe0 <ProcessLuminance+0x90>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	1a52      	subs	r2, r2, r1
 8001f8c:	635a      	str	r2, [r3, #52]	; 0x34
    }
    if(dir == 0 && htim3.Instance->CCR1 > 1000){
 8001f8e:	4b13      	ldr	r3, [pc, #76]	; (8001fdc <ProcessLuminance+0x8c>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d109      	bne.n	8001faa <ProcessLuminance+0x5a>
 8001f96:	4b12      	ldr	r3, [pc, #72]	; (8001fe0 <ProcessLuminance+0x90>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001fa0:	d903      	bls.n	8001faa <ProcessLuminance+0x5a>
	dir = 1;
 8001fa2:	4b0e      	ldr	r3, [pc, #56]	; (8001fdc <ProcessLuminance+0x8c>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	701a      	strb	r2, [r3, #0]
 8001fa8:	e00d      	b.n	8001fc6 <ProcessLuminance+0x76>
    }
    else if(dir == 1 && htim3.Instance->CCR1 < rate){
 8001faa:	4b0c      	ldr	r3, [pc, #48]	; (8001fdc <ProcessLuminance+0x8c>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d109      	bne.n	8001fc6 <ProcessLuminance+0x76>
 8001fb2:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <ProcessLuminance+0x90>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fb8:	4a0a      	ldr	r2, [pc, #40]	; (8001fe4 <ProcessLuminance+0x94>)
 8001fba:	8812      	ldrh	r2, [r2, #0]
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d202      	bcs.n	8001fc6 <ProcessLuminance+0x76>
	dir = 0;
 8001fc0:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <ProcessLuminance+0x8c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	701a      	strb	r2, [r3, #0]
    }

    time_flag = 0;
 8001fc6:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <ProcessLuminance+0x88>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
  }

}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	2000029e 	.word	0x2000029e
 8001fdc:	2000029f 	.word	0x2000029f
 8001fe0:	20000348 	.word	0x20000348
 8001fe4:	2000029c 	.word	0x2000029c

08001fe8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]

  if (htim == &htim7){
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a06      	ldr	r2, [pc, #24]	; (800200c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d102      	bne.n	8001ffe <HAL_TIM_PeriodElapsedCallback+0x16>
      time_flag = 1;
 8001ff8:	4b05      	ldr	r3, [pc, #20]	; (8002010 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	701a      	strb	r2, [r3, #0]
  }
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	20000390 	.word	0x20000390
 8002010:	2000029e 	.word	0x2000029e

08002014 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	; 0x28
 8002018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201a:	f107 0320 	add.w	r3, r7, #32
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002024:	1d3b      	adds	r3, r7, #4
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]
 8002030:	611a      	str	r2, [r3, #16]
 8002032:	615a      	str	r2, [r3, #20]
 8002034:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002036:	4b22      	ldr	r3, [pc, #136]	; (80020c0 <MX_TIM3_Init+0xac>)
 8002038:	4a22      	ldr	r2, [pc, #136]	; (80020c4 <MX_TIM3_Init+0xb0>)
 800203a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800203c:	4b20      	ldr	r3, [pc, #128]	; (80020c0 <MX_TIM3_Init+0xac>)
 800203e:	2200      	movs	r2, #0
 8002040:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002042:	4b1f      	ldr	r3, [pc, #124]	; (80020c0 <MX_TIM3_Init+0xac>)
 8002044:	2200      	movs	r2, #0
 8002046:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8002048:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <MX_TIM3_Init+0xac>)
 800204a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800204e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002050:	4b1b      	ldr	r3, [pc, #108]	; (80020c0 <MX_TIM3_Init+0xac>)
 8002052:	2200      	movs	r2, #0
 8002054:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002056:	4b1a      	ldr	r3, [pc, #104]	; (80020c0 <MX_TIM3_Init+0xac>)
 8002058:	2200      	movs	r2, #0
 800205a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800205c:	4818      	ldr	r0, [pc, #96]	; (80020c0 <MX_TIM3_Init+0xac>)
 800205e:	f002 fc3f 	bl	80048e0 <HAL_TIM_PWM_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002068:	f7ff fae4 	bl	8001634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800206c:	2300      	movs	r3, #0
 800206e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002070:	2300      	movs	r3, #0
 8002072:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002074:	f107 0320 	add.w	r3, r7, #32
 8002078:	4619      	mov	r1, r3
 800207a:	4811      	ldr	r0, [pc, #68]	; (80020c0 <MX_TIM3_Init+0xac>)
 800207c:	f003 f9ac 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002086:	f7ff fad5 	bl	8001634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800208a:	2360      	movs	r3, #96	; 0x60
 800208c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800209a:	1d3b      	adds	r3, r7, #4
 800209c:	2200      	movs	r2, #0
 800209e:	4619      	mov	r1, r3
 80020a0:	4807      	ldr	r0, [pc, #28]	; (80020c0 <MX_TIM3_Init+0xac>)
 80020a2:	f002 fe3d 	bl	8004d20 <HAL_TIM_PWM_ConfigChannel>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80020ac:	f7ff fac2 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80020b0:	4803      	ldr	r0, [pc, #12]	; (80020c0 <MX_TIM3_Init+0xac>)
 80020b2:	f000 f90d 	bl	80022d0 <HAL_TIM_MspPostInit>

}
 80020b6:	bf00      	nop
 80020b8:	3728      	adds	r7, #40	; 0x28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000348 	.word	0x20000348
 80020c4:	40000400 	.word	0x40000400

080020c8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	; 0x28
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ce:	f107 0320 	add.w	r3, r7, #32
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020d8:	1d3b      	adds	r3, r7, #4
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	609a      	str	r2, [r3, #8]
 80020e2:	60da      	str	r2, [r3, #12]
 80020e4:	611a      	str	r2, [r3, #16]
 80020e6:	615a      	str	r2, [r3, #20]
 80020e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020ea:	4b2c      	ldr	r3, [pc, #176]	; (800219c <MX_TIM4_Init+0xd4>)
 80020ec:	4a2c      	ldr	r2, [pc, #176]	; (80021a0 <MX_TIM4_Init+0xd8>)
 80020ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 49;
 80020f0:	4b2a      	ldr	r3, [pc, #168]	; (800219c <MX_TIM4_Init+0xd4>)
 80020f2:	2231      	movs	r2, #49	; 0x31
 80020f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f6:	4b29      	ldr	r3, [pc, #164]	; (800219c <MX_TIM4_Init+0xd4>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 80020fc:	4b27      	ldr	r3, [pc, #156]	; (800219c <MX_TIM4_Init+0xd4>)
 80020fe:	22ff      	movs	r2, #255	; 0xff
 8002100:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002102:	4b26      	ldr	r3, [pc, #152]	; (800219c <MX_TIM4_Init+0xd4>)
 8002104:	2200      	movs	r2, #0
 8002106:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002108:	4b24      	ldr	r3, [pc, #144]	; (800219c <MX_TIM4_Init+0xd4>)
 800210a:	2200      	movs	r2, #0
 800210c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800210e:	4823      	ldr	r0, [pc, #140]	; (800219c <MX_TIM4_Init+0xd4>)
 8002110:	f002 fbe6 	bl	80048e0 <HAL_TIM_PWM_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800211a:	f7ff fa8b 	bl	8001634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800211e:	2300      	movs	r3, #0
 8002120:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002122:	2300      	movs	r3, #0
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002126:	f107 0320 	add.w	r3, r7, #32
 800212a:	4619      	mov	r1, r3
 800212c:	481b      	ldr	r0, [pc, #108]	; (800219c <MX_TIM4_Init+0xd4>)
 800212e:	f003 f953 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8002138:	f7ff fa7c 	bl	8001634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800213c:	2360      	movs	r3, #96	; 0x60
 800213e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800214c:	1d3b      	adds	r3, r7, #4
 800214e:	2200      	movs	r2, #0
 8002150:	4619      	mov	r1, r3
 8002152:	4812      	ldr	r0, [pc, #72]	; (800219c <MX_TIM4_Init+0xd4>)
 8002154:	f002 fde4 	bl	8004d20 <HAL_TIM_PWM_ConfigChannel>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800215e:	f7ff fa69 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002162:	1d3b      	adds	r3, r7, #4
 8002164:	2204      	movs	r2, #4
 8002166:	4619      	mov	r1, r3
 8002168:	480c      	ldr	r0, [pc, #48]	; (800219c <MX_TIM4_Init+0xd4>)
 800216a:	f002 fdd9 	bl	8004d20 <HAL_TIM_PWM_ConfigChannel>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002174:	f7ff fa5e 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002178:	1d3b      	adds	r3, r7, #4
 800217a:	2208      	movs	r2, #8
 800217c:	4619      	mov	r1, r3
 800217e:	4807      	ldr	r0, [pc, #28]	; (800219c <MX_TIM4_Init+0xd4>)
 8002180:	f002 fdce 	bl	8004d20 <HAL_TIM_PWM_ConfigChannel>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_TIM4_Init+0xc6>
  {
    Error_Handler();
 800218a:	f7ff fa53 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800218e:	4803      	ldr	r0, [pc, #12]	; (800219c <MX_TIM4_Init+0xd4>)
 8002190:	f000 f89e 	bl	80022d0 <HAL_TIM_MspPostInit>

}
 8002194:	bf00      	nop
 8002196:	3728      	adds	r7, #40	; 0x28
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000300 	.word	0x20000300
 80021a0:	40000800 	.word	0x40000800

080021a4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021aa:	463b      	mov	r3, r7
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80021b2:	4b15      	ldr	r3, [pc, #84]	; (8002208 <MX_TIM7_Init+0x64>)
 80021b4:	4a15      	ldr	r2, [pc, #84]	; (800220c <MX_TIM7_Init+0x68>)
 80021b6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 19;
 80021b8:	4b13      	ldr	r3, [pc, #76]	; (8002208 <MX_TIM7_Init+0x64>)
 80021ba:	2213      	movs	r2, #19
 80021bc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021be:	4b12      	ldr	r3, [pc, #72]	; (8002208 <MX_TIM7_Init+0x64>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 25000;
 80021c4:	4b10      	ldr	r3, [pc, #64]	; (8002208 <MX_TIM7_Init+0x64>)
 80021c6:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80021ca:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021cc:	4b0e      	ldr	r3, [pc, #56]	; (8002208 <MX_TIM7_Init+0x64>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80021d2:	480d      	ldr	r0, [pc, #52]	; (8002208 <MX_TIM7_Init+0x64>)
 80021d4:	f002 fac4 	bl	8004760 <HAL_TIM_Base_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80021de:	f7ff fa29 	bl	8001634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021e2:	2300      	movs	r3, #0
 80021e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021e6:	2300      	movs	r3, #0
 80021e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80021ea:	463b      	mov	r3, r7
 80021ec:	4619      	mov	r1, r3
 80021ee:	4806      	ldr	r0, [pc, #24]	; (8002208 <MX_TIM7_Init+0x64>)
 80021f0:	f003 f8f2 	bl	80053d8 <HAL_TIMEx_MasterConfigSynchronization>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80021fa:	f7ff fa1b 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	20000390 	.word	0x20000390
 800220c:	40001400 	.word	0x40001400

08002210 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a15      	ldr	r2, [pc, #84]	; (8002274 <HAL_TIM_PWM_MspInit+0x64>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d10e      	bne.n	8002240 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	4b14      	ldr	r3, [pc, #80]	; (8002278 <HAL_TIM_PWM_MspInit+0x68>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	4a13      	ldr	r2, [pc, #76]	; (8002278 <HAL_TIM_PWM_MspInit+0x68>)
 800222c:	f043 0302 	orr.w	r3, r3, #2
 8002230:	6413      	str	r3, [r2, #64]	; 0x40
 8002232:	4b11      	ldr	r3, [pc, #68]	; (8002278 <HAL_TIM_PWM_MspInit+0x68>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800223e:	e012      	b.n	8002266 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM4)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a0d      	ldr	r2, [pc, #52]	; (800227c <HAL_TIM_PWM_MspInit+0x6c>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d10d      	bne.n	8002266 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <HAL_TIM_PWM_MspInit+0x68>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	4a09      	ldr	r2, [pc, #36]	; (8002278 <HAL_TIM_PWM_MspInit+0x68>)
 8002254:	f043 0304 	orr.w	r3, r3, #4
 8002258:	6413      	str	r3, [r2, #64]	; 0x40
 800225a:	4b07      	ldr	r3, [pc, #28]	; (8002278 <HAL_TIM_PWM_MspInit+0x68>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f003 0304 	and.w	r3, r3, #4
 8002262:	60bb      	str	r3, [r7, #8]
 8002264:	68bb      	ldr	r3, [r7, #8]
}
 8002266:	bf00      	nop
 8002268:	3714      	adds	r7, #20
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	40000400 	.word	0x40000400
 8002278:	40023800 	.word	0x40023800
 800227c:	40000800 	.word	0x40000800

08002280 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a0e      	ldr	r2, [pc, #56]	; (80022c8 <HAL_TIM_Base_MspInit+0x48>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d115      	bne.n	80022be <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	4b0d      	ldr	r3, [pc, #52]	; (80022cc <HAL_TIM_Base_MspInit+0x4c>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	4a0c      	ldr	r2, [pc, #48]	; (80022cc <HAL_TIM_Base_MspInit+0x4c>)
 800229c:	f043 0320 	orr.w	r3, r3, #32
 80022a0:	6413      	str	r3, [r2, #64]	; 0x40
 80022a2:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <HAL_TIM_Base_MspInit+0x4c>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	f003 0320 	and.w	r3, r3, #32
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2100      	movs	r1, #0
 80022b2:	2037      	movs	r0, #55	; 0x37
 80022b4:	f000 fa83 	bl	80027be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80022b8:	2037      	movs	r0, #55	; 0x37
 80022ba:	f000 fa9c 	bl	80027f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80022be:	bf00      	nop
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40001400 	.word	0x40001400
 80022cc:	40023800 	.word	0x40023800

080022d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	; 0x28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a24      	ldr	r2, [pc, #144]	; (8002380 <HAL_TIM_MspPostInit+0xb0>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d11e      	bne.n	8002330 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	613b      	str	r3, [r7, #16]
 80022f6:	4b23      	ldr	r3, [pc, #140]	; (8002384 <HAL_TIM_MspPostInit+0xb4>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	4a22      	ldr	r2, [pc, #136]	; (8002384 <HAL_TIM_MspPostInit+0xb4>)
 80022fc:	f043 0304 	orr.w	r3, r3, #4
 8002300:	6313      	str	r3, [r2, #48]	; 0x30
 8002302:	4b20      	ldr	r3, [pc, #128]	; (8002384 <HAL_TIM_MspPostInit+0xb4>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	f003 0304 	and.w	r3, r3, #4
 800230a:	613b      	str	r3, [r7, #16]
 800230c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800230e:	2340      	movs	r3, #64	; 0x40
 8002310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002312:	2312      	movs	r3, #18
 8002314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800231a:	2302      	movs	r3, #2
 800231c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800231e:	2302      	movs	r3, #2
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002322:	f107 0314 	add.w	r3, r7, #20
 8002326:	4619      	mov	r1, r3
 8002328:	4817      	ldr	r0, [pc, #92]	; (8002388 <HAL_TIM_MspPostInit+0xb8>)
 800232a:	f000 fb11 	bl	8002950 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800232e:	e023      	b.n	8002378 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM4)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a15      	ldr	r2, [pc, #84]	; (800238c <HAL_TIM_MspPostInit+0xbc>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d11e      	bne.n	8002378 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	4b11      	ldr	r3, [pc, #68]	; (8002384 <HAL_TIM_MspPostInit+0xb4>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	4a10      	ldr	r2, [pc, #64]	; (8002384 <HAL_TIM_MspPostInit+0xb4>)
 8002344:	f043 0308 	orr.w	r3, r3, #8
 8002348:	6313      	str	r3, [r2, #48]	; 0x30
 800234a:	4b0e      	ldr	r3, [pc, #56]	; (8002384 <HAL_TIM_MspPostInit+0xb4>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002356:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800235a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235c:	2302      	movs	r3, #2
 800235e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002364:	2302      	movs	r3, #2
 8002366:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002368:	2302      	movs	r3, #2
 800236a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800236c:	f107 0314 	add.w	r3, r7, #20
 8002370:	4619      	mov	r1, r3
 8002372:	4807      	ldr	r0, [pc, #28]	; (8002390 <HAL_TIM_MspPostInit+0xc0>)
 8002374:	f000 faec 	bl	8002950 <HAL_GPIO_Init>
}
 8002378:	bf00      	nop
 800237a:	3728      	adds	r7, #40	; 0x28
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40000400 	.word	0x40000400
 8002384:	40023800 	.word	0x40023800
 8002388:	40020800 	.word	0x40020800
 800238c:	40000800 	.word	0x40000800
 8002390:	40020c00 	.word	0x40020c00

08002394 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002398:	4b11      	ldr	r3, [pc, #68]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 800239a:	4a12      	ldr	r2, [pc, #72]	; (80023e4 <MX_USART3_UART_Init+0x50>)
 800239c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800239e:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 80023a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023a6:	4b0e      	ldr	r3, [pc, #56]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023ac:	4b0c      	ldr	r3, [pc, #48]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023b2:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023b8:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 80023ba:	220c      	movs	r2, #12
 80023bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023be:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023c4:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023ca:	4805      	ldr	r0, [pc, #20]	; (80023e0 <MX_USART3_UART_Init+0x4c>)
 80023cc:	f003 f894 	bl	80054f8 <HAL_UART_Init>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80023d6:	f7ff f92d 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	200003d8 	.word	0x200003d8
 80023e4:	40004800 	.word	0x40004800

080023e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b08a      	sub	sp, #40	; 0x28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	f107 0314 	add.w	r3, r7, #20
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
 80023fa:	609a      	str	r2, [r3, #8]
 80023fc:	60da      	str	r2, [r3, #12]
 80023fe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a1d      	ldr	r2, [pc, #116]	; (800247c <HAL_UART_MspInit+0x94>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d134      	bne.n	8002474 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	613b      	str	r3, [r7, #16]
 800240e:	4b1c      	ldr	r3, [pc, #112]	; (8002480 <HAL_UART_MspInit+0x98>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002412:	4a1b      	ldr	r2, [pc, #108]	; (8002480 <HAL_UART_MspInit+0x98>)
 8002414:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002418:	6413      	str	r3, [r2, #64]	; 0x40
 800241a:	4b19      	ldr	r3, [pc, #100]	; (8002480 <HAL_UART_MspInit+0x98>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	4b15      	ldr	r3, [pc, #84]	; (8002480 <HAL_UART_MspInit+0x98>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	4a14      	ldr	r2, [pc, #80]	; (8002480 <HAL_UART_MspInit+0x98>)
 8002430:	f043 0308 	orr.w	r3, r3, #8
 8002434:	6313      	str	r3, [r2, #48]	; 0x30
 8002436:	4b12      	ldr	r3, [pc, #72]	; (8002480 <HAL_UART_MspInit+0x98>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002442:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002448:	2302      	movs	r3, #2
 800244a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002450:	2303      	movs	r3, #3
 8002452:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002454:	2307      	movs	r3, #7
 8002456:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002458:	f107 0314 	add.w	r3, r7, #20
 800245c:	4619      	mov	r1, r3
 800245e:	4809      	ldr	r0, [pc, #36]	; (8002484 <HAL_UART_MspInit+0x9c>)
 8002460:	f000 fa76 	bl	8002950 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002464:	2200      	movs	r2, #0
 8002466:	2100      	movs	r1, #0
 8002468:	2027      	movs	r0, #39	; 0x27
 800246a:	f000 f9a8 	bl	80027be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800246e:	2027      	movs	r0, #39	; 0x27
 8002470:	f000 f9c1 	bl	80027f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002474:	bf00      	nop
 8002476:	3728      	adds	r7, #40	; 0x28
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40004800 	.word	0x40004800
 8002480:	40023800 	.word	0x40023800
 8002484:	40020c00 	.word	0x40020c00

08002488 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002488:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800248c:	480d      	ldr	r0, [pc, #52]	; (80024c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800248e:	490e      	ldr	r1, [pc, #56]	; (80024c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002490:	4a0e      	ldr	r2, [pc, #56]	; (80024cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002494:	e002      	b.n	800249c <LoopCopyDataInit>

08002496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800249a:	3304      	adds	r3, #4

0800249c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800249c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800249e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a0:	d3f9      	bcc.n	8002496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024a2:	4a0b      	ldr	r2, [pc, #44]	; (80024d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024a4:	4c0b      	ldr	r4, [pc, #44]	; (80024d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a8:	e001      	b.n	80024ae <LoopFillZerobss>

080024aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024ac:	3204      	adds	r2, #4

080024ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b0:	d3fb      	bcc.n	80024aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024b2:	f7ff fcc1 	bl	8001e38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024b6:	f003 fe8d 	bl	80061d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ba:	f7fe ffd9 	bl	8001470 <main>
  bx  lr    
 80024be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80024cc:	08007b98 	.word	0x08007b98
  ldr r2, =_sbss
 80024d0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80024d4:	20000430 	.word	0x20000430

080024d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d8:	e7fe      	b.n	80024d8 <ADC_IRQHandler>
	...

080024dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024e0:	4b0e      	ldr	r3, [pc, #56]	; (800251c <HAL_Init+0x40>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a0d      	ldr	r2, [pc, #52]	; (800251c <HAL_Init+0x40>)
 80024e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024ec:	4b0b      	ldr	r3, [pc, #44]	; (800251c <HAL_Init+0x40>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a0a      	ldr	r2, [pc, #40]	; (800251c <HAL_Init+0x40>)
 80024f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f8:	4b08      	ldr	r3, [pc, #32]	; (800251c <HAL_Init+0x40>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a07      	ldr	r2, [pc, #28]	; (800251c <HAL_Init+0x40>)
 80024fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002502:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002504:	2003      	movs	r0, #3
 8002506:	f000 f94f 	bl	80027a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800250a:	2000      	movs	r0, #0
 800250c:	f000 f808 	bl	8002520 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002510:	f7ff fbf6 	bl	8001d00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40023c00 	.word	0x40023c00

08002520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002528:	4b12      	ldr	r3, [pc, #72]	; (8002574 <HAL_InitTick+0x54>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4b12      	ldr	r3, [pc, #72]	; (8002578 <HAL_InitTick+0x58>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	4619      	mov	r1, r3
 8002532:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002536:	fbb3 f3f1 	udiv	r3, r3, r1
 800253a:	fbb2 f3f3 	udiv	r3, r2, r3
 800253e:	4618      	mov	r0, r3
 8002540:	f000 f967 	bl	8002812 <HAL_SYSTICK_Config>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e00e      	b.n	800256c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2b0f      	cmp	r3, #15
 8002552:	d80a      	bhi.n	800256a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002554:	2200      	movs	r2, #0
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	f04f 30ff 	mov.w	r0, #4294967295
 800255c:	f000 f92f 	bl	80027be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002560:	4a06      	ldr	r2, [pc, #24]	; (800257c <HAL_InitTick+0x5c>)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	e000      	b.n	800256c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
}
 800256c:	4618      	mov	r0, r3
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20000004 	.word	0x20000004
 8002578:	2000000c 	.word	0x2000000c
 800257c:	20000008 	.word	0x20000008

08002580 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002584:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <HAL_IncTick+0x20>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	461a      	mov	r2, r3
 800258a:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <HAL_IncTick+0x24>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4413      	add	r3, r2
 8002590:	4a04      	ldr	r2, [pc, #16]	; (80025a4 <HAL_IncTick+0x24>)
 8002592:	6013      	str	r3, [r2, #0]
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	2000000c 	.word	0x2000000c
 80025a4:	2000041c 	.word	0x2000041c

080025a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  return uwTick;
 80025ac:	4b03      	ldr	r3, [pc, #12]	; (80025bc <HAL_GetTick+0x14>)
 80025ae:	681b      	ldr	r3, [r3, #0]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	2000041c 	.word	0x2000041c

080025c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c8:	f7ff ffee 	bl	80025a8 <HAL_GetTick>
 80025cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d8:	d005      	beq.n	80025e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025da:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <HAL_Delay+0x44>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	461a      	mov	r2, r3
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	4413      	add	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025e6:	bf00      	nop
 80025e8:	f7ff ffde 	bl	80025a8 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d8f7      	bhi.n	80025e8 <HAL_Delay+0x28>
  {
  }
}
 80025f8:	bf00      	nop
 80025fa:	bf00      	nop
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	2000000c 	.word	0x2000000c

08002608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002618:	4b0c      	ldr	r3, [pc, #48]	; (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002624:	4013      	ands	r3, r2
 8002626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800263a:	4a04      	ldr	r2, [pc, #16]	; (800264c <__NVIC_SetPriorityGrouping+0x44>)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	60d3      	str	r3, [r2, #12]
}
 8002640:	bf00      	nop
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002654:	4b04      	ldr	r3, [pc, #16]	; (8002668 <__NVIC_GetPriorityGrouping+0x18>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	0a1b      	lsrs	r3, r3, #8
 800265a:	f003 0307 	and.w	r3, r3, #7
}
 800265e:	4618      	mov	r0, r3
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	2b00      	cmp	r3, #0
 800267c:	db0b      	blt.n	8002696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	f003 021f 	and.w	r2, r3, #31
 8002684:	4907      	ldr	r1, [pc, #28]	; (80026a4 <__NVIC_EnableIRQ+0x38>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	095b      	lsrs	r3, r3, #5
 800268c:	2001      	movs	r0, #1
 800268e:	fa00 f202 	lsl.w	r2, r0, r2
 8002692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	e000e100 	.word	0xe000e100

080026a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	6039      	str	r1, [r7, #0]
 80026b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	db0a      	blt.n	80026d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	490c      	ldr	r1, [pc, #48]	; (80026f4 <__NVIC_SetPriority+0x4c>)
 80026c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c6:	0112      	lsls	r2, r2, #4
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	440b      	add	r3, r1
 80026cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d0:	e00a      	b.n	80026e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	4908      	ldr	r1, [pc, #32]	; (80026f8 <__NVIC_SetPriority+0x50>)
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	3b04      	subs	r3, #4
 80026e0:	0112      	lsls	r2, r2, #4
 80026e2:	b2d2      	uxtb	r2, r2
 80026e4:	440b      	add	r3, r1
 80026e6:	761a      	strb	r2, [r3, #24]
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	e000e100 	.word	0xe000e100
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b089      	sub	sp, #36	; 0x24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	f1c3 0307 	rsb	r3, r3, #7
 8002716:	2b04      	cmp	r3, #4
 8002718:	bf28      	it	cs
 800271a:	2304      	movcs	r3, #4
 800271c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	3304      	adds	r3, #4
 8002722:	2b06      	cmp	r3, #6
 8002724:	d902      	bls.n	800272c <NVIC_EncodePriority+0x30>
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3b03      	subs	r3, #3
 800272a:	e000      	b.n	800272e <NVIC_EncodePriority+0x32>
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002730:	f04f 32ff 	mov.w	r2, #4294967295
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43da      	mvns	r2, r3
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	401a      	ands	r2, r3
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002744:	f04f 31ff 	mov.w	r1, #4294967295
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	fa01 f303 	lsl.w	r3, r1, r3
 800274e:	43d9      	mvns	r1, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002754:	4313      	orrs	r3, r2
         );
}
 8002756:	4618      	mov	r0, r3
 8002758:	3724      	adds	r7, #36	; 0x24
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	3b01      	subs	r3, #1
 8002770:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002774:	d301      	bcc.n	800277a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002776:	2301      	movs	r3, #1
 8002778:	e00f      	b.n	800279a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800277a:	4a0a      	ldr	r2, [pc, #40]	; (80027a4 <SysTick_Config+0x40>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3b01      	subs	r3, #1
 8002780:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002782:	210f      	movs	r1, #15
 8002784:	f04f 30ff 	mov.w	r0, #4294967295
 8002788:	f7ff ff8e 	bl	80026a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800278c:	4b05      	ldr	r3, [pc, #20]	; (80027a4 <SysTick_Config+0x40>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002792:	4b04      	ldr	r3, [pc, #16]	; (80027a4 <SysTick_Config+0x40>)
 8002794:	2207      	movs	r2, #7
 8002796:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	e000e010 	.word	0xe000e010

080027a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff ff29 	bl	8002608 <__NVIC_SetPriorityGrouping>
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027be:	b580      	push	{r7, lr}
 80027c0:	b086      	sub	sp, #24
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	4603      	mov	r3, r0
 80027c6:	60b9      	str	r1, [r7, #8]
 80027c8:	607a      	str	r2, [r7, #4]
 80027ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027cc:	2300      	movs	r3, #0
 80027ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027d0:	f7ff ff3e 	bl	8002650 <__NVIC_GetPriorityGrouping>
 80027d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	68b9      	ldr	r1, [r7, #8]
 80027da:	6978      	ldr	r0, [r7, #20]
 80027dc:	f7ff ff8e 	bl	80026fc <NVIC_EncodePriority>
 80027e0:	4602      	mov	r2, r0
 80027e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e6:	4611      	mov	r1, r2
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff ff5d 	bl	80026a8 <__NVIC_SetPriority>
}
 80027ee:	bf00      	nop
 80027f0:	3718      	adds	r7, #24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b082      	sub	sp, #8
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	4603      	mov	r3, r0
 80027fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff ff31 	bl	800266c <__NVIC_EnableIRQ>
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b082      	sub	sp, #8
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff ffa2 	bl	8002764 <SysTick_Config>
 8002820:	4603      	mov	r3, r0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b084      	sub	sp, #16
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002836:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002838:	f7ff feb6 	bl	80025a8 <HAL_GetTick>
 800283c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d008      	beq.n	800285c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2280      	movs	r2, #128	; 0x80
 800284e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e052      	b.n	8002902 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0216 	bic.w	r2, r2, #22
 800286a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695a      	ldr	r2, [r3, #20]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800287a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002880:	2b00      	cmp	r3, #0
 8002882:	d103      	bne.n	800288c <HAL_DMA_Abort+0x62>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002888:	2b00      	cmp	r3, #0
 800288a:	d007      	beq.n	800289c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 0208 	bic.w	r2, r2, #8
 800289a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f022 0201 	bic.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028ac:	e013      	b.n	80028d6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028ae:	f7ff fe7b 	bl	80025a8 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b05      	cmp	r3, #5
 80028ba:	d90c      	bls.n	80028d6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2220      	movs	r2, #32
 80028c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2203      	movs	r2, #3
 80028ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e015      	b.n	8002902 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d1e4      	bne.n	80028ae <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028e8:	223f      	movs	r2, #63	; 0x3f
 80028ea:	409a      	lsls	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d004      	beq.n	8002928 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2280      	movs	r2, #128	; 0x80
 8002922:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e00c      	b.n	8002942 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2205      	movs	r2, #5
 800292c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 0201 	bic.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002950:	b480      	push	{r7}
 8002952:	b089      	sub	sp, #36	; 0x24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800295e:	2300      	movs	r3, #0
 8002960:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002962:	2300      	movs	r3, #0
 8002964:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002966:	2300      	movs	r3, #0
 8002968:	61fb      	str	r3, [r7, #28]
 800296a:	e16b      	b.n	8002c44 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800296c:	2201      	movs	r2, #1
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	4013      	ands	r3, r2
 800297e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	429a      	cmp	r2, r3
 8002986:	f040 815a 	bne.w	8002c3e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f003 0303 	and.w	r3, r3, #3
 8002992:	2b01      	cmp	r3, #1
 8002994:	d005      	beq.n	80029a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d130      	bne.n	8002a04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	2203      	movs	r2, #3
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	43db      	mvns	r3, r3
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	4013      	ands	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029d8:	2201      	movs	r2, #1
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	091b      	lsrs	r3, r3, #4
 80029ee:	f003 0201 	and.w	r2, r3, #1
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 0303 	and.w	r3, r3, #3
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d017      	beq.n	8002a40 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	2203      	movs	r2, #3
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	43db      	mvns	r3, r3
 8002a22:	69ba      	ldr	r2, [r7, #24]
 8002a24:	4013      	ands	r3, r2
 8002a26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d123      	bne.n	8002a94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	08da      	lsrs	r2, r3, #3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3208      	adds	r2, #8
 8002a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	220f      	movs	r2, #15
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	08da      	lsrs	r2, r3, #3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	3208      	adds	r2, #8
 8002a8e:	69b9      	ldr	r1, [r7, #24]
 8002a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	2203      	movs	r2, #3
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 0203 	and.w	r2, r3, #3
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 80b4 	beq.w	8002c3e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	4b60      	ldr	r3, [pc, #384]	; (8002c5c <HAL_GPIO_Init+0x30c>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	4a5f      	ldr	r2, [pc, #380]	; (8002c5c <HAL_GPIO_Init+0x30c>)
 8002ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ae6:	4b5d      	ldr	r3, [pc, #372]	; (8002c5c <HAL_GPIO_Init+0x30c>)
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002af2:	4a5b      	ldr	r2, [pc, #364]	; (8002c60 <HAL_GPIO_Init+0x310>)
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	089b      	lsrs	r3, r3, #2
 8002af8:	3302      	adds	r3, #2
 8002afa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	220f      	movs	r2, #15
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4013      	ands	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a52      	ldr	r2, [pc, #328]	; (8002c64 <HAL_GPIO_Init+0x314>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d02b      	beq.n	8002b76 <HAL_GPIO_Init+0x226>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a51      	ldr	r2, [pc, #324]	; (8002c68 <HAL_GPIO_Init+0x318>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d025      	beq.n	8002b72 <HAL_GPIO_Init+0x222>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a50      	ldr	r2, [pc, #320]	; (8002c6c <HAL_GPIO_Init+0x31c>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d01f      	beq.n	8002b6e <HAL_GPIO_Init+0x21e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a4f      	ldr	r2, [pc, #316]	; (8002c70 <HAL_GPIO_Init+0x320>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d019      	beq.n	8002b6a <HAL_GPIO_Init+0x21a>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a4e      	ldr	r2, [pc, #312]	; (8002c74 <HAL_GPIO_Init+0x324>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d013      	beq.n	8002b66 <HAL_GPIO_Init+0x216>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a4d      	ldr	r2, [pc, #308]	; (8002c78 <HAL_GPIO_Init+0x328>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00d      	beq.n	8002b62 <HAL_GPIO_Init+0x212>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a4c      	ldr	r2, [pc, #304]	; (8002c7c <HAL_GPIO_Init+0x32c>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d007      	beq.n	8002b5e <HAL_GPIO_Init+0x20e>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a4b      	ldr	r2, [pc, #300]	; (8002c80 <HAL_GPIO_Init+0x330>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d101      	bne.n	8002b5a <HAL_GPIO_Init+0x20a>
 8002b56:	2307      	movs	r3, #7
 8002b58:	e00e      	b.n	8002b78 <HAL_GPIO_Init+0x228>
 8002b5a:	2308      	movs	r3, #8
 8002b5c:	e00c      	b.n	8002b78 <HAL_GPIO_Init+0x228>
 8002b5e:	2306      	movs	r3, #6
 8002b60:	e00a      	b.n	8002b78 <HAL_GPIO_Init+0x228>
 8002b62:	2305      	movs	r3, #5
 8002b64:	e008      	b.n	8002b78 <HAL_GPIO_Init+0x228>
 8002b66:	2304      	movs	r3, #4
 8002b68:	e006      	b.n	8002b78 <HAL_GPIO_Init+0x228>
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e004      	b.n	8002b78 <HAL_GPIO_Init+0x228>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e002      	b.n	8002b78 <HAL_GPIO_Init+0x228>
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <HAL_GPIO_Init+0x228>
 8002b76:	2300      	movs	r3, #0
 8002b78:	69fa      	ldr	r2, [r7, #28]
 8002b7a:	f002 0203 	and.w	r2, r2, #3
 8002b7e:	0092      	lsls	r2, r2, #2
 8002b80:	4093      	lsls	r3, r2
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b88:	4935      	ldr	r1, [pc, #212]	; (8002c60 <HAL_GPIO_Init+0x310>)
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	089b      	lsrs	r3, r3, #2
 8002b8e:	3302      	adds	r3, #2
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b96:	4b3b      	ldr	r3, [pc, #236]	; (8002c84 <HAL_GPIO_Init+0x334>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	43db      	mvns	r3, r3
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bba:	4a32      	ldr	r2, [pc, #200]	; (8002c84 <HAL_GPIO_Init+0x334>)
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002bc0:	4b30      	ldr	r3, [pc, #192]	; (8002c84 <HAL_GPIO_Init+0x334>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d003      	beq.n	8002be4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002be4:	4a27      	ldr	r2, [pc, #156]	; (8002c84 <HAL_GPIO_Init+0x334>)
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bea:	4b26      	ldr	r3, [pc, #152]	; (8002c84 <HAL_GPIO_Init+0x334>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c0e:	4a1d      	ldr	r2, [pc, #116]	; (8002c84 <HAL_GPIO_Init+0x334>)
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c14:	4b1b      	ldr	r3, [pc, #108]	; (8002c84 <HAL_GPIO_Init+0x334>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	4013      	ands	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c38:	4a12      	ldr	r2, [pc, #72]	; (8002c84 <HAL_GPIO_Init+0x334>)
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	3301      	adds	r3, #1
 8002c42:	61fb      	str	r3, [r7, #28]
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	2b0f      	cmp	r3, #15
 8002c48:	f67f ae90 	bls.w	800296c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c4c:	bf00      	nop
 8002c4e:	bf00      	nop
 8002c50:	3724      	adds	r7, #36	; 0x24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	40013800 	.word	0x40013800
 8002c64:	40020000 	.word	0x40020000
 8002c68:	40020400 	.word	0x40020400
 8002c6c:	40020800 	.word	0x40020800
 8002c70:	40020c00 	.word	0x40020c00
 8002c74:	40021000 	.word	0x40021000
 8002c78:	40021400 	.word	0x40021400
 8002c7c:	40021800 	.word	0x40021800
 8002c80:	40021c00 	.word	0x40021c00
 8002c84:	40013c00 	.word	0x40013c00

08002c88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	460b      	mov	r3, r1
 8002c92:	807b      	strh	r3, [r7, #2]
 8002c94:	4613      	mov	r3, r2
 8002c96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c98:	787b      	ldrb	r3, [r7, #1]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d003      	beq.n	8002ca6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c9e:	887a      	ldrh	r2, [r7, #2]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ca4:	e003      	b.n	8002cae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ca6:	887b      	ldrh	r3, [r7, #2]
 8002ca8:	041a      	lsls	r2, r3, #16
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	619a      	str	r2, [r3, #24]
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e12b      	b.n	8002f26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d106      	bne.n	8002ce8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7fe fb7c 	bl	80013e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2224      	movs	r2, #36	; 0x24
 8002cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f022 0201 	bic.w	r2, r2, #1
 8002cfe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d20:	f001 fcf6 	bl	8004710 <HAL_RCC_GetPCLK1Freq>
 8002d24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	4a81      	ldr	r2, [pc, #516]	; (8002f30 <HAL_I2C_Init+0x274>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d807      	bhi.n	8002d40 <HAL_I2C_Init+0x84>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4a80      	ldr	r2, [pc, #512]	; (8002f34 <HAL_I2C_Init+0x278>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	bf94      	ite	ls
 8002d38:	2301      	movls	r3, #1
 8002d3a:	2300      	movhi	r3, #0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	e006      	b.n	8002d4e <HAL_I2C_Init+0x92>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	4a7d      	ldr	r2, [pc, #500]	; (8002f38 <HAL_I2C_Init+0x27c>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	bf94      	ite	ls
 8002d48:	2301      	movls	r3, #1
 8002d4a:	2300      	movhi	r3, #0
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e0e7      	b.n	8002f26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	4a78      	ldr	r2, [pc, #480]	; (8002f3c <HAL_I2C_Init+0x280>)
 8002d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5e:	0c9b      	lsrs	r3, r3, #18
 8002d60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	4a6a      	ldr	r2, [pc, #424]	; (8002f30 <HAL_I2C_Init+0x274>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d802      	bhi.n	8002d90 <HAL_I2C_Init+0xd4>
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	e009      	b.n	8002da4 <HAL_I2C_Init+0xe8>
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d96:	fb02 f303 	mul.w	r3, r2, r3
 8002d9a:	4a69      	ldr	r2, [pc, #420]	; (8002f40 <HAL_I2C_Init+0x284>)
 8002d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002da0:	099b      	lsrs	r3, r3, #6
 8002da2:	3301      	adds	r3, #1
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	6812      	ldr	r2, [r2, #0]
 8002da8:	430b      	orrs	r3, r1
 8002daa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002db6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	495c      	ldr	r1, [pc, #368]	; (8002f30 <HAL_I2C_Init+0x274>)
 8002dc0:	428b      	cmp	r3, r1
 8002dc2:	d819      	bhi.n	8002df8 <HAL_I2C_Init+0x13c>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	1e59      	subs	r1, r3, #1
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dd2:	1c59      	adds	r1, r3, #1
 8002dd4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002dd8:	400b      	ands	r3, r1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00a      	beq.n	8002df4 <HAL_I2C_Init+0x138>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	1e59      	subs	r1, r3, #1
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dec:	3301      	adds	r3, #1
 8002dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002df2:	e051      	b.n	8002e98 <HAL_I2C_Init+0x1dc>
 8002df4:	2304      	movs	r3, #4
 8002df6:	e04f      	b.n	8002e98 <HAL_I2C_Init+0x1dc>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d111      	bne.n	8002e24 <HAL_I2C_Init+0x168>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	1e58      	subs	r0, r3, #1
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6859      	ldr	r1, [r3, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	440b      	add	r3, r1
 8002e0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e12:	3301      	adds	r3, #1
 8002e14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	bf0c      	ite	eq
 8002e1c:	2301      	moveq	r3, #1
 8002e1e:	2300      	movne	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	e012      	b.n	8002e4a <HAL_I2C_Init+0x18e>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	1e58      	subs	r0, r3, #1
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6859      	ldr	r1, [r3, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	0099      	lsls	r1, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	bf0c      	ite	eq
 8002e44:	2301      	moveq	r3, #1
 8002e46:	2300      	movne	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_I2C_Init+0x196>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e022      	b.n	8002e98 <HAL_I2C_Init+0x1dc>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10e      	bne.n	8002e78 <HAL_I2C_Init+0x1bc>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	1e58      	subs	r0, r3, #1
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6859      	ldr	r1, [r3, #4]
 8002e62:	460b      	mov	r3, r1
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	440b      	add	r3, r1
 8002e68:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e76:	e00f      	b.n	8002e98 <HAL_I2C_Init+0x1dc>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	1e58      	subs	r0, r3, #1
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6859      	ldr	r1, [r3, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	0099      	lsls	r1, r3, #2
 8002e88:	440b      	add	r3, r1
 8002e8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e8e:	3301      	adds	r3, #1
 8002e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e98:	6879      	ldr	r1, [r7, #4]
 8002e9a:	6809      	ldr	r1, [r1, #0]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69da      	ldr	r2, [r3, #28]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002ec6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	6911      	ldr	r1, [r2, #16]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	68d2      	ldr	r2, [r2, #12]
 8002ed2:	4311      	orrs	r1, r2
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6812      	ldr	r2, [r2, #0]
 8002ed8:	430b      	orrs	r3, r1
 8002eda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695a      	ldr	r2, [r3, #20]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0201 	orr.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2220      	movs	r2, #32
 8002f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	000186a0 	.word	0x000186a0
 8002f34:	001e847f 	.word	0x001e847f
 8002f38:	003d08ff 	.word	0x003d08ff
 8002f3c:	431bde83 	.word	0x431bde83
 8002f40:	10624dd3 	.word	0x10624dd3

08002f44 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b088      	sub	sp, #32
 8002f48:	af02      	add	r7, sp, #8
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	460b      	mov	r3, r1
 8002f52:	817b      	strh	r3, [r7, #10]
 8002f54:	4613      	mov	r3, r2
 8002f56:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f58:	f7ff fb26 	bl	80025a8 <HAL_GetTick>
 8002f5c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b20      	cmp	r3, #32
 8002f68:	f040 80e0 	bne.w	800312c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	9300      	str	r3, [sp, #0]
 8002f70:	2319      	movs	r3, #25
 8002f72:	2201      	movs	r2, #1
 8002f74:	4970      	ldr	r1, [pc, #448]	; (8003138 <HAL_I2C_Master_Transmit+0x1f4>)
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 fda0 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f82:	2302      	movs	r3, #2
 8002f84:	e0d3      	b.n	800312e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d101      	bne.n	8002f94 <HAL_I2C_Master_Transmit+0x50>
 8002f90:	2302      	movs	r3, #2
 8002f92:	e0cc      	b.n	800312e <HAL_I2C_Master_Transmit+0x1ea>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d007      	beq.n	8002fba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f042 0201 	orr.w	r2, r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fc8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2221      	movs	r2, #33	; 0x21
 8002fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2210      	movs	r2, #16
 8002fd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	893a      	ldrh	r2, [r7, #8]
 8002fea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4a50      	ldr	r2, [pc, #320]	; (800313c <HAL_I2C_Master_Transmit+0x1f8>)
 8002ffa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ffc:	8979      	ldrh	r1, [r7, #10]
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	6a3a      	ldr	r2, [r7, #32]
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 fbf0 	bl	80037e8 <I2C_MasterRequestWrite>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e08d      	b.n	800312e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003012:	2300      	movs	r3, #0
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	695b      	ldr	r3, [r3, #20]
 800301c:	613b      	str	r3, [r7, #16]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	613b      	str	r3, [r7, #16]
 8003026:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003028:	e066      	b.n	80030f8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800302a:	697a      	ldr	r2, [r7, #20]
 800302c:	6a39      	ldr	r1, [r7, #32]
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 fe1a 	bl	8003c68 <I2C_WaitOnTXEFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00d      	beq.n	8003056 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303e:	2b04      	cmp	r3, #4
 8003040:	d107      	bne.n	8003052 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003050:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e06b      	b.n	800312e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305a:	781a      	ldrb	r2, [r3, #0]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003066:	1c5a      	adds	r2, r3, #1
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003070:	b29b      	uxth	r3, r3
 8003072:	3b01      	subs	r3, #1
 8003074:	b29a      	uxth	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800307e:	3b01      	subs	r3, #1
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b04      	cmp	r3, #4
 8003092:	d11b      	bne.n	80030cc <HAL_I2C_Master_Transmit+0x188>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003098:	2b00      	cmp	r3, #0
 800309a:	d017      	beq.n	80030cc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	781a      	ldrb	r2, [r3, #0]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	1c5a      	adds	r2, r3, #1
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	3b01      	subs	r3, #1
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	6a39      	ldr	r1, [r7, #32]
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f000 fe0a 	bl	8003cea <I2C_WaitOnBTFFlagUntilTimeout>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00d      	beq.n	80030f8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d107      	bne.n	80030f4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030f2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e01a      	b.n	800312e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d194      	bne.n	800302a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800310e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	e000      	b.n	800312e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800312c:	2302      	movs	r3, #2
  }
}
 800312e:	4618      	mov	r0, r3
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	00100002 	.word	0x00100002
 800313c:	ffff0000 	.word	0xffff0000

08003140 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b08c      	sub	sp, #48	; 0x30
 8003144:	af02      	add	r7, sp, #8
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	4608      	mov	r0, r1
 800314a:	4611      	mov	r1, r2
 800314c:	461a      	mov	r2, r3
 800314e:	4603      	mov	r3, r0
 8003150:	817b      	strh	r3, [r7, #10]
 8003152:	460b      	mov	r3, r1
 8003154:	813b      	strh	r3, [r7, #8]
 8003156:	4613      	mov	r3, r2
 8003158:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800315a:	f7ff fa25 	bl	80025a8 <HAL_GetTick>
 800315e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b20      	cmp	r3, #32
 800316a:	f040 8208 	bne.w	800357e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800316e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	2319      	movs	r3, #25
 8003174:	2201      	movs	r2, #1
 8003176:	497b      	ldr	r1, [pc, #492]	; (8003364 <HAL_I2C_Mem_Read+0x224>)
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 fc9f 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003184:	2302      	movs	r3, #2
 8003186:	e1fb      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <HAL_I2C_Mem_Read+0x56>
 8003192:	2302      	movs	r3, #2
 8003194:	e1f4      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d007      	beq.n	80031bc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0201 	orr.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2222      	movs	r2, #34	; 0x22
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2240      	movs	r2, #64	; 0x40
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80031ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4a5b      	ldr	r2, [pc, #364]	; (8003368 <HAL_I2C_Mem_Read+0x228>)
 80031fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031fe:	88f8      	ldrh	r0, [r7, #6]
 8003200:	893a      	ldrh	r2, [r7, #8]
 8003202:	8979      	ldrh	r1, [r7, #10]
 8003204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003206:	9301      	str	r3, [sp, #4]
 8003208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	4603      	mov	r3, r0
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 fb6c 	bl	80038ec <I2C_RequestMemoryRead>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e1b0      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003222:	2b00      	cmp	r3, #0
 8003224:	d113      	bne.n	800324e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003226:	2300      	movs	r3, #0
 8003228:	623b      	str	r3, [r7, #32]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	623b      	str	r3, [r7, #32]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	623b      	str	r3, [r7, #32]
 800323a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	e184      	b.n	8003558 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003252:	2b01      	cmp	r3, #1
 8003254:	d11b      	bne.n	800328e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003264:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003266:	2300      	movs	r3, #0
 8003268:	61fb      	str	r3, [r7, #28]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	695b      	ldr	r3, [r3, #20]
 8003270:	61fb      	str	r3, [r7, #28]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	61fb      	str	r3, [r7, #28]
 800327a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	e164      	b.n	8003558 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003292:	2b02      	cmp	r3, #2
 8003294:	d11b      	bne.n	80032ce <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032b6:	2300      	movs	r3, #0
 80032b8:	61bb      	str	r3, [r7, #24]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	61bb      	str	r3, [r7, #24]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	61bb      	str	r3, [r7, #24]
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	e144      	b.n	8003558 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80032e4:	e138      	b.n	8003558 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	f200 80f1 	bhi.w	80034d2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d123      	bne.n	8003340 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032fc:	68f8      	ldr	r0, [r7, #12]
 80032fe:	f000 fd35 	bl	8003d6c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d001      	beq.n	800330c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e139      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691a      	ldr	r2, [r3, #16]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331e:	1c5a      	adds	r2, r3, #1
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003334:	b29b      	uxth	r3, r3
 8003336:	3b01      	subs	r3, #1
 8003338:	b29a      	uxth	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800333e:	e10b      	b.n	8003558 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003344:	2b02      	cmp	r3, #2
 8003346:	d14e      	bne.n	80033e6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800334e:	2200      	movs	r2, #0
 8003350:	4906      	ldr	r1, [pc, #24]	; (800336c <HAL_I2C_Mem_Read+0x22c>)
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 fbb2 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d008      	beq.n	8003370 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e10e      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
 8003362:	bf00      	nop
 8003364:	00100002 	.word	0x00100002
 8003368:	ffff0000 	.word	0xffff0000
 800336c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800337e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003392:	1c5a      	adds	r2, r3, #1
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339c:	3b01      	subs	r3, #1
 800339e:	b29a      	uxth	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	b2d2      	uxtb	r2, r2
 80033be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c4:	1c5a      	adds	r2, r3, #1
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ce:	3b01      	subs	r3, #1
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80033e4:	e0b8      	b.n	8003558 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ec:	2200      	movs	r2, #0
 80033ee:	4966      	ldr	r1, [pc, #408]	; (8003588 <HAL_I2C_Mem_Read+0x448>)
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 fb63 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e0bf      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800340e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	691a      	ldr	r2, [r3, #16]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	b2d2      	uxtb	r2, r2
 800341c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003422:	1c5a      	adds	r2, r3, #1
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003438:	b29b      	uxth	r3, r3
 800343a:	3b01      	subs	r3, #1
 800343c:	b29a      	uxth	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003444:	9300      	str	r3, [sp, #0]
 8003446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003448:	2200      	movs	r2, #0
 800344a:	494f      	ldr	r1, [pc, #316]	; (8003588 <HAL_I2C_Mem_Read+0x448>)
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 fb35 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e091      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800346a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	691a      	ldr	r2, [r3, #16]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003476:	b2d2      	uxtb	r2, r2
 8003478:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347e:	1c5a      	adds	r2, r3, #1
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003488:	3b01      	subs	r3, #1
 800348a:	b29a      	uxth	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003494:	b29b      	uxth	r3, r3
 8003496:	3b01      	subs	r3, #1
 8003498:	b29a      	uxth	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	691a      	ldr	r2, [r3, #16]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a8:	b2d2      	uxtb	r2, r2
 80034aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	1c5a      	adds	r2, r3, #1
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ba:	3b01      	subs	r3, #1
 80034bc:	b29a      	uxth	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	3b01      	subs	r3, #1
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034d0:	e042      	b.n	8003558 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 fc48 	bl	8003d6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e04c      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	691a      	ldr	r2, [r3, #16]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f0:	b2d2      	uxtb	r2, r2
 80034f2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f8:	1c5a      	adds	r2, r3, #1
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003502:	3b01      	subs	r3, #1
 8003504:	b29a      	uxth	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800350e:	b29b      	uxth	r3, r3
 8003510:	3b01      	subs	r3, #1
 8003512:	b29a      	uxth	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	695b      	ldr	r3, [r3, #20]
 800351e:	f003 0304 	and.w	r3, r3, #4
 8003522:	2b04      	cmp	r3, #4
 8003524:	d118      	bne.n	8003558 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	691a      	ldr	r2, [r3, #16]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	1c5a      	adds	r2, r3, #1
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003542:	3b01      	subs	r3, #1
 8003544:	b29a      	uxth	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355c:	2b00      	cmp	r3, #0
 800355e:	f47f aec2 	bne.w	80032e6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2220      	movs	r2, #32
 8003566:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	e000      	b.n	8003580 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800357e:	2302      	movs	r3, #2
  }
}
 8003580:	4618      	mov	r0, r3
 8003582:	3728      	adds	r7, #40	; 0x28
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	00010004 	.word	0x00010004

0800358c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b08a      	sub	sp, #40	; 0x28
 8003590:	af02      	add	r7, sp, #8
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	607a      	str	r2, [r7, #4]
 8003596:	603b      	str	r3, [r7, #0]
 8003598:	460b      	mov	r3, r1
 800359a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800359c:	f7ff f804 	bl	80025a8 <HAL_GetTick>
 80035a0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80035a2:	2301      	movs	r3, #1
 80035a4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b20      	cmp	r3, #32
 80035b0:	f040 8111 	bne.w	80037d6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	2319      	movs	r3, #25
 80035ba:	2201      	movs	r2, #1
 80035bc:	4988      	ldr	r1, [pc, #544]	; (80037e0 <HAL_I2C_IsDeviceReady+0x254>)
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f000 fa7c 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80035ca:	2302      	movs	r3, #2
 80035cc:	e104      	b.n	80037d8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d101      	bne.n	80035dc <HAL_I2C_IsDeviceReady+0x50>
 80035d8:	2302      	movs	r3, #2
 80035da:	e0fd      	b.n	80037d8 <HAL_I2C_IsDeviceReady+0x24c>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d007      	beq.n	8003602 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f042 0201 	orr.w	r2, r2, #1
 8003600:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003610:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2224      	movs	r2, #36	; 0x24
 8003616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4a70      	ldr	r2, [pc, #448]	; (80037e4 <HAL_I2C_IsDeviceReady+0x258>)
 8003624:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003634:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	9300      	str	r3, [sp, #0]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	2200      	movs	r2, #0
 800363e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 fa3a 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00d      	beq.n	800366a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003658:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800365c:	d103      	bne.n	8003666 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003664:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e0b6      	b.n	80037d8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800366a:	897b      	ldrh	r3, [r7, #10]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	461a      	mov	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003678:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800367a:	f7fe ff95 	bl	80025a8 <HAL_GetTick>
 800367e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b02      	cmp	r3, #2
 800368c:	bf0c      	ite	eq
 800368e:	2301      	moveq	r3, #1
 8003690:	2300      	movne	r3, #0
 8003692:	b2db      	uxtb	r3, r3
 8003694:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a4:	bf0c      	ite	eq
 80036a6:	2301      	moveq	r3, #1
 80036a8:	2300      	movne	r3, #0
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80036ae:	e025      	b.n	80036fc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80036b0:	f7fe ff7a 	bl	80025a8 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d302      	bcc.n	80036c6 <HAL_I2C_IsDeviceReady+0x13a>
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d103      	bne.n	80036ce <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	22a0      	movs	r2, #160	; 0xa0
 80036ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b02      	cmp	r3, #2
 80036da:	bf0c      	ite	eq
 80036dc:	2301      	moveq	r3, #1
 80036de:	2300      	movne	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036f2:	bf0c      	ite	eq
 80036f4:	2301      	moveq	r3, #1
 80036f6:	2300      	movne	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2ba0      	cmp	r3, #160	; 0xa0
 8003706:	d005      	beq.n	8003714 <HAL_I2C_IsDeviceReady+0x188>
 8003708:	7dfb      	ldrb	r3, [r7, #23]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d102      	bne.n	8003714 <HAL_I2C_IsDeviceReady+0x188>
 800370e:	7dbb      	ldrb	r3, [r7, #22]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0cd      	beq.n	80036b0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b02      	cmp	r3, #2
 8003728:	d129      	bne.n	800377e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003738:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800373a:	2300      	movs	r3, #0
 800373c:	613b      	str	r3, [r7, #16]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	613b      	str	r3, [r7, #16]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	613b      	str	r3, [r7, #16]
 800374e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	2319      	movs	r3, #25
 8003756:	2201      	movs	r2, #1
 8003758:	4921      	ldr	r1, [pc, #132]	; (80037e0 <HAL_I2C_IsDeviceReady+0x254>)
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 f9ae 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e036      	b.n	80037d8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2220      	movs	r2, #32
 800376e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800377a:	2300      	movs	r3, #0
 800377c:	e02c      	b.n	80037d8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800378c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003796:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	9300      	str	r3, [sp, #0]
 800379c:	2319      	movs	r3, #25
 800379e:	2201      	movs	r2, #1
 80037a0:	490f      	ldr	r1, [pc, #60]	; (80037e0 <HAL_I2C_IsDeviceReady+0x254>)
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 f98a 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e012      	b.n	80037d8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	3301      	adds	r3, #1
 80037b6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	429a      	cmp	r2, r3
 80037be:	f4ff af32 	bcc.w	8003626 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2220      	movs	r2, #32
 80037c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80037d6:	2302      	movs	r3, #2
  }
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3720      	adds	r7, #32
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	00100002 	.word	0x00100002
 80037e4:	ffff0000 	.word	0xffff0000

080037e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b088      	sub	sp, #32
 80037ec:	af02      	add	r7, sp, #8
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	607a      	str	r2, [r7, #4]
 80037f2:	603b      	str	r3, [r7, #0]
 80037f4:	460b      	mov	r3, r1
 80037f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	2b08      	cmp	r3, #8
 8003802:	d006      	beq.n	8003812 <I2C_MasterRequestWrite+0x2a>
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2b01      	cmp	r3, #1
 8003808:	d003      	beq.n	8003812 <I2C_MasterRequestWrite+0x2a>
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003810:	d108      	bne.n	8003824 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003820:	601a      	str	r2, [r3, #0]
 8003822:	e00b      	b.n	800383c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003828:	2b12      	cmp	r3, #18
 800382a:	d107      	bne.n	800383c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800383a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 f937 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00d      	beq.n	8003870 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003862:	d103      	bne.n	800386c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f44f 7200 	mov.w	r2, #512	; 0x200
 800386a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e035      	b.n	80038dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003878:	d108      	bne.n	800388c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800387a:	897b      	ldrh	r3, [r7, #10]
 800387c:	b2db      	uxtb	r3, r3
 800387e:	461a      	mov	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003888:	611a      	str	r2, [r3, #16]
 800388a:	e01b      	b.n	80038c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800388c:	897b      	ldrh	r3, [r7, #10]
 800388e:	11db      	asrs	r3, r3, #7
 8003890:	b2db      	uxtb	r3, r3
 8003892:	f003 0306 	and.w	r3, r3, #6
 8003896:	b2db      	uxtb	r3, r3
 8003898:	f063 030f 	orn	r3, r3, #15
 800389c:	b2da      	uxtb	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	490e      	ldr	r1, [pc, #56]	; (80038e4 <I2C_MasterRequestWrite+0xfc>)
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 f95d 	bl	8003b6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e010      	b.n	80038dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80038ba:	897b      	ldrh	r3, [r7, #10]
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	4907      	ldr	r1, [pc, #28]	; (80038e8 <I2C_MasterRequestWrite+0x100>)
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 f94d 	bl	8003b6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	00010008 	.word	0x00010008
 80038e8:	00010002 	.word	0x00010002

080038ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b088      	sub	sp, #32
 80038f0:	af02      	add	r7, sp, #8
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	4608      	mov	r0, r1
 80038f6:	4611      	mov	r1, r2
 80038f8:	461a      	mov	r2, r3
 80038fa:	4603      	mov	r3, r0
 80038fc:	817b      	strh	r3, [r7, #10]
 80038fe:	460b      	mov	r3, r1
 8003900:	813b      	strh	r3, [r7, #8]
 8003902:	4613      	mov	r3, r2
 8003904:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003914:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003924:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	6a3b      	ldr	r3, [r7, #32]
 800392c:	2200      	movs	r2, #0
 800392e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 f8c2 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00d      	beq.n	800395a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800394c:	d103      	bne.n	8003956 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003954:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e0aa      	b.n	8003ab0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800395a:	897b      	ldrh	r3, [r7, #10]
 800395c:	b2db      	uxtb	r3, r3
 800395e:	461a      	mov	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003968:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800396a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396c:	6a3a      	ldr	r2, [r7, #32]
 800396e:	4952      	ldr	r1, [pc, #328]	; (8003ab8 <I2C_RequestMemoryRead+0x1cc>)
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f8fa 	bl	8003b6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e097      	b.n	8003ab0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003980:	2300      	movs	r3, #0
 8003982:	617b      	str	r3, [r7, #20]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	617b      	str	r3, [r7, #20]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	617b      	str	r3, [r7, #20]
 8003994:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003996:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003998:	6a39      	ldr	r1, [r7, #32]
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 f964 	bl	8003c68 <I2C_WaitOnTXEFlagUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00d      	beq.n	80039c2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d107      	bne.n	80039be <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e076      	b.n	8003ab0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039c2:	88fb      	ldrh	r3, [r7, #6]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d105      	bne.n	80039d4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039c8:	893b      	ldrh	r3, [r7, #8]
 80039ca:	b2da      	uxtb	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	611a      	str	r2, [r3, #16]
 80039d2:	e021      	b.n	8003a18 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80039d4:	893b      	ldrh	r3, [r7, #8]
 80039d6:	0a1b      	lsrs	r3, r3, #8
 80039d8:	b29b      	uxth	r3, r3
 80039da:	b2da      	uxtb	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e4:	6a39      	ldr	r1, [r7, #32]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 f93e 	bl	8003c68 <I2C_WaitOnTXEFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d107      	bne.n	8003a0a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e050      	b.n	8003ab0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a0e:	893b      	ldrh	r3, [r7, #8]
 8003a10:	b2da      	uxtb	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a1a:	6a39      	ldr	r1, [r7, #32]
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f923 	bl	8003c68 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00d      	beq.n	8003a44 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2c:	2b04      	cmp	r3, #4
 8003a2e:	d107      	bne.n	8003a40 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e035      	b.n	8003ab0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a52:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f82b 	bl	8003abc <I2C_WaitOnFlagUntilTimeout>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00d      	beq.n	8003a88 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a7a:	d103      	bne.n	8003a84 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e013      	b.n	8003ab0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a88:	897b      	ldrh	r3, [r7, #10]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	f043 0301 	orr.w	r3, r3, #1
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9a:	6a3a      	ldr	r2, [r7, #32]
 8003a9c:	4906      	ldr	r1, [pc, #24]	; (8003ab8 <I2C_RequestMemoryRead+0x1cc>)
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 f863 	bl	8003b6a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e000      	b.n	8003ab0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	00010002 	.word	0x00010002

08003abc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	603b      	str	r3, [r7, #0]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003acc:	e025      	b.n	8003b1a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad4:	d021      	beq.n	8003b1a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ad6:	f7fe fd67 	bl	80025a8 <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d302      	bcc.n	8003aec <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d116      	bne.n	8003b1a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2220      	movs	r2, #32
 8003af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b06:	f043 0220 	orr.w	r2, r3, #32
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e023      	b.n	8003b62 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	0c1b      	lsrs	r3, r3, #16
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d10d      	bne.n	8003b40 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	43da      	mvns	r2, r3
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	bf0c      	ite	eq
 8003b36:	2301      	moveq	r3, #1
 8003b38:	2300      	movne	r3, #0
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	e00c      	b.n	8003b5a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	43da      	mvns	r2, r3
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	bf0c      	ite	eq
 8003b52:	2301      	moveq	r3, #1
 8003b54:	2300      	movne	r3, #0
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	461a      	mov	r2, r3
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d0b6      	beq.n	8003ace <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b084      	sub	sp, #16
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	60f8      	str	r0, [r7, #12]
 8003b72:	60b9      	str	r1, [r7, #8]
 8003b74:	607a      	str	r2, [r7, #4]
 8003b76:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b78:	e051      	b.n	8003c1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b88:	d123      	bne.n	8003bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b98:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ba2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2220      	movs	r2, #32
 8003bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	f043 0204 	orr.w	r2, r3, #4
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e046      	b.n	8003c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd8:	d021      	beq.n	8003c1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bda:	f7fe fce5 	bl	80025a8 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d302      	bcc.n	8003bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d116      	bne.n	8003c1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	f043 0220 	orr.w	r2, r3, #32
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e020      	b.n	8003c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	0c1b      	lsrs	r3, r3, #16
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d10c      	bne.n	8003c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	43da      	mvns	r2, r3
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	4013      	ands	r3, r2
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	bf14      	ite	ne
 8003c3a:	2301      	movne	r3, #1
 8003c3c:	2300      	moveq	r3, #0
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	e00b      	b.n	8003c5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	43da      	mvns	r2, r3
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	bf14      	ite	ne
 8003c54:	2301      	movne	r3, #1
 8003c56:	2300      	moveq	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d18d      	bne.n	8003b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3710      	adds	r7, #16
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c74:	e02d      	b.n	8003cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 f8ce 	bl	8003e18 <I2C_IsAcknowledgeFailed>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e02d      	b.n	8003ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8c:	d021      	beq.n	8003cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c8e:	f7fe fc8b 	bl	80025a8 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d302      	bcc.n	8003ca4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d116      	bne.n	8003cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2220      	movs	r2, #32
 8003cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	f043 0220 	orr.w	r2, r3, #32
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e007      	b.n	8003ce2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cdc:	2b80      	cmp	r3, #128	; 0x80
 8003cde:	d1ca      	bne.n	8003c76 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3710      	adds	r7, #16
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b084      	sub	sp, #16
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	60f8      	str	r0, [r7, #12]
 8003cf2:	60b9      	str	r1, [r7, #8]
 8003cf4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cf6:	e02d      	b.n	8003d54 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f000 f88d 	bl	8003e18 <I2C_IsAcknowledgeFailed>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e02d      	b.n	8003d64 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0e:	d021      	beq.n	8003d54 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d10:	f7fe fc4a 	bl	80025a8 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	68ba      	ldr	r2, [r7, #8]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d302      	bcc.n	8003d26 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d116      	bne.n	8003d54 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d40:	f043 0220 	orr.w	r2, r3, #32
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e007      	b.n	8003d64 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	f003 0304 	and.w	r3, r3, #4
 8003d5e:	2b04      	cmp	r3, #4
 8003d60:	d1ca      	bne.n	8003cf8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3710      	adds	r7, #16
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d78:	e042      	b.n	8003e00 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	f003 0310 	and.w	r3, r3, #16
 8003d84:	2b10      	cmp	r3, #16
 8003d86:	d119      	bne.n	8003dbc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f06f 0210 	mvn.w	r2, #16
 8003d90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e029      	b.n	8003e10 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dbc:	f7fe fbf4 	bl	80025a8 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d302      	bcc.n	8003dd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d116      	bne.n	8003e00 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dec:	f043 0220 	orr.w	r2, r3, #32
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e007      	b.n	8003e10 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0a:	2b40      	cmp	r3, #64	; 0x40
 8003e0c:	d1b5      	bne.n	8003d7a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e2e:	d11b      	bne.n	8003e68 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e38:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e54:	f043 0204 	orr.w	r2, r3, #4
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e000      	b.n	8003e6a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
	...

08003e78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e264      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d075      	beq.n	8003f82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e96:	4ba3      	ldr	r3, [pc, #652]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 030c 	and.w	r3, r3, #12
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d00c      	beq.n	8003ebc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ea2:	4ba0      	ldr	r3, [pc, #640]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d112      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eae:	4b9d      	ldr	r3, [pc, #628]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eba:	d10b      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ebc:	4b99      	ldr	r3, [pc, #612]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d05b      	beq.n	8003f80 <HAL_RCC_OscConfig+0x108>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d157      	bne.n	8003f80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e23f      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003edc:	d106      	bne.n	8003eec <HAL_RCC_OscConfig+0x74>
 8003ede:	4b91      	ldr	r3, [pc, #580]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a90      	ldr	r2, [pc, #576]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ee8:	6013      	str	r3, [r2, #0]
 8003eea:	e01d      	b.n	8003f28 <HAL_RCC_OscConfig+0xb0>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ef4:	d10c      	bne.n	8003f10 <HAL_RCC_OscConfig+0x98>
 8003ef6:	4b8b      	ldr	r3, [pc, #556]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a8a      	ldr	r2, [pc, #552]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003efc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f00:	6013      	str	r3, [r2, #0]
 8003f02:	4b88      	ldr	r3, [pc, #544]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a87      	ldr	r2, [pc, #540]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f0c:	6013      	str	r3, [r2, #0]
 8003f0e:	e00b      	b.n	8003f28 <HAL_RCC_OscConfig+0xb0>
 8003f10:	4b84      	ldr	r3, [pc, #528]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a83      	ldr	r2, [pc, #524]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f1a:	6013      	str	r3, [r2, #0]
 8003f1c:	4b81      	ldr	r3, [pc, #516]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a80      	ldr	r2, [pc, #512]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d013      	beq.n	8003f58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f30:	f7fe fb3a 	bl	80025a8 <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f36:	e008      	b.n	8003f4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f38:	f7fe fb36 	bl	80025a8 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b64      	cmp	r3, #100	; 0x64
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e204      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f4a:	4b76      	ldr	r3, [pc, #472]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d0f0      	beq.n	8003f38 <HAL_RCC_OscConfig+0xc0>
 8003f56:	e014      	b.n	8003f82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f58:	f7fe fb26 	bl	80025a8 <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f60:	f7fe fb22 	bl	80025a8 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b64      	cmp	r3, #100	; 0x64
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e1f0      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f72:	4b6c      	ldr	r3, [pc, #432]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1f0      	bne.n	8003f60 <HAL_RCC_OscConfig+0xe8>
 8003f7e:	e000      	b.n	8003f82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d063      	beq.n	8004056 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f8e:	4b65      	ldr	r3, [pc, #404]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 030c 	and.w	r3, r3, #12
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00b      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f9a:	4b62      	ldr	r3, [pc, #392]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d11c      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fa6:	4b5f      	ldr	r3, [pc, #380]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d116      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fb2:	4b5c      	ldr	r3, [pc, #368]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d005      	beq.n	8003fca <HAL_RCC_OscConfig+0x152>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d001      	beq.n	8003fca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e1c4      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fca:	4b56      	ldr	r3, [pc, #344]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	691b      	ldr	r3, [r3, #16]
 8003fd6:	00db      	lsls	r3, r3, #3
 8003fd8:	4952      	ldr	r1, [pc, #328]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fde:	e03a      	b.n	8004056 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d020      	beq.n	800402a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fe8:	4b4f      	ldr	r3, [pc, #316]	; (8004128 <HAL_RCC_OscConfig+0x2b0>)
 8003fea:	2201      	movs	r2, #1
 8003fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fee:	f7fe fadb 	bl	80025a8 <HAL_GetTick>
 8003ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ff6:	f7fe fad7 	bl	80025a8 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e1a5      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004008:	4b46      	ldr	r3, [pc, #280]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0f0      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004014:	4b43      	ldr	r3, [pc, #268]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	00db      	lsls	r3, r3, #3
 8004022:	4940      	ldr	r1, [pc, #256]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 8004024:	4313      	orrs	r3, r2
 8004026:	600b      	str	r3, [r1, #0]
 8004028:	e015      	b.n	8004056 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800402a:	4b3f      	ldr	r3, [pc, #252]	; (8004128 <HAL_RCC_OscConfig+0x2b0>)
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004030:	f7fe faba 	bl	80025a8 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004038:	f7fe fab6 	bl	80025a8 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e184      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800404a:	4b36      	ldr	r3, [pc, #216]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1f0      	bne.n	8004038 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0308 	and.w	r3, r3, #8
 800405e:	2b00      	cmp	r3, #0
 8004060:	d030      	beq.n	80040c4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d016      	beq.n	8004098 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800406a:	4b30      	ldr	r3, [pc, #192]	; (800412c <HAL_RCC_OscConfig+0x2b4>)
 800406c:	2201      	movs	r2, #1
 800406e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004070:	f7fe fa9a 	bl	80025a8 <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004078:	f7fe fa96 	bl	80025a8 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e164      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800408a:	4b26      	ldr	r3, [pc, #152]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 800408c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0f0      	beq.n	8004078 <HAL_RCC_OscConfig+0x200>
 8004096:	e015      	b.n	80040c4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004098:	4b24      	ldr	r3, [pc, #144]	; (800412c <HAL_RCC_OscConfig+0x2b4>)
 800409a:	2200      	movs	r2, #0
 800409c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800409e:	f7fe fa83 	bl	80025a8 <HAL_GetTick>
 80040a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040a6:	f7fe fa7f 	bl	80025a8 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e14d      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040b8:	4b1a      	ldr	r3, [pc, #104]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 80040ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1f0      	bne.n	80040a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 80a0 	beq.w	8004212 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040d2:	2300      	movs	r3, #0
 80040d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040d6:	4b13      	ldr	r3, [pc, #76]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10f      	bne.n	8004102 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040e2:	2300      	movs	r3, #0
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	4b0f      	ldr	r3, [pc, #60]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	4a0e      	ldr	r2, [pc, #56]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 80040ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040f0:	6413      	str	r3, [r2, #64]	; 0x40
 80040f2:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <HAL_RCC_OscConfig+0x2ac>)
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040fa:	60bb      	str	r3, [r7, #8]
 80040fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040fe:	2301      	movs	r3, #1
 8004100:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004102:	4b0b      	ldr	r3, [pc, #44]	; (8004130 <HAL_RCC_OscConfig+0x2b8>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410a:	2b00      	cmp	r3, #0
 800410c:	d121      	bne.n	8004152 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800410e:	4b08      	ldr	r3, [pc, #32]	; (8004130 <HAL_RCC_OscConfig+0x2b8>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a07      	ldr	r2, [pc, #28]	; (8004130 <HAL_RCC_OscConfig+0x2b8>)
 8004114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004118:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800411a:	f7fe fa45 	bl	80025a8 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004120:	e011      	b.n	8004146 <HAL_RCC_OscConfig+0x2ce>
 8004122:	bf00      	nop
 8004124:	40023800 	.word	0x40023800
 8004128:	42470000 	.word	0x42470000
 800412c:	42470e80 	.word	0x42470e80
 8004130:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004134:	f7fe fa38 	bl	80025a8 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b02      	cmp	r3, #2
 8004140:	d901      	bls.n	8004146 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e106      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004146:	4b85      	ldr	r3, [pc, #532]	; (800435c <HAL_RCC_OscConfig+0x4e4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800414e:	2b00      	cmp	r3, #0
 8004150:	d0f0      	beq.n	8004134 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d106      	bne.n	8004168 <HAL_RCC_OscConfig+0x2f0>
 800415a:	4b81      	ldr	r3, [pc, #516]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 800415c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800415e:	4a80      	ldr	r2, [pc, #512]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004160:	f043 0301 	orr.w	r3, r3, #1
 8004164:	6713      	str	r3, [r2, #112]	; 0x70
 8004166:	e01c      	b.n	80041a2 <HAL_RCC_OscConfig+0x32a>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	2b05      	cmp	r3, #5
 800416e:	d10c      	bne.n	800418a <HAL_RCC_OscConfig+0x312>
 8004170:	4b7b      	ldr	r3, [pc, #492]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004174:	4a7a      	ldr	r2, [pc, #488]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004176:	f043 0304 	orr.w	r3, r3, #4
 800417a:	6713      	str	r3, [r2, #112]	; 0x70
 800417c:	4b78      	ldr	r3, [pc, #480]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 800417e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004180:	4a77      	ldr	r2, [pc, #476]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004182:	f043 0301 	orr.w	r3, r3, #1
 8004186:	6713      	str	r3, [r2, #112]	; 0x70
 8004188:	e00b      	b.n	80041a2 <HAL_RCC_OscConfig+0x32a>
 800418a:	4b75      	ldr	r3, [pc, #468]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 800418c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800418e:	4a74      	ldr	r2, [pc, #464]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004190:	f023 0301 	bic.w	r3, r3, #1
 8004194:	6713      	str	r3, [r2, #112]	; 0x70
 8004196:	4b72      	ldr	r3, [pc, #456]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419a:	4a71      	ldr	r2, [pc, #452]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 800419c:	f023 0304 	bic.w	r3, r3, #4
 80041a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d015      	beq.n	80041d6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041aa:	f7fe f9fd 	bl	80025a8 <HAL_GetTick>
 80041ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041b0:	e00a      	b.n	80041c8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041b2:	f7fe f9f9 	bl	80025a8 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e0c5      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041c8:	4b65      	ldr	r3, [pc, #404]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 80041ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041cc:	f003 0302 	and.w	r3, r3, #2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0ee      	beq.n	80041b2 <HAL_RCC_OscConfig+0x33a>
 80041d4:	e014      	b.n	8004200 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041d6:	f7fe f9e7 	bl	80025a8 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041dc:	e00a      	b.n	80041f4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041de:	f7fe f9e3 	bl	80025a8 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e0af      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041f4:	4b5a      	ldr	r3, [pc, #360]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1ee      	bne.n	80041de <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004200:	7dfb      	ldrb	r3, [r7, #23]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d105      	bne.n	8004212 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004206:	4b56      	ldr	r3, [pc, #344]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	4a55      	ldr	r2, [pc, #340]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 800420c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004210:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	2b00      	cmp	r3, #0
 8004218:	f000 809b 	beq.w	8004352 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800421c:	4b50      	ldr	r3, [pc, #320]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f003 030c 	and.w	r3, r3, #12
 8004224:	2b08      	cmp	r3, #8
 8004226:	d05c      	beq.n	80042e2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	2b02      	cmp	r3, #2
 800422e:	d141      	bne.n	80042b4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004230:	4b4c      	ldr	r3, [pc, #304]	; (8004364 <HAL_RCC_OscConfig+0x4ec>)
 8004232:	2200      	movs	r2, #0
 8004234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004236:	f7fe f9b7 	bl	80025a8 <HAL_GetTick>
 800423a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800423c:	e008      	b.n	8004250 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800423e:	f7fe f9b3 	bl	80025a8 <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	2b02      	cmp	r3, #2
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e081      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004250:	4b43      	ldr	r3, [pc, #268]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1f0      	bne.n	800423e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	69da      	ldr	r2, [r3, #28]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	431a      	orrs	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426a:	019b      	lsls	r3, r3, #6
 800426c:	431a      	orrs	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004272:	085b      	lsrs	r3, r3, #1
 8004274:	3b01      	subs	r3, #1
 8004276:	041b      	lsls	r3, r3, #16
 8004278:	431a      	orrs	r2, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427e:	061b      	lsls	r3, r3, #24
 8004280:	4937      	ldr	r1, [pc, #220]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 8004282:	4313      	orrs	r3, r2
 8004284:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004286:	4b37      	ldr	r3, [pc, #220]	; (8004364 <HAL_RCC_OscConfig+0x4ec>)
 8004288:	2201      	movs	r2, #1
 800428a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428c:	f7fe f98c 	bl	80025a8 <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004294:	f7fe f988 	bl	80025a8 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e056      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042a6:	4b2e      	ldr	r3, [pc, #184]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d0f0      	beq.n	8004294 <HAL_RCC_OscConfig+0x41c>
 80042b2:	e04e      	b.n	8004352 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042b4:	4b2b      	ldr	r3, [pc, #172]	; (8004364 <HAL_RCC_OscConfig+0x4ec>)
 80042b6:	2200      	movs	r2, #0
 80042b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ba:	f7fe f975 	bl	80025a8 <HAL_GetTick>
 80042be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042c0:	e008      	b.n	80042d4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042c2:	f7fe f971 	bl	80025a8 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d901      	bls.n	80042d4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e03f      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d4:	4b22      	ldr	r3, [pc, #136]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1f0      	bne.n	80042c2 <HAL_RCC_OscConfig+0x44a>
 80042e0:	e037      	b.n	8004352 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d101      	bne.n	80042ee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e032      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042ee:	4b1c      	ldr	r3, [pc, #112]	; (8004360 <HAL_RCC_OscConfig+0x4e8>)
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d028      	beq.n	800434e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004306:	429a      	cmp	r2, r3
 8004308:	d121      	bne.n	800434e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004314:	429a      	cmp	r2, r3
 8004316:	d11a      	bne.n	800434e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800431e:	4013      	ands	r3, r2
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004324:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004326:	4293      	cmp	r3, r2
 8004328:	d111      	bne.n	800434e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004334:	085b      	lsrs	r3, r3, #1
 8004336:	3b01      	subs	r3, #1
 8004338:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800433a:	429a      	cmp	r2, r3
 800433c:	d107      	bne.n	800434e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004348:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800434a:	429a      	cmp	r2, r3
 800434c:	d001      	beq.n	8004352 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e000      	b.n	8004354 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40007000 	.word	0x40007000
 8004360:	40023800 	.word	0x40023800
 8004364:	42470060 	.word	0x42470060

08004368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d101      	bne.n	800437c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e0cc      	b.n	8004516 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800437c:	4b68      	ldr	r3, [pc, #416]	; (8004520 <HAL_RCC_ClockConfig+0x1b8>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0307 	and.w	r3, r3, #7
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	429a      	cmp	r2, r3
 8004388:	d90c      	bls.n	80043a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438a:	4b65      	ldr	r3, [pc, #404]	; (8004520 <HAL_RCC_ClockConfig+0x1b8>)
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	b2d2      	uxtb	r2, r2
 8004390:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004392:	4b63      	ldr	r3, [pc, #396]	; (8004520 <HAL_RCC_ClockConfig+0x1b8>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0307 	and.w	r3, r3, #7
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	429a      	cmp	r2, r3
 800439e:	d001      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e0b8      	b.n	8004516 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d020      	beq.n	80043f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d005      	beq.n	80043c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043bc:	4b59      	ldr	r3, [pc, #356]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	4a58      	ldr	r2, [pc, #352]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80043c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80043c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0308 	and.w	r3, r3, #8
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d005      	beq.n	80043e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043d4:	4b53      	ldr	r3, [pc, #332]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	4a52      	ldr	r2, [pc, #328]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80043da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043e0:	4b50      	ldr	r3, [pc, #320]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	494d      	ldr	r1, [pc, #308]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0301 	and.w	r3, r3, #1
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d044      	beq.n	8004488 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d107      	bne.n	8004416 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004406:	4b47      	ldr	r3, [pc, #284]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d119      	bne.n	8004446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e07f      	b.n	8004516 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2b02      	cmp	r3, #2
 800441c:	d003      	beq.n	8004426 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004422:	2b03      	cmp	r3, #3
 8004424:	d107      	bne.n	8004436 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004426:	4b3f      	ldr	r3, [pc, #252]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d109      	bne.n	8004446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e06f      	b.n	8004516 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004436:	4b3b      	ldr	r3, [pc, #236]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e067      	b.n	8004516 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004446:	4b37      	ldr	r3, [pc, #220]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f023 0203 	bic.w	r2, r3, #3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	4934      	ldr	r1, [pc, #208]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 8004454:	4313      	orrs	r3, r2
 8004456:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004458:	f7fe f8a6 	bl	80025a8 <HAL_GetTick>
 800445c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800445e:	e00a      	b.n	8004476 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004460:	f7fe f8a2 	bl	80025a8 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	f241 3288 	movw	r2, #5000	; 0x1388
 800446e:	4293      	cmp	r3, r2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e04f      	b.n	8004516 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004476:	4b2b      	ldr	r3, [pc, #172]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f003 020c 	and.w	r2, r3, #12
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	429a      	cmp	r2, r3
 8004486:	d1eb      	bne.n	8004460 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004488:	4b25      	ldr	r3, [pc, #148]	; (8004520 <HAL_RCC_ClockConfig+0x1b8>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0307 	and.w	r3, r3, #7
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d20c      	bcs.n	80044b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004496:	4b22      	ldr	r3, [pc, #136]	; (8004520 <HAL_RCC_ClockConfig+0x1b8>)
 8004498:	683a      	ldr	r2, [r7, #0]
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800449e:	4b20      	ldr	r3, [pc, #128]	; (8004520 <HAL_RCC_ClockConfig+0x1b8>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0307 	and.w	r3, r3, #7
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d001      	beq.n	80044b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e032      	b.n	8004516 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0304 	and.w	r3, r3, #4
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d008      	beq.n	80044ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044bc:	4b19      	ldr	r3, [pc, #100]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	4916      	ldr	r1, [pc, #88]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0308 	and.w	r3, r3, #8
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d009      	beq.n	80044ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044da:	4b12      	ldr	r3, [pc, #72]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	490e      	ldr	r1, [pc, #56]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	4313      	orrs	r3, r2
 80044ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044ee:	f000 f821 	bl	8004534 <HAL_RCC_GetSysClockFreq>
 80044f2:	4602      	mov	r2, r0
 80044f4:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <HAL_RCC_ClockConfig+0x1bc>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	091b      	lsrs	r3, r3, #4
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	490a      	ldr	r1, [pc, #40]	; (8004528 <HAL_RCC_ClockConfig+0x1c0>)
 8004500:	5ccb      	ldrb	r3, [r1, r3]
 8004502:	fa22 f303 	lsr.w	r3, r2, r3
 8004506:	4a09      	ldr	r2, [pc, #36]	; (800452c <HAL_RCC_ClockConfig+0x1c4>)
 8004508:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800450a:	4b09      	ldr	r3, [pc, #36]	; (8004530 <HAL_RCC_ClockConfig+0x1c8>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4618      	mov	r0, r3
 8004510:	f7fe f806 	bl	8002520 <HAL_InitTick>

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	40023c00 	.word	0x40023c00
 8004524:	40023800 	.word	0x40023800
 8004528:	08007af8 	.word	0x08007af8
 800452c:	20000004 	.word	0x20000004
 8004530:	20000008 	.word	0x20000008

08004534 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004534:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004538:	b084      	sub	sp, #16
 800453a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800453c:	2300      	movs	r3, #0
 800453e:	607b      	str	r3, [r7, #4]
 8004540:	2300      	movs	r3, #0
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	2300      	movs	r3, #0
 8004546:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004548:	2300      	movs	r3, #0
 800454a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800454c:	4b67      	ldr	r3, [pc, #412]	; (80046ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f003 030c 	and.w	r3, r3, #12
 8004554:	2b08      	cmp	r3, #8
 8004556:	d00d      	beq.n	8004574 <HAL_RCC_GetSysClockFreq+0x40>
 8004558:	2b08      	cmp	r3, #8
 800455a:	f200 80bd 	bhi.w	80046d8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800455e:	2b00      	cmp	r3, #0
 8004560:	d002      	beq.n	8004568 <HAL_RCC_GetSysClockFreq+0x34>
 8004562:	2b04      	cmp	r3, #4
 8004564:	d003      	beq.n	800456e <HAL_RCC_GetSysClockFreq+0x3a>
 8004566:	e0b7      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004568:	4b61      	ldr	r3, [pc, #388]	; (80046f0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800456a:	60bb      	str	r3, [r7, #8]
       break;
 800456c:	e0b7      	b.n	80046de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800456e:	4b61      	ldr	r3, [pc, #388]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004570:	60bb      	str	r3, [r7, #8]
      break;
 8004572:	e0b4      	b.n	80046de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004574:	4b5d      	ldr	r3, [pc, #372]	; (80046ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800457c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800457e:	4b5b      	ldr	r3, [pc, #364]	; (80046ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d04d      	beq.n	8004626 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800458a:	4b58      	ldr	r3, [pc, #352]	; (80046ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	099b      	lsrs	r3, r3, #6
 8004590:	461a      	mov	r2, r3
 8004592:	f04f 0300 	mov.w	r3, #0
 8004596:	f240 10ff 	movw	r0, #511	; 0x1ff
 800459a:	f04f 0100 	mov.w	r1, #0
 800459e:	ea02 0800 	and.w	r8, r2, r0
 80045a2:	ea03 0901 	and.w	r9, r3, r1
 80045a6:	4640      	mov	r0, r8
 80045a8:	4649      	mov	r1, r9
 80045aa:	f04f 0200 	mov.w	r2, #0
 80045ae:	f04f 0300 	mov.w	r3, #0
 80045b2:	014b      	lsls	r3, r1, #5
 80045b4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80045b8:	0142      	lsls	r2, r0, #5
 80045ba:	4610      	mov	r0, r2
 80045bc:	4619      	mov	r1, r3
 80045be:	ebb0 0008 	subs.w	r0, r0, r8
 80045c2:	eb61 0109 	sbc.w	r1, r1, r9
 80045c6:	f04f 0200 	mov.w	r2, #0
 80045ca:	f04f 0300 	mov.w	r3, #0
 80045ce:	018b      	lsls	r3, r1, #6
 80045d0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80045d4:	0182      	lsls	r2, r0, #6
 80045d6:	1a12      	subs	r2, r2, r0
 80045d8:	eb63 0301 	sbc.w	r3, r3, r1
 80045dc:	f04f 0000 	mov.w	r0, #0
 80045e0:	f04f 0100 	mov.w	r1, #0
 80045e4:	00d9      	lsls	r1, r3, #3
 80045e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80045ea:	00d0      	lsls	r0, r2, #3
 80045ec:	4602      	mov	r2, r0
 80045ee:	460b      	mov	r3, r1
 80045f0:	eb12 0208 	adds.w	r2, r2, r8
 80045f4:	eb43 0309 	adc.w	r3, r3, r9
 80045f8:	f04f 0000 	mov.w	r0, #0
 80045fc:	f04f 0100 	mov.w	r1, #0
 8004600:	0259      	lsls	r1, r3, #9
 8004602:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004606:	0250      	lsls	r0, r2, #9
 8004608:	4602      	mov	r2, r0
 800460a:	460b      	mov	r3, r1
 800460c:	4610      	mov	r0, r2
 800460e:	4619      	mov	r1, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	461a      	mov	r2, r3
 8004614:	f04f 0300 	mov.w	r3, #0
 8004618:	f7fc fab6 	bl	8000b88 <__aeabi_uldivmod>
 800461c:	4602      	mov	r2, r0
 800461e:	460b      	mov	r3, r1
 8004620:	4613      	mov	r3, r2
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	e04a      	b.n	80046bc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004626:	4b31      	ldr	r3, [pc, #196]	; (80046ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	099b      	lsrs	r3, r3, #6
 800462c:	461a      	mov	r2, r3
 800462e:	f04f 0300 	mov.w	r3, #0
 8004632:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004636:	f04f 0100 	mov.w	r1, #0
 800463a:	ea02 0400 	and.w	r4, r2, r0
 800463e:	ea03 0501 	and.w	r5, r3, r1
 8004642:	4620      	mov	r0, r4
 8004644:	4629      	mov	r1, r5
 8004646:	f04f 0200 	mov.w	r2, #0
 800464a:	f04f 0300 	mov.w	r3, #0
 800464e:	014b      	lsls	r3, r1, #5
 8004650:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004654:	0142      	lsls	r2, r0, #5
 8004656:	4610      	mov	r0, r2
 8004658:	4619      	mov	r1, r3
 800465a:	1b00      	subs	r0, r0, r4
 800465c:	eb61 0105 	sbc.w	r1, r1, r5
 8004660:	f04f 0200 	mov.w	r2, #0
 8004664:	f04f 0300 	mov.w	r3, #0
 8004668:	018b      	lsls	r3, r1, #6
 800466a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800466e:	0182      	lsls	r2, r0, #6
 8004670:	1a12      	subs	r2, r2, r0
 8004672:	eb63 0301 	sbc.w	r3, r3, r1
 8004676:	f04f 0000 	mov.w	r0, #0
 800467a:	f04f 0100 	mov.w	r1, #0
 800467e:	00d9      	lsls	r1, r3, #3
 8004680:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004684:	00d0      	lsls	r0, r2, #3
 8004686:	4602      	mov	r2, r0
 8004688:	460b      	mov	r3, r1
 800468a:	1912      	adds	r2, r2, r4
 800468c:	eb45 0303 	adc.w	r3, r5, r3
 8004690:	f04f 0000 	mov.w	r0, #0
 8004694:	f04f 0100 	mov.w	r1, #0
 8004698:	0299      	lsls	r1, r3, #10
 800469a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800469e:	0290      	lsls	r0, r2, #10
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	4610      	mov	r0, r2
 80046a6:	4619      	mov	r1, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	461a      	mov	r2, r3
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	f7fc fa6a 	bl	8000b88 <__aeabi_uldivmod>
 80046b4:	4602      	mov	r2, r0
 80046b6:	460b      	mov	r3, r1
 80046b8:	4613      	mov	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046bc:	4b0b      	ldr	r3, [pc, #44]	; (80046ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	0c1b      	lsrs	r3, r3, #16
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	3301      	adds	r3, #1
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	60bb      	str	r3, [r7, #8]
      break;
 80046d6:	e002      	b.n	80046de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046d8:	4b05      	ldr	r3, [pc, #20]	; (80046f0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80046da:	60bb      	str	r3, [r7, #8]
      break;
 80046dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046de:	68bb      	ldr	r3, [r7, #8]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80046ea:	bf00      	nop
 80046ec:	40023800 	.word	0x40023800
 80046f0:	00f42400 	.word	0x00f42400
 80046f4:	007a1200 	.word	0x007a1200

080046f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046fc:	4b03      	ldr	r3, [pc, #12]	; (800470c <HAL_RCC_GetHCLKFreq+0x14>)
 80046fe:	681b      	ldr	r3, [r3, #0]
}
 8004700:	4618      	mov	r0, r3
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	20000004 	.word	0x20000004

08004710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004714:	f7ff fff0 	bl	80046f8 <HAL_RCC_GetHCLKFreq>
 8004718:	4602      	mov	r2, r0
 800471a:	4b05      	ldr	r3, [pc, #20]	; (8004730 <HAL_RCC_GetPCLK1Freq+0x20>)
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	0a9b      	lsrs	r3, r3, #10
 8004720:	f003 0307 	and.w	r3, r3, #7
 8004724:	4903      	ldr	r1, [pc, #12]	; (8004734 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004726:	5ccb      	ldrb	r3, [r1, r3]
 8004728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800472c:	4618      	mov	r0, r3
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40023800 	.word	0x40023800
 8004734:	08007b08 	.word	0x08007b08

08004738 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800473c:	f7ff ffdc 	bl	80046f8 <HAL_RCC_GetHCLKFreq>
 8004740:	4602      	mov	r2, r0
 8004742:	4b05      	ldr	r3, [pc, #20]	; (8004758 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	0b5b      	lsrs	r3, r3, #13
 8004748:	f003 0307 	and.w	r3, r3, #7
 800474c:	4903      	ldr	r1, [pc, #12]	; (800475c <HAL_RCC_GetPCLK2Freq+0x24>)
 800474e:	5ccb      	ldrb	r3, [r1, r3]
 8004750:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004754:	4618      	mov	r0, r3
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40023800 	.word	0x40023800
 800475c:	08007b08 	.word	0x08007b08

08004760 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e041      	b.n	80047f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d106      	bne.n	800478c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7fd fd7a 	bl	8002280 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2202      	movs	r2, #2
 8004790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3304      	adds	r3, #4
 800479c:	4619      	mov	r1, r3
 800479e:	4610      	mov	r0, r2
 80047a0:	f000 fba4 	bl	8004eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3708      	adds	r7, #8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
	...

08004800 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b01      	cmp	r3, #1
 8004812:	d001      	beq.n	8004818 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e04e      	b.n	80048b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f042 0201 	orr.w	r2, r2, #1
 800482e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a23      	ldr	r2, [pc, #140]	; (80048c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d022      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004842:	d01d      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a1f      	ldr	r2, [pc, #124]	; (80048c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d018      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a1e      	ldr	r2, [pc, #120]	; (80048cc <HAL_TIM_Base_Start_IT+0xcc>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d013      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a1c      	ldr	r2, [pc, #112]	; (80048d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d00e      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a1b      	ldr	r2, [pc, #108]	; (80048d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d009      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a19      	ldr	r2, [pc, #100]	; (80048d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d004      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a18      	ldr	r2, [pc, #96]	; (80048dc <HAL_TIM_Base_Start_IT+0xdc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d111      	bne.n	80048a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 0307 	and.w	r3, r3, #7
 800488a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2b06      	cmp	r3, #6
 8004890:	d010      	beq.n	80048b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0201 	orr.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048a2:	e007      	b.n	80048b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40010000 	.word	0x40010000
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40000800 	.word	0x40000800
 80048d0:	40000c00 	.word	0x40000c00
 80048d4:	40010400 	.word	0x40010400
 80048d8:	40014000 	.word	0x40014000
 80048dc:	40001800 	.word	0x40001800

080048e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e041      	b.n	8004976 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d106      	bne.n	800490c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fd fc82 	bl	8002210 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3304      	adds	r3, #4
 800491c:	4619      	mov	r1, r3
 800491e:	4610      	mov	r0, r2
 8004920:	f000 fae4 	bl	8004eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d109      	bne.n	80049a4 <HAL_TIM_PWM_Start+0x24>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	bf14      	ite	ne
 800499c:	2301      	movne	r3, #1
 800499e:	2300      	moveq	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	e022      	b.n	80049ea <HAL_TIM_PWM_Start+0x6a>
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d109      	bne.n	80049be <HAL_TIM_PWM_Start+0x3e>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	bf14      	ite	ne
 80049b6:	2301      	movne	r3, #1
 80049b8:	2300      	moveq	r3, #0
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	e015      	b.n	80049ea <HAL_TIM_PWM_Start+0x6a>
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d109      	bne.n	80049d8 <HAL_TIM_PWM_Start+0x58>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	bf14      	ite	ne
 80049d0:	2301      	movne	r3, #1
 80049d2:	2300      	moveq	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	e008      	b.n	80049ea <HAL_TIM_PWM_Start+0x6a>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	bf14      	ite	ne
 80049e4:	2301      	movne	r3, #1
 80049e6:	2300      	moveq	r3, #0
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e07c      	b.n	8004aec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d104      	bne.n	8004a02 <HAL_TIM_PWM_Start+0x82>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a00:	e013      	b.n	8004a2a <HAL_TIM_PWM_Start+0xaa>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b04      	cmp	r3, #4
 8004a06:	d104      	bne.n	8004a12 <HAL_TIM_PWM_Start+0x92>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a10:	e00b      	b.n	8004a2a <HAL_TIM_PWM_Start+0xaa>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d104      	bne.n	8004a22 <HAL_TIM_PWM_Start+0xa2>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a20:	e003      	b.n	8004a2a <HAL_TIM_PWM_Start+0xaa>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2202      	movs	r2, #2
 8004a26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	6839      	ldr	r1, [r7, #0]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 fcaa 	bl	800538c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a2d      	ldr	r2, [pc, #180]	; (8004af4 <HAL_TIM_PWM_Start+0x174>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d004      	beq.n	8004a4c <HAL_TIM_PWM_Start+0xcc>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a2c      	ldr	r2, [pc, #176]	; (8004af8 <HAL_TIM_PWM_Start+0x178>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d101      	bne.n	8004a50 <HAL_TIM_PWM_Start+0xd0>
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e000      	b.n	8004a52 <HAL_TIM_PWM_Start+0xd2>
 8004a50:	2300      	movs	r3, #0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d007      	beq.n	8004a66 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a22      	ldr	r2, [pc, #136]	; (8004af4 <HAL_TIM_PWM_Start+0x174>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d022      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a78:	d01d      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a1f      	ldr	r2, [pc, #124]	; (8004afc <HAL_TIM_PWM_Start+0x17c>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d018      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a1d      	ldr	r2, [pc, #116]	; (8004b00 <HAL_TIM_PWM_Start+0x180>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d013      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a1c      	ldr	r2, [pc, #112]	; (8004b04 <HAL_TIM_PWM_Start+0x184>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00e      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a16      	ldr	r2, [pc, #88]	; (8004af8 <HAL_TIM_PWM_Start+0x178>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d009      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a18      	ldr	r2, [pc, #96]	; (8004b08 <HAL_TIM_PWM_Start+0x188>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d004      	beq.n	8004ab6 <HAL_TIM_PWM_Start+0x136>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a16      	ldr	r2, [pc, #88]	; (8004b0c <HAL_TIM_PWM_Start+0x18c>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d111      	bne.n	8004ada <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 0307 	and.w	r3, r3, #7
 8004ac0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2b06      	cmp	r3, #6
 8004ac6:	d010      	beq.n	8004aea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f042 0201 	orr.w	r2, r2, #1
 8004ad6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad8:	e007      	b.n	8004aea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f042 0201 	orr.w	r2, r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	40010000 	.word	0x40010000
 8004af8:	40010400 	.word	0x40010400
 8004afc:	40000400 	.word	0x40000400
 8004b00:	40000800 	.word	0x40000800
 8004b04:	40000c00 	.word	0x40000c00
 8004b08:	40014000 	.word	0x40014000
 8004b0c:	40001800 	.word	0x40001800

08004b10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d122      	bne.n	8004b6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d11b      	bne.n	8004b6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f06f 0202 	mvn.w	r2, #2
 8004b3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2201      	movs	r2, #1
 8004b42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d003      	beq.n	8004b5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f9ac 	bl	8004eb0 <HAL_TIM_IC_CaptureCallback>
 8004b58:	e005      	b.n	8004b66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f99e 	bl	8004e9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 f9af 	bl	8004ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	f003 0304 	and.w	r3, r3, #4
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	d122      	bne.n	8004bc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	f003 0304 	and.w	r3, r3, #4
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d11b      	bne.n	8004bc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f06f 0204 	mvn.w	r2, #4
 8004b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2202      	movs	r2, #2
 8004b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f982 	bl	8004eb0 <HAL_TIM_IC_CaptureCallback>
 8004bac:	e005      	b.n	8004bba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f974 	bl	8004e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 f985 	bl	8004ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	f003 0308 	and.w	r3, r3, #8
 8004bca:	2b08      	cmp	r3, #8
 8004bcc:	d122      	bne.n	8004c14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f003 0308 	and.w	r3, r3, #8
 8004bd8:	2b08      	cmp	r3, #8
 8004bda:	d11b      	bne.n	8004c14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f06f 0208 	mvn.w	r2, #8
 8004be4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2204      	movs	r2, #4
 8004bea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	f003 0303 	and.w	r3, r3, #3
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f958 	bl	8004eb0 <HAL_TIM_IC_CaptureCallback>
 8004c00:	e005      	b.n	8004c0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f94a 	bl	8004e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f000 f95b 	bl	8004ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	f003 0310 	and.w	r3, r3, #16
 8004c1e:	2b10      	cmp	r3, #16
 8004c20:	d122      	bne.n	8004c68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f003 0310 	and.w	r3, r3, #16
 8004c2c:	2b10      	cmp	r3, #16
 8004c2e:	d11b      	bne.n	8004c68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f06f 0210 	mvn.w	r2, #16
 8004c38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2208      	movs	r2, #8
 8004c3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f92e 	bl	8004eb0 <HAL_TIM_IC_CaptureCallback>
 8004c54:	e005      	b.n	8004c62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 f920 	bl	8004e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f931 	bl	8004ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d10e      	bne.n	8004c94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d107      	bne.n	8004c94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f06f 0201 	mvn.w	r2, #1
 8004c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7fd f9aa 	bl	8001fe8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c9e:	2b80      	cmp	r3, #128	; 0x80
 8004ca0:	d10e      	bne.n	8004cc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cac:	2b80      	cmp	r3, #128	; 0x80
 8004cae:	d107      	bne.n	8004cc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fc12 	bl	80054e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cca:	2b40      	cmp	r3, #64	; 0x40
 8004ccc:	d10e      	bne.n	8004cec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cd8:	2b40      	cmp	r3, #64	; 0x40
 8004cda:	d107      	bne.n	8004cec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 f8f6 	bl	8004ed8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	f003 0320 	and.w	r3, r3, #32
 8004cf6:	2b20      	cmp	r3, #32
 8004cf8:	d10e      	bne.n	8004d18 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	f003 0320 	and.w	r3, r3, #32
 8004d04:	2b20      	cmp	r3, #32
 8004d06:	d107      	bne.n	8004d18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f06f 0220 	mvn.w	r2, #32
 8004d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 fbdc 	bl	80054d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d18:	bf00      	nop
 8004d1a:	3708      	adds	r7, #8
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d101      	bne.n	8004d3a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004d36:	2302      	movs	r3, #2
 8004d38:	e0ac      	b.n	8004e94 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2b0c      	cmp	r3, #12
 8004d46:	f200 809f 	bhi.w	8004e88 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004d4a:	a201      	add	r2, pc, #4	; (adr r2, 8004d50 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d50:	08004d85 	.word	0x08004d85
 8004d54:	08004e89 	.word	0x08004e89
 8004d58:	08004e89 	.word	0x08004e89
 8004d5c:	08004e89 	.word	0x08004e89
 8004d60:	08004dc5 	.word	0x08004dc5
 8004d64:	08004e89 	.word	0x08004e89
 8004d68:	08004e89 	.word	0x08004e89
 8004d6c:	08004e89 	.word	0x08004e89
 8004d70:	08004e07 	.word	0x08004e07
 8004d74:	08004e89 	.word	0x08004e89
 8004d78:	08004e89 	.word	0x08004e89
 8004d7c:	08004e89 	.word	0x08004e89
 8004d80:	08004e47 	.word	0x08004e47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68b9      	ldr	r1, [r7, #8]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 f94e 	bl	800502c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	699a      	ldr	r2, [r3, #24]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f042 0208 	orr.w	r2, r2, #8
 8004d9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	699a      	ldr	r2, [r3, #24]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f022 0204 	bic.w	r2, r2, #4
 8004dae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6999      	ldr	r1, [r3, #24]
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	691a      	ldr	r2, [r3, #16]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	619a      	str	r2, [r3, #24]
      break;
 8004dc2:	e062      	b.n	8004e8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68b9      	ldr	r1, [r7, #8]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 f99e 	bl	800510c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699a      	ldr	r2, [r3, #24]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	699a      	ldr	r2, [r3, #24]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6999      	ldr	r1, [r3, #24]
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	021a      	lsls	r2, r3, #8
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	619a      	str	r2, [r3, #24]
      break;
 8004e04:	e041      	b.n	8004e8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68b9      	ldr	r1, [r7, #8]
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 f9f3 	bl	80051f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	69da      	ldr	r2, [r3, #28]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f042 0208 	orr.w	r2, r2, #8
 8004e20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	69da      	ldr	r2, [r3, #28]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0204 	bic.w	r2, r2, #4
 8004e30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	69d9      	ldr	r1, [r3, #28]
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	691a      	ldr	r2, [r3, #16]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	61da      	str	r2, [r3, #28]
      break;
 8004e44:	e021      	b.n	8004e8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68b9      	ldr	r1, [r7, #8]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f000 fa47 	bl	80052e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	69da      	ldr	r2, [r3, #28]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	69da      	ldr	r2, [r3, #28]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	69d9      	ldr	r1, [r3, #28]
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	691b      	ldr	r3, [r3, #16]
 8004e7c:	021a      	lsls	r2, r3, #8
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	430a      	orrs	r2, r1
 8004e84:	61da      	str	r2, [r3, #28]
      break;
 8004e86:	e000      	b.n	8004e8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004e88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a40      	ldr	r2, [pc, #256]	; (8005000 <TIM_Base_SetConfig+0x114>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d013      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f0a:	d00f      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a3d      	ldr	r2, [pc, #244]	; (8005004 <TIM_Base_SetConfig+0x118>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d00b      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a3c      	ldr	r2, [pc, #240]	; (8005008 <TIM_Base_SetConfig+0x11c>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d007      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a3b      	ldr	r2, [pc, #236]	; (800500c <TIM_Base_SetConfig+0x120>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d003      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a3a      	ldr	r2, [pc, #232]	; (8005010 <TIM_Base_SetConfig+0x124>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d108      	bne.n	8004f3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a2f      	ldr	r2, [pc, #188]	; (8005000 <TIM_Base_SetConfig+0x114>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d02b      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f4c:	d027      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a2c      	ldr	r2, [pc, #176]	; (8005004 <TIM_Base_SetConfig+0x118>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d023      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a2b      	ldr	r2, [pc, #172]	; (8005008 <TIM_Base_SetConfig+0x11c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d01f      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a2a      	ldr	r2, [pc, #168]	; (800500c <TIM_Base_SetConfig+0x120>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d01b      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a29      	ldr	r2, [pc, #164]	; (8005010 <TIM_Base_SetConfig+0x124>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d017      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a28      	ldr	r2, [pc, #160]	; (8005014 <TIM_Base_SetConfig+0x128>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d013      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a27      	ldr	r2, [pc, #156]	; (8005018 <TIM_Base_SetConfig+0x12c>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00f      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a26      	ldr	r2, [pc, #152]	; (800501c <TIM_Base_SetConfig+0x130>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00b      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a25      	ldr	r2, [pc, #148]	; (8005020 <TIM_Base_SetConfig+0x134>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d007      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a24      	ldr	r2, [pc, #144]	; (8005024 <TIM_Base_SetConfig+0x138>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d003      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a23      	ldr	r2, [pc, #140]	; (8005028 <TIM_Base_SetConfig+0x13c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d108      	bne.n	8004fb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a0a      	ldr	r2, [pc, #40]	; (8005000 <TIM_Base_SetConfig+0x114>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d003      	beq.n	8004fe4 <TIM_Base_SetConfig+0xf8>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a0c      	ldr	r2, [pc, #48]	; (8005010 <TIM_Base_SetConfig+0x124>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d103      	bne.n	8004fec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	691a      	ldr	r2, [r3, #16]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	615a      	str	r2, [r3, #20]
}
 8004ff2:	bf00      	nop
 8004ff4:	3714      	adds	r7, #20
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	40010000 	.word	0x40010000
 8005004:	40000400 	.word	0x40000400
 8005008:	40000800 	.word	0x40000800
 800500c:	40000c00 	.word	0x40000c00
 8005010:	40010400 	.word	0x40010400
 8005014:	40014000 	.word	0x40014000
 8005018:	40014400 	.word	0x40014400
 800501c:	40014800 	.word	0x40014800
 8005020:	40001800 	.word	0x40001800
 8005024:	40001c00 	.word	0x40001c00
 8005028:	40002000 	.word	0x40002000

0800502c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	f023 0201 	bic.w	r2, r3, #1
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800505a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f023 0303 	bic.w	r3, r3, #3
 8005062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	f023 0302 	bic.w	r3, r3, #2
 8005074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	4313      	orrs	r3, r2
 800507e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a20      	ldr	r2, [pc, #128]	; (8005104 <TIM_OC1_SetConfig+0xd8>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d003      	beq.n	8005090 <TIM_OC1_SetConfig+0x64>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a1f      	ldr	r2, [pc, #124]	; (8005108 <TIM_OC1_SetConfig+0xdc>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d10c      	bne.n	80050aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f023 0308 	bic.w	r3, r3, #8
 8005096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	4313      	orrs	r3, r2
 80050a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f023 0304 	bic.w	r3, r3, #4
 80050a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a15      	ldr	r2, [pc, #84]	; (8005104 <TIM_OC1_SetConfig+0xd8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d003      	beq.n	80050ba <TIM_OC1_SetConfig+0x8e>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a14      	ldr	r2, [pc, #80]	; (8005108 <TIM_OC1_SetConfig+0xdc>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d111      	bne.n	80050de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	4313      	orrs	r3, r2
 80050dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	697a      	ldr	r2, [r7, #20]
 80050f6:	621a      	str	r2, [r3, #32]
}
 80050f8:	bf00      	nop
 80050fa:	371c      	adds	r7, #28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr
 8005104:	40010000 	.word	0x40010000
 8005108:	40010400 	.word	0x40010400

0800510c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800510c:	b480      	push	{r7}
 800510e:	b087      	sub	sp, #28
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	f023 0210 	bic.w	r2, r3, #16
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a1b      	ldr	r3, [r3, #32]
 8005126:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	699b      	ldr	r3, [r3, #24]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800513a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	021b      	lsls	r3, r3, #8
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	4313      	orrs	r3, r2
 800514e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	f023 0320 	bic.w	r3, r3, #32
 8005156:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	011b      	lsls	r3, r3, #4
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	4313      	orrs	r3, r2
 8005162:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a22      	ldr	r2, [pc, #136]	; (80051f0 <TIM_OC2_SetConfig+0xe4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d003      	beq.n	8005174 <TIM_OC2_SetConfig+0x68>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a21      	ldr	r2, [pc, #132]	; (80051f4 <TIM_OC2_SetConfig+0xe8>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d10d      	bne.n	8005190 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800517a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	4313      	orrs	r3, r2
 8005186:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800518e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a17      	ldr	r2, [pc, #92]	; (80051f0 <TIM_OC2_SetConfig+0xe4>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d003      	beq.n	80051a0 <TIM_OC2_SetConfig+0x94>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	4a16      	ldr	r2, [pc, #88]	; (80051f4 <TIM_OC2_SetConfig+0xe8>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d113      	bne.n	80051c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	695b      	ldr	r3, [r3, #20]
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	697a      	ldr	r2, [r7, #20]
 80051e0:	621a      	str	r2, [r3, #32]
}
 80051e2:	bf00      	nop
 80051e4:	371c      	adds	r7, #28
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	40010000 	.word	0x40010000
 80051f4:	40010400 	.word	0x40010400

080051f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a1b      	ldr	r3, [r3, #32]
 8005212:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	69db      	ldr	r3, [r3, #28]
 800521e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 0303 	bic.w	r3, r3, #3
 800522e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005240:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	021b      	lsls	r3, r3, #8
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a21      	ldr	r2, [pc, #132]	; (80052d8 <TIM_OC3_SetConfig+0xe0>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d003      	beq.n	800525e <TIM_OC3_SetConfig+0x66>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a20      	ldr	r2, [pc, #128]	; (80052dc <TIM_OC3_SetConfig+0xe4>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d10d      	bne.n	800527a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005264:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	021b      	lsls	r3, r3, #8
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a16      	ldr	r2, [pc, #88]	; (80052d8 <TIM_OC3_SetConfig+0xe0>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d003      	beq.n	800528a <TIM_OC3_SetConfig+0x92>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a15      	ldr	r2, [pc, #84]	; (80052dc <TIM_OC3_SetConfig+0xe4>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d113      	bne.n	80052b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	011b      	lsls	r3, r3, #4
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	011b      	lsls	r3, r3, #4
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68fa      	ldr	r2, [r7, #12]
 80052bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	621a      	str	r2, [r3, #32]
}
 80052cc:	bf00      	nop
 80052ce:	371c      	adds	r7, #28
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr
 80052d8:	40010000 	.word	0x40010000
 80052dc:	40010400 	.word	0x40010400

080052e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b087      	sub	sp, #28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	69db      	ldr	r3, [r3, #28]
 8005306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800530e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005316:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	021b      	lsls	r3, r3, #8
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	4313      	orrs	r3, r2
 8005322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800532a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	031b      	lsls	r3, r3, #12
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	4313      	orrs	r3, r2
 8005336:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a12      	ldr	r2, [pc, #72]	; (8005384 <TIM_OC4_SetConfig+0xa4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d003      	beq.n	8005348 <TIM_OC4_SetConfig+0x68>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a11      	ldr	r2, [pc, #68]	; (8005388 <TIM_OC4_SetConfig+0xa8>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d109      	bne.n	800535c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800534e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	695b      	ldr	r3, [r3, #20]
 8005354:	019b      	lsls	r3, r3, #6
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	4313      	orrs	r3, r2
 800535a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	693a      	ldr	r2, [r7, #16]
 8005374:	621a      	str	r2, [r3, #32]
}
 8005376:	bf00      	nop
 8005378:	371c      	adds	r7, #28
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	40010000 	.word	0x40010000
 8005388:	40010400 	.word	0x40010400

0800538c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800538c:	b480      	push	{r7}
 800538e:	b087      	sub	sp, #28
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f003 031f 	and.w	r3, r3, #31
 800539e:	2201      	movs	r2, #1
 80053a0:	fa02 f303 	lsl.w	r3, r2, r3
 80053a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6a1a      	ldr	r2, [r3, #32]
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	43db      	mvns	r3, r3
 80053ae:	401a      	ands	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a1a      	ldr	r2, [r3, #32]
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	f003 031f 	and.w	r3, r3, #31
 80053be:	6879      	ldr	r1, [r7, #4]
 80053c0:	fa01 f303 	lsl.w	r3, r1, r3
 80053c4:	431a      	orrs	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	621a      	str	r2, [r3, #32]
}
 80053ca:	bf00      	nop
 80053cc:	371c      	adds	r7, #28
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
	...

080053d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d101      	bne.n	80053f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053ec:	2302      	movs	r3, #2
 80053ee:	e05a      	b.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005416:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a21      	ldr	r2, [pc, #132]	; (80054b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d022      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800543c:	d01d      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1d      	ldr	r2, [pc, #116]	; (80054b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d018      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a1b      	ldr	r2, [pc, #108]	; (80054bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d013      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a1a      	ldr	r2, [pc, #104]	; (80054c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00e      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a18      	ldr	r2, [pc, #96]	; (80054c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d009      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a17      	ldr	r2, [pc, #92]	; (80054c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d004      	beq.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a15      	ldr	r2, [pc, #84]	; (80054cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d10c      	bne.n	8005494 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005480:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	4313      	orrs	r3, r2
 800548a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68ba      	ldr	r2, [r7, #8]
 8005492:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3714      	adds	r7, #20
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	40010000 	.word	0x40010000
 80054b8:	40000400 	.word	0x40000400
 80054bc:	40000800 	.word	0x40000800
 80054c0:	40000c00 	.word	0x40000c00
 80054c4:	40010400 	.word	0x40010400
 80054c8:	40014000 	.word	0x40014000
 80054cc:	40001800 	.word	0x40001800

080054d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e03f      	b.n	800558a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d106      	bne.n	8005524 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7fc ff62 	bl	80023e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2224      	movs	r2, #36	; 0x24
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68da      	ldr	r2, [r3, #12]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800553a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 fc7b 	bl	8005e38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	691a      	ldr	r2, [r3, #16]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005550:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695a      	ldr	r2, [r3, #20]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005560:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005570:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2220      	movs	r2, #32
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2220      	movs	r2, #32
 8005584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3708      	adds	r7, #8
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}

08005592 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005592:	b580      	push	{r7, lr}
 8005594:	b08a      	sub	sp, #40	; 0x28
 8005596:	af02      	add	r7, sp, #8
 8005598:	60f8      	str	r0, [r7, #12]
 800559a:	60b9      	str	r1, [r7, #8]
 800559c:	603b      	str	r3, [r7, #0]
 800559e:	4613      	mov	r3, r2
 80055a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055a2:	2300      	movs	r3, #0
 80055a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b20      	cmp	r3, #32
 80055b0:	d17c      	bne.n	80056ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d002      	beq.n	80055be <HAL_UART_Transmit+0x2c>
 80055b8:	88fb      	ldrh	r3, [r7, #6]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e075      	b.n	80056ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_UART_Transmit+0x3e>
 80055cc:	2302      	movs	r3, #2
 80055ce:	e06e      	b.n	80056ae <HAL_UART_Transmit+0x11c>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2221      	movs	r2, #33	; 0x21
 80055e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055e6:	f7fc ffdf 	bl	80025a8 <HAL_GetTick>
 80055ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	88fa      	ldrh	r2, [r7, #6]
 80055f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	88fa      	ldrh	r2, [r7, #6]
 80055f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005600:	d108      	bne.n	8005614 <HAL_UART_Transmit+0x82>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d104      	bne.n	8005614 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800560a:	2300      	movs	r3, #0
 800560c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	61bb      	str	r3, [r7, #24]
 8005612:	e003      	b.n	800561c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005618:	2300      	movs	r3, #0
 800561a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005624:	e02a      	b.n	800567c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	9300      	str	r3, [sp, #0]
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	2200      	movs	r2, #0
 800562e:	2180      	movs	r1, #128	; 0x80
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 fa3d 	bl	8005ab0 <UART_WaitOnFlagUntilTimeout>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d001      	beq.n	8005640 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	e036      	b.n	80056ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10b      	bne.n	800565e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	881b      	ldrh	r3, [r3, #0]
 800564a:	461a      	mov	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005654:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	3302      	adds	r3, #2
 800565a:	61bb      	str	r3, [r7, #24]
 800565c:	e007      	b.n	800566e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800565e:	69fb      	ldr	r3, [r7, #28]
 8005660:	781a      	ldrb	r2, [r3, #0]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	3301      	adds	r3, #1
 800566c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005672:	b29b      	uxth	r3, r3
 8005674:	3b01      	subs	r3, #1
 8005676:	b29a      	uxth	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005680:	b29b      	uxth	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1cf      	bne.n	8005626 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2200      	movs	r2, #0
 800568e:	2140      	movs	r1, #64	; 0x40
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 fa0d 	bl	8005ab0 <UART_WaitOnFlagUntilTimeout>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d001      	beq.n	80056a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e006      	b.n	80056ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80056a8:	2300      	movs	r3, #0
 80056aa:	e000      	b.n	80056ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80056ac:	2302      	movs	r3, #2
  }
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3720      	adds	r7, #32
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	b084      	sub	sp, #16
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	60f8      	str	r0, [r7, #12]
 80056be:	60b9      	str	r1, [r7, #8]
 80056c0:	4613      	mov	r3, r2
 80056c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b20      	cmp	r3, #32
 80056ce:	d11d      	bne.n	800570c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d002      	beq.n	80056dc <HAL_UART_Receive_IT+0x26>
 80056d6:	88fb      	ldrh	r3, [r7, #6]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e016      	b.n	800570e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d101      	bne.n	80056ee <HAL_UART_Receive_IT+0x38>
 80056ea:	2302      	movs	r3, #2
 80056ec:	e00f      	b.n	800570e <HAL_UART_Receive_IT+0x58>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80056fc:	88fb      	ldrh	r3, [r7, #6]
 80056fe:	461a      	mov	r2, r3
 8005700:	68b9      	ldr	r1, [r7, #8]
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f000 fa1e 	bl	8005b44 <UART_Start_Receive_IT>
 8005708:	4603      	mov	r3, r0
 800570a:	e000      	b.n	800570e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800570c:	2302      	movs	r3, #2
  }
}
 800570e:	4618      	mov	r0, r3
 8005710:	3710      	adds	r7, #16
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
	...

08005718 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b08a      	sub	sp, #40	; 0x28
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005738:	2300      	movs	r3, #0
 800573a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800573c:	2300      	movs	r3, #0
 800573e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005742:	f003 030f 	and.w	r3, r3, #15
 8005746:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10d      	bne.n	800576a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005750:	f003 0320 	and.w	r3, r3, #32
 8005754:	2b00      	cmp	r3, #0
 8005756:	d008      	beq.n	800576a <HAL_UART_IRQHandler+0x52>
 8005758:	6a3b      	ldr	r3, [r7, #32]
 800575a:	f003 0320 	and.w	r3, r3, #32
 800575e:	2b00      	cmp	r3, #0
 8005760:	d003      	beq.n	800576a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 fad1 	bl	8005d0a <UART_Receive_IT>
      return;
 8005768:	e17c      	b.n	8005a64 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 80b1 	beq.w	80058d4 <HAL_UART_IRQHandler+0x1bc>
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	2b00      	cmp	r3, #0
 800577a:	d105      	bne.n	8005788 <HAL_UART_IRQHandler+0x70>
 800577c:	6a3b      	ldr	r3, [r7, #32]
 800577e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 80a6 	beq.w	80058d4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00a      	beq.n	80057a8 <HAL_UART_IRQHandler+0x90>
 8005792:	6a3b      	ldr	r3, [r7, #32]
 8005794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005798:	2b00      	cmp	r3, #0
 800579a:	d005      	beq.n	80057a8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	f043 0201 	orr.w	r2, r3, #1
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057aa:	f003 0304 	and.w	r3, r3, #4
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00a      	beq.n	80057c8 <HAL_UART_IRQHandler+0xb0>
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d005      	beq.n	80057c8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c0:	f043 0202 	orr.w	r2, r3, #2
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <HAL_UART_IRQHandler+0xd0>
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d005      	beq.n	80057e8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e0:	f043 0204 	orr.w	r2, r3, #4
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80057e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ea:	f003 0308 	and.w	r3, r3, #8
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00f      	beq.n	8005812 <HAL_UART_IRQHandler+0xfa>
 80057f2:	6a3b      	ldr	r3, [r7, #32]
 80057f4:	f003 0320 	and.w	r3, r3, #32
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d104      	bne.n	8005806 <HAL_UART_IRQHandler+0xee>
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d005      	beq.n	8005812 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	f043 0208 	orr.w	r2, r3, #8
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	2b00      	cmp	r3, #0
 8005818:	f000 811f 	beq.w	8005a5a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800581c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581e:	f003 0320 	and.w	r3, r3, #32
 8005822:	2b00      	cmp	r3, #0
 8005824:	d007      	beq.n	8005836 <HAL_UART_IRQHandler+0x11e>
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	f003 0320 	and.w	r3, r3, #32
 800582c:	2b00      	cmp	r3, #0
 800582e:	d002      	beq.n	8005836 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 fa6a 	bl	8005d0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005840:	2b40      	cmp	r3, #64	; 0x40
 8005842:	bf0c      	ite	eq
 8005844:	2301      	moveq	r3, #1
 8005846:	2300      	movne	r3, #0
 8005848:	b2db      	uxtb	r3, r3
 800584a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005850:	f003 0308 	and.w	r3, r3, #8
 8005854:	2b00      	cmp	r3, #0
 8005856:	d102      	bne.n	800585e <HAL_UART_IRQHandler+0x146>
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d031      	beq.n	80058c2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f9aa 	bl	8005bb8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800586e:	2b40      	cmp	r3, #64	; 0x40
 8005870:	d123      	bne.n	80058ba <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695a      	ldr	r2, [r3, #20]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005880:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005886:	2b00      	cmp	r3, #0
 8005888:	d013      	beq.n	80058b2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588e:	4a77      	ldr	r2, [pc, #476]	; (8005a6c <HAL_UART_IRQHandler+0x354>)
 8005890:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005896:	4618      	mov	r0, r3
 8005898:	f7fd f837 	bl	800290a <HAL_DMA_Abort_IT>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d016      	beq.n	80058d0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058ac:	4610      	mov	r0, r2
 80058ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b0:	e00e      	b.n	80058d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 f8e6 	bl	8005a84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b8:	e00a      	b.n	80058d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f8e2 	bl	8005a84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058c0:	e006      	b.n	80058d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f000 f8de 	bl	8005a84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80058ce:	e0c4      	b.n	8005a5a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058d0:	bf00      	nop
    return;
 80058d2:	e0c2      	b.n	8005a5a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d8:	2b01      	cmp	r3, #1
 80058da:	f040 80a2 	bne.w	8005a22 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80058de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e0:	f003 0310 	and.w	r3, r3, #16
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 809c 	beq.w	8005a22 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80058ea:	6a3b      	ldr	r3, [r7, #32]
 80058ec:	f003 0310 	and.w	r3, r3, #16
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 8096 	beq.w	8005a22 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058f6:	2300      	movs	r3, #0
 80058f8:	60fb      	str	r3, [r7, #12]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	60fb      	str	r3, [r7, #12]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	60fb      	str	r3, [r7, #12]
 800590a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005916:	2b40      	cmp	r3, #64	; 0x40
 8005918:	d14f      	bne.n	80059ba <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005924:	8a3b      	ldrh	r3, [r7, #16]
 8005926:	2b00      	cmp	r3, #0
 8005928:	f000 8099 	beq.w	8005a5e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005930:	8a3a      	ldrh	r2, [r7, #16]
 8005932:	429a      	cmp	r2, r3
 8005934:	f080 8093 	bcs.w	8005a5e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	8a3a      	ldrh	r2, [r7, #16]
 800593c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005948:	d02b      	beq.n	80059a2 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005958:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	695a      	ldr	r2, [r3, #20]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0201 	bic.w	r2, r2, #1
 8005968:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	695a      	ldr	r2, [r3, #20]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005978:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2220      	movs	r2, #32
 800597e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68da      	ldr	r2, [r3, #12]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f022 0210 	bic.w	r2, r2, #16
 8005996:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599c:	4618      	mov	r0, r3
 800599e:	f7fc ff44 	bl	800282a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	4619      	mov	r1, r3
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f000 f870 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80059b8:	e051      	b.n	8005a5e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d047      	beq.n	8005a62 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80059d2:	8a7b      	ldrh	r3, [r7, #18]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d044      	beq.n	8005a62 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059e6:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695a      	ldr	r2, [r3, #20]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 0201 	bic.w	r2, r2, #1
 80059f6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2220      	movs	r2, #32
 80059fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68da      	ldr	r2, [r3, #12]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 0210 	bic.w	r2, r2, #16
 8005a14:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a16:	8a7b      	ldrh	r3, [r7, #18]
 8005a18:	4619      	mov	r1, r3
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f83c 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005a20:	e01f      	b.n	8005a62 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d008      	beq.n	8005a3e <HAL_UART_IRQHandler+0x326>
 8005a2c:	6a3b      	ldr	r3, [r7, #32]
 8005a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f8ff 	bl	8005c3a <UART_Transmit_IT>
    return;
 8005a3c:	e012      	b.n	8005a64 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d00d      	beq.n	8005a64 <HAL_UART_IRQHandler+0x34c>
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d008      	beq.n	8005a64 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 f941 	bl	8005cda <UART_EndTransmit_IT>
    return;
 8005a58:	e004      	b.n	8005a64 <HAL_UART_IRQHandler+0x34c>
    return;
 8005a5a:	bf00      	nop
 8005a5c:	e002      	b.n	8005a64 <HAL_UART_IRQHandler+0x34c>
      return;
 8005a5e:	bf00      	nop
 8005a60:	e000      	b.n	8005a64 <HAL_UART_IRQHandler+0x34c>
      return;
 8005a62:	bf00      	nop
  }
}
 8005a64:	3728      	adds	r7, #40	; 0x28
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	08005c13 	.word	0x08005c13

08005a70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b083      	sub	sp, #12
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	603b      	str	r3, [r7, #0]
 8005abc:	4613      	mov	r3, r2
 8005abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ac0:	e02c      	b.n	8005b1c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac8:	d028      	beq.n	8005b1c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d007      	beq.n	8005ae0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ad0:	f7fc fd6a 	bl	80025a8 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	69ba      	ldr	r2, [r7, #24]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d21d      	bcs.n	8005b1c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005aee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695a      	ldr	r2, [r3, #20]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0201 	bic.w	r2, r2, #1
 8005afe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e00f      	b.n	8005b3c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	4013      	ands	r3, r2
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	bf0c      	ite	eq
 8005b2c:	2301      	moveq	r3, #1
 8005b2e:	2300      	movne	r3, #0
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	461a      	mov	r2, r3
 8005b34:	79fb      	ldrb	r3, [r7, #7]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d0c3      	beq.n	8005ac2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	88fa      	ldrh	r2, [r7, #6]
 8005b5c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	88fa      	ldrh	r2, [r7, #6]
 8005b62:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2222      	movs	r2, #34	; 0x22
 8005b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68da      	ldr	r2, [r3, #12]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b88:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	695a      	ldr	r2, [r3, #20]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f042 0201 	orr.w	r2, r2, #1
 8005b98:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68da      	ldr	r2, [r3, #12]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f042 0220 	orr.w	r2, r2, #32
 8005ba8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3714      	adds	r7, #20
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005bce:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	695a      	ldr	r2, [r3, #20]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0201 	bic.w	r2, r2, #1
 8005bde:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d107      	bne.n	8005bf8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68da      	ldr	r2, [r3, #12]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f022 0210 	bic.w	r2, r2, #16
 8005bf6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2220      	movs	r2, #32
 8005bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr

08005c12 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b084      	sub	sp, #16
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c2c:	68f8      	ldr	r0, [r7, #12]
 8005c2e:	f7ff ff29 	bl	8005a84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c32:	bf00      	nop
 8005c34:	3710      	adds	r7, #16
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}

08005c3a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b085      	sub	sp, #20
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b21      	cmp	r3, #33	; 0x21
 8005c4c:	d13e      	bne.n	8005ccc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c56:	d114      	bne.n	8005c82 <UART_Transmit_IT+0x48>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d110      	bne.n	8005c82 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	881b      	ldrh	r3, [r3, #0]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c74:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	1c9a      	adds	r2, r3, #2
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	621a      	str	r2, [r3, #32]
 8005c80:	e008      	b.n	8005c94 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a1b      	ldr	r3, [r3, #32]
 8005c86:	1c59      	adds	r1, r3, #1
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	6211      	str	r1, [r2, #32]
 8005c8c:	781a      	ldrb	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d10f      	bne.n	8005cc8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68da      	ldr	r2, [r3, #12]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cb6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68da      	ldr	r2, [r3, #12]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cc6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	e000      	b.n	8005cce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ccc:	2302      	movs	r3, #2
  }
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3714      	adds	r7, #20
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b082      	sub	sp, #8
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68da      	ldr	r2, [r3, #12]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cf0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2220      	movs	r2, #32
 8005cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7ff feb8 	bl	8005a70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3708      	adds	r7, #8
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}

08005d0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b084      	sub	sp, #16
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	2b22      	cmp	r3, #34	; 0x22
 8005d1c:	f040 8087 	bne.w	8005e2e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d28:	d117      	bne.n	8005d5a <UART_Receive_IT+0x50>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d113      	bne.n	8005d5a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d32:	2300      	movs	r3, #0
 8005d34:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d48:	b29a      	uxth	r2, r3
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d52:	1c9a      	adds	r2, r3, #2
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	629a      	str	r2, [r3, #40]	; 0x28
 8005d58:	e026      	b.n	8005da8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d5e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005d60:	2300      	movs	r3, #0
 8005d62:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d6c:	d007      	beq.n	8005d7e <UART_Receive_IT+0x74>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10a      	bne.n	8005d8c <UART_Receive_IT+0x82>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d106      	bne.n	8005d8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	b2da      	uxtb	r2, r3
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	701a      	strb	r2, [r3, #0]
 8005d8a:	e008      	b.n	8005d9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d98:	b2da      	uxtb	r2, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da2:	1c5a      	adds	r2, r3, #1
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	3b01      	subs	r3, #1
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	4619      	mov	r1, r3
 8005db6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d136      	bne.n	8005e2a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f022 0220 	bic.w	r2, r2, #32
 8005dca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68da      	ldr	r2, [r3, #12]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	695a      	ldr	r2, [r3, #20]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 0201 	bic.w	r2, r2, #1
 8005dea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2220      	movs	r2, #32
 8005df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d10e      	bne.n	8005e1a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68da      	ldr	r2, [r3, #12]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f022 0210 	bic.w	r2, r2, #16
 8005e0a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e10:	4619      	mov	r1, r3
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7ff fe40 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
 8005e18:	e002      	b.n	8005e20 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fb fbf0 	bl	8001600 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005e26:	2300      	movs	r3, #0
 8005e28:	e002      	b.n	8005e30 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e000      	b.n	8005e30 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005e2e:	2302      	movs	r3, #2
  }
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3710      	adds	r7, #16
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e3c:	b09f      	sub	sp, #124	; 0x7c
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e4e:	68d9      	ldr	r1, [r3, #12]
 8005e50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	ea40 0301 	orr.w	r3, r0, r1
 8005e58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e5c:	689a      	ldr	r2, [r3, #8]
 8005e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	431a      	orrs	r2, r3
 8005e64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e66:	695b      	ldr	r3, [r3, #20]
 8005e68:	431a      	orrs	r2, r3
 8005e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e6c:	69db      	ldr	r3, [r3, #28]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005e72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e7c:	f021 010c 	bic.w	r1, r1, #12
 8005e80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e86:	430b      	orrs	r3, r1
 8005e88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e96:	6999      	ldr	r1, [r3, #24]
 8005e98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	ea40 0301 	orr.w	r3, r0, r1
 8005ea0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ea2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	4bc5      	ldr	r3, [pc, #788]	; (80061bc <UART_SetConfig+0x384>)
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d004      	beq.n	8005eb6 <UART_SetConfig+0x7e>
 8005eac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	4bc3      	ldr	r3, [pc, #780]	; (80061c0 <UART_SetConfig+0x388>)
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d103      	bne.n	8005ebe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005eb6:	f7fe fc3f 	bl	8004738 <HAL_RCC_GetPCLK2Freq>
 8005eba:	6778      	str	r0, [r7, #116]	; 0x74
 8005ebc:	e002      	b.n	8005ec4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ebe:	f7fe fc27 	bl	8004710 <HAL_RCC_GetPCLK1Freq>
 8005ec2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ec4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ec6:	69db      	ldr	r3, [r3, #28]
 8005ec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ecc:	f040 80b6 	bne.w	800603c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ed0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ed2:	461c      	mov	r4, r3
 8005ed4:	f04f 0500 	mov.w	r5, #0
 8005ed8:	4622      	mov	r2, r4
 8005eda:	462b      	mov	r3, r5
 8005edc:	1891      	adds	r1, r2, r2
 8005ede:	6439      	str	r1, [r7, #64]	; 0x40
 8005ee0:	415b      	adcs	r3, r3
 8005ee2:	647b      	str	r3, [r7, #68]	; 0x44
 8005ee4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005ee8:	1912      	adds	r2, r2, r4
 8005eea:	eb45 0303 	adc.w	r3, r5, r3
 8005eee:	f04f 0000 	mov.w	r0, #0
 8005ef2:	f04f 0100 	mov.w	r1, #0
 8005ef6:	00d9      	lsls	r1, r3, #3
 8005ef8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005efc:	00d0      	lsls	r0, r2, #3
 8005efe:	4602      	mov	r2, r0
 8005f00:	460b      	mov	r3, r1
 8005f02:	1911      	adds	r1, r2, r4
 8005f04:	6639      	str	r1, [r7, #96]	; 0x60
 8005f06:	416b      	adcs	r3, r5
 8005f08:	667b      	str	r3, [r7, #100]	; 0x64
 8005f0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	461a      	mov	r2, r3
 8005f10:	f04f 0300 	mov.w	r3, #0
 8005f14:	1891      	adds	r1, r2, r2
 8005f16:	63b9      	str	r1, [r7, #56]	; 0x38
 8005f18:	415b      	adcs	r3, r3
 8005f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005f20:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005f24:	f7fa fe30 	bl	8000b88 <__aeabi_uldivmod>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	4ba5      	ldr	r3, [pc, #660]	; (80061c4 <UART_SetConfig+0x38c>)
 8005f2e:	fba3 2302 	umull	r2, r3, r3, r2
 8005f32:	095b      	lsrs	r3, r3, #5
 8005f34:	011e      	lsls	r6, r3, #4
 8005f36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f38:	461c      	mov	r4, r3
 8005f3a:	f04f 0500 	mov.w	r5, #0
 8005f3e:	4622      	mov	r2, r4
 8005f40:	462b      	mov	r3, r5
 8005f42:	1891      	adds	r1, r2, r2
 8005f44:	6339      	str	r1, [r7, #48]	; 0x30
 8005f46:	415b      	adcs	r3, r3
 8005f48:	637b      	str	r3, [r7, #52]	; 0x34
 8005f4a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005f4e:	1912      	adds	r2, r2, r4
 8005f50:	eb45 0303 	adc.w	r3, r5, r3
 8005f54:	f04f 0000 	mov.w	r0, #0
 8005f58:	f04f 0100 	mov.w	r1, #0
 8005f5c:	00d9      	lsls	r1, r3, #3
 8005f5e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005f62:	00d0      	lsls	r0, r2, #3
 8005f64:	4602      	mov	r2, r0
 8005f66:	460b      	mov	r3, r1
 8005f68:	1911      	adds	r1, r2, r4
 8005f6a:	65b9      	str	r1, [r7, #88]	; 0x58
 8005f6c:	416b      	adcs	r3, r5
 8005f6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	461a      	mov	r2, r3
 8005f76:	f04f 0300 	mov.w	r3, #0
 8005f7a:	1891      	adds	r1, r2, r2
 8005f7c:	62b9      	str	r1, [r7, #40]	; 0x28
 8005f7e:	415b      	adcs	r3, r3
 8005f80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f86:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005f8a:	f7fa fdfd 	bl	8000b88 <__aeabi_uldivmod>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	460b      	mov	r3, r1
 8005f92:	4b8c      	ldr	r3, [pc, #560]	; (80061c4 <UART_SetConfig+0x38c>)
 8005f94:	fba3 1302 	umull	r1, r3, r3, r2
 8005f98:	095b      	lsrs	r3, r3, #5
 8005f9a:	2164      	movs	r1, #100	; 0x64
 8005f9c:	fb01 f303 	mul.w	r3, r1, r3
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	00db      	lsls	r3, r3, #3
 8005fa4:	3332      	adds	r3, #50	; 0x32
 8005fa6:	4a87      	ldr	r2, [pc, #540]	; (80061c4 <UART_SetConfig+0x38c>)
 8005fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fac:	095b      	lsrs	r3, r3, #5
 8005fae:	005b      	lsls	r3, r3, #1
 8005fb0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005fb4:	441e      	add	r6, r3
 8005fb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f04f 0100 	mov.w	r1, #0
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	1894      	adds	r4, r2, r2
 8005fc4:	623c      	str	r4, [r7, #32]
 8005fc6:	415b      	adcs	r3, r3
 8005fc8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005fce:	1812      	adds	r2, r2, r0
 8005fd0:	eb41 0303 	adc.w	r3, r1, r3
 8005fd4:	f04f 0400 	mov.w	r4, #0
 8005fd8:	f04f 0500 	mov.w	r5, #0
 8005fdc:	00dd      	lsls	r5, r3, #3
 8005fde:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005fe2:	00d4      	lsls	r4, r2, #3
 8005fe4:	4622      	mov	r2, r4
 8005fe6:	462b      	mov	r3, r5
 8005fe8:	1814      	adds	r4, r2, r0
 8005fea:	653c      	str	r4, [r7, #80]	; 0x50
 8005fec:	414b      	adcs	r3, r1
 8005fee:	657b      	str	r3, [r7, #84]	; 0x54
 8005ff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	f04f 0300 	mov.w	r3, #0
 8005ffa:	1891      	adds	r1, r2, r2
 8005ffc:	61b9      	str	r1, [r7, #24]
 8005ffe:	415b      	adcs	r3, r3
 8006000:	61fb      	str	r3, [r7, #28]
 8006002:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006006:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800600a:	f7fa fdbd 	bl	8000b88 <__aeabi_uldivmod>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	4b6c      	ldr	r3, [pc, #432]	; (80061c4 <UART_SetConfig+0x38c>)
 8006014:	fba3 1302 	umull	r1, r3, r3, r2
 8006018:	095b      	lsrs	r3, r3, #5
 800601a:	2164      	movs	r1, #100	; 0x64
 800601c:	fb01 f303 	mul.w	r3, r1, r3
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	00db      	lsls	r3, r3, #3
 8006024:	3332      	adds	r3, #50	; 0x32
 8006026:	4a67      	ldr	r2, [pc, #412]	; (80061c4 <UART_SetConfig+0x38c>)
 8006028:	fba2 2303 	umull	r2, r3, r2, r3
 800602c:	095b      	lsrs	r3, r3, #5
 800602e:	f003 0207 	and.w	r2, r3, #7
 8006032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4432      	add	r2, r6
 8006038:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800603a:	e0b9      	b.n	80061b0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800603c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800603e:	461c      	mov	r4, r3
 8006040:	f04f 0500 	mov.w	r5, #0
 8006044:	4622      	mov	r2, r4
 8006046:	462b      	mov	r3, r5
 8006048:	1891      	adds	r1, r2, r2
 800604a:	6139      	str	r1, [r7, #16]
 800604c:	415b      	adcs	r3, r3
 800604e:	617b      	str	r3, [r7, #20]
 8006050:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006054:	1912      	adds	r2, r2, r4
 8006056:	eb45 0303 	adc.w	r3, r5, r3
 800605a:	f04f 0000 	mov.w	r0, #0
 800605e:	f04f 0100 	mov.w	r1, #0
 8006062:	00d9      	lsls	r1, r3, #3
 8006064:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006068:	00d0      	lsls	r0, r2, #3
 800606a:	4602      	mov	r2, r0
 800606c:	460b      	mov	r3, r1
 800606e:	eb12 0804 	adds.w	r8, r2, r4
 8006072:	eb43 0905 	adc.w	r9, r3, r5
 8006076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	4618      	mov	r0, r3
 800607c:	f04f 0100 	mov.w	r1, #0
 8006080:	f04f 0200 	mov.w	r2, #0
 8006084:	f04f 0300 	mov.w	r3, #0
 8006088:	008b      	lsls	r3, r1, #2
 800608a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800608e:	0082      	lsls	r2, r0, #2
 8006090:	4640      	mov	r0, r8
 8006092:	4649      	mov	r1, r9
 8006094:	f7fa fd78 	bl	8000b88 <__aeabi_uldivmod>
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	4b49      	ldr	r3, [pc, #292]	; (80061c4 <UART_SetConfig+0x38c>)
 800609e:	fba3 2302 	umull	r2, r3, r3, r2
 80060a2:	095b      	lsrs	r3, r3, #5
 80060a4:	011e      	lsls	r6, r3, #4
 80060a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060a8:	4618      	mov	r0, r3
 80060aa:	f04f 0100 	mov.w	r1, #0
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	1894      	adds	r4, r2, r2
 80060b4:	60bc      	str	r4, [r7, #8]
 80060b6:	415b      	adcs	r3, r3
 80060b8:	60fb      	str	r3, [r7, #12]
 80060ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060be:	1812      	adds	r2, r2, r0
 80060c0:	eb41 0303 	adc.w	r3, r1, r3
 80060c4:	f04f 0400 	mov.w	r4, #0
 80060c8:	f04f 0500 	mov.w	r5, #0
 80060cc:	00dd      	lsls	r5, r3, #3
 80060ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80060d2:	00d4      	lsls	r4, r2, #3
 80060d4:	4622      	mov	r2, r4
 80060d6:	462b      	mov	r3, r5
 80060d8:	1814      	adds	r4, r2, r0
 80060da:	64bc      	str	r4, [r7, #72]	; 0x48
 80060dc:	414b      	adcs	r3, r1
 80060de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f04f 0100 	mov.w	r1, #0
 80060ea:	f04f 0200 	mov.w	r2, #0
 80060ee:	f04f 0300 	mov.w	r3, #0
 80060f2:	008b      	lsls	r3, r1, #2
 80060f4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80060f8:	0082      	lsls	r2, r0, #2
 80060fa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80060fe:	f7fa fd43 	bl	8000b88 <__aeabi_uldivmod>
 8006102:	4602      	mov	r2, r0
 8006104:	460b      	mov	r3, r1
 8006106:	4b2f      	ldr	r3, [pc, #188]	; (80061c4 <UART_SetConfig+0x38c>)
 8006108:	fba3 1302 	umull	r1, r3, r3, r2
 800610c:	095b      	lsrs	r3, r3, #5
 800610e:	2164      	movs	r1, #100	; 0x64
 8006110:	fb01 f303 	mul.w	r3, r1, r3
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	011b      	lsls	r3, r3, #4
 8006118:	3332      	adds	r3, #50	; 0x32
 800611a:	4a2a      	ldr	r2, [pc, #168]	; (80061c4 <UART_SetConfig+0x38c>)
 800611c:	fba2 2303 	umull	r2, r3, r2, r3
 8006120:	095b      	lsrs	r3, r3, #5
 8006122:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006126:	441e      	add	r6, r3
 8006128:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800612a:	4618      	mov	r0, r3
 800612c:	f04f 0100 	mov.w	r1, #0
 8006130:	4602      	mov	r2, r0
 8006132:	460b      	mov	r3, r1
 8006134:	1894      	adds	r4, r2, r2
 8006136:	603c      	str	r4, [r7, #0]
 8006138:	415b      	adcs	r3, r3
 800613a:	607b      	str	r3, [r7, #4]
 800613c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006140:	1812      	adds	r2, r2, r0
 8006142:	eb41 0303 	adc.w	r3, r1, r3
 8006146:	f04f 0400 	mov.w	r4, #0
 800614a:	f04f 0500 	mov.w	r5, #0
 800614e:	00dd      	lsls	r5, r3, #3
 8006150:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006154:	00d4      	lsls	r4, r2, #3
 8006156:	4622      	mov	r2, r4
 8006158:	462b      	mov	r3, r5
 800615a:	eb12 0a00 	adds.w	sl, r2, r0
 800615e:	eb43 0b01 	adc.w	fp, r3, r1
 8006162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	4618      	mov	r0, r3
 8006168:	f04f 0100 	mov.w	r1, #0
 800616c:	f04f 0200 	mov.w	r2, #0
 8006170:	f04f 0300 	mov.w	r3, #0
 8006174:	008b      	lsls	r3, r1, #2
 8006176:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800617a:	0082      	lsls	r2, r0, #2
 800617c:	4650      	mov	r0, sl
 800617e:	4659      	mov	r1, fp
 8006180:	f7fa fd02 	bl	8000b88 <__aeabi_uldivmod>
 8006184:	4602      	mov	r2, r0
 8006186:	460b      	mov	r3, r1
 8006188:	4b0e      	ldr	r3, [pc, #56]	; (80061c4 <UART_SetConfig+0x38c>)
 800618a:	fba3 1302 	umull	r1, r3, r3, r2
 800618e:	095b      	lsrs	r3, r3, #5
 8006190:	2164      	movs	r1, #100	; 0x64
 8006192:	fb01 f303 	mul.w	r3, r1, r3
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	3332      	adds	r3, #50	; 0x32
 800619c:	4a09      	ldr	r2, [pc, #36]	; (80061c4 <UART_SetConfig+0x38c>)
 800619e:	fba2 2303 	umull	r2, r3, r2, r3
 80061a2:	095b      	lsrs	r3, r3, #5
 80061a4:	f003 020f 	and.w	r2, r3, #15
 80061a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4432      	add	r2, r6
 80061ae:	609a      	str	r2, [r3, #8]
}
 80061b0:	bf00      	nop
 80061b2:	377c      	adds	r7, #124	; 0x7c
 80061b4:	46bd      	mov	sp, r7
 80061b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ba:	bf00      	nop
 80061bc:	40011000 	.word	0x40011000
 80061c0:	40011400 	.word	0x40011400
 80061c4:	51eb851f 	.word	0x51eb851f

080061c8 <__errno>:
 80061c8:	4b01      	ldr	r3, [pc, #4]	; (80061d0 <__errno+0x8>)
 80061ca:	6818      	ldr	r0, [r3, #0]
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	20000010 	.word	0x20000010

080061d4 <__libc_init_array>:
 80061d4:	b570      	push	{r4, r5, r6, lr}
 80061d6:	4d0d      	ldr	r5, [pc, #52]	; (800620c <__libc_init_array+0x38>)
 80061d8:	4c0d      	ldr	r4, [pc, #52]	; (8006210 <__libc_init_array+0x3c>)
 80061da:	1b64      	subs	r4, r4, r5
 80061dc:	10a4      	asrs	r4, r4, #2
 80061de:	2600      	movs	r6, #0
 80061e0:	42a6      	cmp	r6, r4
 80061e2:	d109      	bne.n	80061f8 <__libc_init_array+0x24>
 80061e4:	4d0b      	ldr	r5, [pc, #44]	; (8006214 <__libc_init_array+0x40>)
 80061e6:	4c0c      	ldr	r4, [pc, #48]	; (8006218 <__libc_init_array+0x44>)
 80061e8:	f001 fc14 	bl	8007a14 <_init>
 80061ec:	1b64      	subs	r4, r4, r5
 80061ee:	10a4      	asrs	r4, r4, #2
 80061f0:	2600      	movs	r6, #0
 80061f2:	42a6      	cmp	r6, r4
 80061f4:	d105      	bne.n	8006202 <__libc_init_array+0x2e>
 80061f6:	bd70      	pop	{r4, r5, r6, pc}
 80061f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80061fc:	4798      	blx	r3
 80061fe:	3601      	adds	r6, #1
 8006200:	e7ee      	b.n	80061e0 <__libc_init_array+0xc>
 8006202:	f855 3b04 	ldr.w	r3, [r5], #4
 8006206:	4798      	blx	r3
 8006208:	3601      	adds	r6, #1
 800620a:	e7f2      	b.n	80061f2 <__libc_init_array+0x1e>
 800620c:	08007b90 	.word	0x08007b90
 8006210:	08007b90 	.word	0x08007b90
 8006214:	08007b90 	.word	0x08007b90
 8006218:	08007b94 	.word	0x08007b94

0800621c <memset>:
 800621c:	4402      	add	r2, r0
 800621e:	4603      	mov	r3, r0
 8006220:	4293      	cmp	r3, r2
 8006222:	d100      	bne.n	8006226 <memset+0xa>
 8006224:	4770      	bx	lr
 8006226:	f803 1b01 	strb.w	r1, [r3], #1
 800622a:	e7f9      	b.n	8006220 <memset+0x4>

0800622c <siprintf>:
 800622c:	b40e      	push	{r1, r2, r3}
 800622e:	b500      	push	{lr}
 8006230:	b09c      	sub	sp, #112	; 0x70
 8006232:	ab1d      	add	r3, sp, #116	; 0x74
 8006234:	9002      	str	r0, [sp, #8]
 8006236:	9006      	str	r0, [sp, #24]
 8006238:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800623c:	4809      	ldr	r0, [pc, #36]	; (8006264 <siprintf+0x38>)
 800623e:	9107      	str	r1, [sp, #28]
 8006240:	9104      	str	r1, [sp, #16]
 8006242:	4909      	ldr	r1, [pc, #36]	; (8006268 <siprintf+0x3c>)
 8006244:	f853 2b04 	ldr.w	r2, [r3], #4
 8006248:	9105      	str	r1, [sp, #20]
 800624a:	6800      	ldr	r0, [r0, #0]
 800624c:	9301      	str	r3, [sp, #4]
 800624e:	a902      	add	r1, sp, #8
 8006250:	f000 f87a 	bl	8006348 <_svfiprintf_r>
 8006254:	9b02      	ldr	r3, [sp, #8]
 8006256:	2200      	movs	r2, #0
 8006258:	701a      	strb	r2, [r3, #0]
 800625a:	b01c      	add	sp, #112	; 0x70
 800625c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006260:	b003      	add	sp, #12
 8006262:	4770      	bx	lr
 8006264:	20000010 	.word	0x20000010
 8006268:	ffff0208 	.word	0xffff0208

0800626c <strncmp>:
 800626c:	b510      	push	{r4, lr}
 800626e:	b16a      	cbz	r2, 800628c <strncmp+0x20>
 8006270:	3901      	subs	r1, #1
 8006272:	1884      	adds	r4, r0, r2
 8006274:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006278:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800627c:	4293      	cmp	r3, r2
 800627e:	d103      	bne.n	8006288 <strncmp+0x1c>
 8006280:	42a0      	cmp	r0, r4
 8006282:	d001      	beq.n	8006288 <strncmp+0x1c>
 8006284:	2b00      	cmp	r3, #0
 8006286:	d1f5      	bne.n	8006274 <strncmp+0x8>
 8006288:	1a98      	subs	r0, r3, r2
 800628a:	bd10      	pop	{r4, pc}
 800628c:	4610      	mov	r0, r2
 800628e:	e7fc      	b.n	800628a <strncmp+0x1e>

08006290 <__ssputs_r>:
 8006290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006294:	688e      	ldr	r6, [r1, #8]
 8006296:	429e      	cmp	r6, r3
 8006298:	4682      	mov	sl, r0
 800629a:	460c      	mov	r4, r1
 800629c:	4690      	mov	r8, r2
 800629e:	461f      	mov	r7, r3
 80062a0:	d838      	bhi.n	8006314 <__ssputs_r+0x84>
 80062a2:	898a      	ldrh	r2, [r1, #12]
 80062a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80062a8:	d032      	beq.n	8006310 <__ssputs_r+0x80>
 80062aa:	6825      	ldr	r5, [r4, #0]
 80062ac:	6909      	ldr	r1, [r1, #16]
 80062ae:	eba5 0901 	sub.w	r9, r5, r1
 80062b2:	6965      	ldr	r5, [r4, #20]
 80062b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80062b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80062bc:	3301      	adds	r3, #1
 80062be:	444b      	add	r3, r9
 80062c0:	106d      	asrs	r5, r5, #1
 80062c2:	429d      	cmp	r5, r3
 80062c4:	bf38      	it	cc
 80062c6:	461d      	movcc	r5, r3
 80062c8:	0553      	lsls	r3, r2, #21
 80062ca:	d531      	bpl.n	8006330 <__ssputs_r+0xa0>
 80062cc:	4629      	mov	r1, r5
 80062ce:	f000 fb47 	bl	8006960 <_malloc_r>
 80062d2:	4606      	mov	r6, r0
 80062d4:	b950      	cbnz	r0, 80062ec <__ssputs_r+0x5c>
 80062d6:	230c      	movs	r3, #12
 80062d8:	f8ca 3000 	str.w	r3, [sl]
 80062dc:	89a3      	ldrh	r3, [r4, #12]
 80062de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062e2:	81a3      	strh	r3, [r4, #12]
 80062e4:	f04f 30ff 	mov.w	r0, #4294967295
 80062e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ec:	6921      	ldr	r1, [r4, #16]
 80062ee:	464a      	mov	r2, r9
 80062f0:	f000 fabe 	bl	8006870 <memcpy>
 80062f4:	89a3      	ldrh	r3, [r4, #12]
 80062f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80062fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062fe:	81a3      	strh	r3, [r4, #12]
 8006300:	6126      	str	r6, [r4, #16]
 8006302:	6165      	str	r5, [r4, #20]
 8006304:	444e      	add	r6, r9
 8006306:	eba5 0509 	sub.w	r5, r5, r9
 800630a:	6026      	str	r6, [r4, #0]
 800630c:	60a5      	str	r5, [r4, #8]
 800630e:	463e      	mov	r6, r7
 8006310:	42be      	cmp	r6, r7
 8006312:	d900      	bls.n	8006316 <__ssputs_r+0x86>
 8006314:	463e      	mov	r6, r7
 8006316:	4632      	mov	r2, r6
 8006318:	6820      	ldr	r0, [r4, #0]
 800631a:	4641      	mov	r1, r8
 800631c:	f000 fab6 	bl	800688c <memmove>
 8006320:	68a3      	ldr	r3, [r4, #8]
 8006322:	6822      	ldr	r2, [r4, #0]
 8006324:	1b9b      	subs	r3, r3, r6
 8006326:	4432      	add	r2, r6
 8006328:	60a3      	str	r3, [r4, #8]
 800632a:	6022      	str	r2, [r4, #0]
 800632c:	2000      	movs	r0, #0
 800632e:	e7db      	b.n	80062e8 <__ssputs_r+0x58>
 8006330:	462a      	mov	r2, r5
 8006332:	f000 fb6f 	bl	8006a14 <_realloc_r>
 8006336:	4606      	mov	r6, r0
 8006338:	2800      	cmp	r0, #0
 800633a:	d1e1      	bne.n	8006300 <__ssputs_r+0x70>
 800633c:	6921      	ldr	r1, [r4, #16]
 800633e:	4650      	mov	r0, sl
 8006340:	f000 fabe 	bl	80068c0 <_free_r>
 8006344:	e7c7      	b.n	80062d6 <__ssputs_r+0x46>
	...

08006348 <_svfiprintf_r>:
 8006348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800634c:	4698      	mov	r8, r3
 800634e:	898b      	ldrh	r3, [r1, #12]
 8006350:	061b      	lsls	r3, r3, #24
 8006352:	b09d      	sub	sp, #116	; 0x74
 8006354:	4607      	mov	r7, r0
 8006356:	460d      	mov	r5, r1
 8006358:	4614      	mov	r4, r2
 800635a:	d50e      	bpl.n	800637a <_svfiprintf_r+0x32>
 800635c:	690b      	ldr	r3, [r1, #16]
 800635e:	b963      	cbnz	r3, 800637a <_svfiprintf_r+0x32>
 8006360:	2140      	movs	r1, #64	; 0x40
 8006362:	f000 fafd 	bl	8006960 <_malloc_r>
 8006366:	6028      	str	r0, [r5, #0]
 8006368:	6128      	str	r0, [r5, #16]
 800636a:	b920      	cbnz	r0, 8006376 <_svfiprintf_r+0x2e>
 800636c:	230c      	movs	r3, #12
 800636e:	603b      	str	r3, [r7, #0]
 8006370:	f04f 30ff 	mov.w	r0, #4294967295
 8006374:	e0d1      	b.n	800651a <_svfiprintf_r+0x1d2>
 8006376:	2340      	movs	r3, #64	; 0x40
 8006378:	616b      	str	r3, [r5, #20]
 800637a:	2300      	movs	r3, #0
 800637c:	9309      	str	r3, [sp, #36]	; 0x24
 800637e:	2320      	movs	r3, #32
 8006380:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006384:	f8cd 800c 	str.w	r8, [sp, #12]
 8006388:	2330      	movs	r3, #48	; 0x30
 800638a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006534 <_svfiprintf_r+0x1ec>
 800638e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006392:	f04f 0901 	mov.w	r9, #1
 8006396:	4623      	mov	r3, r4
 8006398:	469a      	mov	sl, r3
 800639a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800639e:	b10a      	cbz	r2, 80063a4 <_svfiprintf_r+0x5c>
 80063a0:	2a25      	cmp	r2, #37	; 0x25
 80063a2:	d1f9      	bne.n	8006398 <_svfiprintf_r+0x50>
 80063a4:	ebba 0b04 	subs.w	fp, sl, r4
 80063a8:	d00b      	beq.n	80063c2 <_svfiprintf_r+0x7a>
 80063aa:	465b      	mov	r3, fp
 80063ac:	4622      	mov	r2, r4
 80063ae:	4629      	mov	r1, r5
 80063b0:	4638      	mov	r0, r7
 80063b2:	f7ff ff6d 	bl	8006290 <__ssputs_r>
 80063b6:	3001      	adds	r0, #1
 80063b8:	f000 80aa 	beq.w	8006510 <_svfiprintf_r+0x1c8>
 80063bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063be:	445a      	add	r2, fp
 80063c0:	9209      	str	r2, [sp, #36]	; 0x24
 80063c2:	f89a 3000 	ldrb.w	r3, [sl]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	f000 80a2 	beq.w	8006510 <_svfiprintf_r+0x1c8>
 80063cc:	2300      	movs	r3, #0
 80063ce:	f04f 32ff 	mov.w	r2, #4294967295
 80063d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063d6:	f10a 0a01 	add.w	sl, sl, #1
 80063da:	9304      	str	r3, [sp, #16]
 80063dc:	9307      	str	r3, [sp, #28]
 80063de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063e2:	931a      	str	r3, [sp, #104]	; 0x68
 80063e4:	4654      	mov	r4, sl
 80063e6:	2205      	movs	r2, #5
 80063e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063ec:	4851      	ldr	r0, [pc, #324]	; (8006534 <_svfiprintf_r+0x1ec>)
 80063ee:	f7f9 feef 	bl	80001d0 <memchr>
 80063f2:	9a04      	ldr	r2, [sp, #16]
 80063f4:	b9d8      	cbnz	r0, 800642e <_svfiprintf_r+0xe6>
 80063f6:	06d0      	lsls	r0, r2, #27
 80063f8:	bf44      	itt	mi
 80063fa:	2320      	movmi	r3, #32
 80063fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006400:	0711      	lsls	r1, r2, #28
 8006402:	bf44      	itt	mi
 8006404:	232b      	movmi	r3, #43	; 0x2b
 8006406:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800640a:	f89a 3000 	ldrb.w	r3, [sl]
 800640e:	2b2a      	cmp	r3, #42	; 0x2a
 8006410:	d015      	beq.n	800643e <_svfiprintf_r+0xf6>
 8006412:	9a07      	ldr	r2, [sp, #28]
 8006414:	4654      	mov	r4, sl
 8006416:	2000      	movs	r0, #0
 8006418:	f04f 0c0a 	mov.w	ip, #10
 800641c:	4621      	mov	r1, r4
 800641e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006422:	3b30      	subs	r3, #48	; 0x30
 8006424:	2b09      	cmp	r3, #9
 8006426:	d94e      	bls.n	80064c6 <_svfiprintf_r+0x17e>
 8006428:	b1b0      	cbz	r0, 8006458 <_svfiprintf_r+0x110>
 800642a:	9207      	str	r2, [sp, #28]
 800642c:	e014      	b.n	8006458 <_svfiprintf_r+0x110>
 800642e:	eba0 0308 	sub.w	r3, r0, r8
 8006432:	fa09 f303 	lsl.w	r3, r9, r3
 8006436:	4313      	orrs	r3, r2
 8006438:	9304      	str	r3, [sp, #16]
 800643a:	46a2      	mov	sl, r4
 800643c:	e7d2      	b.n	80063e4 <_svfiprintf_r+0x9c>
 800643e:	9b03      	ldr	r3, [sp, #12]
 8006440:	1d19      	adds	r1, r3, #4
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	9103      	str	r1, [sp, #12]
 8006446:	2b00      	cmp	r3, #0
 8006448:	bfbb      	ittet	lt
 800644a:	425b      	neglt	r3, r3
 800644c:	f042 0202 	orrlt.w	r2, r2, #2
 8006450:	9307      	strge	r3, [sp, #28]
 8006452:	9307      	strlt	r3, [sp, #28]
 8006454:	bfb8      	it	lt
 8006456:	9204      	strlt	r2, [sp, #16]
 8006458:	7823      	ldrb	r3, [r4, #0]
 800645a:	2b2e      	cmp	r3, #46	; 0x2e
 800645c:	d10c      	bne.n	8006478 <_svfiprintf_r+0x130>
 800645e:	7863      	ldrb	r3, [r4, #1]
 8006460:	2b2a      	cmp	r3, #42	; 0x2a
 8006462:	d135      	bne.n	80064d0 <_svfiprintf_r+0x188>
 8006464:	9b03      	ldr	r3, [sp, #12]
 8006466:	1d1a      	adds	r2, r3, #4
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	9203      	str	r2, [sp, #12]
 800646c:	2b00      	cmp	r3, #0
 800646e:	bfb8      	it	lt
 8006470:	f04f 33ff 	movlt.w	r3, #4294967295
 8006474:	3402      	adds	r4, #2
 8006476:	9305      	str	r3, [sp, #20]
 8006478:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006544 <_svfiprintf_r+0x1fc>
 800647c:	7821      	ldrb	r1, [r4, #0]
 800647e:	2203      	movs	r2, #3
 8006480:	4650      	mov	r0, sl
 8006482:	f7f9 fea5 	bl	80001d0 <memchr>
 8006486:	b140      	cbz	r0, 800649a <_svfiprintf_r+0x152>
 8006488:	2340      	movs	r3, #64	; 0x40
 800648a:	eba0 000a 	sub.w	r0, r0, sl
 800648e:	fa03 f000 	lsl.w	r0, r3, r0
 8006492:	9b04      	ldr	r3, [sp, #16]
 8006494:	4303      	orrs	r3, r0
 8006496:	3401      	adds	r4, #1
 8006498:	9304      	str	r3, [sp, #16]
 800649a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800649e:	4826      	ldr	r0, [pc, #152]	; (8006538 <_svfiprintf_r+0x1f0>)
 80064a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80064a4:	2206      	movs	r2, #6
 80064a6:	f7f9 fe93 	bl	80001d0 <memchr>
 80064aa:	2800      	cmp	r0, #0
 80064ac:	d038      	beq.n	8006520 <_svfiprintf_r+0x1d8>
 80064ae:	4b23      	ldr	r3, [pc, #140]	; (800653c <_svfiprintf_r+0x1f4>)
 80064b0:	bb1b      	cbnz	r3, 80064fa <_svfiprintf_r+0x1b2>
 80064b2:	9b03      	ldr	r3, [sp, #12]
 80064b4:	3307      	adds	r3, #7
 80064b6:	f023 0307 	bic.w	r3, r3, #7
 80064ba:	3308      	adds	r3, #8
 80064bc:	9303      	str	r3, [sp, #12]
 80064be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064c0:	4433      	add	r3, r6
 80064c2:	9309      	str	r3, [sp, #36]	; 0x24
 80064c4:	e767      	b.n	8006396 <_svfiprintf_r+0x4e>
 80064c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80064ca:	460c      	mov	r4, r1
 80064cc:	2001      	movs	r0, #1
 80064ce:	e7a5      	b.n	800641c <_svfiprintf_r+0xd4>
 80064d0:	2300      	movs	r3, #0
 80064d2:	3401      	adds	r4, #1
 80064d4:	9305      	str	r3, [sp, #20]
 80064d6:	4619      	mov	r1, r3
 80064d8:	f04f 0c0a 	mov.w	ip, #10
 80064dc:	4620      	mov	r0, r4
 80064de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064e2:	3a30      	subs	r2, #48	; 0x30
 80064e4:	2a09      	cmp	r2, #9
 80064e6:	d903      	bls.n	80064f0 <_svfiprintf_r+0x1a8>
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d0c5      	beq.n	8006478 <_svfiprintf_r+0x130>
 80064ec:	9105      	str	r1, [sp, #20]
 80064ee:	e7c3      	b.n	8006478 <_svfiprintf_r+0x130>
 80064f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80064f4:	4604      	mov	r4, r0
 80064f6:	2301      	movs	r3, #1
 80064f8:	e7f0      	b.n	80064dc <_svfiprintf_r+0x194>
 80064fa:	ab03      	add	r3, sp, #12
 80064fc:	9300      	str	r3, [sp, #0]
 80064fe:	462a      	mov	r2, r5
 8006500:	4b0f      	ldr	r3, [pc, #60]	; (8006540 <_svfiprintf_r+0x1f8>)
 8006502:	a904      	add	r1, sp, #16
 8006504:	4638      	mov	r0, r7
 8006506:	f3af 8000 	nop.w
 800650a:	1c42      	adds	r2, r0, #1
 800650c:	4606      	mov	r6, r0
 800650e:	d1d6      	bne.n	80064be <_svfiprintf_r+0x176>
 8006510:	89ab      	ldrh	r3, [r5, #12]
 8006512:	065b      	lsls	r3, r3, #25
 8006514:	f53f af2c 	bmi.w	8006370 <_svfiprintf_r+0x28>
 8006518:	9809      	ldr	r0, [sp, #36]	; 0x24
 800651a:	b01d      	add	sp, #116	; 0x74
 800651c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006520:	ab03      	add	r3, sp, #12
 8006522:	9300      	str	r3, [sp, #0]
 8006524:	462a      	mov	r2, r5
 8006526:	4b06      	ldr	r3, [pc, #24]	; (8006540 <_svfiprintf_r+0x1f8>)
 8006528:	a904      	add	r1, sp, #16
 800652a:	4638      	mov	r0, r7
 800652c:	f000 f87a 	bl	8006624 <_printf_i>
 8006530:	e7eb      	b.n	800650a <_svfiprintf_r+0x1c2>
 8006532:	bf00      	nop
 8006534:	08007b10 	.word	0x08007b10
 8006538:	08007b1a 	.word	0x08007b1a
 800653c:	00000000 	.word	0x00000000
 8006540:	08006291 	.word	0x08006291
 8006544:	08007b16 	.word	0x08007b16

08006548 <_printf_common>:
 8006548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800654c:	4616      	mov	r6, r2
 800654e:	4699      	mov	r9, r3
 8006550:	688a      	ldr	r2, [r1, #8]
 8006552:	690b      	ldr	r3, [r1, #16]
 8006554:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006558:	4293      	cmp	r3, r2
 800655a:	bfb8      	it	lt
 800655c:	4613      	movlt	r3, r2
 800655e:	6033      	str	r3, [r6, #0]
 8006560:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006564:	4607      	mov	r7, r0
 8006566:	460c      	mov	r4, r1
 8006568:	b10a      	cbz	r2, 800656e <_printf_common+0x26>
 800656a:	3301      	adds	r3, #1
 800656c:	6033      	str	r3, [r6, #0]
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	0699      	lsls	r1, r3, #26
 8006572:	bf42      	ittt	mi
 8006574:	6833      	ldrmi	r3, [r6, #0]
 8006576:	3302      	addmi	r3, #2
 8006578:	6033      	strmi	r3, [r6, #0]
 800657a:	6825      	ldr	r5, [r4, #0]
 800657c:	f015 0506 	ands.w	r5, r5, #6
 8006580:	d106      	bne.n	8006590 <_printf_common+0x48>
 8006582:	f104 0a19 	add.w	sl, r4, #25
 8006586:	68e3      	ldr	r3, [r4, #12]
 8006588:	6832      	ldr	r2, [r6, #0]
 800658a:	1a9b      	subs	r3, r3, r2
 800658c:	42ab      	cmp	r3, r5
 800658e:	dc26      	bgt.n	80065de <_printf_common+0x96>
 8006590:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006594:	1e13      	subs	r3, r2, #0
 8006596:	6822      	ldr	r2, [r4, #0]
 8006598:	bf18      	it	ne
 800659a:	2301      	movne	r3, #1
 800659c:	0692      	lsls	r2, r2, #26
 800659e:	d42b      	bmi.n	80065f8 <_printf_common+0xb0>
 80065a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065a4:	4649      	mov	r1, r9
 80065a6:	4638      	mov	r0, r7
 80065a8:	47c0      	blx	r8
 80065aa:	3001      	adds	r0, #1
 80065ac:	d01e      	beq.n	80065ec <_printf_common+0xa4>
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	68e5      	ldr	r5, [r4, #12]
 80065b2:	6832      	ldr	r2, [r6, #0]
 80065b4:	f003 0306 	and.w	r3, r3, #6
 80065b8:	2b04      	cmp	r3, #4
 80065ba:	bf08      	it	eq
 80065bc:	1aad      	subeq	r5, r5, r2
 80065be:	68a3      	ldr	r3, [r4, #8]
 80065c0:	6922      	ldr	r2, [r4, #16]
 80065c2:	bf0c      	ite	eq
 80065c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065c8:	2500      	movne	r5, #0
 80065ca:	4293      	cmp	r3, r2
 80065cc:	bfc4      	itt	gt
 80065ce:	1a9b      	subgt	r3, r3, r2
 80065d0:	18ed      	addgt	r5, r5, r3
 80065d2:	2600      	movs	r6, #0
 80065d4:	341a      	adds	r4, #26
 80065d6:	42b5      	cmp	r5, r6
 80065d8:	d11a      	bne.n	8006610 <_printf_common+0xc8>
 80065da:	2000      	movs	r0, #0
 80065dc:	e008      	b.n	80065f0 <_printf_common+0xa8>
 80065de:	2301      	movs	r3, #1
 80065e0:	4652      	mov	r2, sl
 80065e2:	4649      	mov	r1, r9
 80065e4:	4638      	mov	r0, r7
 80065e6:	47c0      	blx	r8
 80065e8:	3001      	adds	r0, #1
 80065ea:	d103      	bne.n	80065f4 <_printf_common+0xac>
 80065ec:	f04f 30ff 	mov.w	r0, #4294967295
 80065f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f4:	3501      	adds	r5, #1
 80065f6:	e7c6      	b.n	8006586 <_printf_common+0x3e>
 80065f8:	18e1      	adds	r1, r4, r3
 80065fa:	1c5a      	adds	r2, r3, #1
 80065fc:	2030      	movs	r0, #48	; 0x30
 80065fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006602:	4422      	add	r2, r4
 8006604:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006608:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800660c:	3302      	adds	r3, #2
 800660e:	e7c7      	b.n	80065a0 <_printf_common+0x58>
 8006610:	2301      	movs	r3, #1
 8006612:	4622      	mov	r2, r4
 8006614:	4649      	mov	r1, r9
 8006616:	4638      	mov	r0, r7
 8006618:	47c0      	blx	r8
 800661a:	3001      	adds	r0, #1
 800661c:	d0e6      	beq.n	80065ec <_printf_common+0xa4>
 800661e:	3601      	adds	r6, #1
 8006620:	e7d9      	b.n	80065d6 <_printf_common+0x8e>
	...

08006624 <_printf_i>:
 8006624:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006628:	460c      	mov	r4, r1
 800662a:	4691      	mov	r9, r2
 800662c:	7e27      	ldrb	r7, [r4, #24]
 800662e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006630:	2f78      	cmp	r7, #120	; 0x78
 8006632:	4680      	mov	r8, r0
 8006634:	469a      	mov	sl, r3
 8006636:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800663a:	d807      	bhi.n	800664c <_printf_i+0x28>
 800663c:	2f62      	cmp	r7, #98	; 0x62
 800663e:	d80a      	bhi.n	8006656 <_printf_i+0x32>
 8006640:	2f00      	cmp	r7, #0
 8006642:	f000 80d8 	beq.w	80067f6 <_printf_i+0x1d2>
 8006646:	2f58      	cmp	r7, #88	; 0x58
 8006648:	f000 80a3 	beq.w	8006792 <_printf_i+0x16e>
 800664c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006650:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006654:	e03a      	b.n	80066cc <_printf_i+0xa8>
 8006656:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800665a:	2b15      	cmp	r3, #21
 800665c:	d8f6      	bhi.n	800664c <_printf_i+0x28>
 800665e:	a001      	add	r0, pc, #4	; (adr r0, 8006664 <_printf_i+0x40>)
 8006660:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006664:	080066bd 	.word	0x080066bd
 8006668:	080066d1 	.word	0x080066d1
 800666c:	0800664d 	.word	0x0800664d
 8006670:	0800664d 	.word	0x0800664d
 8006674:	0800664d 	.word	0x0800664d
 8006678:	0800664d 	.word	0x0800664d
 800667c:	080066d1 	.word	0x080066d1
 8006680:	0800664d 	.word	0x0800664d
 8006684:	0800664d 	.word	0x0800664d
 8006688:	0800664d 	.word	0x0800664d
 800668c:	0800664d 	.word	0x0800664d
 8006690:	080067dd 	.word	0x080067dd
 8006694:	08006701 	.word	0x08006701
 8006698:	080067bf 	.word	0x080067bf
 800669c:	0800664d 	.word	0x0800664d
 80066a0:	0800664d 	.word	0x0800664d
 80066a4:	080067ff 	.word	0x080067ff
 80066a8:	0800664d 	.word	0x0800664d
 80066ac:	08006701 	.word	0x08006701
 80066b0:	0800664d 	.word	0x0800664d
 80066b4:	0800664d 	.word	0x0800664d
 80066b8:	080067c7 	.word	0x080067c7
 80066bc:	680b      	ldr	r3, [r1, #0]
 80066be:	1d1a      	adds	r2, r3, #4
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	600a      	str	r2, [r1, #0]
 80066c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80066c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066cc:	2301      	movs	r3, #1
 80066ce:	e0a3      	b.n	8006818 <_printf_i+0x1f4>
 80066d0:	6825      	ldr	r5, [r4, #0]
 80066d2:	6808      	ldr	r0, [r1, #0]
 80066d4:	062e      	lsls	r6, r5, #24
 80066d6:	f100 0304 	add.w	r3, r0, #4
 80066da:	d50a      	bpl.n	80066f2 <_printf_i+0xce>
 80066dc:	6805      	ldr	r5, [r0, #0]
 80066de:	600b      	str	r3, [r1, #0]
 80066e0:	2d00      	cmp	r5, #0
 80066e2:	da03      	bge.n	80066ec <_printf_i+0xc8>
 80066e4:	232d      	movs	r3, #45	; 0x2d
 80066e6:	426d      	negs	r5, r5
 80066e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066ec:	485e      	ldr	r0, [pc, #376]	; (8006868 <_printf_i+0x244>)
 80066ee:	230a      	movs	r3, #10
 80066f0:	e019      	b.n	8006726 <_printf_i+0x102>
 80066f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80066f6:	6805      	ldr	r5, [r0, #0]
 80066f8:	600b      	str	r3, [r1, #0]
 80066fa:	bf18      	it	ne
 80066fc:	b22d      	sxthne	r5, r5
 80066fe:	e7ef      	b.n	80066e0 <_printf_i+0xbc>
 8006700:	680b      	ldr	r3, [r1, #0]
 8006702:	6825      	ldr	r5, [r4, #0]
 8006704:	1d18      	adds	r0, r3, #4
 8006706:	6008      	str	r0, [r1, #0]
 8006708:	0628      	lsls	r0, r5, #24
 800670a:	d501      	bpl.n	8006710 <_printf_i+0xec>
 800670c:	681d      	ldr	r5, [r3, #0]
 800670e:	e002      	b.n	8006716 <_printf_i+0xf2>
 8006710:	0669      	lsls	r1, r5, #25
 8006712:	d5fb      	bpl.n	800670c <_printf_i+0xe8>
 8006714:	881d      	ldrh	r5, [r3, #0]
 8006716:	4854      	ldr	r0, [pc, #336]	; (8006868 <_printf_i+0x244>)
 8006718:	2f6f      	cmp	r7, #111	; 0x6f
 800671a:	bf0c      	ite	eq
 800671c:	2308      	moveq	r3, #8
 800671e:	230a      	movne	r3, #10
 8006720:	2100      	movs	r1, #0
 8006722:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006726:	6866      	ldr	r6, [r4, #4]
 8006728:	60a6      	str	r6, [r4, #8]
 800672a:	2e00      	cmp	r6, #0
 800672c:	bfa2      	ittt	ge
 800672e:	6821      	ldrge	r1, [r4, #0]
 8006730:	f021 0104 	bicge.w	r1, r1, #4
 8006734:	6021      	strge	r1, [r4, #0]
 8006736:	b90d      	cbnz	r5, 800673c <_printf_i+0x118>
 8006738:	2e00      	cmp	r6, #0
 800673a:	d04d      	beq.n	80067d8 <_printf_i+0x1b4>
 800673c:	4616      	mov	r6, r2
 800673e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006742:	fb03 5711 	mls	r7, r3, r1, r5
 8006746:	5dc7      	ldrb	r7, [r0, r7]
 8006748:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800674c:	462f      	mov	r7, r5
 800674e:	42bb      	cmp	r3, r7
 8006750:	460d      	mov	r5, r1
 8006752:	d9f4      	bls.n	800673e <_printf_i+0x11a>
 8006754:	2b08      	cmp	r3, #8
 8006756:	d10b      	bne.n	8006770 <_printf_i+0x14c>
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	07df      	lsls	r7, r3, #31
 800675c:	d508      	bpl.n	8006770 <_printf_i+0x14c>
 800675e:	6923      	ldr	r3, [r4, #16]
 8006760:	6861      	ldr	r1, [r4, #4]
 8006762:	4299      	cmp	r1, r3
 8006764:	bfde      	ittt	le
 8006766:	2330      	movle	r3, #48	; 0x30
 8006768:	f806 3c01 	strble.w	r3, [r6, #-1]
 800676c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006770:	1b92      	subs	r2, r2, r6
 8006772:	6122      	str	r2, [r4, #16]
 8006774:	f8cd a000 	str.w	sl, [sp]
 8006778:	464b      	mov	r3, r9
 800677a:	aa03      	add	r2, sp, #12
 800677c:	4621      	mov	r1, r4
 800677e:	4640      	mov	r0, r8
 8006780:	f7ff fee2 	bl	8006548 <_printf_common>
 8006784:	3001      	adds	r0, #1
 8006786:	d14c      	bne.n	8006822 <_printf_i+0x1fe>
 8006788:	f04f 30ff 	mov.w	r0, #4294967295
 800678c:	b004      	add	sp, #16
 800678e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006792:	4835      	ldr	r0, [pc, #212]	; (8006868 <_printf_i+0x244>)
 8006794:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006798:	6823      	ldr	r3, [r4, #0]
 800679a:	680e      	ldr	r6, [r1, #0]
 800679c:	061f      	lsls	r7, r3, #24
 800679e:	f856 5b04 	ldr.w	r5, [r6], #4
 80067a2:	600e      	str	r6, [r1, #0]
 80067a4:	d514      	bpl.n	80067d0 <_printf_i+0x1ac>
 80067a6:	07d9      	lsls	r1, r3, #31
 80067a8:	bf44      	itt	mi
 80067aa:	f043 0320 	orrmi.w	r3, r3, #32
 80067ae:	6023      	strmi	r3, [r4, #0]
 80067b0:	b91d      	cbnz	r5, 80067ba <_printf_i+0x196>
 80067b2:	6823      	ldr	r3, [r4, #0]
 80067b4:	f023 0320 	bic.w	r3, r3, #32
 80067b8:	6023      	str	r3, [r4, #0]
 80067ba:	2310      	movs	r3, #16
 80067bc:	e7b0      	b.n	8006720 <_printf_i+0xfc>
 80067be:	6823      	ldr	r3, [r4, #0]
 80067c0:	f043 0320 	orr.w	r3, r3, #32
 80067c4:	6023      	str	r3, [r4, #0]
 80067c6:	2378      	movs	r3, #120	; 0x78
 80067c8:	4828      	ldr	r0, [pc, #160]	; (800686c <_printf_i+0x248>)
 80067ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80067ce:	e7e3      	b.n	8006798 <_printf_i+0x174>
 80067d0:	065e      	lsls	r6, r3, #25
 80067d2:	bf48      	it	mi
 80067d4:	b2ad      	uxthmi	r5, r5
 80067d6:	e7e6      	b.n	80067a6 <_printf_i+0x182>
 80067d8:	4616      	mov	r6, r2
 80067da:	e7bb      	b.n	8006754 <_printf_i+0x130>
 80067dc:	680b      	ldr	r3, [r1, #0]
 80067de:	6826      	ldr	r6, [r4, #0]
 80067e0:	6960      	ldr	r0, [r4, #20]
 80067e2:	1d1d      	adds	r5, r3, #4
 80067e4:	600d      	str	r5, [r1, #0]
 80067e6:	0635      	lsls	r5, r6, #24
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	d501      	bpl.n	80067f0 <_printf_i+0x1cc>
 80067ec:	6018      	str	r0, [r3, #0]
 80067ee:	e002      	b.n	80067f6 <_printf_i+0x1d2>
 80067f0:	0671      	lsls	r1, r6, #25
 80067f2:	d5fb      	bpl.n	80067ec <_printf_i+0x1c8>
 80067f4:	8018      	strh	r0, [r3, #0]
 80067f6:	2300      	movs	r3, #0
 80067f8:	6123      	str	r3, [r4, #16]
 80067fa:	4616      	mov	r6, r2
 80067fc:	e7ba      	b.n	8006774 <_printf_i+0x150>
 80067fe:	680b      	ldr	r3, [r1, #0]
 8006800:	1d1a      	adds	r2, r3, #4
 8006802:	600a      	str	r2, [r1, #0]
 8006804:	681e      	ldr	r6, [r3, #0]
 8006806:	6862      	ldr	r2, [r4, #4]
 8006808:	2100      	movs	r1, #0
 800680a:	4630      	mov	r0, r6
 800680c:	f7f9 fce0 	bl	80001d0 <memchr>
 8006810:	b108      	cbz	r0, 8006816 <_printf_i+0x1f2>
 8006812:	1b80      	subs	r0, r0, r6
 8006814:	6060      	str	r0, [r4, #4]
 8006816:	6863      	ldr	r3, [r4, #4]
 8006818:	6123      	str	r3, [r4, #16]
 800681a:	2300      	movs	r3, #0
 800681c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006820:	e7a8      	b.n	8006774 <_printf_i+0x150>
 8006822:	6923      	ldr	r3, [r4, #16]
 8006824:	4632      	mov	r2, r6
 8006826:	4649      	mov	r1, r9
 8006828:	4640      	mov	r0, r8
 800682a:	47d0      	blx	sl
 800682c:	3001      	adds	r0, #1
 800682e:	d0ab      	beq.n	8006788 <_printf_i+0x164>
 8006830:	6823      	ldr	r3, [r4, #0]
 8006832:	079b      	lsls	r3, r3, #30
 8006834:	d413      	bmi.n	800685e <_printf_i+0x23a>
 8006836:	68e0      	ldr	r0, [r4, #12]
 8006838:	9b03      	ldr	r3, [sp, #12]
 800683a:	4298      	cmp	r0, r3
 800683c:	bfb8      	it	lt
 800683e:	4618      	movlt	r0, r3
 8006840:	e7a4      	b.n	800678c <_printf_i+0x168>
 8006842:	2301      	movs	r3, #1
 8006844:	4632      	mov	r2, r6
 8006846:	4649      	mov	r1, r9
 8006848:	4640      	mov	r0, r8
 800684a:	47d0      	blx	sl
 800684c:	3001      	adds	r0, #1
 800684e:	d09b      	beq.n	8006788 <_printf_i+0x164>
 8006850:	3501      	adds	r5, #1
 8006852:	68e3      	ldr	r3, [r4, #12]
 8006854:	9903      	ldr	r1, [sp, #12]
 8006856:	1a5b      	subs	r3, r3, r1
 8006858:	42ab      	cmp	r3, r5
 800685a:	dcf2      	bgt.n	8006842 <_printf_i+0x21e>
 800685c:	e7eb      	b.n	8006836 <_printf_i+0x212>
 800685e:	2500      	movs	r5, #0
 8006860:	f104 0619 	add.w	r6, r4, #25
 8006864:	e7f5      	b.n	8006852 <_printf_i+0x22e>
 8006866:	bf00      	nop
 8006868:	08007b21 	.word	0x08007b21
 800686c:	08007b32 	.word	0x08007b32

08006870 <memcpy>:
 8006870:	440a      	add	r2, r1
 8006872:	4291      	cmp	r1, r2
 8006874:	f100 33ff 	add.w	r3, r0, #4294967295
 8006878:	d100      	bne.n	800687c <memcpy+0xc>
 800687a:	4770      	bx	lr
 800687c:	b510      	push	{r4, lr}
 800687e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006882:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006886:	4291      	cmp	r1, r2
 8006888:	d1f9      	bne.n	800687e <memcpy+0xe>
 800688a:	bd10      	pop	{r4, pc}

0800688c <memmove>:
 800688c:	4288      	cmp	r0, r1
 800688e:	b510      	push	{r4, lr}
 8006890:	eb01 0402 	add.w	r4, r1, r2
 8006894:	d902      	bls.n	800689c <memmove+0x10>
 8006896:	4284      	cmp	r4, r0
 8006898:	4623      	mov	r3, r4
 800689a:	d807      	bhi.n	80068ac <memmove+0x20>
 800689c:	1e43      	subs	r3, r0, #1
 800689e:	42a1      	cmp	r1, r4
 80068a0:	d008      	beq.n	80068b4 <memmove+0x28>
 80068a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80068aa:	e7f8      	b.n	800689e <memmove+0x12>
 80068ac:	4402      	add	r2, r0
 80068ae:	4601      	mov	r1, r0
 80068b0:	428a      	cmp	r2, r1
 80068b2:	d100      	bne.n	80068b6 <memmove+0x2a>
 80068b4:	bd10      	pop	{r4, pc}
 80068b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80068ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80068be:	e7f7      	b.n	80068b0 <memmove+0x24>

080068c0 <_free_r>:
 80068c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068c2:	2900      	cmp	r1, #0
 80068c4:	d048      	beq.n	8006958 <_free_r+0x98>
 80068c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068ca:	9001      	str	r0, [sp, #4]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f1a1 0404 	sub.w	r4, r1, #4
 80068d2:	bfb8      	it	lt
 80068d4:	18e4      	addlt	r4, r4, r3
 80068d6:	f000 f8d3 	bl	8006a80 <__malloc_lock>
 80068da:	4a20      	ldr	r2, [pc, #128]	; (800695c <_free_r+0x9c>)
 80068dc:	9801      	ldr	r0, [sp, #4]
 80068de:	6813      	ldr	r3, [r2, #0]
 80068e0:	4615      	mov	r5, r2
 80068e2:	b933      	cbnz	r3, 80068f2 <_free_r+0x32>
 80068e4:	6063      	str	r3, [r4, #4]
 80068e6:	6014      	str	r4, [r2, #0]
 80068e8:	b003      	add	sp, #12
 80068ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80068ee:	f000 b8cd 	b.w	8006a8c <__malloc_unlock>
 80068f2:	42a3      	cmp	r3, r4
 80068f4:	d90b      	bls.n	800690e <_free_r+0x4e>
 80068f6:	6821      	ldr	r1, [r4, #0]
 80068f8:	1862      	adds	r2, r4, r1
 80068fa:	4293      	cmp	r3, r2
 80068fc:	bf04      	itt	eq
 80068fe:	681a      	ldreq	r2, [r3, #0]
 8006900:	685b      	ldreq	r3, [r3, #4]
 8006902:	6063      	str	r3, [r4, #4]
 8006904:	bf04      	itt	eq
 8006906:	1852      	addeq	r2, r2, r1
 8006908:	6022      	streq	r2, [r4, #0]
 800690a:	602c      	str	r4, [r5, #0]
 800690c:	e7ec      	b.n	80068e8 <_free_r+0x28>
 800690e:	461a      	mov	r2, r3
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	b10b      	cbz	r3, 8006918 <_free_r+0x58>
 8006914:	42a3      	cmp	r3, r4
 8006916:	d9fa      	bls.n	800690e <_free_r+0x4e>
 8006918:	6811      	ldr	r1, [r2, #0]
 800691a:	1855      	adds	r5, r2, r1
 800691c:	42a5      	cmp	r5, r4
 800691e:	d10b      	bne.n	8006938 <_free_r+0x78>
 8006920:	6824      	ldr	r4, [r4, #0]
 8006922:	4421      	add	r1, r4
 8006924:	1854      	adds	r4, r2, r1
 8006926:	42a3      	cmp	r3, r4
 8006928:	6011      	str	r1, [r2, #0]
 800692a:	d1dd      	bne.n	80068e8 <_free_r+0x28>
 800692c:	681c      	ldr	r4, [r3, #0]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	6053      	str	r3, [r2, #4]
 8006932:	4421      	add	r1, r4
 8006934:	6011      	str	r1, [r2, #0]
 8006936:	e7d7      	b.n	80068e8 <_free_r+0x28>
 8006938:	d902      	bls.n	8006940 <_free_r+0x80>
 800693a:	230c      	movs	r3, #12
 800693c:	6003      	str	r3, [r0, #0]
 800693e:	e7d3      	b.n	80068e8 <_free_r+0x28>
 8006940:	6825      	ldr	r5, [r4, #0]
 8006942:	1961      	adds	r1, r4, r5
 8006944:	428b      	cmp	r3, r1
 8006946:	bf04      	itt	eq
 8006948:	6819      	ldreq	r1, [r3, #0]
 800694a:	685b      	ldreq	r3, [r3, #4]
 800694c:	6063      	str	r3, [r4, #4]
 800694e:	bf04      	itt	eq
 8006950:	1949      	addeq	r1, r1, r5
 8006952:	6021      	streq	r1, [r4, #0]
 8006954:	6054      	str	r4, [r2, #4]
 8006956:	e7c7      	b.n	80068e8 <_free_r+0x28>
 8006958:	b003      	add	sp, #12
 800695a:	bd30      	pop	{r4, r5, pc}
 800695c:	200002a0 	.word	0x200002a0

08006960 <_malloc_r>:
 8006960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006962:	1ccd      	adds	r5, r1, #3
 8006964:	f025 0503 	bic.w	r5, r5, #3
 8006968:	3508      	adds	r5, #8
 800696a:	2d0c      	cmp	r5, #12
 800696c:	bf38      	it	cc
 800696e:	250c      	movcc	r5, #12
 8006970:	2d00      	cmp	r5, #0
 8006972:	4606      	mov	r6, r0
 8006974:	db01      	blt.n	800697a <_malloc_r+0x1a>
 8006976:	42a9      	cmp	r1, r5
 8006978:	d903      	bls.n	8006982 <_malloc_r+0x22>
 800697a:	230c      	movs	r3, #12
 800697c:	6033      	str	r3, [r6, #0]
 800697e:	2000      	movs	r0, #0
 8006980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006982:	f000 f87d 	bl	8006a80 <__malloc_lock>
 8006986:	4921      	ldr	r1, [pc, #132]	; (8006a0c <_malloc_r+0xac>)
 8006988:	680a      	ldr	r2, [r1, #0]
 800698a:	4614      	mov	r4, r2
 800698c:	b99c      	cbnz	r4, 80069b6 <_malloc_r+0x56>
 800698e:	4f20      	ldr	r7, [pc, #128]	; (8006a10 <_malloc_r+0xb0>)
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	b923      	cbnz	r3, 800699e <_malloc_r+0x3e>
 8006994:	4621      	mov	r1, r4
 8006996:	4630      	mov	r0, r6
 8006998:	f000 f862 	bl	8006a60 <_sbrk_r>
 800699c:	6038      	str	r0, [r7, #0]
 800699e:	4629      	mov	r1, r5
 80069a0:	4630      	mov	r0, r6
 80069a2:	f000 f85d 	bl	8006a60 <_sbrk_r>
 80069a6:	1c43      	adds	r3, r0, #1
 80069a8:	d123      	bne.n	80069f2 <_malloc_r+0x92>
 80069aa:	230c      	movs	r3, #12
 80069ac:	6033      	str	r3, [r6, #0]
 80069ae:	4630      	mov	r0, r6
 80069b0:	f000 f86c 	bl	8006a8c <__malloc_unlock>
 80069b4:	e7e3      	b.n	800697e <_malloc_r+0x1e>
 80069b6:	6823      	ldr	r3, [r4, #0]
 80069b8:	1b5b      	subs	r3, r3, r5
 80069ba:	d417      	bmi.n	80069ec <_malloc_r+0x8c>
 80069bc:	2b0b      	cmp	r3, #11
 80069be:	d903      	bls.n	80069c8 <_malloc_r+0x68>
 80069c0:	6023      	str	r3, [r4, #0]
 80069c2:	441c      	add	r4, r3
 80069c4:	6025      	str	r5, [r4, #0]
 80069c6:	e004      	b.n	80069d2 <_malloc_r+0x72>
 80069c8:	6863      	ldr	r3, [r4, #4]
 80069ca:	42a2      	cmp	r2, r4
 80069cc:	bf0c      	ite	eq
 80069ce:	600b      	streq	r3, [r1, #0]
 80069d0:	6053      	strne	r3, [r2, #4]
 80069d2:	4630      	mov	r0, r6
 80069d4:	f000 f85a 	bl	8006a8c <__malloc_unlock>
 80069d8:	f104 000b 	add.w	r0, r4, #11
 80069dc:	1d23      	adds	r3, r4, #4
 80069de:	f020 0007 	bic.w	r0, r0, #7
 80069e2:	1ac2      	subs	r2, r0, r3
 80069e4:	d0cc      	beq.n	8006980 <_malloc_r+0x20>
 80069e6:	1a1b      	subs	r3, r3, r0
 80069e8:	50a3      	str	r3, [r4, r2]
 80069ea:	e7c9      	b.n	8006980 <_malloc_r+0x20>
 80069ec:	4622      	mov	r2, r4
 80069ee:	6864      	ldr	r4, [r4, #4]
 80069f0:	e7cc      	b.n	800698c <_malloc_r+0x2c>
 80069f2:	1cc4      	adds	r4, r0, #3
 80069f4:	f024 0403 	bic.w	r4, r4, #3
 80069f8:	42a0      	cmp	r0, r4
 80069fa:	d0e3      	beq.n	80069c4 <_malloc_r+0x64>
 80069fc:	1a21      	subs	r1, r4, r0
 80069fe:	4630      	mov	r0, r6
 8006a00:	f000 f82e 	bl	8006a60 <_sbrk_r>
 8006a04:	3001      	adds	r0, #1
 8006a06:	d1dd      	bne.n	80069c4 <_malloc_r+0x64>
 8006a08:	e7cf      	b.n	80069aa <_malloc_r+0x4a>
 8006a0a:	bf00      	nop
 8006a0c:	200002a0 	.word	0x200002a0
 8006a10:	200002a4 	.word	0x200002a4

08006a14 <_realloc_r>:
 8006a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a16:	4607      	mov	r7, r0
 8006a18:	4614      	mov	r4, r2
 8006a1a:	460e      	mov	r6, r1
 8006a1c:	b921      	cbnz	r1, 8006a28 <_realloc_r+0x14>
 8006a1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006a22:	4611      	mov	r1, r2
 8006a24:	f7ff bf9c 	b.w	8006960 <_malloc_r>
 8006a28:	b922      	cbnz	r2, 8006a34 <_realloc_r+0x20>
 8006a2a:	f7ff ff49 	bl	80068c0 <_free_r>
 8006a2e:	4625      	mov	r5, r4
 8006a30:	4628      	mov	r0, r5
 8006a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a34:	f000 f830 	bl	8006a98 <_malloc_usable_size_r>
 8006a38:	42a0      	cmp	r0, r4
 8006a3a:	d20f      	bcs.n	8006a5c <_realloc_r+0x48>
 8006a3c:	4621      	mov	r1, r4
 8006a3e:	4638      	mov	r0, r7
 8006a40:	f7ff ff8e 	bl	8006960 <_malloc_r>
 8006a44:	4605      	mov	r5, r0
 8006a46:	2800      	cmp	r0, #0
 8006a48:	d0f2      	beq.n	8006a30 <_realloc_r+0x1c>
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4622      	mov	r2, r4
 8006a4e:	f7ff ff0f 	bl	8006870 <memcpy>
 8006a52:	4631      	mov	r1, r6
 8006a54:	4638      	mov	r0, r7
 8006a56:	f7ff ff33 	bl	80068c0 <_free_r>
 8006a5a:	e7e9      	b.n	8006a30 <_realloc_r+0x1c>
 8006a5c:	4635      	mov	r5, r6
 8006a5e:	e7e7      	b.n	8006a30 <_realloc_r+0x1c>

08006a60 <_sbrk_r>:
 8006a60:	b538      	push	{r3, r4, r5, lr}
 8006a62:	4d06      	ldr	r5, [pc, #24]	; (8006a7c <_sbrk_r+0x1c>)
 8006a64:	2300      	movs	r3, #0
 8006a66:	4604      	mov	r4, r0
 8006a68:	4608      	mov	r0, r1
 8006a6a:	602b      	str	r3, [r5, #0]
 8006a6c:	f7fb f9ae 	bl	8001dcc <_sbrk>
 8006a70:	1c43      	adds	r3, r0, #1
 8006a72:	d102      	bne.n	8006a7a <_sbrk_r+0x1a>
 8006a74:	682b      	ldr	r3, [r5, #0]
 8006a76:	b103      	cbz	r3, 8006a7a <_sbrk_r+0x1a>
 8006a78:	6023      	str	r3, [r4, #0]
 8006a7a:	bd38      	pop	{r3, r4, r5, pc}
 8006a7c:	20000420 	.word	0x20000420

08006a80 <__malloc_lock>:
 8006a80:	4801      	ldr	r0, [pc, #4]	; (8006a88 <__malloc_lock+0x8>)
 8006a82:	f000 b811 	b.w	8006aa8 <__retarget_lock_acquire_recursive>
 8006a86:	bf00      	nop
 8006a88:	20000428 	.word	0x20000428

08006a8c <__malloc_unlock>:
 8006a8c:	4801      	ldr	r0, [pc, #4]	; (8006a94 <__malloc_unlock+0x8>)
 8006a8e:	f000 b80c 	b.w	8006aaa <__retarget_lock_release_recursive>
 8006a92:	bf00      	nop
 8006a94:	20000428 	.word	0x20000428

08006a98 <_malloc_usable_size_r>:
 8006a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a9c:	1f18      	subs	r0, r3, #4
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	bfbc      	itt	lt
 8006aa2:	580b      	ldrlt	r3, [r1, r0]
 8006aa4:	18c0      	addlt	r0, r0, r3
 8006aa6:	4770      	bx	lr

08006aa8 <__retarget_lock_acquire_recursive>:
 8006aa8:	4770      	bx	lr

08006aaa <__retarget_lock_release_recursive>:
 8006aaa:	4770      	bx	lr

08006aac <pow>:
 8006aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ab0:	ec59 8b10 	vmov	r8, r9, d0
 8006ab4:	ec57 6b11 	vmov	r6, r7, d1
 8006ab8:	f000 f8a6 	bl	8006c08 <__ieee754_pow>
 8006abc:	4b4e      	ldr	r3, [pc, #312]	; (8006bf8 <pow+0x14c>)
 8006abe:	f993 3000 	ldrsb.w	r3, [r3]
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	ec55 4b10 	vmov	r4, r5, d0
 8006ac8:	d015      	beq.n	8006af6 <pow+0x4a>
 8006aca:	4632      	mov	r2, r6
 8006acc:	463b      	mov	r3, r7
 8006ace:	4630      	mov	r0, r6
 8006ad0:	4639      	mov	r1, r7
 8006ad2:	f7fa f823 	bl	8000b1c <__aeabi_dcmpun>
 8006ad6:	b970      	cbnz	r0, 8006af6 <pow+0x4a>
 8006ad8:	4642      	mov	r2, r8
 8006ada:	464b      	mov	r3, r9
 8006adc:	4640      	mov	r0, r8
 8006ade:	4649      	mov	r1, r9
 8006ae0:	f7fa f81c 	bl	8000b1c <__aeabi_dcmpun>
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	b148      	cbz	r0, 8006afe <pow+0x52>
 8006aea:	4630      	mov	r0, r6
 8006aec:	4639      	mov	r1, r7
 8006aee:	f7f9 ffe3 	bl	8000ab8 <__aeabi_dcmpeq>
 8006af2:	2800      	cmp	r0, #0
 8006af4:	d17d      	bne.n	8006bf2 <pow+0x146>
 8006af6:	ec45 4b10 	vmov	d0, r4, r5
 8006afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006afe:	4640      	mov	r0, r8
 8006b00:	4649      	mov	r1, r9
 8006b02:	f7f9 ffd9 	bl	8000ab8 <__aeabi_dcmpeq>
 8006b06:	b1e0      	cbz	r0, 8006b42 <pow+0x96>
 8006b08:	2200      	movs	r2, #0
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	4639      	mov	r1, r7
 8006b10:	f7f9 ffd2 	bl	8000ab8 <__aeabi_dcmpeq>
 8006b14:	2800      	cmp	r0, #0
 8006b16:	d16c      	bne.n	8006bf2 <pow+0x146>
 8006b18:	ec47 6b10 	vmov	d0, r6, r7
 8006b1c:	f000 fe53 	bl	80077c6 <finite>
 8006b20:	2800      	cmp	r0, #0
 8006b22:	d0e8      	beq.n	8006af6 <pow+0x4a>
 8006b24:	2200      	movs	r2, #0
 8006b26:	2300      	movs	r3, #0
 8006b28:	4630      	mov	r0, r6
 8006b2a:	4639      	mov	r1, r7
 8006b2c:	f7f9 ffce 	bl	8000acc <__aeabi_dcmplt>
 8006b30:	2800      	cmp	r0, #0
 8006b32:	d0e0      	beq.n	8006af6 <pow+0x4a>
 8006b34:	f7ff fb48 	bl	80061c8 <__errno>
 8006b38:	2321      	movs	r3, #33	; 0x21
 8006b3a:	6003      	str	r3, [r0, #0]
 8006b3c:	2400      	movs	r4, #0
 8006b3e:	4d2f      	ldr	r5, [pc, #188]	; (8006bfc <pow+0x150>)
 8006b40:	e7d9      	b.n	8006af6 <pow+0x4a>
 8006b42:	ec45 4b10 	vmov	d0, r4, r5
 8006b46:	f000 fe3e 	bl	80077c6 <finite>
 8006b4a:	bbb8      	cbnz	r0, 8006bbc <pow+0x110>
 8006b4c:	ec49 8b10 	vmov	d0, r8, r9
 8006b50:	f000 fe39 	bl	80077c6 <finite>
 8006b54:	b390      	cbz	r0, 8006bbc <pow+0x110>
 8006b56:	ec47 6b10 	vmov	d0, r6, r7
 8006b5a:	f000 fe34 	bl	80077c6 <finite>
 8006b5e:	b368      	cbz	r0, 8006bbc <pow+0x110>
 8006b60:	4622      	mov	r2, r4
 8006b62:	462b      	mov	r3, r5
 8006b64:	4620      	mov	r0, r4
 8006b66:	4629      	mov	r1, r5
 8006b68:	f7f9 ffd8 	bl	8000b1c <__aeabi_dcmpun>
 8006b6c:	b160      	cbz	r0, 8006b88 <pow+0xdc>
 8006b6e:	f7ff fb2b 	bl	80061c8 <__errno>
 8006b72:	2321      	movs	r3, #33	; 0x21
 8006b74:	6003      	str	r3, [r0, #0]
 8006b76:	2200      	movs	r2, #0
 8006b78:	2300      	movs	r3, #0
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	f7f9 fe5d 	bl	800083c <__aeabi_ddiv>
 8006b82:	4604      	mov	r4, r0
 8006b84:	460d      	mov	r5, r1
 8006b86:	e7b6      	b.n	8006af6 <pow+0x4a>
 8006b88:	f7ff fb1e 	bl	80061c8 <__errno>
 8006b8c:	2322      	movs	r3, #34	; 0x22
 8006b8e:	6003      	str	r3, [r0, #0]
 8006b90:	2200      	movs	r2, #0
 8006b92:	2300      	movs	r3, #0
 8006b94:	4640      	mov	r0, r8
 8006b96:	4649      	mov	r1, r9
 8006b98:	f7f9 ff98 	bl	8000acc <__aeabi_dcmplt>
 8006b9c:	2400      	movs	r4, #0
 8006b9e:	b158      	cbz	r0, 8006bb8 <pow+0x10c>
 8006ba0:	ec47 6b10 	vmov	d0, r6, r7
 8006ba4:	f000 fe24 	bl	80077f0 <rint>
 8006ba8:	4632      	mov	r2, r6
 8006baa:	ec51 0b10 	vmov	r0, r1, d0
 8006bae:	463b      	mov	r3, r7
 8006bb0:	f7f9 ff82 	bl	8000ab8 <__aeabi_dcmpeq>
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	d0c2      	beq.n	8006b3e <pow+0x92>
 8006bb8:	4d11      	ldr	r5, [pc, #68]	; (8006c00 <pow+0x154>)
 8006bba:	e79c      	b.n	8006af6 <pow+0x4a>
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	4629      	mov	r1, r5
 8006bc4:	f7f9 ff78 	bl	8000ab8 <__aeabi_dcmpeq>
 8006bc8:	2800      	cmp	r0, #0
 8006bca:	d094      	beq.n	8006af6 <pow+0x4a>
 8006bcc:	ec49 8b10 	vmov	d0, r8, r9
 8006bd0:	f000 fdf9 	bl	80077c6 <finite>
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	d08e      	beq.n	8006af6 <pow+0x4a>
 8006bd8:	ec47 6b10 	vmov	d0, r6, r7
 8006bdc:	f000 fdf3 	bl	80077c6 <finite>
 8006be0:	2800      	cmp	r0, #0
 8006be2:	d088      	beq.n	8006af6 <pow+0x4a>
 8006be4:	f7ff faf0 	bl	80061c8 <__errno>
 8006be8:	2322      	movs	r3, #34	; 0x22
 8006bea:	6003      	str	r3, [r0, #0]
 8006bec:	2400      	movs	r4, #0
 8006bee:	2500      	movs	r5, #0
 8006bf0:	e781      	b.n	8006af6 <pow+0x4a>
 8006bf2:	4d04      	ldr	r5, [pc, #16]	; (8006c04 <pow+0x158>)
 8006bf4:	2400      	movs	r4, #0
 8006bf6:	e77e      	b.n	8006af6 <pow+0x4a>
 8006bf8:	20000074 	.word	0x20000074
 8006bfc:	fff00000 	.word	0xfff00000
 8006c00:	7ff00000 	.word	0x7ff00000
 8006c04:	3ff00000 	.word	0x3ff00000

08006c08 <__ieee754_pow>:
 8006c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c0c:	ed2d 8b06 	vpush	{d8-d10}
 8006c10:	b08d      	sub	sp, #52	; 0x34
 8006c12:	ed8d 1b02 	vstr	d1, [sp, #8]
 8006c16:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8006c1a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8006c1e:	ea56 0100 	orrs.w	r1, r6, r0
 8006c22:	ec53 2b10 	vmov	r2, r3, d0
 8006c26:	f000 84d1 	beq.w	80075cc <__ieee754_pow+0x9c4>
 8006c2a:	497f      	ldr	r1, [pc, #508]	; (8006e28 <__ieee754_pow+0x220>)
 8006c2c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8006c30:	428c      	cmp	r4, r1
 8006c32:	ee10 8a10 	vmov	r8, s0
 8006c36:	4699      	mov	r9, r3
 8006c38:	dc09      	bgt.n	8006c4e <__ieee754_pow+0x46>
 8006c3a:	d103      	bne.n	8006c44 <__ieee754_pow+0x3c>
 8006c3c:	b97a      	cbnz	r2, 8006c5e <__ieee754_pow+0x56>
 8006c3e:	42a6      	cmp	r6, r4
 8006c40:	dd02      	ble.n	8006c48 <__ieee754_pow+0x40>
 8006c42:	e00c      	b.n	8006c5e <__ieee754_pow+0x56>
 8006c44:	428e      	cmp	r6, r1
 8006c46:	dc02      	bgt.n	8006c4e <__ieee754_pow+0x46>
 8006c48:	428e      	cmp	r6, r1
 8006c4a:	d110      	bne.n	8006c6e <__ieee754_pow+0x66>
 8006c4c:	b178      	cbz	r0, 8006c6e <__ieee754_pow+0x66>
 8006c4e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006c52:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006c56:	ea54 0308 	orrs.w	r3, r4, r8
 8006c5a:	f000 84b7 	beq.w	80075cc <__ieee754_pow+0x9c4>
 8006c5e:	4873      	ldr	r0, [pc, #460]	; (8006e2c <__ieee754_pow+0x224>)
 8006c60:	b00d      	add	sp, #52	; 0x34
 8006c62:	ecbd 8b06 	vpop	{d8-d10}
 8006c66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c6a:	f000 bdb9 	b.w	80077e0 <nan>
 8006c6e:	f1b9 0f00 	cmp.w	r9, #0
 8006c72:	da36      	bge.n	8006ce2 <__ieee754_pow+0xda>
 8006c74:	496e      	ldr	r1, [pc, #440]	; (8006e30 <__ieee754_pow+0x228>)
 8006c76:	428e      	cmp	r6, r1
 8006c78:	dc51      	bgt.n	8006d1e <__ieee754_pow+0x116>
 8006c7a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8006c7e:	428e      	cmp	r6, r1
 8006c80:	f340 84af 	ble.w	80075e2 <__ieee754_pow+0x9da>
 8006c84:	1531      	asrs	r1, r6, #20
 8006c86:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006c8a:	2914      	cmp	r1, #20
 8006c8c:	dd0f      	ble.n	8006cae <__ieee754_pow+0xa6>
 8006c8e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8006c92:	fa20 fc01 	lsr.w	ip, r0, r1
 8006c96:	fa0c f101 	lsl.w	r1, ip, r1
 8006c9a:	4281      	cmp	r1, r0
 8006c9c:	f040 84a1 	bne.w	80075e2 <__ieee754_pow+0x9da>
 8006ca0:	f00c 0c01 	and.w	ip, ip, #1
 8006ca4:	f1cc 0102 	rsb	r1, ip, #2
 8006ca8:	9100      	str	r1, [sp, #0]
 8006caa:	b180      	cbz	r0, 8006cce <__ieee754_pow+0xc6>
 8006cac:	e059      	b.n	8006d62 <__ieee754_pow+0x15a>
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	d155      	bne.n	8006d5e <__ieee754_pow+0x156>
 8006cb2:	f1c1 0114 	rsb	r1, r1, #20
 8006cb6:	fa46 fc01 	asr.w	ip, r6, r1
 8006cba:	fa0c f101 	lsl.w	r1, ip, r1
 8006cbe:	42b1      	cmp	r1, r6
 8006cc0:	f040 848c 	bne.w	80075dc <__ieee754_pow+0x9d4>
 8006cc4:	f00c 0c01 	and.w	ip, ip, #1
 8006cc8:	f1cc 0102 	rsb	r1, ip, #2
 8006ccc:	9100      	str	r1, [sp, #0]
 8006cce:	4959      	ldr	r1, [pc, #356]	; (8006e34 <__ieee754_pow+0x22c>)
 8006cd0:	428e      	cmp	r6, r1
 8006cd2:	d12d      	bne.n	8006d30 <__ieee754_pow+0x128>
 8006cd4:	2f00      	cmp	r7, #0
 8006cd6:	da79      	bge.n	8006dcc <__ieee754_pow+0x1c4>
 8006cd8:	4956      	ldr	r1, [pc, #344]	; (8006e34 <__ieee754_pow+0x22c>)
 8006cda:	2000      	movs	r0, #0
 8006cdc:	f7f9 fdae 	bl	800083c <__aeabi_ddiv>
 8006ce0:	e016      	b.n	8006d10 <__ieee754_pow+0x108>
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	9100      	str	r1, [sp, #0]
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	d13b      	bne.n	8006d62 <__ieee754_pow+0x15a>
 8006cea:	494f      	ldr	r1, [pc, #316]	; (8006e28 <__ieee754_pow+0x220>)
 8006cec:	428e      	cmp	r6, r1
 8006cee:	d1ee      	bne.n	8006cce <__ieee754_pow+0xc6>
 8006cf0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006cf4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006cf8:	ea53 0308 	orrs.w	r3, r3, r8
 8006cfc:	f000 8466 	beq.w	80075cc <__ieee754_pow+0x9c4>
 8006d00:	4b4d      	ldr	r3, [pc, #308]	; (8006e38 <__ieee754_pow+0x230>)
 8006d02:	429c      	cmp	r4, r3
 8006d04:	dd0d      	ble.n	8006d22 <__ieee754_pow+0x11a>
 8006d06:	2f00      	cmp	r7, #0
 8006d08:	f280 8464 	bge.w	80075d4 <__ieee754_pow+0x9cc>
 8006d0c:	2000      	movs	r0, #0
 8006d0e:	2100      	movs	r1, #0
 8006d10:	ec41 0b10 	vmov	d0, r0, r1
 8006d14:	b00d      	add	sp, #52	; 0x34
 8006d16:	ecbd 8b06 	vpop	{d8-d10}
 8006d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d1e:	2102      	movs	r1, #2
 8006d20:	e7e0      	b.n	8006ce4 <__ieee754_pow+0xdc>
 8006d22:	2f00      	cmp	r7, #0
 8006d24:	daf2      	bge.n	8006d0c <__ieee754_pow+0x104>
 8006d26:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8006d2a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006d2e:	e7ef      	b.n	8006d10 <__ieee754_pow+0x108>
 8006d30:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8006d34:	d104      	bne.n	8006d40 <__ieee754_pow+0x138>
 8006d36:	4610      	mov	r0, r2
 8006d38:	4619      	mov	r1, r3
 8006d3a:	f7f9 fc55 	bl	80005e8 <__aeabi_dmul>
 8006d3e:	e7e7      	b.n	8006d10 <__ieee754_pow+0x108>
 8006d40:	493e      	ldr	r1, [pc, #248]	; (8006e3c <__ieee754_pow+0x234>)
 8006d42:	428f      	cmp	r7, r1
 8006d44:	d10d      	bne.n	8006d62 <__ieee754_pow+0x15a>
 8006d46:	f1b9 0f00 	cmp.w	r9, #0
 8006d4a:	db0a      	blt.n	8006d62 <__ieee754_pow+0x15a>
 8006d4c:	ec43 2b10 	vmov	d0, r2, r3
 8006d50:	b00d      	add	sp, #52	; 0x34
 8006d52:	ecbd 8b06 	vpop	{d8-d10}
 8006d56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d5a:	f000 bc77 	b.w	800764c <__ieee754_sqrt>
 8006d5e:	2100      	movs	r1, #0
 8006d60:	9100      	str	r1, [sp, #0]
 8006d62:	ec43 2b10 	vmov	d0, r2, r3
 8006d66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d6a:	f000 fd23 	bl	80077b4 <fabs>
 8006d6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d72:	ec51 0b10 	vmov	r0, r1, d0
 8006d76:	f1b8 0f00 	cmp.w	r8, #0
 8006d7a:	d12a      	bne.n	8006dd2 <__ieee754_pow+0x1ca>
 8006d7c:	b12c      	cbz	r4, 8006d8a <__ieee754_pow+0x182>
 8006d7e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8006e34 <__ieee754_pow+0x22c>
 8006d82:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8006d86:	45e6      	cmp	lr, ip
 8006d88:	d123      	bne.n	8006dd2 <__ieee754_pow+0x1ca>
 8006d8a:	2f00      	cmp	r7, #0
 8006d8c:	da05      	bge.n	8006d9a <__ieee754_pow+0x192>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	2000      	movs	r0, #0
 8006d94:	4927      	ldr	r1, [pc, #156]	; (8006e34 <__ieee754_pow+0x22c>)
 8006d96:	f7f9 fd51 	bl	800083c <__aeabi_ddiv>
 8006d9a:	f1b9 0f00 	cmp.w	r9, #0
 8006d9e:	dab7      	bge.n	8006d10 <__ieee754_pow+0x108>
 8006da0:	9b00      	ldr	r3, [sp, #0]
 8006da2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006da6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006daa:	4323      	orrs	r3, r4
 8006dac:	d108      	bne.n	8006dc0 <__ieee754_pow+0x1b8>
 8006dae:	4602      	mov	r2, r0
 8006db0:	460b      	mov	r3, r1
 8006db2:	4610      	mov	r0, r2
 8006db4:	4619      	mov	r1, r3
 8006db6:	f7f9 fa5f 	bl	8000278 <__aeabi_dsub>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	e78d      	b.n	8006cdc <__ieee754_pow+0xd4>
 8006dc0:	9b00      	ldr	r3, [sp, #0]
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d1a4      	bne.n	8006d10 <__ieee754_pow+0x108>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006dcc:	4610      	mov	r0, r2
 8006dce:	4619      	mov	r1, r3
 8006dd0:	e79e      	b.n	8006d10 <__ieee754_pow+0x108>
 8006dd2:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8006dd6:	f10c 35ff 	add.w	r5, ip, #4294967295
 8006dda:	950a      	str	r5, [sp, #40]	; 0x28
 8006ddc:	9d00      	ldr	r5, [sp, #0]
 8006dde:	46ac      	mov	ip, r5
 8006de0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8006de2:	ea5c 0505 	orrs.w	r5, ip, r5
 8006de6:	d0e4      	beq.n	8006db2 <__ieee754_pow+0x1aa>
 8006de8:	4b15      	ldr	r3, [pc, #84]	; (8006e40 <__ieee754_pow+0x238>)
 8006dea:	429e      	cmp	r6, r3
 8006dec:	f340 80fc 	ble.w	8006fe8 <__ieee754_pow+0x3e0>
 8006df0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006df4:	429e      	cmp	r6, r3
 8006df6:	4b10      	ldr	r3, [pc, #64]	; (8006e38 <__ieee754_pow+0x230>)
 8006df8:	dd07      	ble.n	8006e0a <__ieee754_pow+0x202>
 8006dfa:	429c      	cmp	r4, r3
 8006dfc:	dc0a      	bgt.n	8006e14 <__ieee754_pow+0x20c>
 8006dfe:	2f00      	cmp	r7, #0
 8006e00:	da84      	bge.n	8006d0c <__ieee754_pow+0x104>
 8006e02:	a307      	add	r3, pc, #28	; (adr r3, 8006e20 <__ieee754_pow+0x218>)
 8006e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e08:	e795      	b.n	8006d36 <__ieee754_pow+0x12e>
 8006e0a:	429c      	cmp	r4, r3
 8006e0c:	dbf7      	blt.n	8006dfe <__ieee754_pow+0x1f6>
 8006e0e:	4b09      	ldr	r3, [pc, #36]	; (8006e34 <__ieee754_pow+0x22c>)
 8006e10:	429c      	cmp	r4, r3
 8006e12:	dd17      	ble.n	8006e44 <__ieee754_pow+0x23c>
 8006e14:	2f00      	cmp	r7, #0
 8006e16:	dcf4      	bgt.n	8006e02 <__ieee754_pow+0x1fa>
 8006e18:	e778      	b.n	8006d0c <__ieee754_pow+0x104>
 8006e1a:	bf00      	nop
 8006e1c:	f3af 8000 	nop.w
 8006e20:	8800759c 	.word	0x8800759c
 8006e24:	7e37e43c 	.word	0x7e37e43c
 8006e28:	7ff00000 	.word	0x7ff00000
 8006e2c:	08007b15 	.word	0x08007b15
 8006e30:	433fffff 	.word	0x433fffff
 8006e34:	3ff00000 	.word	0x3ff00000
 8006e38:	3fefffff 	.word	0x3fefffff
 8006e3c:	3fe00000 	.word	0x3fe00000
 8006e40:	41e00000 	.word	0x41e00000
 8006e44:	4b64      	ldr	r3, [pc, #400]	; (8006fd8 <__ieee754_pow+0x3d0>)
 8006e46:	2200      	movs	r2, #0
 8006e48:	f7f9 fa16 	bl	8000278 <__aeabi_dsub>
 8006e4c:	a356      	add	r3, pc, #344	; (adr r3, 8006fa8 <__ieee754_pow+0x3a0>)
 8006e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e52:	4604      	mov	r4, r0
 8006e54:	460d      	mov	r5, r1
 8006e56:	f7f9 fbc7 	bl	80005e8 <__aeabi_dmul>
 8006e5a:	a355      	add	r3, pc, #340	; (adr r3, 8006fb0 <__ieee754_pow+0x3a8>)
 8006e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e60:	4606      	mov	r6, r0
 8006e62:	460f      	mov	r7, r1
 8006e64:	4620      	mov	r0, r4
 8006e66:	4629      	mov	r1, r5
 8006e68:	f7f9 fbbe 	bl	80005e8 <__aeabi_dmul>
 8006e6c:	4b5b      	ldr	r3, [pc, #364]	; (8006fdc <__ieee754_pow+0x3d4>)
 8006e6e:	4682      	mov	sl, r0
 8006e70:	468b      	mov	fp, r1
 8006e72:	2200      	movs	r2, #0
 8006e74:	4620      	mov	r0, r4
 8006e76:	4629      	mov	r1, r5
 8006e78:	f7f9 fbb6 	bl	80005e8 <__aeabi_dmul>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	a14d      	add	r1, pc, #308	; (adr r1, 8006fb8 <__ieee754_pow+0x3b0>)
 8006e82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e86:	f7f9 f9f7 	bl	8000278 <__aeabi_dsub>
 8006e8a:	4622      	mov	r2, r4
 8006e8c:	462b      	mov	r3, r5
 8006e8e:	f7f9 fbab 	bl	80005e8 <__aeabi_dmul>
 8006e92:	4602      	mov	r2, r0
 8006e94:	460b      	mov	r3, r1
 8006e96:	2000      	movs	r0, #0
 8006e98:	4951      	ldr	r1, [pc, #324]	; (8006fe0 <__ieee754_pow+0x3d8>)
 8006e9a:	f7f9 f9ed 	bl	8000278 <__aeabi_dsub>
 8006e9e:	4622      	mov	r2, r4
 8006ea0:	4680      	mov	r8, r0
 8006ea2:	4689      	mov	r9, r1
 8006ea4:	462b      	mov	r3, r5
 8006ea6:	4620      	mov	r0, r4
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	f7f9 fb9d 	bl	80005e8 <__aeabi_dmul>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	4649      	mov	r1, r9
 8006eb6:	f7f9 fb97 	bl	80005e8 <__aeabi_dmul>
 8006eba:	a341      	add	r3, pc, #260	; (adr r3, 8006fc0 <__ieee754_pow+0x3b8>)
 8006ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec0:	f7f9 fb92 	bl	80005e8 <__aeabi_dmul>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	4650      	mov	r0, sl
 8006eca:	4659      	mov	r1, fp
 8006ecc:	f7f9 f9d4 	bl	8000278 <__aeabi_dsub>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	4680      	mov	r8, r0
 8006ed6:	4689      	mov	r9, r1
 8006ed8:	4630      	mov	r0, r6
 8006eda:	4639      	mov	r1, r7
 8006edc:	f7f9 f9ce 	bl	800027c <__adddf3>
 8006ee0:	2400      	movs	r4, #0
 8006ee2:	4632      	mov	r2, r6
 8006ee4:	463b      	mov	r3, r7
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	460d      	mov	r5, r1
 8006eea:	f7f9 f9c5 	bl	8000278 <__aeabi_dsub>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	4640      	mov	r0, r8
 8006ef4:	4649      	mov	r1, r9
 8006ef6:	f7f9 f9bf 	bl	8000278 <__aeabi_dsub>
 8006efa:	9b00      	ldr	r3, [sp, #0]
 8006efc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006efe:	3b01      	subs	r3, #1
 8006f00:	4313      	orrs	r3, r2
 8006f02:	4682      	mov	sl, r0
 8006f04:	468b      	mov	fp, r1
 8006f06:	f040 81f1 	bne.w	80072ec <__ieee754_pow+0x6e4>
 8006f0a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8006fc8 <__ieee754_pow+0x3c0>
 8006f0e:	eeb0 8a47 	vmov.f32	s16, s14
 8006f12:	eef0 8a67 	vmov.f32	s17, s15
 8006f16:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006f1a:	2600      	movs	r6, #0
 8006f1c:	4632      	mov	r2, r6
 8006f1e:	463b      	mov	r3, r7
 8006f20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f24:	f7f9 f9a8 	bl	8000278 <__aeabi_dsub>
 8006f28:	4622      	mov	r2, r4
 8006f2a:	462b      	mov	r3, r5
 8006f2c:	f7f9 fb5c 	bl	80005e8 <__aeabi_dmul>
 8006f30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f34:	4680      	mov	r8, r0
 8006f36:	4689      	mov	r9, r1
 8006f38:	4650      	mov	r0, sl
 8006f3a:	4659      	mov	r1, fp
 8006f3c:	f7f9 fb54 	bl	80005e8 <__aeabi_dmul>
 8006f40:	4602      	mov	r2, r0
 8006f42:	460b      	mov	r3, r1
 8006f44:	4640      	mov	r0, r8
 8006f46:	4649      	mov	r1, r9
 8006f48:	f7f9 f998 	bl	800027c <__adddf3>
 8006f4c:	4632      	mov	r2, r6
 8006f4e:	463b      	mov	r3, r7
 8006f50:	4680      	mov	r8, r0
 8006f52:	4689      	mov	r9, r1
 8006f54:	4620      	mov	r0, r4
 8006f56:	4629      	mov	r1, r5
 8006f58:	f7f9 fb46 	bl	80005e8 <__aeabi_dmul>
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	4604      	mov	r4, r0
 8006f60:	460d      	mov	r5, r1
 8006f62:	4602      	mov	r2, r0
 8006f64:	4649      	mov	r1, r9
 8006f66:	4640      	mov	r0, r8
 8006f68:	f7f9 f988 	bl	800027c <__adddf3>
 8006f6c:	4b1d      	ldr	r3, [pc, #116]	; (8006fe4 <__ieee754_pow+0x3dc>)
 8006f6e:	4299      	cmp	r1, r3
 8006f70:	ec45 4b19 	vmov	d9, r4, r5
 8006f74:	4606      	mov	r6, r0
 8006f76:	460f      	mov	r7, r1
 8006f78:	468b      	mov	fp, r1
 8006f7a:	f340 82fe 	ble.w	800757a <__ieee754_pow+0x972>
 8006f7e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006f82:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006f86:	4303      	orrs	r3, r0
 8006f88:	f000 81f0 	beq.w	800736c <__ieee754_pow+0x764>
 8006f8c:	a310      	add	r3, pc, #64	; (adr r3, 8006fd0 <__ieee754_pow+0x3c8>)
 8006f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f92:	ec51 0b18 	vmov	r0, r1, d8
 8006f96:	f7f9 fb27 	bl	80005e8 <__aeabi_dmul>
 8006f9a:	a30d      	add	r3, pc, #52	; (adr r3, 8006fd0 <__ieee754_pow+0x3c8>)
 8006f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa0:	e6cb      	b.n	8006d3a <__ieee754_pow+0x132>
 8006fa2:	bf00      	nop
 8006fa4:	f3af 8000 	nop.w
 8006fa8:	60000000 	.word	0x60000000
 8006fac:	3ff71547 	.word	0x3ff71547
 8006fb0:	f85ddf44 	.word	0xf85ddf44
 8006fb4:	3e54ae0b 	.word	0x3e54ae0b
 8006fb8:	55555555 	.word	0x55555555
 8006fbc:	3fd55555 	.word	0x3fd55555
 8006fc0:	652b82fe 	.word	0x652b82fe
 8006fc4:	3ff71547 	.word	0x3ff71547
 8006fc8:	00000000 	.word	0x00000000
 8006fcc:	bff00000 	.word	0xbff00000
 8006fd0:	8800759c 	.word	0x8800759c
 8006fd4:	7e37e43c 	.word	0x7e37e43c
 8006fd8:	3ff00000 	.word	0x3ff00000
 8006fdc:	3fd00000 	.word	0x3fd00000
 8006fe0:	3fe00000 	.word	0x3fe00000
 8006fe4:	408fffff 	.word	0x408fffff
 8006fe8:	4bd7      	ldr	r3, [pc, #860]	; (8007348 <__ieee754_pow+0x740>)
 8006fea:	ea03 0309 	and.w	r3, r3, r9
 8006fee:	2200      	movs	r2, #0
 8006ff0:	b92b      	cbnz	r3, 8006ffe <__ieee754_pow+0x3f6>
 8006ff2:	4bd6      	ldr	r3, [pc, #856]	; (800734c <__ieee754_pow+0x744>)
 8006ff4:	f7f9 faf8 	bl	80005e8 <__aeabi_dmul>
 8006ff8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006ffc:	460c      	mov	r4, r1
 8006ffe:	1523      	asrs	r3, r4, #20
 8007000:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007004:	4413      	add	r3, r2
 8007006:	9309      	str	r3, [sp, #36]	; 0x24
 8007008:	4bd1      	ldr	r3, [pc, #836]	; (8007350 <__ieee754_pow+0x748>)
 800700a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800700e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007012:	429c      	cmp	r4, r3
 8007014:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007018:	dd08      	ble.n	800702c <__ieee754_pow+0x424>
 800701a:	4bce      	ldr	r3, [pc, #824]	; (8007354 <__ieee754_pow+0x74c>)
 800701c:	429c      	cmp	r4, r3
 800701e:	f340 8163 	ble.w	80072e8 <__ieee754_pow+0x6e0>
 8007022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007024:	3301      	adds	r3, #1
 8007026:	9309      	str	r3, [sp, #36]	; 0x24
 8007028:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800702c:	2400      	movs	r4, #0
 800702e:	00e3      	lsls	r3, r4, #3
 8007030:	930b      	str	r3, [sp, #44]	; 0x2c
 8007032:	4bc9      	ldr	r3, [pc, #804]	; (8007358 <__ieee754_pow+0x750>)
 8007034:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007038:	ed93 7b00 	vldr	d7, [r3]
 800703c:	4629      	mov	r1, r5
 800703e:	ec53 2b17 	vmov	r2, r3, d7
 8007042:	eeb0 8a47 	vmov.f32	s16, s14
 8007046:	eef0 8a67 	vmov.f32	s17, s15
 800704a:	4682      	mov	sl, r0
 800704c:	f7f9 f914 	bl	8000278 <__aeabi_dsub>
 8007050:	4652      	mov	r2, sl
 8007052:	4606      	mov	r6, r0
 8007054:	460f      	mov	r7, r1
 8007056:	462b      	mov	r3, r5
 8007058:	ec51 0b18 	vmov	r0, r1, d8
 800705c:	f7f9 f90e 	bl	800027c <__adddf3>
 8007060:	4602      	mov	r2, r0
 8007062:	460b      	mov	r3, r1
 8007064:	2000      	movs	r0, #0
 8007066:	49bd      	ldr	r1, [pc, #756]	; (800735c <__ieee754_pow+0x754>)
 8007068:	f7f9 fbe8 	bl	800083c <__aeabi_ddiv>
 800706c:	ec41 0b19 	vmov	d9, r0, r1
 8007070:	4602      	mov	r2, r0
 8007072:	460b      	mov	r3, r1
 8007074:	4630      	mov	r0, r6
 8007076:	4639      	mov	r1, r7
 8007078:	f7f9 fab6 	bl	80005e8 <__aeabi_dmul>
 800707c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007080:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007084:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007088:	2300      	movs	r3, #0
 800708a:	9304      	str	r3, [sp, #16]
 800708c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007090:	46ab      	mov	fp, r5
 8007092:	106d      	asrs	r5, r5, #1
 8007094:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007098:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800709c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80070a0:	2200      	movs	r2, #0
 80070a2:	4640      	mov	r0, r8
 80070a4:	4649      	mov	r1, r9
 80070a6:	4614      	mov	r4, r2
 80070a8:	461d      	mov	r5, r3
 80070aa:	f7f9 fa9d 	bl	80005e8 <__aeabi_dmul>
 80070ae:	4602      	mov	r2, r0
 80070b0:	460b      	mov	r3, r1
 80070b2:	4630      	mov	r0, r6
 80070b4:	4639      	mov	r1, r7
 80070b6:	f7f9 f8df 	bl	8000278 <__aeabi_dsub>
 80070ba:	ec53 2b18 	vmov	r2, r3, d8
 80070be:	4606      	mov	r6, r0
 80070c0:	460f      	mov	r7, r1
 80070c2:	4620      	mov	r0, r4
 80070c4:	4629      	mov	r1, r5
 80070c6:	f7f9 f8d7 	bl	8000278 <__aeabi_dsub>
 80070ca:	4602      	mov	r2, r0
 80070cc:	460b      	mov	r3, r1
 80070ce:	4650      	mov	r0, sl
 80070d0:	4659      	mov	r1, fp
 80070d2:	f7f9 f8d1 	bl	8000278 <__aeabi_dsub>
 80070d6:	4642      	mov	r2, r8
 80070d8:	464b      	mov	r3, r9
 80070da:	f7f9 fa85 	bl	80005e8 <__aeabi_dmul>
 80070de:	4602      	mov	r2, r0
 80070e0:	460b      	mov	r3, r1
 80070e2:	4630      	mov	r0, r6
 80070e4:	4639      	mov	r1, r7
 80070e6:	f7f9 f8c7 	bl	8000278 <__aeabi_dsub>
 80070ea:	ec53 2b19 	vmov	r2, r3, d9
 80070ee:	f7f9 fa7b 	bl	80005e8 <__aeabi_dmul>
 80070f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80070f6:	ec41 0b18 	vmov	d8, r0, r1
 80070fa:	4610      	mov	r0, r2
 80070fc:	4619      	mov	r1, r3
 80070fe:	f7f9 fa73 	bl	80005e8 <__aeabi_dmul>
 8007102:	a37d      	add	r3, pc, #500	; (adr r3, 80072f8 <__ieee754_pow+0x6f0>)
 8007104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007108:	4604      	mov	r4, r0
 800710a:	460d      	mov	r5, r1
 800710c:	f7f9 fa6c 	bl	80005e8 <__aeabi_dmul>
 8007110:	a37b      	add	r3, pc, #492	; (adr r3, 8007300 <__ieee754_pow+0x6f8>)
 8007112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007116:	f7f9 f8b1 	bl	800027c <__adddf3>
 800711a:	4622      	mov	r2, r4
 800711c:	462b      	mov	r3, r5
 800711e:	f7f9 fa63 	bl	80005e8 <__aeabi_dmul>
 8007122:	a379      	add	r3, pc, #484	; (adr r3, 8007308 <__ieee754_pow+0x700>)
 8007124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007128:	f7f9 f8a8 	bl	800027c <__adddf3>
 800712c:	4622      	mov	r2, r4
 800712e:	462b      	mov	r3, r5
 8007130:	f7f9 fa5a 	bl	80005e8 <__aeabi_dmul>
 8007134:	a376      	add	r3, pc, #472	; (adr r3, 8007310 <__ieee754_pow+0x708>)
 8007136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713a:	f7f9 f89f 	bl	800027c <__adddf3>
 800713e:	4622      	mov	r2, r4
 8007140:	462b      	mov	r3, r5
 8007142:	f7f9 fa51 	bl	80005e8 <__aeabi_dmul>
 8007146:	a374      	add	r3, pc, #464	; (adr r3, 8007318 <__ieee754_pow+0x710>)
 8007148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714c:	f7f9 f896 	bl	800027c <__adddf3>
 8007150:	4622      	mov	r2, r4
 8007152:	462b      	mov	r3, r5
 8007154:	f7f9 fa48 	bl	80005e8 <__aeabi_dmul>
 8007158:	a371      	add	r3, pc, #452	; (adr r3, 8007320 <__ieee754_pow+0x718>)
 800715a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715e:	f7f9 f88d 	bl	800027c <__adddf3>
 8007162:	4622      	mov	r2, r4
 8007164:	4606      	mov	r6, r0
 8007166:	460f      	mov	r7, r1
 8007168:	462b      	mov	r3, r5
 800716a:	4620      	mov	r0, r4
 800716c:	4629      	mov	r1, r5
 800716e:	f7f9 fa3b 	bl	80005e8 <__aeabi_dmul>
 8007172:	4602      	mov	r2, r0
 8007174:	460b      	mov	r3, r1
 8007176:	4630      	mov	r0, r6
 8007178:	4639      	mov	r1, r7
 800717a:	f7f9 fa35 	bl	80005e8 <__aeabi_dmul>
 800717e:	4642      	mov	r2, r8
 8007180:	4604      	mov	r4, r0
 8007182:	460d      	mov	r5, r1
 8007184:	464b      	mov	r3, r9
 8007186:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800718a:	f7f9 f877 	bl	800027c <__adddf3>
 800718e:	ec53 2b18 	vmov	r2, r3, d8
 8007192:	f7f9 fa29 	bl	80005e8 <__aeabi_dmul>
 8007196:	4622      	mov	r2, r4
 8007198:	462b      	mov	r3, r5
 800719a:	f7f9 f86f 	bl	800027c <__adddf3>
 800719e:	4642      	mov	r2, r8
 80071a0:	4682      	mov	sl, r0
 80071a2:	468b      	mov	fp, r1
 80071a4:	464b      	mov	r3, r9
 80071a6:	4640      	mov	r0, r8
 80071a8:	4649      	mov	r1, r9
 80071aa:	f7f9 fa1d 	bl	80005e8 <__aeabi_dmul>
 80071ae:	4b6c      	ldr	r3, [pc, #432]	; (8007360 <__ieee754_pow+0x758>)
 80071b0:	2200      	movs	r2, #0
 80071b2:	4606      	mov	r6, r0
 80071b4:	460f      	mov	r7, r1
 80071b6:	f7f9 f861 	bl	800027c <__adddf3>
 80071ba:	4652      	mov	r2, sl
 80071bc:	465b      	mov	r3, fp
 80071be:	f7f9 f85d 	bl	800027c <__adddf3>
 80071c2:	9c04      	ldr	r4, [sp, #16]
 80071c4:	460d      	mov	r5, r1
 80071c6:	4622      	mov	r2, r4
 80071c8:	460b      	mov	r3, r1
 80071ca:	4640      	mov	r0, r8
 80071cc:	4649      	mov	r1, r9
 80071ce:	f7f9 fa0b 	bl	80005e8 <__aeabi_dmul>
 80071d2:	4b63      	ldr	r3, [pc, #396]	; (8007360 <__ieee754_pow+0x758>)
 80071d4:	4680      	mov	r8, r0
 80071d6:	4689      	mov	r9, r1
 80071d8:	2200      	movs	r2, #0
 80071da:	4620      	mov	r0, r4
 80071dc:	4629      	mov	r1, r5
 80071de:	f7f9 f84b 	bl	8000278 <__aeabi_dsub>
 80071e2:	4632      	mov	r2, r6
 80071e4:	463b      	mov	r3, r7
 80071e6:	f7f9 f847 	bl	8000278 <__aeabi_dsub>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	4650      	mov	r0, sl
 80071f0:	4659      	mov	r1, fp
 80071f2:	f7f9 f841 	bl	8000278 <__aeabi_dsub>
 80071f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071fa:	f7f9 f9f5 	bl	80005e8 <__aeabi_dmul>
 80071fe:	4622      	mov	r2, r4
 8007200:	4606      	mov	r6, r0
 8007202:	460f      	mov	r7, r1
 8007204:	462b      	mov	r3, r5
 8007206:	ec51 0b18 	vmov	r0, r1, d8
 800720a:	f7f9 f9ed 	bl	80005e8 <__aeabi_dmul>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4630      	mov	r0, r6
 8007214:	4639      	mov	r1, r7
 8007216:	f7f9 f831 	bl	800027c <__adddf3>
 800721a:	4606      	mov	r6, r0
 800721c:	460f      	mov	r7, r1
 800721e:	4602      	mov	r2, r0
 8007220:	460b      	mov	r3, r1
 8007222:	4640      	mov	r0, r8
 8007224:	4649      	mov	r1, r9
 8007226:	f7f9 f829 	bl	800027c <__adddf3>
 800722a:	9c04      	ldr	r4, [sp, #16]
 800722c:	a33e      	add	r3, pc, #248	; (adr r3, 8007328 <__ieee754_pow+0x720>)
 800722e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007232:	4620      	mov	r0, r4
 8007234:	460d      	mov	r5, r1
 8007236:	f7f9 f9d7 	bl	80005e8 <__aeabi_dmul>
 800723a:	4642      	mov	r2, r8
 800723c:	ec41 0b18 	vmov	d8, r0, r1
 8007240:	464b      	mov	r3, r9
 8007242:	4620      	mov	r0, r4
 8007244:	4629      	mov	r1, r5
 8007246:	f7f9 f817 	bl	8000278 <__aeabi_dsub>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	4630      	mov	r0, r6
 8007250:	4639      	mov	r1, r7
 8007252:	f7f9 f811 	bl	8000278 <__aeabi_dsub>
 8007256:	a336      	add	r3, pc, #216	; (adr r3, 8007330 <__ieee754_pow+0x728>)
 8007258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725c:	f7f9 f9c4 	bl	80005e8 <__aeabi_dmul>
 8007260:	a335      	add	r3, pc, #212	; (adr r3, 8007338 <__ieee754_pow+0x730>)
 8007262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007266:	4606      	mov	r6, r0
 8007268:	460f      	mov	r7, r1
 800726a:	4620      	mov	r0, r4
 800726c:	4629      	mov	r1, r5
 800726e:	f7f9 f9bb 	bl	80005e8 <__aeabi_dmul>
 8007272:	4602      	mov	r2, r0
 8007274:	460b      	mov	r3, r1
 8007276:	4630      	mov	r0, r6
 8007278:	4639      	mov	r1, r7
 800727a:	f7f8 ffff 	bl	800027c <__adddf3>
 800727e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007280:	4b38      	ldr	r3, [pc, #224]	; (8007364 <__ieee754_pow+0x75c>)
 8007282:	4413      	add	r3, r2
 8007284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007288:	f7f8 fff8 	bl	800027c <__adddf3>
 800728c:	4682      	mov	sl, r0
 800728e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007290:	468b      	mov	fp, r1
 8007292:	f7f9 f93f 	bl	8000514 <__aeabi_i2d>
 8007296:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007298:	4b33      	ldr	r3, [pc, #204]	; (8007368 <__ieee754_pow+0x760>)
 800729a:	4413      	add	r3, r2
 800729c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072a0:	4606      	mov	r6, r0
 80072a2:	460f      	mov	r7, r1
 80072a4:	4652      	mov	r2, sl
 80072a6:	465b      	mov	r3, fp
 80072a8:	ec51 0b18 	vmov	r0, r1, d8
 80072ac:	f7f8 ffe6 	bl	800027c <__adddf3>
 80072b0:	4642      	mov	r2, r8
 80072b2:	464b      	mov	r3, r9
 80072b4:	f7f8 ffe2 	bl	800027c <__adddf3>
 80072b8:	4632      	mov	r2, r6
 80072ba:	463b      	mov	r3, r7
 80072bc:	f7f8 ffde 	bl	800027c <__adddf3>
 80072c0:	9c04      	ldr	r4, [sp, #16]
 80072c2:	4632      	mov	r2, r6
 80072c4:	463b      	mov	r3, r7
 80072c6:	4620      	mov	r0, r4
 80072c8:	460d      	mov	r5, r1
 80072ca:	f7f8 ffd5 	bl	8000278 <__aeabi_dsub>
 80072ce:	4642      	mov	r2, r8
 80072d0:	464b      	mov	r3, r9
 80072d2:	f7f8 ffd1 	bl	8000278 <__aeabi_dsub>
 80072d6:	ec53 2b18 	vmov	r2, r3, d8
 80072da:	f7f8 ffcd 	bl	8000278 <__aeabi_dsub>
 80072de:	4602      	mov	r2, r0
 80072e0:	460b      	mov	r3, r1
 80072e2:	4650      	mov	r0, sl
 80072e4:	4659      	mov	r1, fp
 80072e6:	e606      	b.n	8006ef6 <__ieee754_pow+0x2ee>
 80072e8:	2401      	movs	r4, #1
 80072ea:	e6a0      	b.n	800702e <__ieee754_pow+0x426>
 80072ec:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8007340 <__ieee754_pow+0x738>
 80072f0:	e60d      	b.n	8006f0e <__ieee754_pow+0x306>
 80072f2:	bf00      	nop
 80072f4:	f3af 8000 	nop.w
 80072f8:	4a454eef 	.word	0x4a454eef
 80072fc:	3fca7e28 	.word	0x3fca7e28
 8007300:	93c9db65 	.word	0x93c9db65
 8007304:	3fcd864a 	.word	0x3fcd864a
 8007308:	a91d4101 	.word	0xa91d4101
 800730c:	3fd17460 	.word	0x3fd17460
 8007310:	518f264d 	.word	0x518f264d
 8007314:	3fd55555 	.word	0x3fd55555
 8007318:	db6fabff 	.word	0xdb6fabff
 800731c:	3fdb6db6 	.word	0x3fdb6db6
 8007320:	33333303 	.word	0x33333303
 8007324:	3fe33333 	.word	0x3fe33333
 8007328:	e0000000 	.word	0xe0000000
 800732c:	3feec709 	.word	0x3feec709
 8007330:	dc3a03fd 	.word	0xdc3a03fd
 8007334:	3feec709 	.word	0x3feec709
 8007338:	145b01f5 	.word	0x145b01f5
 800733c:	be3e2fe0 	.word	0xbe3e2fe0
 8007340:	00000000 	.word	0x00000000
 8007344:	3ff00000 	.word	0x3ff00000
 8007348:	7ff00000 	.word	0x7ff00000
 800734c:	43400000 	.word	0x43400000
 8007350:	0003988e 	.word	0x0003988e
 8007354:	000bb679 	.word	0x000bb679
 8007358:	08007b48 	.word	0x08007b48
 800735c:	3ff00000 	.word	0x3ff00000
 8007360:	40080000 	.word	0x40080000
 8007364:	08007b68 	.word	0x08007b68
 8007368:	08007b58 	.word	0x08007b58
 800736c:	a3b5      	add	r3, pc, #724	; (adr r3, 8007644 <__ieee754_pow+0xa3c>)
 800736e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007372:	4640      	mov	r0, r8
 8007374:	4649      	mov	r1, r9
 8007376:	f7f8 ff81 	bl	800027c <__adddf3>
 800737a:	4622      	mov	r2, r4
 800737c:	ec41 0b1a 	vmov	d10, r0, r1
 8007380:	462b      	mov	r3, r5
 8007382:	4630      	mov	r0, r6
 8007384:	4639      	mov	r1, r7
 8007386:	f7f8 ff77 	bl	8000278 <__aeabi_dsub>
 800738a:	4602      	mov	r2, r0
 800738c:	460b      	mov	r3, r1
 800738e:	ec51 0b1a 	vmov	r0, r1, d10
 8007392:	f7f9 fbb9 	bl	8000b08 <__aeabi_dcmpgt>
 8007396:	2800      	cmp	r0, #0
 8007398:	f47f adf8 	bne.w	8006f8c <__ieee754_pow+0x384>
 800739c:	4aa4      	ldr	r2, [pc, #656]	; (8007630 <__ieee754_pow+0xa28>)
 800739e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80073a2:	4293      	cmp	r3, r2
 80073a4:	f340 810b 	ble.w	80075be <__ieee754_pow+0x9b6>
 80073a8:	151b      	asrs	r3, r3, #20
 80073aa:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80073ae:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80073b2:	fa4a f303 	asr.w	r3, sl, r3
 80073b6:	445b      	add	r3, fp
 80073b8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80073bc:	4e9d      	ldr	r6, [pc, #628]	; (8007634 <__ieee754_pow+0xa2c>)
 80073be:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80073c2:	4116      	asrs	r6, r2
 80073c4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80073c8:	2000      	movs	r0, #0
 80073ca:	ea23 0106 	bic.w	r1, r3, r6
 80073ce:	f1c2 0214 	rsb	r2, r2, #20
 80073d2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80073d6:	fa4a fa02 	asr.w	sl, sl, r2
 80073da:	f1bb 0f00 	cmp.w	fp, #0
 80073de:	4602      	mov	r2, r0
 80073e0:	460b      	mov	r3, r1
 80073e2:	4620      	mov	r0, r4
 80073e4:	4629      	mov	r1, r5
 80073e6:	bfb8      	it	lt
 80073e8:	f1ca 0a00 	rsblt	sl, sl, #0
 80073ec:	f7f8 ff44 	bl	8000278 <__aeabi_dsub>
 80073f0:	ec41 0b19 	vmov	d9, r0, r1
 80073f4:	4642      	mov	r2, r8
 80073f6:	464b      	mov	r3, r9
 80073f8:	ec51 0b19 	vmov	r0, r1, d9
 80073fc:	f7f8 ff3e 	bl	800027c <__adddf3>
 8007400:	2400      	movs	r4, #0
 8007402:	a379      	add	r3, pc, #484	; (adr r3, 80075e8 <__ieee754_pow+0x9e0>)
 8007404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007408:	4620      	mov	r0, r4
 800740a:	460d      	mov	r5, r1
 800740c:	f7f9 f8ec 	bl	80005e8 <__aeabi_dmul>
 8007410:	ec53 2b19 	vmov	r2, r3, d9
 8007414:	4606      	mov	r6, r0
 8007416:	460f      	mov	r7, r1
 8007418:	4620      	mov	r0, r4
 800741a:	4629      	mov	r1, r5
 800741c:	f7f8 ff2c 	bl	8000278 <__aeabi_dsub>
 8007420:	4602      	mov	r2, r0
 8007422:	460b      	mov	r3, r1
 8007424:	4640      	mov	r0, r8
 8007426:	4649      	mov	r1, r9
 8007428:	f7f8 ff26 	bl	8000278 <__aeabi_dsub>
 800742c:	a370      	add	r3, pc, #448	; (adr r3, 80075f0 <__ieee754_pow+0x9e8>)
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	f7f9 f8d9 	bl	80005e8 <__aeabi_dmul>
 8007436:	a370      	add	r3, pc, #448	; (adr r3, 80075f8 <__ieee754_pow+0x9f0>)
 8007438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743c:	4680      	mov	r8, r0
 800743e:	4689      	mov	r9, r1
 8007440:	4620      	mov	r0, r4
 8007442:	4629      	mov	r1, r5
 8007444:	f7f9 f8d0 	bl	80005e8 <__aeabi_dmul>
 8007448:	4602      	mov	r2, r0
 800744a:	460b      	mov	r3, r1
 800744c:	4640      	mov	r0, r8
 800744e:	4649      	mov	r1, r9
 8007450:	f7f8 ff14 	bl	800027c <__adddf3>
 8007454:	4604      	mov	r4, r0
 8007456:	460d      	mov	r5, r1
 8007458:	4602      	mov	r2, r0
 800745a:	460b      	mov	r3, r1
 800745c:	4630      	mov	r0, r6
 800745e:	4639      	mov	r1, r7
 8007460:	f7f8 ff0c 	bl	800027c <__adddf3>
 8007464:	4632      	mov	r2, r6
 8007466:	463b      	mov	r3, r7
 8007468:	4680      	mov	r8, r0
 800746a:	4689      	mov	r9, r1
 800746c:	f7f8 ff04 	bl	8000278 <__aeabi_dsub>
 8007470:	4602      	mov	r2, r0
 8007472:	460b      	mov	r3, r1
 8007474:	4620      	mov	r0, r4
 8007476:	4629      	mov	r1, r5
 8007478:	f7f8 fefe 	bl	8000278 <__aeabi_dsub>
 800747c:	4642      	mov	r2, r8
 800747e:	4606      	mov	r6, r0
 8007480:	460f      	mov	r7, r1
 8007482:	464b      	mov	r3, r9
 8007484:	4640      	mov	r0, r8
 8007486:	4649      	mov	r1, r9
 8007488:	f7f9 f8ae 	bl	80005e8 <__aeabi_dmul>
 800748c:	a35c      	add	r3, pc, #368	; (adr r3, 8007600 <__ieee754_pow+0x9f8>)
 800748e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007492:	4604      	mov	r4, r0
 8007494:	460d      	mov	r5, r1
 8007496:	f7f9 f8a7 	bl	80005e8 <__aeabi_dmul>
 800749a:	a35b      	add	r3, pc, #364	; (adr r3, 8007608 <__ieee754_pow+0xa00>)
 800749c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a0:	f7f8 feea 	bl	8000278 <__aeabi_dsub>
 80074a4:	4622      	mov	r2, r4
 80074a6:	462b      	mov	r3, r5
 80074a8:	f7f9 f89e 	bl	80005e8 <__aeabi_dmul>
 80074ac:	a358      	add	r3, pc, #352	; (adr r3, 8007610 <__ieee754_pow+0xa08>)
 80074ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b2:	f7f8 fee3 	bl	800027c <__adddf3>
 80074b6:	4622      	mov	r2, r4
 80074b8:	462b      	mov	r3, r5
 80074ba:	f7f9 f895 	bl	80005e8 <__aeabi_dmul>
 80074be:	a356      	add	r3, pc, #344	; (adr r3, 8007618 <__ieee754_pow+0xa10>)
 80074c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c4:	f7f8 fed8 	bl	8000278 <__aeabi_dsub>
 80074c8:	4622      	mov	r2, r4
 80074ca:	462b      	mov	r3, r5
 80074cc:	f7f9 f88c 	bl	80005e8 <__aeabi_dmul>
 80074d0:	a353      	add	r3, pc, #332	; (adr r3, 8007620 <__ieee754_pow+0xa18>)
 80074d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d6:	f7f8 fed1 	bl	800027c <__adddf3>
 80074da:	4622      	mov	r2, r4
 80074dc:	462b      	mov	r3, r5
 80074de:	f7f9 f883 	bl	80005e8 <__aeabi_dmul>
 80074e2:	4602      	mov	r2, r0
 80074e4:	460b      	mov	r3, r1
 80074e6:	4640      	mov	r0, r8
 80074e8:	4649      	mov	r1, r9
 80074ea:	f7f8 fec5 	bl	8000278 <__aeabi_dsub>
 80074ee:	4604      	mov	r4, r0
 80074f0:	460d      	mov	r5, r1
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	4640      	mov	r0, r8
 80074f8:	4649      	mov	r1, r9
 80074fa:	f7f9 f875 	bl	80005e8 <__aeabi_dmul>
 80074fe:	2200      	movs	r2, #0
 8007500:	ec41 0b19 	vmov	d9, r0, r1
 8007504:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007508:	4620      	mov	r0, r4
 800750a:	4629      	mov	r1, r5
 800750c:	f7f8 feb4 	bl	8000278 <__aeabi_dsub>
 8007510:	4602      	mov	r2, r0
 8007512:	460b      	mov	r3, r1
 8007514:	ec51 0b19 	vmov	r0, r1, d9
 8007518:	f7f9 f990 	bl	800083c <__aeabi_ddiv>
 800751c:	4632      	mov	r2, r6
 800751e:	4604      	mov	r4, r0
 8007520:	460d      	mov	r5, r1
 8007522:	463b      	mov	r3, r7
 8007524:	4640      	mov	r0, r8
 8007526:	4649      	mov	r1, r9
 8007528:	f7f9 f85e 	bl	80005e8 <__aeabi_dmul>
 800752c:	4632      	mov	r2, r6
 800752e:	463b      	mov	r3, r7
 8007530:	f7f8 fea4 	bl	800027c <__adddf3>
 8007534:	4602      	mov	r2, r0
 8007536:	460b      	mov	r3, r1
 8007538:	4620      	mov	r0, r4
 800753a:	4629      	mov	r1, r5
 800753c:	f7f8 fe9c 	bl	8000278 <__aeabi_dsub>
 8007540:	4642      	mov	r2, r8
 8007542:	464b      	mov	r3, r9
 8007544:	f7f8 fe98 	bl	8000278 <__aeabi_dsub>
 8007548:	460b      	mov	r3, r1
 800754a:	4602      	mov	r2, r0
 800754c:	493a      	ldr	r1, [pc, #232]	; (8007638 <__ieee754_pow+0xa30>)
 800754e:	2000      	movs	r0, #0
 8007550:	f7f8 fe92 	bl	8000278 <__aeabi_dsub>
 8007554:	e9cd 0100 	strd	r0, r1, [sp]
 8007558:	9b01      	ldr	r3, [sp, #4]
 800755a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800755e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007562:	da2f      	bge.n	80075c4 <__ieee754_pow+0x9bc>
 8007564:	4650      	mov	r0, sl
 8007566:	ed9d 0b00 	vldr	d0, [sp]
 800756a:	f000 f9cd 	bl	8007908 <scalbn>
 800756e:	ec51 0b10 	vmov	r0, r1, d0
 8007572:	ec53 2b18 	vmov	r2, r3, d8
 8007576:	f7ff bbe0 	b.w	8006d3a <__ieee754_pow+0x132>
 800757a:	4b30      	ldr	r3, [pc, #192]	; (800763c <__ieee754_pow+0xa34>)
 800757c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007580:	429e      	cmp	r6, r3
 8007582:	f77f af0b 	ble.w	800739c <__ieee754_pow+0x794>
 8007586:	4b2e      	ldr	r3, [pc, #184]	; (8007640 <__ieee754_pow+0xa38>)
 8007588:	440b      	add	r3, r1
 800758a:	4303      	orrs	r3, r0
 800758c:	d00b      	beq.n	80075a6 <__ieee754_pow+0x99e>
 800758e:	a326      	add	r3, pc, #152	; (adr r3, 8007628 <__ieee754_pow+0xa20>)
 8007590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007594:	ec51 0b18 	vmov	r0, r1, d8
 8007598:	f7f9 f826 	bl	80005e8 <__aeabi_dmul>
 800759c:	a322      	add	r3, pc, #136	; (adr r3, 8007628 <__ieee754_pow+0xa20>)
 800759e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075a2:	f7ff bbca 	b.w	8006d3a <__ieee754_pow+0x132>
 80075a6:	4622      	mov	r2, r4
 80075a8:	462b      	mov	r3, r5
 80075aa:	f7f8 fe65 	bl	8000278 <__aeabi_dsub>
 80075ae:	4642      	mov	r2, r8
 80075b0:	464b      	mov	r3, r9
 80075b2:	f7f9 fa9f 	bl	8000af4 <__aeabi_dcmpge>
 80075b6:	2800      	cmp	r0, #0
 80075b8:	f43f aef0 	beq.w	800739c <__ieee754_pow+0x794>
 80075bc:	e7e7      	b.n	800758e <__ieee754_pow+0x986>
 80075be:	f04f 0a00 	mov.w	sl, #0
 80075c2:	e717      	b.n	80073f4 <__ieee754_pow+0x7ec>
 80075c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075c8:	4619      	mov	r1, r3
 80075ca:	e7d2      	b.n	8007572 <__ieee754_pow+0x96a>
 80075cc:	491a      	ldr	r1, [pc, #104]	; (8007638 <__ieee754_pow+0xa30>)
 80075ce:	2000      	movs	r0, #0
 80075d0:	f7ff bb9e 	b.w	8006d10 <__ieee754_pow+0x108>
 80075d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075d8:	f7ff bb9a 	b.w	8006d10 <__ieee754_pow+0x108>
 80075dc:	9000      	str	r0, [sp, #0]
 80075de:	f7ff bb76 	b.w	8006cce <__ieee754_pow+0xc6>
 80075e2:	2100      	movs	r1, #0
 80075e4:	f7ff bb60 	b.w	8006ca8 <__ieee754_pow+0xa0>
 80075e8:	00000000 	.word	0x00000000
 80075ec:	3fe62e43 	.word	0x3fe62e43
 80075f0:	fefa39ef 	.word	0xfefa39ef
 80075f4:	3fe62e42 	.word	0x3fe62e42
 80075f8:	0ca86c39 	.word	0x0ca86c39
 80075fc:	be205c61 	.word	0xbe205c61
 8007600:	72bea4d0 	.word	0x72bea4d0
 8007604:	3e663769 	.word	0x3e663769
 8007608:	c5d26bf1 	.word	0xc5d26bf1
 800760c:	3ebbbd41 	.word	0x3ebbbd41
 8007610:	af25de2c 	.word	0xaf25de2c
 8007614:	3f11566a 	.word	0x3f11566a
 8007618:	16bebd93 	.word	0x16bebd93
 800761c:	3f66c16c 	.word	0x3f66c16c
 8007620:	5555553e 	.word	0x5555553e
 8007624:	3fc55555 	.word	0x3fc55555
 8007628:	c2f8f359 	.word	0xc2f8f359
 800762c:	01a56e1f 	.word	0x01a56e1f
 8007630:	3fe00000 	.word	0x3fe00000
 8007634:	000fffff 	.word	0x000fffff
 8007638:	3ff00000 	.word	0x3ff00000
 800763c:	4090cbff 	.word	0x4090cbff
 8007640:	3f6f3400 	.word	0x3f6f3400
 8007644:	652b82fe 	.word	0x652b82fe
 8007648:	3c971547 	.word	0x3c971547

0800764c <__ieee754_sqrt>:
 800764c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007650:	ec55 4b10 	vmov	r4, r5, d0
 8007654:	4e56      	ldr	r6, [pc, #344]	; (80077b0 <__ieee754_sqrt+0x164>)
 8007656:	43ae      	bics	r6, r5
 8007658:	ee10 0a10 	vmov	r0, s0
 800765c:	ee10 3a10 	vmov	r3, s0
 8007660:	4629      	mov	r1, r5
 8007662:	462a      	mov	r2, r5
 8007664:	d110      	bne.n	8007688 <__ieee754_sqrt+0x3c>
 8007666:	ee10 2a10 	vmov	r2, s0
 800766a:	462b      	mov	r3, r5
 800766c:	f7f8 ffbc 	bl	80005e8 <__aeabi_dmul>
 8007670:	4602      	mov	r2, r0
 8007672:	460b      	mov	r3, r1
 8007674:	4620      	mov	r0, r4
 8007676:	4629      	mov	r1, r5
 8007678:	f7f8 fe00 	bl	800027c <__adddf3>
 800767c:	4604      	mov	r4, r0
 800767e:	460d      	mov	r5, r1
 8007680:	ec45 4b10 	vmov	d0, r4, r5
 8007684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007688:	2d00      	cmp	r5, #0
 800768a:	dc10      	bgt.n	80076ae <__ieee754_sqrt+0x62>
 800768c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007690:	4330      	orrs	r0, r6
 8007692:	d0f5      	beq.n	8007680 <__ieee754_sqrt+0x34>
 8007694:	b15d      	cbz	r5, 80076ae <__ieee754_sqrt+0x62>
 8007696:	ee10 2a10 	vmov	r2, s0
 800769a:	462b      	mov	r3, r5
 800769c:	ee10 0a10 	vmov	r0, s0
 80076a0:	f7f8 fdea 	bl	8000278 <__aeabi_dsub>
 80076a4:	4602      	mov	r2, r0
 80076a6:	460b      	mov	r3, r1
 80076a8:	f7f9 f8c8 	bl	800083c <__aeabi_ddiv>
 80076ac:	e7e6      	b.n	800767c <__ieee754_sqrt+0x30>
 80076ae:	1509      	asrs	r1, r1, #20
 80076b0:	d076      	beq.n	80077a0 <__ieee754_sqrt+0x154>
 80076b2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80076b6:	07ce      	lsls	r6, r1, #31
 80076b8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80076bc:	bf5e      	ittt	pl
 80076be:	0fda      	lsrpl	r2, r3, #31
 80076c0:	005b      	lslpl	r3, r3, #1
 80076c2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80076c6:	0fda      	lsrs	r2, r3, #31
 80076c8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80076cc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80076d0:	2000      	movs	r0, #0
 80076d2:	106d      	asrs	r5, r5, #1
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	f04f 0e16 	mov.w	lr, #22
 80076da:	4684      	mov	ip, r0
 80076dc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80076e0:	eb0c 0401 	add.w	r4, ip, r1
 80076e4:	4294      	cmp	r4, r2
 80076e6:	bfde      	ittt	le
 80076e8:	1b12      	suble	r2, r2, r4
 80076ea:	eb04 0c01 	addle.w	ip, r4, r1
 80076ee:	1840      	addle	r0, r0, r1
 80076f0:	0052      	lsls	r2, r2, #1
 80076f2:	f1be 0e01 	subs.w	lr, lr, #1
 80076f6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80076fa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80076fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007702:	d1ed      	bne.n	80076e0 <__ieee754_sqrt+0x94>
 8007704:	4671      	mov	r1, lr
 8007706:	2720      	movs	r7, #32
 8007708:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800770c:	4562      	cmp	r2, ip
 800770e:	eb04 060e 	add.w	r6, r4, lr
 8007712:	dc02      	bgt.n	800771a <__ieee754_sqrt+0xce>
 8007714:	d113      	bne.n	800773e <__ieee754_sqrt+0xf2>
 8007716:	429e      	cmp	r6, r3
 8007718:	d811      	bhi.n	800773e <__ieee754_sqrt+0xf2>
 800771a:	2e00      	cmp	r6, #0
 800771c:	eb06 0e04 	add.w	lr, r6, r4
 8007720:	da43      	bge.n	80077aa <__ieee754_sqrt+0x15e>
 8007722:	f1be 0f00 	cmp.w	lr, #0
 8007726:	db40      	blt.n	80077aa <__ieee754_sqrt+0x15e>
 8007728:	f10c 0801 	add.w	r8, ip, #1
 800772c:	eba2 020c 	sub.w	r2, r2, ip
 8007730:	429e      	cmp	r6, r3
 8007732:	bf88      	it	hi
 8007734:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007738:	1b9b      	subs	r3, r3, r6
 800773a:	4421      	add	r1, r4
 800773c:	46c4      	mov	ip, r8
 800773e:	0052      	lsls	r2, r2, #1
 8007740:	3f01      	subs	r7, #1
 8007742:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8007746:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800774a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800774e:	d1dd      	bne.n	800770c <__ieee754_sqrt+0xc0>
 8007750:	4313      	orrs	r3, r2
 8007752:	d006      	beq.n	8007762 <__ieee754_sqrt+0x116>
 8007754:	1c4c      	adds	r4, r1, #1
 8007756:	bf13      	iteet	ne
 8007758:	3101      	addne	r1, #1
 800775a:	3001      	addeq	r0, #1
 800775c:	4639      	moveq	r1, r7
 800775e:	f021 0101 	bicne.w	r1, r1, #1
 8007762:	1043      	asrs	r3, r0, #1
 8007764:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007768:	0849      	lsrs	r1, r1, #1
 800776a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800776e:	07c2      	lsls	r2, r0, #31
 8007770:	bf48      	it	mi
 8007772:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8007776:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800777a:	460c      	mov	r4, r1
 800777c:	463d      	mov	r5, r7
 800777e:	e77f      	b.n	8007680 <__ieee754_sqrt+0x34>
 8007780:	0ada      	lsrs	r2, r3, #11
 8007782:	3815      	subs	r0, #21
 8007784:	055b      	lsls	r3, r3, #21
 8007786:	2a00      	cmp	r2, #0
 8007788:	d0fa      	beq.n	8007780 <__ieee754_sqrt+0x134>
 800778a:	02d7      	lsls	r7, r2, #11
 800778c:	d50a      	bpl.n	80077a4 <__ieee754_sqrt+0x158>
 800778e:	f1c1 0420 	rsb	r4, r1, #32
 8007792:	fa23 f404 	lsr.w	r4, r3, r4
 8007796:	1e4d      	subs	r5, r1, #1
 8007798:	408b      	lsls	r3, r1
 800779a:	4322      	orrs	r2, r4
 800779c:	1b41      	subs	r1, r0, r5
 800779e:	e788      	b.n	80076b2 <__ieee754_sqrt+0x66>
 80077a0:	4608      	mov	r0, r1
 80077a2:	e7f0      	b.n	8007786 <__ieee754_sqrt+0x13a>
 80077a4:	0052      	lsls	r2, r2, #1
 80077a6:	3101      	adds	r1, #1
 80077a8:	e7ef      	b.n	800778a <__ieee754_sqrt+0x13e>
 80077aa:	46e0      	mov	r8, ip
 80077ac:	e7be      	b.n	800772c <__ieee754_sqrt+0xe0>
 80077ae:	bf00      	nop
 80077b0:	7ff00000 	.word	0x7ff00000

080077b4 <fabs>:
 80077b4:	ec51 0b10 	vmov	r0, r1, d0
 80077b8:	ee10 2a10 	vmov	r2, s0
 80077bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80077c0:	ec43 2b10 	vmov	d0, r2, r3
 80077c4:	4770      	bx	lr

080077c6 <finite>:
 80077c6:	b082      	sub	sp, #8
 80077c8:	ed8d 0b00 	vstr	d0, [sp]
 80077cc:	9801      	ldr	r0, [sp, #4]
 80077ce:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80077d2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80077d6:	0fc0      	lsrs	r0, r0, #31
 80077d8:	b002      	add	sp, #8
 80077da:	4770      	bx	lr
 80077dc:	0000      	movs	r0, r0
	...

080077e0 <nan>:
 80077e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80077e8 <nan+0x8>
 80077e4:	4770      	bx	lr
 80077e6:	bf00      	nop
 80077e8:	00000000 	.word	0x00000000
 80077ec:	7ff80000 	.word	0x7ff80000

080077f0 <rint>:
 80077f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077f2:	ec51 0b10 	vmov	r0, r1, d0
 80077f6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80077fa:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80077fe:	2e13      	cmp	r6, #19
 8007800:	ee10 4a10 	vmov	r4, s0
 8007804:	460b      	mov	r3, r1
 8007806:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800780a:	dc58      	bgt.n	80078be <rint+0xce>
 800780c:	2e00      	cmp	r6, #0
 800780e:	da2b      	bge.n	8007868 <rint+0x78>
 8007810:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8007814:	4302      	orrs	r2, r0
 8007816:	d023      	beq.n	8007860 <rint+0x70>
 8007818:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800781c:	4302      	orrs	r2, r0
 800781e:	4254      	negs	r4, r2
 8007820:	4314      	orrs	r4, r2
 8007822:	0c4b      	lsrs	r3, r1, #17
 8007824:	0b24      	lsrs	r4, r4, #12
 8007826:	045b      	lsls	r3, r3, #17
 8007828:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800782c:	ea44 0103 	orr.w	r1, r4, r3
 8007830:	4b32      	ldr	r3, [pc, #200]	; (80078fc <rint+0x10c>)
 8007832:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007836:	e9d3 6700 	ldrd	r6, r7, [r3]
 800783a:	4602      	mov	r2, r0
 800783c:	460b      	mov	r3, r1
 800783e:	4630      	mov	r0, r6
 8007840:	4639      	mov	r1, r7
 8007842:	f7f8 fd1b 	bl	800027c <__adddf3>
 8007846:	e9cd 0100 	strd	r0, r1, [sp]
 800784a:	463b      	mov	r3, r7
 800784c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007850:	4632      	mov	r2, r6
 8007852:	f7f8 fd11 	bl	8000278 <__aeabi_dsub>
 8007856:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800785a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800785e:	4639      	mov	r1, r7
 8007860:	ec41 0b10 	vmov	d0, r0, r1
 8007864:	b003      	add	sp, #12
 8007866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007868:	4a25      	ldr	r2, [pc, #148]	; (8007900 <rint+0x110>)
 800786a:	4132      	asrs	r2, r6
 800786c:	ea01 0702 	and.w	r7, r1, r2
 8007870:	4307      	orrs	r7, r0
 8007872:	d0f5      	beq.n	8007860 <rint+0x70>
 8007874:	0851      	lsrs	r1, r2, #1
 8007876:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800787a:	4314      	orrs	r4, r2
 800787c:	d00c      	beq.n	8007898 <rint+0xa8>
 800787e:	ea23 0201 	bic.w	r2, r3, r1
 8007882:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007886:	2e13      	cmp	r6, #19
 8007888:	fa43 f606 	asr.w	r6, r3, r6
 800788c:	bf0c      	ite	eq
 800788e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8007892:	2400      	movne	r4, #0
 8007894:	ea42 0306 	orr.w	r3, r2, r6
 8007898:	4918      	ldr	r1, [pc, #96]	; (80078fc <rint+0x10c>)
 800789a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800789e:	4622      	mov	r2, r4
 80078a0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80078a4:	4620      	mov	r0, r4
 80078a6:	4629      	mov	r1, r5
 80078a8:	f7f8 fce8 	bl	800027c <__adddf3>
 80078ac:	e9cd 0100 	strd	r0, r1, [sp]
 80078b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078b4:	4622      	mov	r2, r4
 80078b6:	462b      	mov	r3, r5
 80078b8:	f7f8 fcde 	bl	8000278 <__aeabi_dsub>
 80078bc:	e7d0      	b.n	8007860 <rint+0x70>
 80078be:	2e33      	cmp	r6, #51	; 0x33
 80078c0:	dd07      	ble.n	80078d2 <rint+0xe2>
 80078c2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80078c6:	d1cb      	bne.n	8007860 <rint+0x70>
 80078c8:	ee10 2a10 	vmov	r2, s0
 80078cc:	f7f8 fcd6 	bl	800027c <__adddf3>
 80078d0:	e7c6      	b.n	8007860 <rint+0x70>
 80078d2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 80078d6:	f04f 36ff 	mov.w	r6, #4294967295
 80078da:	40d6      	lsrs	r6, r2
 80078dc:	4230      	tst	r0, r6
 80078de:	d0bf      	beq.n	8007860 <rint+0x70>
 80078e0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 80078e4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 80078e8:	bf1f      	itttt	ne
 80078ea:	ea24 0101 	bicne.w	r1, r4, r1
 80078ee:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80078f2:	fa44 f202 	asrne.w	r2, r4, r2
 80078f6:	ea41 0402 	orrne.w	r4, r1, r2
 80078fa:	e7cd      	b.n	8007898 <rint+0xa8>
 80078fc:	08007b78 	.word	0x08007b78
 8007900:	000fffff 	.word	0x000fffff
 8007904:	00000000 	.word	0x00000000

08007908 <scalbn>:
 8007908:	b570      	push	{r4, r5, r6, lr}
 800790a:	ec55 4b10 	vmov	r4, r5, d0
 800790e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007912:	4606      	mov	r6, r0
 8007914:	462b      	mov	r3, r5
 8007916:	b99a      	cbnz	r2, 8007940 <scalbn+0x38>
 8007918:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800791c:	4323      	orrs	r3, r4
 800791e:	d036      	beq.n	800798e <scalbn+0x86>
 8007920:	4b39      	ldr	r3, [pc, #228]	; (8007a08 <scalbn+0x100>)
 8007922:	4629      	mov	r1, r5
 8007924:	ee10 0a10 	vmov	r0, s0
 8007928:	2200      	movs	r2, #0
 800792a:	f7f8 fe5d 	bl	80005e8 <__aeabi_dmul>
 800792e:	4b37      	ldr	r3, [pc, #220]	; (8007a0c <scalbn+0x104>)
 8007930:	429e      	cmp	r6, r3
 8007932:	4604      	mov	r4, r0
 8007934:	460d      	mov	r5, r1
 8007936:	da10      	bge.n	800795a <scalbn+0x52>
 8007938:	a32b      	add	r3, pc, #172	; (adr r3, 80079e8 <scalbn+0xe0>)
 800793a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800793e:	e03a      	b.n	80079b6 <scalbn+0xae>
 8007940:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007944:	428a      	cmp	r2, r1
 8007946:	d10c      	bne.n	8007962 <scalbn+0x5a>
 8007948:	ee10 2a10 	vmov	r2, s0
 800794c:	4620      	mov	r0, r4
 800794e:	4629      	mov	r1, r5
 8007950:	f7f8 fc94 	bl	800027c <__adddf3>
 8007954:	4604      	mov	r4, r0
 8007956:	460d      	mov	r5, r1
 8007958:	e019      	b.n	800798e <scalbn+0x86>
 800795a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800795e:	460b      	mov	r3, r1
 8007960:	3a36      	subs	r2, #54	; 0x36
 8007962:	4432      	add	r2, r6
 8007964:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007968:	428a      	cmp	r2, r1
 800796a:	dd08      	ble.n	800797e <scalbn+0x76>
 800796c:	2d00      	cmp	r5, #0
 800796e:	a120      	add	r1, pc, #128	; (adr r1, 80079f0 <scalbn+0xe8>)
 8007970:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007974:	da1c      	bge.n	80079b0 <scalbn+0xa8>
 8007976:	a120      	add	r1, pc, #128	; (adr r1, 80079f8 <scalbn+0xf0>)
 8007978:	e9d1 0100 	ldrd	r0, r1, [r1]
 800797c:	e018      	b.n	80079b0 <scalbn+0xa8>
 800797e:	2a00      	cmp	r2, #0
 8007980:	dd08      	ble.n	8007994 <scalbn+0x8c>
 8007982:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007986:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800798a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800798e:	ec45 4b10 	vmov	d0, r4, r5
 8007992:	bd70      	pop	{r4, r5, r6, pc}
 8007994:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007998:	da19      	bge.n	80079ce <scalbn+0xc6>
 800799a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800799e:	429e      	cmp	r6, r3
 80079a0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80079a4:	dd0a      	ble.n	80079bc <scalbn+0xb4>
 80079a6:	a112      	add	r1, pc, #72	; (adr r1, 80079f0 <scalbn+0xe8>)
 80079a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1e2      	bne.n	8007976 <scalbn+0x6e>
 80079b0:	a30f      	add	r3, pc, #60	; (adr r3, 80079f0 <scalbn+0xe8>)
 80079b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b6:	f7f8 fe17 	bl	80005e8 <__aeabi_dmul>
 80079ba:	e7cb      	b.n	8007954 <scalbn+0x4c>
 80079bc:	a10a      	add	r1, pc, #40	; (adr r1, 80079e8 <scalbn+0xe0>)
 80079be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d0b8      	beq.n	8007938 <scalbn+0x30>
 80079c6:	a10e      	add	r1, pc, #56	; (adr r1, 8007a00 <scalbn+0xf8>)
 80079c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079cc:	e7b4      	b.n	8007938 <scalbn+0x30>
 80079ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80079d2:	3236      	adds	r2, #54	; 0x36
 80079d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80079d8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80079dc:	4620      	mov	r0, r4
 80079de:	4b0c      	ldr	r3, [pc, #48]	; (8007a10 <scalbn+0x108>)
 80079e0:	2200      	movs	r2, #0
 80079e2:	e7e8      	b.n	80079b6 <scalbn+0xae>
 80079e4:	f3af 8000 	nop.w
 80079e8:	c2f8f359 	.word	0xc2f8f359
 80079ec:	01a56e1f 	.word	0x01a56e1f
 80079f0:	8800759c 	.word	0x8800759c
 80079f4:	7e37e43c 	.word	0x7e37e43c
 80079f8:	8800759c 	.word	0x8800759c
 80079fc:	fe37e43c 	.word	0xfe37e43c
 8007a00:	c2f8f359 	.word	0xc2f8f359
 8007a04:	81a56e1f 	.word	0x81a56e1f
 8007a08:	43500000 	.word	0x43500000
 8007a0c:	ffff3cb0 	.word	0xffff3cb0
 8007a10:	3c900000 	.word	0x3c900000

08007a14 <_init>:
 8007a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a16:	bf00      	nop
 8007a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a1a:	bc08      	pop	{r3}
 8007a1c:	469e      	mov	lr, r3
 8007a1e:	4770      	bx	lr

08007a20 <_fini>:
 8007a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a22:	bf00      	nop
 8007a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a26:	bc08      	pop	{r3}
 8007a28:	469e      	mov	lr, r3
 8007a2a:	4770      	bx	lr
