Quartus II
Version 9.1 Build 222 10/21/2009 SJ Web Edition
11
1000
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
pic_rom
# storage
db|conv_2D_SRAM_VGA_RS232.(97).cnf
db|conv_2D_SRAM_VGA_RS232.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pic_rom.v
521f2b6797a06bd822166d8a83c1fa94
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pic_rom:my_rom
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|conv_2D_SRAM_VGA_RS232.(98).cnf
db|conv_2D_SRAM_VGA_RS232.(98).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
3
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
15
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32768
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
display.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2c71
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
pic_rom:my_rom|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_2c71
# storage
db|conv_2D_SRAM_VGA_RS232.(99).cnf
db|conv_2D_SRAM_VGA_RS232.(99).cnf
# case_insensitive
# source_file
db|altsyncram_2c71.tdf
cee8394815616b349de1fc0263f7bb9
7
# used_port {
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
display.mif
ad0ef1388762fbced95d5d92fbac7e
}
# hierarchies {
pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated
}
# macro_sequence

# end
# entity
decode_9oa
# storage
db|conv_2D_SRAM_VGA_RS232.(100).cnf
db|conv_2D_SRAM_VGA_RS232.(100).cnf
# case_insensitive
# source_file
db|decode_9oa.tdf
2ad928c5773764e7e1bec05495c7d666
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# hierarchies {
pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|decode_9oa:deep_decode
VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|decode_9oa:decode_a
VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|decode_9oa:decode_b
}
# macro_sequence

# end
# entity
mux_kib
# storage
db|conv_2D_SRAM_VGA_RS232.(101).cnf
db|conv_2D_SRAM_VGA_RS232.(101).cnf
# case_insensitive
# source_file
db|mux_kib.tdf
bc6d8041141da4bdbe751a1948b857d
7
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
pic_rom:my_rom|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|mux_kib:mux2
VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5
VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux6
}
# macro_sequence

# end
# entity
hex_7seg
# storage
db|conv_2D_SRAM_VGA_RS232.(102).cnf
db|conv_2D_SRAM_VGA_RS232.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
hex_7seg.v
a693a85fc7595aaa52a3eb5e5c4215ae
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
VgaAdapter
# storage
db|conv_2D_SRAM_VGA_RS232.(103).cnf
db|conv_2D_SRAM_VGA_RS232.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_adapter.v
9c3dccacfae4176e7dfd9dd71429e2f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
COLOR_CHANNEL_DEPTH
1
PARAMETER_SIGNED_DEC
DEF
BACKGROUND_IMAGE
blank.mif
PARAMETER_STRING
DEF
C_VERT_NUM_PIXELS
0111100000
PARAMETER_UNSIGNED_BIN
DEF
C_VERT_SYNC_START
0111101101
PARAMETER_UNSIGNED_BIN
DEF
C_VERT_SYNC_END
0111101110
PARAMETER_UNSIGNED_BIN
DEF
C_VERT_TOTAL_COUNT
1000001101
PARAMETER_UNSIGNED_BIN
DEF
C_HORZ_NUM_PIXELS
1010000000
PARAMETER_UNSIGNED_BIN
DEF
C_HORZ_SYNC_START
1010010011
PARAMETER_UNSIGNED_BIN
DEF
C_HORZ_SYNC_END
1011110010
PARAMETER_UNSIGNED_BIN
DEF
C_HORZ_TOTAL_COUNT
1100100000
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
VgaAdapter:inst
}
# macro_sequence
COLOR_MODE1COLOR_MODE1COLOR_MODE1COLOR_MODE1
# end
# entity
altsyncram
# storage
db|conv_2D_SRAM_VGA_RS232.(104).cnf
db|conv_2D_SRAM_VGA_RS232.(104).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
3
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
15
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
3
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
15
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
blank.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e2d1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
}
# hierarchies {
VgaAdapter:inst|altsyncram:frameBufferRam
}
# macro_sequence

# end
# entity
altsyncram_e2d1
# storage
db|conv_2D_SRAM_VGA_RS232.(105).cnf
db|conv_2D_SRAM_VGA_RS232.(105).cnf
# case_insensitive
# source_file
db|altsyncram_e2d1.tdf
d040dece8a6d9e458d6d9639dc4648
7
# used_port {
wren_a
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated
}
# macro_sequence

# end
# entity
altsyncram_esn1
# storage
db|conv_2D_SRAM_VGA_RS232.(106).cnf
db|conv_2D_SRAM_VGA_RS232.(106).cnf
# case_insensitive
# source_file
db|altsyncram_esn1.tdf
c3ae3032f27fbbe071a2627278b80b
7
# used_port {
wren_b
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b14
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a2
-1
2
data_a1
-1
2
data_a0
-1
2
}
# memory_file {
blank.mif
377a5427c4a337f5739e31442236e
}
# hierarchies {
VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1
}
# macro_sequence

# end
# entity
decode_9oa
# storage
db|conv_2D_SRAM_VGA_RS232.(107).cnf
db|conv_2D_SRAM_VGA_RS232.(107).cnf
# case_insensitive
# source_file
db|decode_9oa.tdf
2ad928c5773764e7e1bec05495c7d666
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|decode_9oa:decode3
VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|decode_9oa:decode4
}
# macro_sequence

# end
# entity
VGA_clk
# storage
db|conv_2D_SRAM_VGA_RS232.(108).cnf
db|conv_2D_SRAM_VGA_RS232.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
vga_clk.v
83b9a774606c724a63c12246b7b1ec4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
VGA_clk:tenMhzvlovk
}
# macro_sequence

# end
# entity
altpll
# storage
db|conv_2D_SRAM_VGA_RS232.(109).cnf
db|conv_2D_SRAM_VGA_RS232.(109).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altpll.tdf
34879d2b16c1357da1b2876e4ab5f3
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
areset
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# hierarchies {
VGA_clk:tenMhzvlovk|altpll:altpll_component
}
# macro_sequence

# end
# entity
KERNEL_NORMAL
# storage
db|conv_2D_SRAM_VGA_RS232.(110).cnf
db|conv_2D_SRAM_VGA_RS232.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
kernel_normal.v
c863a86e127274ccb8c2d35f6624cc4d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
KERNEL_NORMAL:normal
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|conv_2D_SRAM_VGA_RS232.(111).cnf
db|conv_2D_SRAM_VGA_RS232.(111).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
KERNEL_NORMAL.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_jq71
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
KERNEL_NORMAL:normal|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
KERNEL_BLUR
# storage
db|conv_2D_SRAM_VGA_RS232.(113).cnf
db|conv_2D_SRAM_VGA_RS232.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
kernel_blur.v
8261bef4971764ba675bf459fc28ad94
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
KERNEL_BLUR:blur
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|conv_2D_SRAM_VGA_RS232.(114).cnf
db|conv_2D_SRAM_VGA_RS232.(114).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
KERNEL_BLUR.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vj71
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
KERNEL_BLUR:blur|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_vj71
# storage
db|conv_2D_SRAM_VGA_RS232.(115).cnf
db|conv_2D_SRAM_VGA_RS232.(115).cnf
# case_insensitive
# source_file
db|altsyncram_vj71.tdf
bc7e7707857861a1f727e82fde733b2
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
kernel_blur.mif
eedb56161db71c5c164c72afca661e85
}
# hierarchies {
KERNEL_BLUR:blur|altsyncram:altsyncram_component|altsyncram_vj71:auto_generated
}
# macro_sequence

# end
# entity
KERNEL_MOTION
# storage
db|conv_2D_SRAM_VGA_RS232.(116).cnf
db|conv_2D_SRAM_VGA_RS232.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
kernel_motion.v
656c9e4276de7f22bef5d338f7947f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
KERNEL_MOTION:motion
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|conv_2D_SRAM_VGA_RS232.(117).cnf
db|conv_2D_SRAM_VGA_RS232.(117).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
5
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
32
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
KERNEL_MOTION.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_0r71
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clock0
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
data_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
address_b
-1
2
}
# hierarchies {
KERNEL_MOTION:motion|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_0r71
# storage
db|conv_2D_SRAM_VGA_RS232.(118).cnf
db|conv_2D_SRAM_VGA_RS232.(118).cnf
# case_insensitive
# source_file
db|altsyncram_0r71.tdf
417656d77eac824f272059fd9358a2
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
kernel_motion.mif
68a4de278cb3118824d0d19e1945e8
}
# hierarchies {
KERNEL_MOTION:motion|altsyncram:altsyncram_component|altsyncram_0r71:auto_generated
}
# macro_sequence

# end
# entity
sld_signaltap
# storage
db|conv_2D_SRAM_VGA_RS232.(119).cnf
db|conv_2D_SRAM_VGA_RS232.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_signaltap.vhd
617f70ae1e83a0607262c8cc112c56bb
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_type
sld_signaltap
PARAMETER_STRING
DEF
sld_node_info
805334528
PARAMETER_UNKNOWN
USR
SLD_IP_VERSION
6
PARAMETER_SIGNED_DEC
DEF
SLD_IP_MINOR_VERSION
0
PARAMETER_SIGNED_DEC
DEF
SLD_COMMON_IP_VERSION
0
PARAMETER_SIGNED_DEC
DEF
sld_data_bits
408
PARAMETER_UNKNOWN
USR
sld_trigger_bits
408
PARAMETER_UNKNOWN
USR
SLD_NODE_CRC_BITS
32
PARAMETER_SIGNED_DEC
DEF
sld_node_crc_hiword
10595
PARAMETER_UNKNOWN
USR
sld_node_crc_loword
30349
PARAMETER_UNKNOWN
USR
SLD_INCREMENTAL_ROUTING
0
PARAMETER_SIGNED_DEC
DEF
sld_sample_depth
256
PARAMETER_UNKNOWN
USR
sld_segment_size
256
PARAMETER_UNKNOWN
USR
SLD_RAM_BLOCK_TYPE
AUTO
PARAMETER_STRING
DEF
sld_state_bits
11
PARAMETER_UNKNOWN
USR
sld_buffer_full_stop
1
PARAMETER_UNKNOWN
USR
SLD_MEM_ADDRESS_BITS
7
PARAMETER_SIGNED_DEC
DEF
SLD_DATA_BIT_CNTR_BITS
4
PARAMETER_SIGNED_DEC
DEF
sld_trigger_level
1
PARAMETER_UNKNOWN
USR
sld_trigger_in_enabled
0
PARAMETER_UNKNOWN
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_UNKNOWN
USR
sld_trigger_level_pipeline
1
PARAMETER_UNKNOWN
USR
sld_enable_advanced_trigger
0
PARAMETER_UNKNOWN
USR
SLD_ADVANCED_TRIGGER_1
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_2
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_3
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_4
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_5
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_6
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_7
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_8
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_9
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_10
NONE
PARAMETER_STRING
DEF
sld_inversion_mask_length
1246
PARAMETER_UNKNOWN
USR
sld_inversion_mask
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNKNOWN
USR
sld_power_up_trigger
0
PARAMETER_UNKNOWN
USR
SLD_STATE_FLOW_MGR_ENTITY
state_flow_mgr_entity.vhd
PARAMETER_STRING
DEF
sld_state_flow_use_generated
0
PARAMETER_UNKNOWN
USR
sld_current_resource_width
1
PARAMETER_UNKNOWN
USR
sld_attribute_mem_mode
OFF
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_BITS
1
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_GAP_RECORD
0
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_MODE
OFF
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION
0
PARAMETER_SIGNED_DEC
DEF
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY
basic
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_signaltap_impl
# storage
db|conv_2D_SRAM_VGA_RS232.(120).cnf
db|conv_2D_SRAM_VGA_RS232.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_signaltap.vhd
617f70ae1e83a0607262c8cc112c56bb
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_ip_version
6
PARAMETER_SIGNED_DEC
USR
sld_ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
sld_common_ip_version
0
PARAMETER_SIGNED_DEC
USR
sld_data_bits
408
PARAMETER_SIGNED_DEC
USR
sld_trigger_bits
408
PARAMETER_SIGNED_DEC
USR
sld_node_crc_bits
32
PARAMETER_SIGNED_DEC
USR
sld_node_crc_hiword
10595
PARAMETER_SIGNED_DEC
USR
sld_node_crc_loword
30349
PARAMETER_SIGNED_DEC
USR
sld_incremental_routing
0
PARAMETER_SIGNED_DEC
USR
sld_sample_depth
256
PARAMETER_SIGNED_DEC
USR
sld_segment_size
256
PARAMETER_SIGNED_DEC
USR
sld_ram_block_type
AUTO
PARAMETER_STRING
USR
sld_state_bits
11
PARAMETER_SIGNED_DEC
USR
sld_buffer_full_stop
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_level
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
sld_trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
sld_enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_1
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_2
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_3
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_4
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_5
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_6
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_7
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_8
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_9
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_10
NONE
PARAMETER_STRING
USR
sld_inversion_mask_length
1246
PARAMETER_SIGNED_DEC
USR
sld_inversion_mask
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
sld_power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
sld_state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
sld_current_resource_width
1
PARAMETER_SIGNED_DEC
USR
sld_attribute_mem_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_bits
1
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_gap_record
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
sld_storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(sld_ram_block_type)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_1)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_2)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_3)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_4)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_5)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_6)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_7)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_8)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_9)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_10)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_inversion_mask)
0 to 1245
PARAMETER_STRING
USR
 constraint(sld_state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(sld_attribute_mem_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_data_in)
407 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
407 downto 0
PARAMETER_STRING
USR
 constraint(acq_storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(crc)
31 downto 0
PARAMETER_STRING
USR
 constraint(ir_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(acq_data_out)
407 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_out)
407 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_ela_control
# storage
db|conv_2D_SRAM_VGA_RS232.(121).cnf
db|conv_2D_SRAM_VGA_RS232.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_ela_control.vhd
32af989c68af9b562617164270f0e28f
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_input_width
408
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
mem_address_bits
8
PARAMETER_SIGNED_DEC
USR
sample_depth
256
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
segment_size_bits
8
PARAMETER_SIGNED_DEC
USR
state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
current_resource_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(inversion_mask)
1245 downto 1245
PARAMETER_STRING
USR
 constraint(state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
407 downto 0
PARAMETER_STRING
USR
 constraint(storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
7 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
 constraint(trigger_out_mode)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_resource_value)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|conv_2D_SRAM_VGA_RS232.(122).cnf
db|conv_2D_SRAM_VGA_RS232.(122).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_ela_basic_multi_level_trigger
# storage
db|conv_2D_SRAM_VGA_RS232.(123).cnf
db|conv_2D_SRAM_VGA_RS232.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_ela_control.vhd
32af989c68af9b562617164270f0e28f
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
data_bits
408
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
407 downto 0
PARAMETER_STRING
USR
 constraint(trigger_level_match_out)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|conv_2D_SRAM_VGA_RS232.(124).cnf
db|conv_2D_SRAM_VGA_RS232.(124).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
1224
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q999
-1
3
Q998
-1
3
Q997
-1
3
Q996
-1
3
Q995
-1
3
Q994
-1
3
Q993
-1
3
Q992
-1
3
Q991
-1
3
Q990
-1
3
Q99
-1
3
Q989
-1
3
Q988
-1
3
Q987
-1
3
Q986
-1
3
Q985
-1
3
Q984
-1
3
Q983
-1
3
Q982
-1
3
Q981
-1
3
Q980
-1
3
Q98
-1
3
Q979
-1
3
Q978
-1
3
Q977
-1
3
Q976
-1
3
Q975
-1
3
Q974
-1
3
Q973
-1
3
Q972
-1
3
Q971
-1
3
Q970
-1
3
Q97
-1
3
Q969
-1
3
Q968
-1
3
Q967
-1
3
Q966
-1
3
Q965
-1
3
Q964
-1
3
Q963
-1
3
Q962
-1
3
Q961
-1
3
Q960
-1
3
Q96
-1
3
Q959
-1
3
Q958
-1
3
Q957
-1
3
Q956
-1
3
Q955
-1
3
Q954
-1
3
Q953
-1
3
Q952
-1
3
Q951
-1
3
Q950
-1
3
Q95
-1
3
Q949
-1
3
Q948
-1
3
Q947
-1
3
Q946
-1
3
Q945
-1
3
Q944
-1
3
Q943
-1
3
Q942
-1
3
Q941
-1
3
Q940
-1
3
Q94
-1
3
Q939
-1
3
Q938
-1
3
Q937
-1
3
Q936
-1
3
Q935
-1
3
Q934
-1
3
Q933
-1
3
Q932
-1
3
Q931
-1
3
Q930
-1
3
Q93
-1
3
Q929
-1
3
Q928
-1
3
Q927
-1
3
Q926
-1
3
Q925
-1
3
Q924
-1
3
Q923
-1
3
Q922
-1
3
Q921
-1
3
Q920
-1
3
Q92
-1
3
Q919
-1
3
Q918
-1
3
Q917
-1
3
Q916
-1
3
Q915
-1
3
Q914
-1
3
Q913
-1
3
Q912
-1
3
Q911
-1
3
Q910
-1
3
Q91
-1
3
Q909
-1
3
Q908
-1
3
Q907
-1
3
Q906
-1
3
Q905
-1
3
Q904
-1
3
Q903
-1
3
Q902
-1
3
Q901
-1
3
Q900
-1
3
Q90
-1
3
Q9
-1
3
Q899
-1
3
Q898
-1
3
Q897
-1
3
Q896
-1
3
Q895
-1
3
Q894
-1
3
Q893
-1
3
Q892
-1
3
Q891
-1
3
Q890
-1
3
Q89
-1
3
Q889
-1
3
Q888
-1
3
Q887
-1
3
Q886
-1
3
Q885
-1
3
Q884
-1
3
Q883
-1
3
Q882
-1
3
Q881
-1
3
Q880
-1
3
Q88
-1
3
Q879
-1
3
Q878
-1
3
Q877
-1
3
Q876
-1
3
Q875
-1
3
Q874
-1
3
Q873
-1
3
Q872
-1
3
Q871
-1
3
Q870
-1
3
Q87
-1
3
Q869
-1
3
Q868
-1
3
Q867
-1
3
Q866
-1
3
Q865
-1
3
Q864
-1
3
Q863
-1
3
Q862
-1
3
Q861
-1
3
Q860
-1
3
Q86
-1
3
Q859
-1
3
Q858
-1
3
Q857
-1
3
Q856
-1
3
Q855
-1
3
Q854
-1
3
Q853
-1
3
Q852
-1
3
Q851
-1
3
Q850
-1
3
Q85
-1
3
Q849
-1
3
Q848
-1
3
Q847
-1
3
Q846
-1
3
Q845
-1
3
Q844
-1
3
Q843
-1
3
Q842
-1
3
Q841
-1
3
Q840
-1
3
Q84
-1
3
Q839
-1
3
Q838
-1
3
Q837
-1
3
Q836
-1
3
Q835
-1
3
Q834
-1
3
Q833
-1
3
Q832
-1
3
Q831
-1
3
Q830
-1
3
Q83
-1
3
Q829
-1
3
Q828
-1
3
Q827
-1
3
Q826
-1
3
Q825
-1
3
Q824
-1
3
Q823
-1
3
Q822
-1
3
Q821
-1
3
Q820
-1
3
Q82
-1
3
Q819
-1
3
Q818
-1
3
Q817
-1
3
Q816
-1
3
Q815
-1
3
Q814
-1
3
Q813
-1
3
Q812
-1
3
Q811
-1
3
Q810
-1
3
Q81
-1
3
Q809
-1
3
Q808
-1
3
Q807
-1
3
Q806
-1
3
Q805
-1
3
Q804
-1
3
Q803
-1
3
Q802
-1
3
Q801
-1
3
Q800
-1
3
Q80
-1
3
Q8
-1
3
Q799
-1
3
Q798
-1
3
Q797
-1
3
Q796
-1
3
Q795
-1
3
Q794
-1
3
Q793
-1
3
Q792
-1
3
Q791
-1
3
Q790
-1
3
Q79
-1
3
Q789
-1
3
Q788
-1
3
Q787
-1
3
Q786
-1
3
Q785
-1
3
Q784
-1
3
Q783
-1
3
Q782
-1
3
Q781
-1
3
Q780
-1
3
Q78
-1
3
Q779
-1
3
Q778
-1
3
Q777
-1
3
Q776
-1
3
Q775
-1
3
Q774
-1
3
Q773
-1
3
Q772
-1
3
Q771
-1
3
Q770
-1
3
Q77
-1
3
Q769
-1
3
Q768
-1
3
Q767
-1
3
Q766
-1
3
Q765
-1
3
Q764
-1
3
Q763
-1
3
Q762
-1
3
Q761
-1
3
Q760
-1
3
Q76
-1
3
Q759
-1
3
Q758
-1
3
Q757
-1
3
Q756
-1
3
Q755
-1
3
Q754
-1
3
Q753
-1
3
Q752
-1
3
Q751
-1
3
Q750
-1
3
Q75
-1
3
Q749
-1
3
Q748
-1
3
Q747
-1
3
Q746
-1
3
Q745
-1
3
Q744
-1
3
Q743
-1
3
Q742
-1
3
Q741
-1
3
Q740
-1
3
Q74
-1
3
Q739
-1
3
Q738
-1
3
Q737
-1
3
Q736
-1
3
Q735
-1
3
Q734
-1
3
Q733
-1
3
Q732
-1
3
Q731
-1
3
Q730
-1
3
Q73
-1
3
Q729
-1
3
Q728
-1
3
Q727
-1
3
Q726
-1
3
Q725
-1
3
Q724
-1
3
Q723
-1
3
Q722
-1
3
Q721
-1
3
Q720
-1
3
Q72
-1
3
Q719
-1
3
Q718
-1
3
Q717
-1
3
Q716
-1
3
Q715
-1
3
Q714
-1
3
Q713
-1
3
Q712
-1
3
Q711
-1
3
Q710
-1
3
Q71
-1
3
Q709
-1
3
Q708
-1
3
Q707
-1
3
Q706
-1
3
Q705
-1
3
Q704
-1
3
Q703
-1
3
Q702
-1
3
Q701
-1
3
Q700
-1
3
Q70
-1
3
Q7
-1
3
Q699
-1
3
Q698
-1
3
Q697
-1
3
Q696
-1
3
Q695
-1
3
Q694
-1
3
Q693
-1
3
Q692
-1
3
Q691
-1
3
Q690
-1
3
Q69
-1
3
Q689
-1
3
Q688
-1
3
Q687
-1
3
Q686
-1
3
Q685
-1
3
Q684
-1
3
Q683
-1
3
Q682
-1
3
Q681
-1
3
Q680
-1
3
Q68
-1
3
Q679
-1
3
Q678
-1
3
Q677
-1
3
Q676
-1
3
Q675
-1
3
Q674
-1
3
Q673
-1
3
Q672
-1
3
Q671
-1
3
Q670
-1
3
Q67
-1
3
Q669
-1
3
Q668
-1
3
Q667
-1
3
Q666
-1
3
Q665
-1
3
Q664
-1
3
Q663
-1
3
Q662
-1
3
Q661
-1
3
Q660
-1
3
Q66
-1
3
Q659
-1
3
Q658
-1
3
Q657
-1
3
Q656
-1
3
Q655
-1
3
Q654
-1
3
Q653
-1
3
Q652
-1
3
Q651
-1
3
Q650
-1
3
Q65
-1
3
Q649
-1
3
Q648
-1
3
Q647
-1
3
Q646
-1
3
Q645
-1
3
Q644
-1
3
Q643
-1
3
Q642
-1
3
Q641
-1
3
Q640
-1
3
Q64
-1
3
Q639
-1
3
Q638
-1
3
Q637
-1
3
Q636
-1
3
Q635
-1
3
Q634
-1
3
Q633
-1
3
Q632
-1
3
Q631
-1
3
Q630
-1
3
Q63
-1
3
Q629
-1
3
Q628
-1
3
Q627
-1
3
Q626
-1
3
Q625
-1
3
Q624
-1
3
Q623
-1
3
Q622
-1
3
Q621
-1
3
Q620
-1
3
Q62
-1
3
Q619
-1
3
Q618
-1
3
Q617
-1
3
Q616
-1
3
Q615
-1
3
Q614
-1
3
Q613
-1
3
Q612
-1
3
Q611
-1
3
Q610
-1
3
Q61
-1
3
Q609
-1
3
Q608
-1
3
Q607
-1
3
Q606
-1
3
Q605
-1
3
Q604
-1
3
Q603
-1
3
Q602
-1
3
Q601
-1
3
Q600
-1
3
Q60
-1
3
Q6
-1
3
Q599
-1
3
Q598
-1
3
Q597
-1
3
Q596
-1
3
Q595
-1
3
Q594
-1
3
Q593
-1
3
Q592
-1
3
Q591
-1
3
Q590
-1
3
Q59
-1
3
Q589
-1
3
Q588
-1
3
Q587
-1
3
Q586
-1
3
Q585
-1
3
Q584
-1
3
Q583
-1
3
Q582
-1
3
Q581
-1
3
Q580
-1
3
Q58
-1
3
Q579
-1
3
Q578
-1
3
Q577
-1
3
Q576
-1
3
Q575
-1
3
Q574
-1
3
Q573
-1
3
Q572
-1
3
Q571
-1
3
Q570
-1
3
Q57
-1
3
Q569
-1
3
Q568
-1
3
Q567
-1
3
Q566
-1
3
Q565
-1
3
Q564
-1
3
Q563
-1
3
Q562
-1
3
Q561
-1
3
Q560
-1
3
Q56
-1
3
Q559
-1
3
Q558
-1
3
Q557
-1
3
Q556
-1
3
Q555
-1
3
Q554
-1
3
Q553
-1
3
Q552
-1
3
Q551
-1
3
Q550
-1
3
Q55
-1
3
Q549
-1
3
Q548
-1
3
Q547
-1
3
Q546
-1
3
Q545
-1
3
Q544
-1
3
Q543
-1
3
Q542
-1
3
Q541
-1
3
Q540
-1
3
Q54
-1
3
Q539
-1
3
Q538
-1
3
Q537
-1
3
Q536
-1
3
Q535
-1
3
Q534
-1
3
Q533
-1
3
Q532
-1
3
Q531
-1
3
Q530
-1
3
Q53
-1
3
Q529
-1
3
Q528
-1
3
Q527
-1
3
Q526
-1
3
Q525
-1
3
Q524
-1
3
Q523
-1
3
Q522
-1
3
Q521
-1
3
Q520
-1
3
Q52
-1
3
Q519
-1
3
Q518
-1
3
Q517
-1
3
Q516
-1
3
Q515
-1
3
Q514
-1
3
Q513
-1
3
Q512
-1
3
Q511
-1
3
Q510
-1
3
Q51
-1
3
Q509
-1
3
Q508
-1
3
Q507
-1
3
Q506
-1
3
Q505
-1
3
Q504
-1
3
Q503
-1
3
Q502
-1
3
Q501
-1
3
Q500
-1
3
Q50
-1
3
Q5
-1
3
Q499
-1
3
Q498
-1
3
Q497
-1
3
Q496
-1
3
Q495
-1
3
Q494
-1
3
Q493
-1
3
Q492
-1
3
Q491
-1
3
Q490
-1
3
Q49
-1
3
Q489
-1
3
Q488
-1
3
Q487
-1
3
Q486
-1
3
Q485
-1
3
Q484
-1
3
Q483
-1
3
Q482
-1
3
Q481
-1
3
Q480
-1
3
Q48
-1
3
Q479
-1
3
Q478
-1
3
Q477
-1
3
Q476
-1
3
Q475
-1
3
Q474
-1
3
Q473
-1
3
Q472
-1
3
Q471
-1
3
Q470
-1
3
Q47
-1
3
Q469
-1
3
Q468
-1
3
Q467
-1
3
Q466
-1
3
Q465
-1
3
Q464
-1
3
Q463
-1
3
Q462
-1
3
Q461
-1
3
Q460
-1
3
Q46
-1
3
Q459
-1
3
Q458
-1
3
Q457
-1
3
Q456
-1
3
Q455
-1
3
Q454
-1
3
Q453
-1
3
Q452
-1
3
Q451
-1
3
Q450
-1
3
Q45
-1
3
Q449
-1
3
Q448
-1
3
Q447
-1
3
Q446
-1
3
Q445
-1
3
Q444
-1
3
Q443
-1
3
Q442
-1
3
Q441
-1
3
Q440
-1
3
Q44
-1
3
Q439
-1
3
Q438
-1
3
Q437
-1
3
Q436
-1
3
Q435
-1
3
Q434
-1
3
Q433
-1
3
Q432
-1
3
Q431
-1
3
Q430
-1
3
Q43
-1
3
Q429
-1
3
Q428
-1
3
Q427
-1
3
Q426
-1
3
Q425
-1
3
Q424
-1
3
Q423
-1
3
Q422
-1
3
Q421
-1
3
Q420
-1
3
Q42
-1
3
Q419
-1
3
Q418
-1
3
Q417
-1
3
Q416
-1
3
Q415
-1
3
Q414
-1
3
Q413
-1
3
Q412
-1
3
Q411
-1
3
Q410
-1
3
Q41
-1
3
Q409
-1
3
Q408
-1
3
Q407
-1
3
Q406
-1
3
Q405
-1
3
Q404
-1
3
Q403
-1
3
Q402
-1
3
Q401
-1
3
Q400
-1
3
Q40
-1
3
Q4
-1
3
Q399
-1
3
Q398
-1
3
Q397
-1
3
Q396
-1
3
Q395
-1
3
Q394
-1
3
Q393
-1
3
Q392
-1
3
Q391
-1
3
Q390
-1
3
Q39
-1
3
Q389
-1
3
Q388
-1
3
Q387
-1
3
Q386
-1
3
Q385
-1
3
Q384
-1
3
Q383
-1
3
Q382
-1
3
Q381
-1
3
Q380
-1
3
Q38
-1
3
Q379
-1
3
Q378
-1
3
Q377
-1
3
Q376
-1
3
Q375
-1
3
Q374
-1
3
Q373
-1
3
Q372
-1
3
Q371
-1
3
Q370
-1
3
Q37
-1
3
Q369
-1
3
Q368
-1
3
Q367
-1
3
Q366
-1
3
Q365
-1
3
Q364
-1
3
Q363
-1
3
Q362
-1
3
Q361
-1
3
Q360
-1
3
Q36
-1
3
Q359
-1
3
Q358
-1
3
Q357
-1
3
Q356
-1
3
Q355
-1
3
Q354
-1
3
Q353
-1
3
Q352
-1
3
Q351
-1
3
Q350
-1
3
Q35
-1
3
Q349
-1
3
Q348
-1
3
Q347
-1
3
Q346
-1
3
Q345
-1
3
Q344
-1
3
Q343
-1
3
Q342
-1
3
Q341
-1
3
Q340
-1
3
Q34
-1
3
Q339
-1
3
Q338
-1
3
Q337
-1
3
Q336
-1
3
Q335
-1
3
Q334
-1
3
Q333
-1
3
Q332
-1
3
Q331
-1
3
Q330
-1
3
Q33
-1
3
Q329
-1
3
Q328
-1
3
Q327
-1
3
Q326
-1
3
Q325
-1
3
Q324
-1
3
Q323
-1
3
Q322
-1
3
Q321
-1
3
Q320
-1
3
Q32
-1
3
Q319
-1
3
Q318
-1
3
Q317
-1
3
Q316
-1
3
Q315
-1
3
Q314
-1
3
Q313
-1
3
Q312
-1
3
Q311
-1
3
Q310
-1
3
Q31
-1
3
Q309
-1
3
Q308
-1
3
Q307
-1
3
Q306
-1
3
Q305
-1
3
Q304
-1
3
Q303
-1
3
Q302
-1
3
Q301
-1
3
Q300
-1
3
Q30
-1
3
Q3
-1
3
Q299
-1
3
Q298
-1
3
Q297
-1
3
Q296
-1
3
Q295
-1
3
Q294
-1
3
Q293
-1
3
Q292
-1
3
Q291
-1
3
Q290
-1
3
Q29
-1
3
Q289
-1
3
Q288
-1
3
Q287
-1
3
Q286
-1
3
Q285
-1
3
Q284
-1
3
Q283
-1
3
Q282
-1
3
Q281
-1
3
Q280
-1
3
Q28
-1
3
Q279
-1
3
Q278
-1
3
Q277
-1
3
Q276
-1
3
Q275
-1
3
Q274
-1
3
Q273
-1
3
Q272
-1
3
Q271
-1
3
Q270
-1
3
Q27
-1
3
Q269
-1
3
Q268
-1
3
Q267
-1
3
Q266
-1
3
Q265
-1
3
Q264
-1
3
Q263
-1
3
Q262
-1
3
Q261
-1
3
Q260
-1
3
Q26
-1
3
Q259
-1
3
Q258
-1
3
Q257
-1
3
Q256
-1
3
Q255
-1
3
Q254
-1
3
Q253
-1
3
Q252
-1
3
Q251
-1
3
Q250
-1
3
Q25
-1
3
Q249
-1
3
Q248
-1
3
Q247
-1
3
Q246
-1
3
Q245
-1
3
Q244
-1
3
Q243
-1
3
Q242
-1
3
Q241
-1
3
Q240
-1
3
Q24
-1
3
Q239
-1
3
Q238
-1
3
Q237
-1
3
Q236
-1
3
Q235
-1
3
Q234
-1
3
Q233
-1
3
Q232
-1
3
Q231
-1
3
Q230
-1
3
Q23
-1
3
Q229
-1
3
Q228
-1
3
Q227
-1
3
Q226
-1
3
Q225
-1
3
Q224
-1
3
Q223
-1
3
Q222
-1
3
Q221
-1
3
Q220
-1
3
Q22
-1
3
Q219
-1
3
Q218
-1
3
Q217
-1
3
Q216
-1
3
Q215
-1
3
Q214
-1
3
Q213
-1
3
Q212
-1
3
Q211
-1
3
Q210
-1
3
Q21
-1
3
Q209
-1
3
Q208
-1
3
Q207
-1
3
Q206
-1
3
Q205
-1
3
Q204
-1
3
Q203
-1
3
Q202
-1
3
Q201
-1
3
Q200
-1
3
Q20
-1
3
Q2
-1
3
Q199
-1
3
Q198
-1
3
Q197
-1
3
Q196
-1
3
Q195
-1
3
Q194
-1
3
Q193
-1
3
Q192
-1
3
Q191
-1
3
Q190
-1
3
Q19
-1
3
Q189
-1
3
Q188
-1
3
Q187
-1
3
Q186
-1
3
Q185
-1
3
Q184
-1
3
Q183
-1
3
Q182
-1
3
Q181
-1
3
Q180
-1
3
Q18
-1
3
Q179
-1
3
Q178
-1
3
Q177
-1
3
Q176
-1
3
Q175
-1
3
Q174
-1
3
Q173
-1
3
Q172
-1
3
Q171
-1
3
Q170
-1
3
Q17
-1
3
Q169
-1
3
Q168
-1
3
Q167
-1
3
Q166
-1
3
Q165
-1
3
Q164
-1
3
Q163
-1
3
Q162
-1
3
Q161
-1
3
Q160
-1
3
Q16
-1
3
Q159
-1
3
Q158
-1
3
Q157
-1
3
Q156
-1
3
Q155
-1
3
Q154
-1
3
Q153
-1
3
Q152
-1
3
Q151
-1
3
Q150
-1
3
Q15
-1
3
Q149
-1
3
Q148
-1
3
Q147
-1
3
Q146
-1
3
Q145
-1
3
Q144
-1
3
Q143
-1
3
Q142
-1
3
Q141
-1
3
Q140
-1
3
Q14
-1
3
Q139
-1
3
Q138
-1
3
Q137
-1
3
Q136
-1
3
Q135
-1
3
Q134
-1
3
Q133
-1
3
Q132
-1
3
Q131
-1
3
Q130
-1
3
Q13
-1
3
Q129
-1
3
Q128
-1
3
Q127
-1
3
Q126
-1
3
Q125
-1
3
Q124
-1
3
Q123
-1
3
Q1223
-1
3
Q1222
-1
3
Q1221
-1
3
Q1220
-1
3
Q122
-1
3
Q1219
-1
3
Q1218
-1
3
Q1217
-1
3
Q1216
-1
3
Q1215
-1
3
Q1214
-1
3
Q1213
-1
3
Q1212
-1
3
Q1211
-1
3
Q1210
-1
3
Q121
-1
3
Q1209
-1
3
Q1208
-1
3
Q1207
-1
3
Q1206
-1
3
Q1205
-1
3
Q1204
-1
3
Q1203
-1
3
Q1202
-1
3
Q1201
-1
3
Q1200
-1
3
Q120
-1
3
Q12
-1
3
Q1199
-1
3
Q1198
-1
3
Q1197
-1
3
Q1196
-1
3
Q1195
-1
3
Q1194
-1
3
Q1193
-1
3
Q1192
-1
3
Q1191
-1
3
Q1190
-1
3
Q119
-1
3
Q1189
-1
3
Q1188
-1
3
Q1187
-1
3
Q1186
-1
3
Q1185
-1
3
Q1184
-1
3
Q1183
-1
3
Q1182
-1
3
Q1181
-1
3
Q1180
-1
3
Q118
-1
3
Q1179
-1
3
Q1178
-1
3
Q1177
-1
3
Q1176
-1
3
Q1175
-1
3
Q1174
-1
3
Q1173
-1
3
Q1172
-1
3
Q1171
-1
3
Q1170
-1
3
Q117
-1
3
Q1169
-1
3
Q1168
-1
3
Q1167
-1
3
Q1166
-1
3
Q1165
-1
3
Q1164
-1
3
Q1163
-1
3
Q1162
-1
3
Q1161
-1
3
Q1160
-1
3
Q116
-1
3
Q1159
-1
3
Q1158
-1
3
Q1157
-1
3
Q1156
-1
3
Q1155
-1
3
Q1154
-1
3
Q1153
-1
3
Q1152
-1
3
Q1151
-1
3
Q1150
-1
3
Q115
-1
3
Q1149
-1
3
Q1148
-1
3
Q1147
-1
3
Q1146
-1
3
Q1145
-1
3
Q1144
-1
3
Q1143
-1
3
Q1142
-1
3
Q1141
-1
3
Q1140
-1
3
Q114
-1
3
Q1139
-1
3
Q1138
-1
3
Q1137
-1
3
Q1136
-1
3
Q1135
-1
3
Q1134
-1
3
Q1133
-1
3
Q1132
-1
3
Q1131
-1
3
Q1130
-1
3
Q113
-1
3
Q1129
-1
3
Q1128
-1
3
Q1127
-1
3
Q1126
-1
3
Q1125
-1
3
Q1124
-1
3
Q1123
-1
3
Q1122
-1
3
Q1121
-1
3
Q1120
-1
3
Q112
-1
3
Q1119
-1
3
Q1118
-1
3
Q1117
-1
3
Q1116
-1
3
Q1115
-1
3
Q1114
-1
3
Q1113
-1
3
Q1112
-1
3
Q1111
-1
3
Q1110
-1
3
Q111
-1
3
Q1109
-1
3
Q1108
-1
3
Q1107
-1
3
Q1106
-1
3
Q1105
-1
3
Q1104
-1
3
Q1103
-1
3
Q1102
-1
3
Q1101
-1
3
Q1100
-1
3
Q110
-1
3
Q11
-1
3
Q1099
-1
3
Q1098
-1
3
Q1097
-1
3
Q1096
-1
3
Q1095
-1
3
Q1094
-1
3
Q1093
-1
3
Q1092
-1
3
Q1091
-1
3
Q1090
-1
3
Q109
-1
3
Q1089
-1
3
Q1088
-1
3
Q1087
-1
3
Q1086
-1
3
Q1085
-1
3
Q1084
-1
3
Q1083
-1
3
Q1082
-1
3
Q1081
-1
3
Q1080
-1
3
Q108
-1
3
Q1079
-1
3
Q1078
-1
3
Q1077
-1
3
Q1076
-1
3
Q1075
-1
3
Q1074
-1
3
Q1073
-1
3
Q1072
-1
3
Q1071
-1
3
Q1070
-1
3
Q107
-1
3
Q1069
-1
3
Q1068
-1
3
Q1067
-1
3
Q1066
-1
3
Q1065
-1
3
Q1064
-1
3
Q1063
-1
3
Q1062
-1
3
Q1061
-1
3
Q1060
-1
3
Q106
-1
3
Q1059
-1
3
Q1058
-1
3
Q1057
-1
3
Q1056
-1
3
Q1055
-1
3
Q1054
-1
3
Q1053
-1
3
Q1052
-1
3
Q1051
-1
3
Q1050
-1
3
Q105
-1
3
Q1049
-1
3
Q1048
-1
3
Q1047
-1
3
Q1046
-1
3
Q1045
-1
3
Q1044
-1
3
Q1043
-1
3
Q1042
-1
3
Q1041
-1
3
Q1040
-1
3
Q104
-1
3
Q1039
-1
3
Q1038
-1
3
Q1037
-1
3
Q1036
-1
3
Q1035
-1
3
Q1034
-1
3
Q1033
-1
3
Q1032
-1
3
Q1031
-1
3
Q1030
-1
3
Q103
-1
3
Q1029
-1
3
Q1028
-1
3
Q1027
-1
3
Q1026
-1
3
Q1025
-1
3
Q1024
-1
3
Q1023
-1
3
Q1022
-1
3
Q1021
-1
3
Q1020
-1
3
Q102
-1
3
Q1019
-1
3
Q1018
-1
3
Q1017
-1
3
Q1016
-1
3
Q1015
-1
3
Q1014
-1
3
Q1013
-1
3
Q1012
-1
3
Q1011
-1
3
Q1010
-1
3
Q101
-1
3
Q1009
-1
3
Q1008
-1
3
Q1007
-1
3
Q1006
-1
3
Q1005
-1
3
Q1004
-1
3
Q1003
-1
3
Q1002
-1
3
Q1001
-1
3
Q1000
-1
3
Q100
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_mbpmg
# storage
db|conv_2D_SRAM_VGA_RS232.(125).cnf
db|conv_2D_SRAM_VGA_RS232.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_mbpmg.vhd
69cea9e91e2e15244935fcf16c867
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
data_bits
408
PARAMETER_SIGNED_DEC
USR
pattern_bits
3
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
sync_enabled
1
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
407 downto 0
PARAMETER_STRING
USR
 constraint(pattern_in)
1223 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_sbpmg
# storage
db|conv_2D_SRAM_VGA_RS232.(126).cnf
db|conv_2D_SRAM_VGA_RS232.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_mbpmg.vhd
69cea9e91e2e15244935fcf16c867
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_ela_trigger_flow_mgr
# storage
db|conv_2D_SRAM_VGA_RS232.(127).cnf
db|conv_2D_SRAM_VGA_RS232.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_ela_trigger_flow_mgr.vhd
54b4e96651b97ec28a57c8b6d87fce
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
segment_size_bits
8
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(condition_met)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
7 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|conv_2D_SRAM_VGA_RS232.(128).cnf
db|conv_2D_SRAM_VGA_RS232.(128).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_buffer_manager
# storage
db|conv_2D_SRAM_VGA_RS232.(129).cnf
db|conv_2D_SRAM_VGA_RS232.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_buffer_manager.vhd
54e68444ec64cfc52b18745c53a6444
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
address_bits
8
PARAMETER_SIGNED_DEC
USR
segment_size_bits
8
PARAMETER_SIGNED_DEC
USR
num_segments_bits
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(address)
7 downto 0
PARAMETER_STRING
USR
 constraint(post_count)
7 downto 0
PARAMETER_STRING
USR
 constraint(current_segment)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_offset)
7 downto 0
PARAMETER_STRING
USR
 constraint(last_trigger_address)
7 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
7 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
7 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|conv_2D_SRAM_VGA_RS232.(130).cnf
db|conv_2D_SRAM_VGA_RS232.(130).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|conv_2D_SRAM_VGA_RS232.(131).cnf
db|conv_2D_SRAM_VGA_RS232.(131).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
408
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
0
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
408
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
0
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2ts3
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b407
-1
3
q_b406
-1
3
q_b405
-1
3
q_b404
-1
3
q_b403
-1
3
q_b402
-1
3
q_b401
-1
3
q_b400
-1
3
q_b40
-1
3
q_b4
-1
3
q_b399
-1
3
q_b398
-1
3
q_b397
-1
3
q_b396
-1
3
q_b395
-1
3
q_b394
-1
3
q_b393
-1
3
q_b392
-1
3
q_b391
-1
3
q_b390
-1
3
q_b39
-1
3
q_b389
-1
3
q_b388
-1
3
q_b387
-1
3
q_b386
-1
3
q_b385
-1
3
q_b384
-1
3
q_b383
-1
3
q_b382
-1
3
q_b381
-1
3
q_b380
-1
3
q_b38
-1
3
q_b379
-1
3
q_b378
-1
3
q_b377
-1
3
q_b376
-1
3
q_b375
-1
3
q_b374
-1
3
q_b373
-1
3
q_b372
-1
3
q_b371
-1
3
q_b370
-1
3
q_b37
-1
3
q_b369
-1
3
q_b368
-1
3
q_b367
-1
3
q_b366
-1
3
q_b365
-1
3
q_b364
-1
3
q_b363
-1
3
q_b362
-1
3
q_b361
-1
3
q_b360
-1
3
q_b36
-1
3
q_b359
-1
3
q_b358
-1
3
q_b357
-1
3
q_b356
-1
3
q_b355
-1
3
q_b354
-1
3
q_b353
-1
3
q_b352
-1
3
q_b351
-1
3
q_b350
-1
3
q_b35
-1
3
q_b349
-1
3
q_b348
-1
3
q_b347
-1
3
q_b346
-1
3
q_b345
-1
3
q_b344
-1
3
q_b343
-1
3
q_b342
-1
3
q_b341
-1
3
q_b340
-1
3
q_b34
-1
3
q_b339
-1
3
q_b338
-1
3
q_b337
-1
3
q_b336
-1
3
q_b335
-1
3
q_b334
-1
3
q_b333
-1
3
q_b332
-1
3
q_b331
-1
3
q_b330
-1
3
q_b33
-1
3
q_b329
-1
3
q_b328
-1
3
q_b327
-1
3
q_b326
-1
3
q_b325
-1
3
q_b324
-1
3
q_b323
-1
3
q_b322
-1
3
q_b321
-1
3
q_b320
-1
3
q_b32
-1
3
q_b319
-1
3
q_b318
-1
3
q_b317
-1
3
q_b316
-1
3
q_b315
-1
3
q_b314
-1
3
q_b313
-1
3
q_b312
-1
3
q_b311
-1
3
q_b310
-1
3
q_b31
-1
3
q_b309
-1
3
q_b308
-1
3
q_b307
-1
3
q_b306
-1
3
q_b305
-1
3
q_b304
-1
3
q_b303
-1
3
q_b302
-1
3
q_b301
-1
3
q_b300
-1
3
q_b30
-1
3
q_b3
-1
3
q_b299
-1
3
q_b298
-1
3
q_b297
-1
3
q_b296
-1
3
q_b295
-1
3
q_b294
-1
3
q_b293
-1
3
q_b292
-1
3
q_b291
-1
3
q_b290
-1
3
q_b29
-1
3
q_b289
-1
3
q_b288
-1
3
q_b287
-1
3
q_b286
-1
3
q_b285
-1
3
q_b284
-1
3
q_b283
-1
3
q_b282
-1
3
q_b281
-1
3
q_b280
-1
3
q_b28
-1
3
q_b279
-1
3
q_b278
-1
3
q_b277
-1
3
q_b276
-1
3
q_b275
-1
3
q_b274
-1
3
q_b273
-1
3
q_b272
-1
3
q_b271
-1
3
q_b270
-1
3
q_b27
-1
3
q_b269
-1
3
q_b268
-1
3
q_b267
-1
3
q_b266
-1
3
q_b265
-1
3
q_b264
-1
3
q_b263
-1
3
q_b262
-1
3
q_b261
-1
3
q_b260
-1
3
q_b26
-1
3
q_b259
-1
3
q_b258
-1
3
q_b257
-1
3
q_b256
-1
3
q_b255
-1
3
q_b254
-1
3
q_b253
-1
3
q_b252
-1
3
q_b251
-1
3
q_b250
-1
3
q_b25
-1
3
q_b249
-1
3
q_b248
-1
3
q_b247
-1
3
q_b246
-1
3
q_b245
-1
3
q_b244
-1
3
q_b243
-1
3
q_b242
-1
3
q_b241
-1
3
q_b240
-1
3
q_b24
-1
3
q_b239
-1
3
q_b238
-1
3
q_b237
-1
3
q_b236
-1
3
q_b235
-1
3
q_b234
-1
3
q_b233
-1
3
q_b232
-1
3
q_b231
-1
3
q_b230
-1
3
q_b23
-1
3
q_b229
-1
3
q_b228
-1
3
q_b227
-1
3
q_b226
-1
3
q_b225
-1
3
q_b224
-1
3
q_b223
-1
3
q_b222
-1
3
q_b221
-1
3
q_b220
-1
3
q_b22
-1
3
q_b219
-1
3
q_b218
-1
3
q_b217
-1
3
q_b216
-1
3
q_b215
-1
3
q_b214
-1
3
q_b213
-1
3
q_b212
-1
3
q_b211
-1
3
q_b210
-1
3
q_b21
-1
3
q_b209
-1
3
q_b208
-1
3
q_b207
-1
3
q_b206
-1
3
q_b205
-1
3
q_b204
-1
3
q_b203
-1
3
q_b202
-1
3
q_b201
-1
3
q_b200
-1
3
q_b20
-1
3
q_b2
-1
3
q_b199
-1
3
q_b198
-1
3
q_b197
-1
3
q_b196
-1
3
q_b195
-1
3
q_b194
-1
3
q_b193
-1
3
q_b192
-1
3
q_b191
-1
3
q_b190
-1
3
q_b19
-1
3
q_b189
-1
3
q_b188
-1
3
q_b187
-1
3
q_b186
-1
3
q_b185
-1
3
q_b184
-1
3
q_b183
-1
3
q_b182
-1
3
q_b181
-1
3
q_b180
-1
3
q_b18
-1
3
q_b179
-1
3
q_b178
-1
3
q_b177
-1
3
q_b176
-1
3
q_b175
-1
3
q_b174
-1
3
q_b173
-1
3
q_b172
-1
3
q_b171
-1
3
q_b170
-1
3
q_b17
-1
3
q_b169
-1
3
q_b168
-1
3
q_b167
-1
3
q_b166
-1
3
q_b165
-1
3
q_b164
-1
3
q_b163
-1
3
q_b162
-1
3
q_b161
-1
3
q_b160
-1
3
q_b16
-1
3
q_b159
-1
3
q_b158
-1
3
q_b157
-1
3
q_b156
-1
3
q_b155
-1
3
q_b154
-1
3
q_b153
-1
3
q_b152
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a407
-1
3
data_a406
-1
3
data_a405
-1
3
data_a404
-1
3
data_a403
-1
3
data_a402
-1
3
data_a401
-1
3
data_a400
-1
3
data_a40
-1
3
data_a4
-1
3
data_a399
-1
3
data_a398
-1
3
data_a397
-1
3
data_a396
-1
3
data_a395
-1
3
data_a394
-1
3
data_a393
-1
3
data_a392
-1
3
data_a391
-1
3
data_a390
-1
3
data_a39
-1
3
data_a389
-1
3
data_a388
-1
3
data_a387
-1
3
data_a386
-1
3
data_a385
-1
3
data_a384
-1
3
data_a383
-1
3
data_a382
-1
3
data_a381
-1
3
data_a380
-1
3
data_a38
-1
3
data_a379
-1
3
data_a378
-1
3
data_a377
-1
3
data_a376
-1
3
data_a375
-1
3
data_a374
-1
3
data_a373
-1
3
data_a372
-1
3
data_a371
-1
3
data_a370
-1
3
data_a37
-1
3
data_a369
-1
3
data_a368
-1
3
data_a367
-1
3
data_a366
-1
3
data_a365
-1
3
data_a364
-1
3
data_a363
-1
3
data_a362
-1
3
data_a361
-1
3
data_a360
-1
3
data_a36
-1
3
data_a359
-1
3
data_a358
-1
3
data_a357
-1
3
data_a356
-1
3
data_a355
-1
3
data_a354
-1
3
data_a353
-1
3
data_a352
-1
3
data_a351
-1
3
data_a350
-1
3
data_a35
-1
3
data_a349
-1
3
data_a348
-1
3
data_a347
-1
3
data_a346
-1
3
data_a345
-1
3
data_a344
-1
3
data_a343
-1
3
data_a342
-1
3
data_a341
-1
3
data_a340
-1
3
data_a34
-1
3
data_a339
-1
3
data_a338
-1
3
data_a337
-1
3
data_a336
-1
3
data_a335
-1
3
data_a334
-1
3
data_a333
-1
3
data_a332
-1
3
data_a331
-1
3
data_a330
-1
3
data_a33
-1
3
data_a329
-1
3
data_a328
-1
3
data_a327
-1
3
data_a326
-1
3
data_a325
-1
3
data_a324
-1
3
data_a323
-1
3
data_a322
-1
3
data_a321
-1
3
data_a320
-1
3
data_a32
-1
3
data_a319
-1
3
data_a318
-1
3
data_a317
-1
3
data_a316
-1
3
data_a315
-1
3
data_a314
-1
3
data_a313
-1
3
data_a312
-1
3
data_a311
-1
3
data_a310
-1
3
data_a31
-1
3
data_a309
-1
3
data_a308
-1
3
data_a307
-1
3
data_a306
-1
3
data_a305
-1
3
data_a304
-1
3
data_a303
-1
3
data_a302
-1
3
data_a301
-1
3
data_a300
-1
3
data_a30
-1
3
data_a3
-1
3
data_a299
-1
3
data_a298
-1
3
data_a297
-1
3
data_a296
-1
3
data_a295
-1
3
data_a294
-1
3
data_a293
-1
3
data_a292
-1
3
data_a291
-1
3
data_a290
-1
3
data_a29
-1
3
data_a289
-1
3
data_a288
-1
3
data_a287
-1
3
data_a286
-1
3
data_a285
-1
3
data_a284
-1
3
data_a283
-1
3
data_a282
-1
3
data_a281
-1
3
data_a280
-1
3
data_a28
-1
3
data_a279
-1
3
data_a278
-1
3
data_a277
-1
3
data_a276
-1
3
data_a275
-1
3
data_a274
-1
3
data_a273
-1
3
data_a272
-1
3
data_a271
-1
3
data_a270
-1
3
data_a27
-1
3
data_a269
-1
3
data_a268
-1
3
data_a267
-1
3
data_a266
-1
3
data_a265
-1
3
data_a264
-1
3
data_a263
-1
3
data_a262
-1
3
data_a261
-1
3
data_a260
-1
3
data_a26
-1
3
data_a259
-1
3
data_a258
-1
3
data_a257
-1
3
data_a256
-1
3
data_a255
-1
3
data_a254
-1
3
data_a253
-1
3
data_a252
-1
3
data_a251
-1
3
data_a250
-1
3
data_a25
-1
3
data_a249
-1
3
data_a248
-1
3
data_a247
-1
3
data_a246
-1
3
data_a245
-1
3
data_a244
-1
3
data_a243
-1
3
data_a242
-1
3
data_a241
-1
3
data_a240
-1
3
data_a24
-1
3
data_a239
-1
3
data_a238
-1
3
data_a237
-1
3
data_a236
-1
3
data_a235
-1
3
data_a234
-1
3
data_a233
-1
3
data_a232
-1
3
data_a231
-1
3
data_a230
-1
3
data_a23
-1
3
data_a229
-1
3
data_a228
-1
3
data_a227
-1
3
data_a226
-1
3
data_a225
-1
3
data_a224
-1
3
data_a223
-1
3
data_a222
-1
3
data_a221
-1
3
data_a220
-1
3
data_a22
-1
3
data_a219
-1
3
data_a218
-1
3
data_a217
-1
3
data_a216
-1
3
data_a215
-1
3
data_a214
-1
3
data_a213
-1
3
data_a212
-1
3
data_a211
-1
3
data_a210
-1
3
data_a21
-1
3
data_a209
-1
3
data_a208
-1
3
data_a207
-1
3
data_a206
-1
3
data_a205
-1
3
data_a204
-1
3
data_a203
-1
3
data_a202
-1
3
data_a201
-1
3
data_a200
-1
3
data_a20
-1
3
data_a2
-1
3
data_a199
-1
3
data_a198
-1
3
data_a197
-1
3
data_a196
-1
3
data_a195
-1
3
data_a194
-1
3
data_a193
-1
3
data_a192
-1
3
data_a191
-1
3
data_a190
-1
3
data_a19
-1
3
data_a189
-1
3
data_a188
-1
3
data_a187
-1
3
data_a186
-1
3
data_a185
-1
3
data_a184
-1
3
data_a183
-1
3
data_a182
-1
3
data_a181
-1
3
data_a180
-1
3
data_a18
-1
3
data_a179
-1
3
data_a178
-1
3
data_a177
-1
3
data_a176
-1
3
data_a175
-1
3
data_a174
-1
3
data_a173
-1
3
data_a172
-1
3
data_a171
-1
3
data_a170
-1
3
data_a17
-1
3
data_a169
-1
3
data_a168
-1
3
data_a167
-1
3
data_a166
-1
3
data_a165
-1
3
data_a164
-1
3
data_a163
-1
3
data_a162
-1
3
data_a161
-1
3
data_a160
-1
3
data_a16
-1
3
data_a159
-1
3
data_a158
-1
3
data_a157
-1
3
data_a156
-1
3
data_a155
-1
3
data_a154
-1
3
data_a153
-1
3
data_a152
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_2ts3
# storage
db|conv_2D_SRAM_VGA_RS232.(132).cnf
db|conv_2D_SRAM_VGA_RS232.(132).cnf
# case_insensitive
# source_file
db|altsyncram_2ts3.tdf
fdf7d432a3d82e5b9c35b53412a313
7
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b407
-1
3
q_b406
-1
3
q_b405
-1
3
q_b404
-1
3
q_b403
-1
3
q_b402
-1
3
q_b401
-1
3
q_b400
-1
3
q_b40
-1
3
q_b4
-1
3
q_b399
-1
3
q_b398
-1
3
q_b397
-1
3
q_b396
-1
3
q_b395
-1
3
q_b394
-1
3
q_b393
-1
3
q_b392
-1
3
q_b391
-1
3
q_b390
-1
3
q_b39
-1
3
q_b389
-1
3
q_b388
-1
3
q_b387
-1
3
q_b386
-1
3
q_b385
-1
3
q_b384
-1
3
q_b383
-1
3
q_b382
-1
3
q_b381
-1
3
q_b380
-1
3
q_b38
-1
3
q_b379
-1
3
q_b378
-1
3
q_b377
-1
3
q_b376
-1
3
q_b375
-1
3
q_b374
-1
3
q_b373
-1
3
q_b372
-1
3
q_b371
-1
3
q_b370
-1
3
q_b37
-1
3
q_b369
-1
3
q_b368
-1
3
q_b367
-1
3
q_b366
-1
3
q_b365
-1
3
q_b364
-1
3
q_b363
-1
3
q_b362
-1
3
q_b361
-1
3
q_b360
-1
3
q_b36
-1
3
q_b359
-1
3
q_b358
-1
3
q_b357
-1
3
q_b356
-1
3
q_b355
-1
3
q_b354
-1
3
q_b353
-1
3
q_b352
-1
3
q_b351
-1
3
q_b350
-1
3
q_b35
-1
3
q_b349
-1
3
q_b348
-1
3
q_b347
-1
3
q_b346
-1
3
q_b345
-1
3
q_b344
-1
3
q_b343
-1
3
q_b342
-1
3
q_b341
-1
3
q_b340
-1
3
q_b34
-1
3
q_b339
-1
3
q_b338
-1
3
q_b337
-1
3
q_b336
-1
3
q_b335
-1
3
q_b334
-1
3
q_b333
-1
3
q_b332
-1
3
q_b331
-1
3
q_b330
-1
3
q_b33
-1
3
q_b329
-1
3
q_b328
-1
3
q_b327
-1
3
q_b326
-1
3
q_b325
-1
3
q_b324
-1
3
q_b323
-1
3
q_b322
-1
3
q_b321
-1
3
q_b320
-1
3
q_b32
-1
3
q_b319
-1
3
q_b318
-1
3
q_b317
-1
3
q_b316
-1
3
q_b315
-1
3
q_b314
-1
3
q_b313
-1
3
q_b312
-1
3
q_b311
-1
3
q_b310
-1
3
q_b31
-1
3
q_b309
-1
3
q_b308
-1
3
q_b307
-1
3
q_b306
-1
3
q_b305
-1
3
q_b304
-1
3
q_b303
-1
3
q_b302
-1
3
q_b301
-1
3
q_b300
-1
3
q_b30
-1
3
q_b3
-1
3
q_b299
-1
3
q_b298
-1
3
q_b297
-1
3
q_b296
-1
3
q_b295
-1
3
q_b294
-1
3
q_b293
-1
3
q_b292
-1
3
q_b291
-1
3
q_b290
-1
3
q_b29
-1
3
q_b289
-1
3
q_b288
-1
3
q_b287
-1
3
q_b286
-1
3
q_b285
-1
3
q_b284
-1
3
q_b283
-1
3
q_b282
-1
3
q_b281
-1
3
q_b280
-1
3
q_b28
-1
3
q_b279
-1
3
q_b278
-1
3
q_b277
-1
3
q_b276
-1
3
q_b275
-1
3
q_b274
-1
3
q_b273
-1
3
q_b272
-1
3
q_b271
-1
3
q_b270
-1
3
q_b27
-1
3
q_b269
-1
3
q_b268
-1
3
q_b267
-1
3
q_b266
-1
3
q_b265
-1
3
q_b264
-1
3
q_b263
-1
3
q_b262
-1
3
q_b261
-1
3
q_b260
-1
3
q_b26
-1
3
q_b259
-1
3
q_b258
-1
3
q_b257
-1
3
q_b256
-1
3
q_b255
-1
3
q_b254
-1
3
q_b253
-1
3
q_b252
-1
3
q_b251
-1
3
q_b250
-1
3
q_b25
-1
3
q_b249
-1
3
q_b248
-1
3
q_b247
-1
3
q_b246
-1
3
q_b245
-1
3
q_b244
-1
3
q_b243
-1
3
q_b242
-1
3
q_b241
-1
3
q_b240
-1
3
q_b24
-1
3
q_b239
-1
3
q_b238
-1
3
q_b237
-1
3
q_b236
-1
3
q_b235
-1
3
q_b234
-1
3
q_b233
-1
3
q_b232
-1
3
q_b231
-1
3
q_b230
-1
3
q_b23
-1
3
q_b229
-1
3
q_b228
-1
3
q_b227
-1
3
q_b226
-1
3
q_b225
-1
3
q_b224
-1
3
q_b223
-1
3
q_b222
-1
3
q_b221
-1
3
q_b220
-1
3
q_b22
-1
3
q_b219
-1
3
q_b218
-1
3
q_b217
-1
3
q_b216
-1
3
q_b215
-1
3
q_b214
-1
3
q_b213
-1
3
q_b212
-1
3
q_b211
-1
3
q_b210
-1
3
q_b21
-1
3
q_b209
-1
3
q_b208
-1
3
q_b207
-1
3
q_b206
-1
3
q_b205
-1
3
q_b204
-1
3
q_b203
-1
3
q_b202
-1
3
q_b201
-1
3
q_b200
-1
3
q_b20
-1
3
q_b2
-1
3
q_b199
-1
3
q_b198
-1
3
q_b197
-1
3
q_b196
-1
3
q_b195
-1
3
q_b194
-1
3
q_b193
-1
3
q_b192
-1
3
q_b191
-1
3
q_b190
-1
3
q_b19
-1
3
q_b189
-1
3
q_b188
-1
3
q_b187
-1
3
q_b186
-1
3
q_b185
-1
3
q_b184
-1
3
q_b183
-1
3
q_b182
-1
3
q_b181
-1
3
q_b180
-1
3
q_b18
-1
3
q_b179
-1
3
q_b178
-1
3
q_b177
-1
3
q_b176
-1
3
q_b175
-1
3
q_b174
-1
3
q_b173
-1
3
q_b172
-1
3
q_b171
-1
3
q_b170
-1
3
q_b17
-1
3
q_b169
-1
3
q_b168
-1
3
q_b167
-1
3
q_b166
-1
3
q_b165
-1
3
q_b164
-1
3
q_b163
-1
3
q_b162
-1
3
q_b161
-1
3
q_b160
-1
3
q_b16
-1
3
q_b159
-1
3
q_b158
-1
3
q_b157
-1
3
q_b156
-1
3
q_b155
-1
3
q_b154
-1
3
q_b153
-1
3
q_b152
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a407
-1
3
data_a406
-1
3
data_a405
-1
3
data_a404
-1
3
data_a403
-1
3
data_a402
-1
3
data_a401
-1
3
data_a400
-1
3
data_a40
-1
3
data_a4
-1
3
data_a399
-1
3
data_a398
-1
3
data_a397
-1
3
data_a396
-1
3
data_a395
-1
3
data_a394
-1
3
data_a393
-1
3
data_a392
-1
3
data_a391
-1
3
data_a390
-1
3
data_a39
-1
3
data_a389
-1
3
data_a388
-1
3
data_a387
-1
3
data_a386
-1
3
data_a385
-1
3
data_a384
-1
3
data_a383
-1
3
data_a382
-1
3
data_a381
-1
3
data_a380
-1
3
data_a38
-1
3
data_a379
-1
3
data_a378
-1
3
data_a377
-1
3
data_a376
-1
3
data_a375
-1
3
data_a374
-1
3
data_a373
-1
3
data_a372
-1
3
data_a371
-1
3
data_a370
-1
3
data_a37
-1
3
data_a369
-1
3
data_a368
-1
3
data_a367
-1
3
data_a366
-1
3
data_a365
-1
3
data_a364
-1
3
data_a363
-1
3
data_a362
-1
3
data_a361
-1
3
data_a360
-1
3
data_a36
-1
3
data_a359
-1
3
data_a358
-1
3
data_a357
-1
3
data_a356
-1
3
data_a355
-1
3
data_a354
-1
3
data_a353
-1
3
data_a352
-1
3
data_a351
-1
3
data_a350
-1
3
data_a35
-1
3
data_a349
-1
3
data_a348
-1
3
data_a347
-1
3
data_a346
-1
3
data_a345
-1
3
data_a344
-1
3
data_a343
-1
3
data_a342
-1
3
data_a341
-1
3
data_a340
-1
3
data_a34
-1
3
data_a339
-1
3
data_a338
-1
3
data_a337
-1
3
data_a336
-1
3
data_a335
-1
3
data_a334
-1
3
data_a333
-1
3
data_a332
-1
3
data_a331
-1
3
data_a330
-1
3
data_a33
-1
3
data_a329
-1
3
data_a328
-1
3
data_a327
-1
3
data_a326
-1
3
data_a325
-1
3
data_a324
-1
3
data_a323
-1
3
data_a322
-1
3
data_a321
-1
3
data_a320
-1
3
data_a32
-1
3
data_a319
-1
3
data_a318
-1
3
data_a317
-1
3
data_a316
-1
3
data_a315
-1
3
data_a314
-1
3
data_a313
-1
3
data_a312
-1
3
data_a311
-1
3
data_a310
-1
3
data_a31
-1
3
data_a309
-1
3
data_a308
-1
3
data_a307
-1
3
data_a306
-1
3
data_a305
-1
3
data_a304
-1
3
data_a303
-1
3
data_a302
-1
3
data_a301
-1
3
data_a300
-1
3
data_a30
-1
3
data_a3
-1
3
data_a299
-1
3
data_a298
-1
3
data_a297
-1
3
data_a296
-1
3
data_a295
-1
3
data_a294
-1
3
data_a293
-1
3
data_a292
-1
3
data_a291
-1
3
data_a290
-1
3
data_a29
-1
3
data_a289
-1
3
data_a288
-1
3
data_a287
-1
3
data_a286
-1
3
data_a285
-1
3
data_a284
-1
3
data_a283
-1
3
data_a282
-1
3
data_a281
-1
3
data_a280
-1
3
data_a28
-1
3
data_a279
-1
3
data_a278
-1
3
data_a277
-1
3
data_a276
-1
3
data_a275
-1
3
data_a274
-1
3
data_a273
-1
3
data_a272
-1
3
data_a271
-1
3
data_a270
-1
3
data_a27
-1
3
data_a269
-1
3
data_a268
-1
3
data_a267
-1
3
data_a266
-1
3
data_a265
-1
3
data_a264
-1
3
data_a263
-1
3
data_a262
-1
3
data_a261
-1
3
data_a260
-1
3
data_a26
-1
3
data_a259
-1
3
data_a258
-1
3
data_a257
-1
3
data_a256
-1
3
data_a255
-1
3
data_a254
-1
3
data_a253
-1
3
data_a252
-1
3
data_a251
-1
3
data_a250
-1
3
data_a25
-1
3
data_a249
-1
3
data_a248
-1
3
data_a247
-1
3
data_a246
-1
3
data_a245
-1
3
data_a244
-1
3
data_a243
-1
3
data_a242
-1
3
data_a241
-1
3
data_a240
-1
3
data_a24
-1
3
data_a239
-1
3
data_a238
-1
3
data_a237
-1
3
data_a236
-1
3
data_a235
-1
3
data_a234
-1
3
data_a233
-1
3
data_a232
-1
3
data_a231
-1
3
data_a230
-1
3
data_a23
-1
3
data_a229
-1
3
data_a228
-1
3
data_a227
-1
3
data_a226
-1
3
data_a225
-1
3
data_a224
-1
3
data_a223
-1
3
data_a222
-1
3
data_a221
-1
3
data_a220
-1
3
data_a22
-1
3
data_a219
-1
3
data_a218
-1
3
data_a217
-1
3
data_a216
-1
3
data_a215
-1
3
data_a214
-1
3
data_a213
-1
3
data_a212
-1
3
data_a211
-1
3
data_a210
-1
3
data_a21
-1
3
data_a209
-1
3
data_a208
-1
3
data_a207
-1
3
data_a206
-1
3
data_a205
-1
3
data_a204
-1
3
data_a203
-1
3
data_a202
-1
3
data_a201
-1
3
data_a200
-1
3
data_a20
-1
3
data_a2
-1
3
data_a199
-1
3
data_a198
-1
3
data_a197
-1
3
data_a196
-1
3
data_a195
-1
3
data_a194
-1
3
data_a193
-1
3
data_a192
-1
3
data_a191
-1
3
data_a190
-1
3
data_a19
-1
3
data_a189
-1
3
data_a188
-1
3
data_a187
-1
3
data_a186
-1
3
data_a185
-1
3
data_a184
-1
3
data_a183
-1
3
data_a182
-1
3
data_a181
-1
3
data_a180
-1
3
data_a18
-1
3
data_a179
-1
3
data_a178
-1
3
data_a177
-1
3
data_a176
-1
3
data_a175
-1
3
data_a174
-1
3
data_a173
-1
3
data_a172
-1
3
data_a171
-1
3
data_a170
-1
3
data_a17
-1
3
data_a169
-1
3
data_a168
-1
3
data_a167
-1
3
data_a166
-1
3
data_a165
-1
3
data_a164
-1
3
data_a163
-1
3
data_a162
-1
3
data_a161
-1
3
data_a160
-1
3
data_a16
-1
3
data_a159
-1
3
data_a158
-1
3
data_a157
-1
3
data_a156
-1
3
data_a155
-1
3
data_a154
-1
3
data_a153
-1
3
data_a152
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_ghq1
# storage
db|conv_2D_SRAM_VGA_RS232.(133).cnf
db|conv_2D_SRAM_VGA_RS232.(133).cnf
# case_insensitive
# source_file
db|altsyncram_ghq1.tdf
402973ea8e5f9372642b7b3fa497eb0
7
# used_port {
wren_b
-1
3
q_a99
-1
3
q_a98
-1
3
q_a97
-1
3
q_a96
-1
3
q_a95
-1
3
q_a94
-1
3
q_a93
-1
3
q_a92
-1
3
q_a91
-1
3
q_a90
-1
3
q_a9
-1
3
q_a89
-1
3
q_a88
-1
3
q_a87
-1
3
q_a86
-1
3
q_a85
-1
3
q_a84
-1
3
q_a83
-1
3
q_a82
-1
3
q_a81
-1
3
q_a80
-1
3
q_a8
-1
3
q_a79
-1
3
q_a78
-1
3
q_a77
-1
3
q_a76
-1
3
q_a75
-1
3
q_a74
-1
3
q_a73
-1
3
q_a72
-1
3
q_a71
-1
3
q_a70
-1
3
q_a7
-1
3
q_a69
-1
3
q_a68
-1
3
q_a67
-1
3
q_a66
-1
3
q_a65
-1
3
q_a64
-1
3
q_a63
-1
3
q_a62
-1
3
q_a61
-1
3
q_a60
-1
3
q_a6
-1
3
q_a59
-1
3
q_a58
-1
3
q_a57
-1
3
q_a56
-1
3
q_a55
-1
3
q_a54
-1
3
q_a53
-1
3
q_a52
-1
3
q_a51
-1
3
q_a50
-1
3
q_a5
-1
3
q_a49
-1
3
q_a48
-1
3
q_a47
-1
3
q_a46
-1
3
q_a45
-1
3
q_a44
-1
3
q_a43
-1
3
q_a42
-1
3
q_a41
-1
3
q_a407
-1
3
q_a406
-1
3
q_a405
-1
3
q_a404
-1
3
q_a403
-1
3
q_a402
-1
3
q_a401
-1
3
q_a400
-1
3
q_a40
-1
3
q_a4
-1
3
q_a399
-1
3
q_a398
-1
3
q_a397
-1
3
q_a396
-1
3
q_a395
-1
3
q_a394
-1
3
q_a393
-1
3
q_a392
-1
3
q_a391
-1
3
q_a390
-1
3
q_a39
-1
3
q_a389
-1
3
q_a388
-1
3
q_a387
-1
3
q_a386
-1
3
q_a385
-1
3
q_a384
-1
3
q_a383
-1
3
q_a382
-1
3
q_a381
-1
3
q_a380
-1
3
q_a38
-1
3
q_a379
-1
3
q_a378
-1
3
q_a377
-1
3
q_a376
-1
3
q_a375
-1
3
q_a374
-1
3
q_a373
-1
3
q_a372
-1
3
q_a371
-1
3
q_a370
-1
3
q_a37
-1
3
q_a369
-1
3
q_a368
-1
3
q_a367
-1
3
q_a366
-1
3
q_a365
-1
3
q_a364
-1
3
q_a363
-1
3
q_a362
-1
3
q_a361
-1
3
q_a360
-1
3
q_a36
-1
3
q_a359
-1
3
q_a358
-1
3
q_a357
-1
3
q_a356
-1
3
q_a355
-1
3
q_a354
-1
3
q_a353
-1
3
q_a352
-1
3
q_a351
-1
3
q_a350
-1
3
q_a35
-1
3
q_a349
-1
3
q_a348
-1
3
q_a347
-1
3
q_a346
-1
3
q_a345
-1
3
q_a344
-1
3
q_a343
-1
3
q_a342
-1
3
q_a341
-1
3
q_a340
-1
3
q_a34
-1
3
q_a339
-1
3
q_a338
-1
3
q_a337
-1
3
q_a336
-1
3
q_a335
-1
3
q_a334
-1
3
q_a333
-1
3
q_a332
-1
3
q_a331
-1
3
q_a330
-1
3
q_a33
-1
3
q_a329
-1
3
q_a328
-1
3
q_a327
-1
3
q_a326
-1
3
q_a325
-1
3
q_a324
-1
3
q_a323
-1
3
q_a322
-1
3
q_a321
-1
3
q_a320
-1
3
q_a32
-1
3
q_a319
-1
3
q_a318
-1
3
q_a317
-1
3
q_a316
-1
3
q_a315
-1
3
q_a314
-1
3
q_a313
-1
3
q_a312
-1
3
q_a311
-1
3
q_a310
-1
3
q_a31
-1
3
q_a309
-1
3
q_a308
-1
3
q_a307
-1
3
q_a306
-1
3
q_a305
-1
3
q_a304
-1
3
q_a303
-1
3
q_a302
-1
3
q_a301
-1
3
q_a300
-1
3
q_a30
-1
3
q_a3
-1
3
q_a299
-1
3
q_a298
-1
3
q_a297
-1
3
q_a296
-1
3
q_a295
-1
3
q_a294
-1
3
q_a293
-1
3
q_a292
-1
3
q_a291
-1
3
q_a290
-1
3
q_a29
-1
3
q_a289
-1
3
q_a288
-1
3
q_a287
-1
3
q_a286
-1
3
q_a285
-1
3
q_a284
-1
3
q_a283
-1
3
q_a282
-1
3
q_a281
-1
3
q_a280
-1
3
q_a28
-1
3
q_a279
-1
3
q_a278
-1
3
q_a277
-1
3
q_a276
-1
3
q_a275
-1
3
q_a274
-1
3
q_a273
-1
3
q_a272
-1
3
q_a271
-1
3
q_a270
-1
3
q_a27
-1
3
q_a269
-1
3
q_a268
-1
3
q_a267
-1
3
q_a266
-1
3
q_a265
-1
3
q_a264
-1
3
q_a263
-1
3
q_a262
-1
3
q_a261
-1
3
q_a260
-1
3
q_a26
-1
3
q_a259
-1
3
q_a258
-1
3
q_a257
-1
3
q_a256
-1
3
q_a255
-1
3
q_a254
-1
3
q_a253
-1
3
q_a252
-1
3
q_a251
-1
3
q_a250
-1
3
q_a25
-1
3
q_a249
-1
3
q_a248
-1
3
q_a247
-1
3
q_a246
-1
3
q_a245
-1
3
q_a244
-1
3
q_a243
-1
3
q_a242
-1
3
q_a241
-1
3
q_a240
-1
3
q_a24
-1
3
q_a239
-1
3
q_a238
-1
3
q_a237
-1
3
q_a236
-1
3
q_a235
-1
3
q_a234
-1
3
q_a233
-1
3
q_a232
-1
3
q_a231
-1
3
q_a230
-1
3
q_a23
-1
3
q_a229
-1
3
q_a228
-1
3
q_a227
-1
3
q_a226
-1
3
q_a225
-1
3
q_a224
-1
3
q_a223
-1
3
q_a222
-1
3
q_a221
-1
3
q_a220
-1
3
q_a22
-1
3
q_a219
-1
3
q_a218
-1
3
q_a217
-1
3
q_a216
-1
3
q_a215
-1
3
q_a214
-1
3
q_a213
-1
3
q_a212
-1
3
q_a211
-1
3
q_a210
-1
3
q_a21
-1
3
q_a209
-1
3
q_a208
-1
3
q_a207
-1
3
q_a206
-1
3
q_a205
-1
3
q_a204
-1
3
q_a203
-1
3
q_a202
-1
3
q_a201
-1
3
q_a200
-1
3
q_a20
-1
3
q_a2
-1
3
q_a199
-1
3
q_a198
-1
3
q_a197
-1
3
q_a196
-1
3
q_a195
-1
3
q_a194
-1
3
q_a193
-1
3
q_a192
-1
3
q_a191
-1
3
q_a190
-1
3
q_a19
-1
3
q_a189
-1
3
q_a188
-1
3
q_a187
-1
3
q_a186
-1
3
q_a185
-1
3
q_a184
-1
3
q_a183
-1
3
q_a182
-1
3
q_a181
-1
3
q_a180
-1
3
q_a18
-1
3
q_a179
-1
3
q_a178
-1
3
q_a177
-1
3
q_a176
-1
3
q_a175
-1
3
q_a174
-1
3
q_a173
-1
3
q_a172
-1
3
q_a171
-1
3
q_a170
-1
3
q_a17
-1
3
q_a169
-1
3
q_a168
-1
3
q_a167
-1
3
q_a166
-1
3
q_a165
-1
3
q_a164
-1
3
q_a163
-1
3
q_a162
-1
3
q_a161
-1
3
q_a160
-1
3
q_a16
-1
3
q_a159
-1
3
q_a158
-1
3
q_a157
-1
3
q_a156
-1
3
q_a155
-1
3
q_a154
-1
3
q_a153
-1
3
q_a152
-1
3
q_a151
-1
3
q_a150
-1
3
q_a15
-1
3
q_a149
-1
3
q_a148
-1
3
q_a147
-1
3
q_a146
-1
3
q_a145
-1
3
q_a144
-1
3
q_a143
-1
3
q_a142
-1
3
q_a141
-1
3
q_a140
-1
3
q_a14
-1
3
q_a139
-1
3
q_a138
-1
3
q_a137
-1
3
q_a136
-1
3
q_a135
-1
3
q_a134
-1
3
q_a133
-1
3
q_a132
-1
3
q_a131
-1
3
q_a130
-1
3
q_a13
-1
3
q_a129
-1
3
q_a128
-1
3
q_a127
-1
3
q_a126
-1
3
q_a125
-1
3
q_a124
-1
3
q_a123
-1
3
q_a122
-1
3
q_a121
-1
3
q_a120
-1
3
q_a12
-1
3
q_a119
-1
3
q_a118
-1
3
q_a117
-1
3
q_a116
-1
3
q_a115
-1
3
q_a114
-1
3
q_a113
-1
3
q_a112
-1
3
q_a111
-1
3
q_a110
-1
3
q_a11
-1
3
q_a109
-1
3
q_a108
-1
3
q_a107
-1
3
q_a106
-1
3
q_a105
-1
3
q_a104
-1
3
q_a103
-1
3
q_a102
-1
3
q_a101
-1
3
q_a100
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b99
-1
3
data_b98
-1
3
data_b97
-1
3
data_b96
-1
3
data_b95
-1
3
data_b94
-1
3
data_b93
-1
3
data_b92
-1
3
data_b91
-1
3
data_b90
-1
3
data_b9
-1
3
data_b89
-1
3
data_b88
-1
3
data_b87
-1
3
data_b86
-1
3
data_b85
-1
3
data_b84
-1
3
data_b83
-1
3
data_b82
-1
3
data_b81
-1
3
data_b80
-1
3
data_b8
-1
3
data_b79
-1
3
data_b78
-1
3
data_b77
-1
3
data_b76
-1
3
data_b75
-1
3
data_b74
-1
3
data_b73
-1
3
data_b72
-1
3
data_b71
-1
3
data_b70
-1
3
data_b7
-1
3
data_b69
-1
3
data_b68
-1
3
data_b67
-1
3
data_b66
-1
3
data_b65
-1
3
data_b64
-1
3
data_b63
-1
3
data_b62
-1
3
data_b61
-1
3
data_b60
-1
3
data_b6
-1
3
data_b59
-1
3
data_b58
-1
3
data_b57
-1
3
data_b56
-1
3
data_b55
-1
3
data_b54
-1
3
data_b53
-1
3
data_b52
-1
3
data_b51
-1
3
data_b50
-1
3
data_b5
-1
3
data_b49
-1
3
data_b48
-1
3
data_b47
-1
3
data_b46
-1
3
data_b45
-1
3
data_b44
-1
3
data_b43
-1
3
data_b42
-1
3
data_b41
-1
3
data_b407
-1
3
data_b406
-1
3
data_b405
-1
3
data_b404
-1
3
data_b403
-1
3
data_b402
-1
3
data_b401
-1
3
data_b400
-1
3
data_b40
-1
3
data_b4
-1
3
data_b399
-1
3
data_b398
-1
3
data_b397
-1
3
data_b396
-1
3
data_b395
-1
3
data_b394
-1
3
data_b393
-1
3
data_b392
-1
3
data_b391
-1
3
data_b390
-1
3
data_b39
-1
3
data_b389
-1
3
data_b388
-1
3
data_b387
-1
3
data_b386
-1
3
data_b385
-1
3
data_b384
-1
3
data_b383
-1
3
data_b382
-1
3
data_b381
-1
3
data_b380
-1
3
data_b38
-1
3
data_b379
-1
3
data_b378
-1
3
data_b377
-1
3
data_b376
-1
3
data_b375
-1
3
data_b374
-1
3
data_b373
-1
3
data_b372
-1
3
data_b371
-1
3
data_b370
-1
3
data_b37
-1
3
data_b369
-1
3
data_b368
-1
3
data_b367
-1
3
data_b366
-1
3
data_b365
-1
3
data_b364
-1
3
data_b363
-1
3
data_b362
-1
3
data_b361
-1
3
data_b360
-1
3
data_b36
-1
3
data_b359
-1
3
data_b358
-1
3
data_b357
-1
3
data_b356
-1
3
data_b355
-1
3
data_b354
-1
3
data_b353
-1
3
data_b352
-1
3
data_b351
-1
3
data_b350
-1
3
data_b35
-1
3
data_b349
-1
3
data_b348
-1
3
data_b347
-1
3
data_b346
-1
3
data_b345
-1
3
data_b344
-1
3
data_b343
-1
3
data_b342
-1
3
data_b341
-1
3
data_b340
-1
3
data_b34
-1
3
data_b339
-1
3
data_b338
-1
3
data_b337
-1
3
data_b336
-1
3
data_b335
-1
3
data_b334
-1
3
data_b333
-1
3
data_b332
-1
3
data_b331
-1
3
data_b330
-1
3
data_b33
-1
3
data_b329
-1
3
data_b328
-1
3
data_b327
-1
3
data_b326
-1
3
data_b325
-1
3
data_b324
-1
3
data_b323
-1
3
data_b322
-1
3
data_b321
-1
3
data_b320
-1
3
data_b32
-1
3
data_b319
-1
3
data_b318
-1
3
data_b317
-1
3
data_b316
-1
3
data_b315
-1
3
data_b314
-1
3
data_b313
-1
3
data_b312
-1
3
data_b311
-1
3
data_b310
-1
3
data_b31
-1
3
data_b309
-1
3
data_b308
-1
3
data_b307
-1
3
data_b306
-1
3
data_b305
-1
3
data_b304
-1
3
data_b303
-1
3
data_b302
-1
3
data_b301
-1
3
data_b300
-1
3
data_b30
-1
3
data_b3
-1
3
data_b299
-1
3
data_b298
-1
3
data_b297
-1
3
data_b296
-1
3
data_b295
-1
3
data_b294
-1
3
data_b293
-1
3
data_b292
-1
3
data_b291
-1
3
data_b290
-1
3
data_b29
-1
3
data_b289
-1
3
data_b288
-1
3
data_b287
-1
3
data_b286
-1
3
data_b285
-1
3
data_b284
-1
3
data_b283
-1
3
data_b282
-1
3
data_b281
-1
3
data_b280
-1
3
data_b28
-1
3
data_b279
-1
3
data_b278
-1
3
data_b277
-1
3
data_b276
-1
3
data_b275
-1
3
data_b274
-1
3
data_b273
-1
3
data_b272
-1
3
data_b271
-1
3
data_b270
-1
3
data_b27
-1
3
data_b269
-1
3
data_b268
-1
3
data_b267
-1
3
data_b266
-1
3
data_b265
-1
3
data_b264
-1
3
data_b263
-1
3
data_b262
-1
3
data_b261
-1
3
data_b260
-1
3
data_b26
-1
3
data_b259
-1
3
data_b258
-1
3
data_b257
-1
3
data_b256
-1
3
data_b255
-1
3
data_b254
-1
3
data_b253
-1
3
data_b252
-1
3
data_b251
-1
3
data_b250
-1
3
data_b25
-1
3
data_b249
-1
3
data_b248
-1
3
data_b247
-1
3
data_b246
-1
3
data_b245
-1
3
data_b244
-1
3
data_b243
-1
3
data_b242
-1
3
data_b241
-1
3
data_b240
-1
3
data_b24
-1
3
data_b239
-1
3
data_b238
-1
3
data_b237
-1
3
data_b236
-1
3
data_b235
-1
3
data_b234
-1
3
data_b233
-1
3
data_b232
-1
3
data_b231
-1
3
data_b230
-1
3
data_b23
-1
3
data_b229
-1
3
data_b228
-1
3
data_b227
-1
3
data_b226
-1
3
data_b225
-1
3
data_b224
-1
3
data_b223
-1
3
data_b222
-1
3
data_b221
-1
3
data_b220
-1
3
data_b22
-1
3
data_b219
-1
3
data_b218
-1
3
data_b217
-1
3
data_b216
-1
3
data_b215
-1
3
data_b214
-1
3
data_b213
-1
3
data_b212
-1
3
data_b211
-1
3
data_b210
-1
3
data_b21
-1
3
data_b209
-1
3
data_b208
-1
3
data_b207
-1
3
data_b206
-1
3
data_b205
-1
3
data_b204
-1
3
data_b203
-1
3
data_b202
-1
3
data_b201
-1
3
data_b200
-1
3
data_b20
-1
3
data_b2
-1
3
data_b199
-1
3
data_b198
-1
3
data_b197
-1
3
data_b196
-1
3
data_b195
-1
3
data_b194
-1
3
data_b193
-1
3
data_b192
-1
3
data_b191
-1
3
data_b190
-1
3
data_b19
-1
3
data_b189
-1
3
data_b188
-1
3
data_b187
-1
3
data_b186
-1
3
data_b185
-1
3
data_b184
-1
3
data_b183
-1
3
data_b182
-1
3
data_b181
-1
3
data_b180
-1
3
data_b18
-1
3
data_b179
-1
3
data_b178
-1
3
data_b177
-1
3
data_b176
-1
3
data_b175
-1
3
data_b174
-1
3
data_b173
-1
3
data_b172
-1
3
data_b171
-1
3
data_b170
-1
3
data_b17
-1
3
data_b169
-1
3
data_b168
-1
3
data_b167
-1
3
data_b166
-1
3
data_b165
-1
3
data_b164
-1
3
data_b163
-1
3
data_b162
-1
3
data_b161
-1
3
data_b160
-1
3
data_b16
-1
3
data_b159
-1
3
data_b158
-1
3
data_b157
-1
3
data_b156
-1
3
data_b155
-1
3
data_b154
-1
3
data_b153
-1
3
data_b152
-1
3
data_b151
-1
3
data_b150
-1
3
data_b15
-1
3
data_b149
-1
3
data_b148
-1
3
data_b147
-1
3
data_b146
-1
3
data_b145
-1
3
data_b144
-1
3
data_b143
-1
3
data_b142
-1
3
data_b141
-1
3
data_b140
-1
3
data_b14
-1
3
data_b139
-1
3
data_b138
-1
3
data_b137
-1
3
data_b136
-1
3
data_b135
-1
3
data_b134
-1
3
data_b133
-1
3
data_b132
-1
3
data_b131
-1
3
data_b130
-1
3
data_b13
-1
3
data_b129
-1
3
data_b128
-1
3
data_b127
-1
3
data_b126
-1
3
data_b125
-1
3
data_b124
-1
3
data_b123
-1
3
data_b122
-1
3
data_b121
-1
3
data_b120
-1
3
data_b12
-1
3
data_b119
-1
3
data_b118
-1
3
data_b117
-1
3
data_b116
-1
3
data_b115
-1
3
data_b114
-1
3
data_b113
-1
3
data_b112
-1
3
data_b111
-1
3
data_b110
-1
3
data_b11
-1
3
data_b109
-1
3
data_b108
-1
3
data_b107
-1
3
data_b106
-1
3
data_b105
-1
3
data_b104
-1
3
data_b103
-1
3
data_b102
-1
3
data_b101
-1
3
data_b100
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a99
-1
2
data_a98
-1
2
data_a97
-1
2
data_a96
-1
2
data_a95
-1
2
data_a94
-1
2
data_a93
-1
2
data_a92
-1
2
data_a91
-1
2
data_a90
-1
2
data_a9
-1
2
data_a89
-1
2
data_a88
-1
2
data_a87
-1
2
data_a86
-1
2
data_a85
-1
2
data_a84
-1
2
data_a83
-1
2
data_a82
-1
2
data_a81
-1
2
data_a80
-1
2
data_a8
-1
2
data_a79
-1
2
data_a78
-1
2
data_a77
-1
2
data_a76
-1
2
data_a75
-1
2
data_a74
-1
2
data_a73
-1
2
data_a72
-1
2
data_a71
-1
2
data_a70
-1
2
data_a7
-1
2
data_a69
-1
2
data_a68
-1
2
data_a67
-1
2
data_a66
-1
2
data_a65
-1
2
data_a64
-1
2
data_a63
-1
2
data_a62
-1
2
data_a61
-1
2
data_a60
-1
2
data_a6
-1
2
data_a59
-1
2
data_a58
-1
2
data_a57
-1
2
data_a56
-1
2
data_a55
-1
2
data_a54
-1
2
data_a53
-1
2
data_a52
-1
2
data_a51
-1
2
data_a50
-1
2
data_a5
-1
2
data_a49
-1
2
data_a48
-1
2
data_a47
-1
2
data_a46
-1
2
data_a45
-1
2
data_a44
-1
2
data_a43
-1
2
data_a42
-1
2
data_a41
-1
2
data_a407
-1
2
data_a406
-1
2
data_a405
-1
2
data_a404
-1
2
data_a403
-1
2
data_a402
-1
2
data_a401
-1
2
data_a400
-1
2
data_a40
-1
2
data_a4
-1
2
data_a399
-1
2
data_a398
-1
2
data_a397
-1
2
data_a396
-1
2
data_a395
-1
2
data_a394
-1
2
data_a393
-1
2
data_a392
-1
2
data_a391
-1
2
data_a390
-1
2
data_a39
-1
2
data_a389
-1
2
data_a388
-1
2
data_a387
-1
2
data_a386
-1
2
data_a385
-1
2
data_a384
-1
2
data_a383
-1
2
data_a382
-1
2
data_a381
-1
2
data_a380
-1
2
data_a38
-1
2
data_a379
-1
2
data_a378
-1
2
data_a377
-1
2
data_a376
-1
2
data_a375
-1
2
data_a374
-1
2
data_a373
-1
2
data_a372
-1
2
data_a371
-1
2
data_a370
-1
2
data_a37
-1
2
data_a369
-1
2
data_a368
-1
2
data_a367
-1
2
data_a366
-1
2
data_a365
-1
2
data_a364
-1
2
data_a363
-1
2
data_a362
-1
2
data_a361
-1
2
data_a360
-1
2
data_a36
-1
2
data_a359
-1
2
data_a358
-1
2
data_a357
-1
2
data_a356
-1
2
data_a355
-1
2
data_a354
-1
2
data_a353
-1
2
data_a352
-1
2
data_a351
-1
2
data_a350
-1
2
data_a35
-1
2
data_a349
-1
2
data_a348
-1
2
data_a347
-1
2
data_a346
-1
2
data_a345
-1
2
data_a344
-1
2
data_a343
-1
2
data_a342
-1
2
data_a341
-1
2
data_a340
-1
2
data_a34
-1
2
data_a339
-1
2
data_a338
-1
2
data_a337
-1
2
data_a336
-1
2
data_a335
-1
2
data_a334
-1
2
data_a333
-1
2
data_a332
-1
2
data_a331
-1
2
data_a330
-1
2
data_a33
-1
2
data_a329
-1
2
data_a328
-1
2
data_a327
-1
2
data_a326
-1
2
data_a325
-1
2
data_a324
-1
2
data_a323
-1
2
data_a322
-1
2
data_a321
-1
2
data_a320
-1
2
data_a32
-1
2
data_a319
-1
2
data_a318
-1
2
data_a317
-1
2
data_a316
-1
2
data_a315
-1
2
data_a314
-1
2
data_a313
-1
2
data_a312
-1
2
data_a311
-1
2
data_a310
-1
2
data_a31
-1
2
data_a309
-1
2
data_a308
-1
2
data_a307
-1
2
data_a306
-1
2
data_a305
-1
2
data_a304
-1
2
data_a303
-1
2
data_a302
-1
2
data_a301
-1
2
data_a300
-1
2
data_a30
-1
2
data_a3
-1
2
data_a299
-1
2
data_a298
-1
2
data_a297
-1
2
data_a296
-1
2
data_a295
-1
2
data_a294
-1
2
data_a293
-1
2
data_a292
-1
2
data_a291
-1
2
data_a290
-1
2
data_a29
-1
2
data_a289
-1
2
data_a288
-1
2
data_a287
-1
2
data_a286
-1
2
data_a285
-1
2
data_a284
-1
2
data_a283
-1
2
data_a282
-1
2
data_a281
-1
2
data_a280
-1
2
data_a28
-1
2
data_a279
-1
2
data_a278
-1
2
data_a277
-1
2
data_a276
-1
2
data_a275
-1
2
data_a274
-1
2
data_a273
-1
2
data_a272
-1
2
data_a271
-1
2
data_a270
-1
2
data_a27
-1
2
data_a269
-1
2
data_a268
-1
2
data_a267
-1
2
data_a266
-1
2
data_a265
-1
2
data_a264
-1
2
data_a263
-1
2
data_a262
-1
2
data_a261
-1
2
data_a260
-1
2
data_a26
-1
2
data_a259
-1
2
data_a258
-1
2
data_a257
-1
2
data_a256
-1
2
data_a255
-1
2
data_a254
-1
2
data_a253
-1
2
data_a252
-1
2
data_a251
-1
2
data_a250
-1
2
data_a25
-1
2
data_a249
-1
2
data_a248
-1
2
data_a247
-1
2
data_a246
-1
2
data_a245
-1
2
data_a244
-1
2
data_a243
-1
2
data_a242
-1
2
data_a241
-1
2
data_a240
-1
2
data_a24
-1
2
data_a239
-1
2
data_a238
-1
2
data_a237
-1
2
data_a236
-1
2
data_a235
-1
2
data_a234
-1
2
data_a233
-1
2
data_a232
-1
2
data_a231
-1
2
data_a230
-1
2
data_a23
-1
2
data_a229
-1
2
data_a228
-1
2
data_a227
-1
2
data_a226
-1
2
data_a225
-1
2
data_a224
-1
2
data_a223
-1
2
data_a222
-1
2
data_a221
-1
2
data_a220
-1
2
data_a22
-1
2
data_a219
-1
2
data_a218
-1
2
data_a217
-1
2
data_a216
-1
2
data_a215
-1
2
data_a214
-1
2
data_a213
-1
2
data_a212
-1
2
data_a211
-1
2
data_a210
-1
2
data_a21
-1
2
data_a209
-1
2
data_a208
-1
2
data_a207
-1
2
data_a206
-1
2
data_a205
-1
2
data_a204
-1
2
data_a203
-1
2
data_a202
-1
2
data_a201
-1
2
data_a200
-1
2
data_a20
-1
2
data_a2
-1
2
data_a199
-1
2
data_a198
-1
2
data_a197
-1
2
data_a196
-1
2
data_a195
-1
2
data_a194
-1
2
data_a193
-1
2
data_a192
-1
2
data_a191
-1
2
data_a190
-1
2
data_a19
-1
2
data_a189
-1
2
data_a188
-1
2
data_a187
-1
2
data_a186
-1
2
data_a185
-1
2
data_a184
-1
2
data_a183
-1
2
data_a182
-1
2
data_a181
-1
2
data_a180
-1
2
data_a18
-1
2
data_a179
-1
2
data_a178
-1
2
data_a177
-1
2
data_a176
-1
2
data_a175
-1
2
data_a174
-1
2
data_a173
-1
2
data_a172
-1
2
data_a171
-1
2
data_a170
-1
2
data_a17
-1
2
data_a169
-1
2
data_a168
-1
2
data_a167
-1
2
data_a166
-1
2
data_a165
-1
2
data_a164
-1
2
data_a163
-1
2
data_a162
-1
2
data_a161
-1
2
data_a160
-1
2
data_a16
-1
2
data_a159
-1
2
data_a158
-1
2
data_a157
-1
2
data_a156
-1
2
data_a155
-1
2
data_a154
-1
2
data_a153
-1
2
data_a152
-1
2
data_a151
-1
2
data_a150
-1
2
data_a15
-1
2
data_a149
-1
2
data_a148
-1
2
data_a147
-1
2
data_a146
-1
2
data_a145
-1
2
data_a144
-1
2
data_a143
-1
2
data_a142
-1
2
data_a141
-1
2
data_a140
-1
2
data_a14
-1
2
data_a139
-1
2
data_a138
-1
2
data_a137
-1
2
data_a136
-1
2
data_a135
-1
2
data_a134
-1
2
data_a133
-1
2
data_a132
-1
2
data_a131
-1
2
data_a130
-1
2
data_a13
-1
2
data_a129
-1
2
data_a128
-1
2
data_a127
-1
2
data_a126
-1
2
data_a125
-1
2
data_a124
-1
2
data_a123
-1
2
data_a122
-1
2
data_a121
-1
2
data_a120
-1
2
data_a12
-1
2
data_a119
-1
2
data_a118
-1
2
data_a117
-1
2
data_a116
-1
2
data_a115
-1
2
data_a114
-1
2
data_a113
-1
2
data_a112
-1
2
data_a111
-1
2
data_a110
-1
2
data_a11
-1
2
data_a109
-1
2
data_a108
-1
2
data_a107
-1
2
data_a106
-1
2
data_a105
-1
2
data_a104
-1
2
data_a103
-1
2
data_a102
-1
2
data_a101
-1
2
data_a100
-1
2
data_a10
-1
2
data_a1
-1
2
data_a0
-1
2
}
# macro_sequence

# end
# entity
altdpram
# storage
db|conv_2D_SRAM_VGA_RS232.(134).cnf
db|conv_2D_SRAM_VGA_RS232.(134).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altdpram.tdf
9dea2d27ebf42b56c671c4347f1354
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
17
PARAMETER_SIGNED_DEC
USR
WIDTHAD
1
PARAMETER_SIGNED_DEC
USR
NUMWORDS
0
PARAMETER_SIGNED_DEC
USR
FILE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix
PARAMETER_UNKNOWN
DEF
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
BYTE_SIZE
0
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA
1
PARAMETER_SIGNED_DEC
USR
DISABLE_LE_RAM_LIMIT_CHECK
on
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress0
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclocken
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|conv_2D_SRAM_VGA_RS232.(135).cnf
db|conv_2D_SRAM_VGA_RS232.(135).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
17
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_coc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
mux_coc
# storage
db|conv_2D_SRAM_VGA_RS232.(136).cnf
db|conv_2D_SRAM_VGA_RS232.(136).cnf
# case_insensitive
# source_file
db|mux_coc.tdf
9b6531ea9654d76de12cb7ce4966f6fc
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|conv_2D_SRAM_VGA_RS232.(137).cnf
db|conv_2D_SRAM_VGA_RS232.(137).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DECODES
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_rqf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
decode_rqf
# storage
db|conv_2D_SRAM_VGA_RS232.(138).cnf
db|conv_2D_SRAM_VGA_RS232.(138).cnf
# case_insensitive
# source_file
db|decode_rqf.tdf
94e84a9ac32246c0e68dde1f21f42b2e
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
sld_offload_buffer_mgr
# storage
db|conv_2D_SRAM_VGA_RS232.(139).cnf
db|conv_2D_SRAM_VGA_RS232.(139).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_buffer_manager.vhd
54e68444ec64cfc52b18745c53a6444
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
buffer_depth
256
PARAMETER_SIGNED_DEC
USR
segment_count
1
PARAMETER_SIGNED_DEC
USR
mem_address_bits
8
PARAMETER_SIGNED_DEC
USR
status_address_bits
1
PARAMETER_SIGNED_DEC
USR
data_bits
408
PARAMETER_SIGNED_DEC
USR
status_bits
17
PARAMETER_SIGNED_DEC
USR
data_bit_cntr_bits
9
PARAMETER_SIGNED_DEC
USR
status_bit_cntr_bits
5
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
 constraint(buffer_read_data_out)
407 downto 0
PARAMETER_STRING
USR
 constraint(status_read_data_out)
16 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
7 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
7 downto 0
PARAMETER_STRING
USR
 constraint(buffer_read_address)
7 downto 0
PARAMETER_STRING
USR
 constraint(status_read_address)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|conv_2D_SRAM_VGA_RS232.(140).cnf
db|conv_2D_SRAM_VGA_RS232.(140).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
408
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_qdi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# macro_sequence

# end
# entity
cntr_qdi
# storage
db|conv_2D_SRAM_VGA_RS232.(141).cnf
db|conv_2D_SRAM_VGA_RS232.(141).cnf
# case_insensitive
# source_file
db|cntr_qdi.tdf
7d837d10b231231cbfe870731520a991
7
# used_port {
sclr
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_dcc
# storage
db|conv_2D_SRAM_VGA_RS232.(142).cnf
db|conv_2D_SRAM_VGA_RS232.(142).cnf
# case_insensitive
# source_file
db|cmpr_dcc.tdf
2c4e46a38ac7a9c0835a8caafac2d2a4
7
# used_port {
datab6
-1
3
datab5
-1
3
datab3
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab8
-1
2
datab7
-1
2
datab4
-1
2
datab2
-1
2
datab1
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|conv_2D_SRAM_VGA_RS232.(143).cnf
db|conv_2D_SRAM_VGA_RS232.(143).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
256
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_32j
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# macro_sequence

# end
# entity
cntr_32j
# storage
db|conv_2D_SRAM_VGA_RS232.(144).cnf
db|conv_2D_SRAM_VGA_RS232.(144).cnf
# case_insensitive
# source_file
db|cntr_32j.tdf
39d23de060345bd549e336cf0514fef
7
# used_port {
sclr
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|conv_2D_SRAM_VGA_RS232.(145).cnf
db|conv_2D_SRAM_VGA_RS232.(145).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
408
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA99
-1
3
DATA98
-1
3
DATA97
-1
3
DATA96
-1
3
DATA95
-1
3
DATA94
-1
3
DATA93
-1
3
DATA92
-1
3
DATA91
-1
3
DATA90
-1
3
DATA9
-1
3
DATA89
-1
3
DATA88
-1
3
DATA87
-1
3
DATA86
-1
3
DATA85
-1
3
DATA84
-1
3
DATA83
-1
3
DATA82
-1
3
DATA81
-1
3
DATA80
-1
3
DATA8
-1
3
DATA79
-1
3
DATA78
-1
3
DATA77
-1
3
DATA76
-1
3
DATA75
-1
3
DATA74
-1
3
DATA73
-1
3
DATA72
-1
3
DATA71
-1
3
DATA70
-1
3
DATA7
-1
3
DATA69
-1
3
DATA68
-1
3
DATA67
-1
3
DATA66
-1
3
DATA65
-1
3
DATA64
-1
3
DATA63
-1
3
DATA62
-1
3
DATA61
-1
3
DATA60
-1
3
DATA6
-1
3
DATA59
-1
3
DATA58
-1
3
DATA57
-1
3
DATA56
-1
3
DATA55
-1
3
DATA54
-1
3
DATA53
-1
3
DATA52
-1
3
DATA51
-1
3
DATA50
-1
3
DATA5
-1
3
DATA49
-1
3
DATA48
-1
3
DATA47
-1
3
DATA46
-1
3
DATA45
-1
3
DATA44
-1
3
DATA43
-1
3
DATA42
-1
3
DATA41
-1
3
DATA407
-1
3
DATA406
-1
3
DATA405
-1
3
DATA404
-1
3
DATA403
-1
3
DATA402
-1
3
DATA401
-1
3
DATA400
-1
3
DATA40
-1
3
DATA4
-1
3
DATA399
-1
3
DATA398
-1
3
DATA397
-1
3
DATA396
-1
3
DATA395
-1
3
DATA394
-1
3
DATA393
-1
3
DATA392
-1
3
DATA391
-1
3
DATA390
-1
3
DATA39
-1
3
DATA389
-1
3
DATA388
-1
3
DATA387
-1
3
DATA386
-1
3
DATA385
-1
3
DATA384
-1
3
DATA383
-1
3
DATA382
-1
3
DATA381
-1
3
DATA380
-1
3
DATA38
-1
3
DATA379
-1
3
DATA378
-1
3
DATA377
-1
3
DATA376
-1
3
DATA375
-1
3
DATA374
-1
3
DATA373
-1
3
DATA372
-1
3
DATA371
-1
3
DATA370
-1
3
DATA37
-1
3
DATA369
-1
3
DATA368
-1
3
DATA367
-1
3
DATA366
-1
3
DATA365
-1
3
DATA364
-1
3
DATA363
-1
3
DATA362
-1
3
DATA361
-1
3
DATA360
-1
3
DATA36
-1
3
DATA359
-1
3
DATA358
-1
3
DATA357
-1
3
DATA356
-1
3
DATA355
-1
3
DATA354
-1
3
DATA353
-1
3
DATA352
-1
3
DATA351
-1
3
DATA350
-1
3
DATA35
-1
3
DATA349
-1
3
DATA348
-1
3
DATA347
-1
3
DATA346
-1
3
DATA345
-1
3
DATA344
-1
3
DATA343
-1
3
DATA342
-1
3
DATA341
-1
3
DATA340
-1
3
DATA34
-1
3
DATA339
-1
3
DATA338
-1
3
DATA337
-1
3
DATA336
-1
3
DATA335
-1
3
DATA334
-1
3
DATA333
-1
3
DATA332
-1
3
DATA331
-1
3
DATA330
-1
3
DATA33
-1
3
DATA329
-1
3
DATA328
-1
3
DATA327
-1
3
DATA326
-1
3
DATA325
-1
3
DATA324
-1
3
DATA323
-1
3
DATA322
-1
3
DATA321
-1
3
DATA320
-1
3
DATA32
-1
3
DATA319
-1
3
DATA318
-1
3
DATA317
-1
3
DATA316
-1
3
DATA315
-1
3
DATA314
-1
3
DATA313
-1
3
DATA312
-1
3
DATA311
-1
3
DATA310
-1
3
DATA31
-1
3
DATA309
-1
3
DATA308
-1
3
DATA307
-1
3
DATA306
-1
3
DATA305
-1
3
DATA304
-1
3
DATA303
-1
3
DATA302
-1
3
DATA301
-1
3
DATA300
-1
3
DATA30
-1
3
DATA3
-1
3
DATA299
-1
3
DATA298
-1
3
DATA297
-1
3
DATA296
-1
3
DATA295
-1
3
DATA294
-1
3
DATA293
-1
3
DATA292
-1
3
DATA291
-1
3
DATA290
-1
3
DATA29
-1
3
DATA289
-1
3
DATA288
-1
3
DATA287
-1
3
DATA286
-1
3
DATA285
-1
3
DATA284
-1
3
DATA283
-1
3
DATA282
-1
3
DATA281
-1
3
DATA280
-1
3
DATA28
-1
3
DATA279
-1
3
DATA278
-1
3
DATA277
-1
3
DATA276
-1
3
DATA275
-1
3
DATA274
-1
3
DATA273
-1
3
DATA272
-1
3
DATA271
-1
3
DATA270
-1
3
DATA27
-1
3
DATA269
-1
3
DATA268
-1
3
DATA267
-1
3
DATA266
-1
3
DATA265
-1
3
DATA264
-1
3
DATA263
-1
3
DATA262
-1
3
DATA261
-1
3
DATA260
-1
3
DATA26
-1
3
DATA259
-1
3
DATA258
-1
3
DATA257
-1
3
DATA256
-1
3
DATA255
-1
3
DATA254
-1
3
DATA253
-1
3
DATA252
-1
3
DATA251
-1
3
DATA250
-1
3
DATA25
-1
3
DATA249
-1
3
DATA248
-1
3
DATA247
-1
3
DATA246
-1
3
DATA245
-1
3
DATA244
-1
3
DATA243
-1
3
DATA242
-1
3
DATA241
-1
3
DATA240
-1
3
DATA24
-1
3
DATA239
-1
3
DATA238
-1
3
DATA237
-1
3
DATA236
-1
3
DATA235
-1
3
DATA234
-1
3
DATA233
-1
3
DATA232
-1
3
DATA231
-1
3
DATA230
-1
3
DATA23
-1
3
DATA229
-1
3
DATA228
-1
3
DATA227
-1
3
DATA226
-1
3
DATA225
-1
3
DATA224
-1
3
DATA223
-1
3
DATA222
-1
3
DATA221
-1
3
DATA220
-1
3
DATA22
-1
3
DATA219
-1
3
DATA218
-1
3
DATA217
-1
3
DATA216
-1
3
DATA215
-1
3
DATA214
-1
3
DATA213
-1
3
DATA212
-1
3
DATA211
-1
3
DATA210
-1
3
DATA21
-1
3
DATA209
-1
3
DATA208
-1
3
DATA207
-1
3
DATA206
-1
3
DATA205
-1
3
DATA204
-1
3
DATA203
-1
3
DATA202
-1
3
DATA201
-1
3
DATA200
-1
3
DATA20
-1
3
DATA2
-1
3
DATA199
-1
3
DATA198
-1
3
DATA197
-1
3
DATA196
-1
3
DATA195
-1
3
DATA194
-1
3
DATA193
-1
3
DATA192
-1
3
DATA191
-1
3
DATA190
-1
3
DATA19
-1
3
DATA189
-1
3
DATA188
-1
3
DATA187
-1
3
DATA186
-1
3
DATA185
-1
3
DATA184
-1
3
DATA183
-1
3
DATA182
-1
3
DATA181
-1
3
DATA180
-1
3
DATA18
-1
3
DATA179
-1
3
DATA178
-1
3
DATA177
-1
3
DATA176
-1
3
DATA175
-1
3
DATA174
-1
3
DATA173
-1
3
DATA172
-1
3
DATA171
-1
3
DATA170
-1
3
DATA17
-1
3
DATA169
-1
3
DATA168
-1
3
DATA167
-1
3
DATA166
-1
3
DATA165
-1
3
DATA164
-1
3
DATA163
-1
3
DATA162
-1
3
DATA161
-1
3
DATA160
-1
3
DATA16
-1
3
DATA159
-1
3
DATA158
-1
3
DATA157
-1
3
DATA156
-1
3
DATA155
-1
3
DATA154
-1
3
DATA153
-1
3
DATA152
-1
3
DATA151
-1
3
DATA150
-1
3
DATA15
-1
3
DATA149
-1
3
DATA148
-1
3
DATA147
-1
3
DATA146
-1
3
DATA145
-1
3
DATA144
-1
3
DATA143
-1
3
DATA142
-1
3
DATA141
-1
3
DATA140
-1
3
DATA14
-1
3
DATA139
-1
3
DATA138
-1
3
DATA137
-1
3
DATA136
-1
3
DATA135
-1
3
DATA134
-1
3
DATA133
-1
3
DATA132
-1
3
DATA131
-1
3
DATA130
-1
3
DATA13
-1
3
DATA129
-1
3
DATA128
-1
3
DATA127
-1
3
DATA126
-1
3
DATA125
-1
3
DATA124
-1
3
DATA123
-1
3
DATA122
-1
3
DATA121
-1
3
DATA120
-1
3
DATA12
-1
3
DATA119
-1
3
DATA118
-1
3
DATA117
-1
3
DATA116
-1
3
DATA115
-1
3
DATA114
-1
3
DATA113
-1
3
DATA112
-1
3
DATA111
-1
3
DATA110
-1
3
DATA11
-1
3
DATA109
-1
3
DATA108
-1
3
DATA107
-1
3
DATA106
-1
3
DATA105
-1
3
DATA104
-1
3
DATA103
-1
3
DATA102
-1
3
DATA101
-1
3
DATA100
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|conv_2D_SRAM_VGA_RS232.(146).cnf
db|conv_2D_SRAM_VGA_RS232.(146).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA2
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
ENABLE
-1
2
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|conv_2D_SRAM_VGA_RS232.(147).cnf
db|conv_2D_SRAM_VGA_RS232.(147).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
5
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
17
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_vbi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# macro_sequence

# end
# entity
cntr_vbi
# storage
db|conv_2D_SRAM_VGA_RS232.(148).cnf
db|conv_2D_SRAM_VGA_RS232.(148).cnf
# case_insensitive
# source_file
db|cntr_vbi.tdf
cf3d5636dde8bc52986c9fc29ecaa04
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_9cc
# storage
db|conv_2D_SRAM_VGA_RS232.(149).cnf
db|conv_2D_SRAM_VGA_RS232.(149).cnf
# case_insensitive
# source_file
db|cmpr_9cc.tdf
427e43961cce11a882888541cfab5a
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
}
# macro_sequence

# end
# entity
LPM_COUNTER
# storage
db|conv_2D_SRAM_VGA_RS232.(150).cnf
db|conv_2D_SRAM_VGA_RS232.(150).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
1
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_gui
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# macro_sequence

# end
# entity
cntr_gui
# storage
db|conv_2D_SRAM_VGA_RS232.(151).cnf
db|conv_2D_SRAM_VGA_RS232.(151).cnf
# case_insensitive
# source_file
db|cntr_gui.tdf
26a9dc3450756a187ed94c29ee4d88
7
# used_port {
sclr
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_5cc
# storage
db|conv_2D_SRAM_VGA_RS232.(152).cnf
db|conv_2D_SRAM_VGA_RS232.(152).cnf
# case_insensitive
# source_file
db|cmpr_5cc.tdf
a45e9b873e95329a1c6b36a02f7091bb
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|conv_2D_SRAM_VGA_RS232.(153).cnf
db|conv_2D_SRAM_VGA_RS232.(153).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA2
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|conv_2D_SRAM_VGA_RS232.(154).cnf
db|conv_2D_SRAM_VGA_RS232.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_rom_sr.vhd
f67747ebaaeacfee0cc1fa48f426f2b
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
32
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
31 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|conv_2D_SRAM_VGA_RS232.(155).cnf
db|conv_2D_SRAM_VGA_RS232.(155).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
823f22a26a352790542bbd44a35dcb1
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
ENABLE
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA2
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
DATA3
-1
1
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|conv_2D_SRAM_VGA_RS232.(156).cnf
db|conv_2D_SRAM_VGA_RS232.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_hub.vhd
71cbe7b95f73c46791a52f7dfaf76b11
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
1
PARAMETER_UNKNOWN
USR
n_sel_bits
1
PARAMETER_UNKNOWN
USR
n_node_ir_bits
8
PARAMETER_UNKNOWN
USR
node_info
00110000000000000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|conv_2D_SRAM_VGA_RS232.(157).cnf
db|conv_2D_SRAM_VGA_RS232.(157).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_hub.vhd
71cbe7b95f73c46791a52f7dfaf76b11
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|conv_2D_SRAM_VGA_RS232.(158).cnf
db|conv_2D_SRAM_VGA_RS232.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_rom_sr.vhd
f67747ebaaeacfee0cc1fa48f426f2b
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
64
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
63 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_mult
# storage
db|conv_2D_SRAM_VGA_RS232.(159).cnf
db|conv_2D_SRAM_VGA_RS232.(159).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mult.tdf
16ff8e6f7d1a892f51acace2db7ec7d6
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
16
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
16
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
32
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
32
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_l8t
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mult_l8t
# storage
db|conv_2D_SRAM_VGA_RS232.(160).cnf
db|conv_2D_SRAM_VGA_RS232.(160).cnf
# case_insensitive
# source_file
db|mult_l8t.tdf
6bd32819b8a9f3e8ded8a2bcd6631f
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|conv_2D_SRAM_VGA_RS232.(161).cnf
db|conv_2D_SRAM_VGA_RS232.(161).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mult.tdf
16ff8e6f7d1a892f51acace2db7ec7d6
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
10
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
18
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
18
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab6
-1
1
datab4
-1
1
datab3
-1
1
datab1
-1
1
datab0
-1
1
datab7
-1
2
datab5
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
multcore
# storage
db|conv_2D_SRAM_VGA_RS232.(162).cnf
db|conv_2D_SRAM_VGA_RS232.(162).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|multcore.tdf
c79dfab8405f5026ca238fd782f05652
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
widtha
10
PARAMETER_UNKNOWN
USR
widthb
8
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LATENCY
1
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
OP_MODE
0
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
DEF
SUB_DEDICATED_MULTIPLIER_CIRCUITRY
NO
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|conv_2D_SRAM_VGA_RS232.(163).cnf
db|conv_2D_SRAM_VGA_RS232.(163).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
12
PARAMETER_UNKNOWN
USR
width
3
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
3
PARAMETER_UNKNOWN
USR
TOT_LEVELS
5
PARAMETER_UNKNOWN
USR
STAGE
1
PARAMETER_UNKNOWN
USR
TOT_STAGES
3
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
12
PARAMETER_UNKNOWN
USR
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data2_9
-1
3
data2_8
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_3
-1
3
data2_2
-1
3
data2_11
-1
3
data2_10
-1
3
data2_1
-1
3
data2_0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|conv_2D_SRAM_VGA_RS232.(164).cnf
db|conv_2D_SRAM_VGA_RS232.(164).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
REGISTERED_AT_END
1
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_3ch
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
dataa9
-1
1
dataa8
-1
1
dataa11
-1
1
dataa10
-1
1
}
# macro_sequence

# end
# entity
add_sub_3ch
# storage
db|conv_2D_SRAM_VGA_RS232.(165).cnf
db|conv_2D_SRAM_VGA_RS232.(165).cnf
# case_insensitive
# source_file
db|add_sub_3ch.tdf
4f1739129ed512ef65bd69b293c9fc
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|conv_2D_SRAM_VGA_RS232.(166).cnf
db|conv_2D_SRAM_VGA_RS232.(166).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
16
PARAMETER_UNKNOWN
USR
width
2
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
4
PARAMETER_UNKNOWN
USR
TOT_LEVELS
5
PARAMETER_UNKNOWN
USR
STAGE
2
PARAMETER_UNKNOWN
USR
TOT_STAGES
3
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
12
PARAMETER_UNKNOWN
USR
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
USR
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
USR
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|conv_2D_SRAM_VGA_RS232.(167).cnf
db|conv_2D_SRAM_VGA_RS232.(167).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
REGISTERED_AT_END
1
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_7ch
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab15
-1
1
datab14
-1
1
datab13
-1
1
datab12
-1
1
dataa9
-1
1
dataa8
-1
1
dataa15
-1
1
dataa14
-1
1
dataa13
-1
1
dataa12
-1
1
dataa11
-1
1
dataa10
-1
1
}
# macro_sequence

# end
# entity
add_sub_7ch
# storage
db|conv_2D_SRAM_VGA_RS232.(168).cnf
db|conv_2D_SRAM_VGA_RS232.(168).cnf
# case_insensitive
# source_file
db|add_sub_7ch.tdf
e58aa4b8578538403167a4493bd6355
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
altshift
# storage
db|conv_2D_SRAM_VGA_RS232.(169).cnf
db|conv_2D_SRAM_VGA_RS232.(169).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altshift.tdf
db48b1cbcf4dd9551486f5b8c7a8d9
7
# user_parameter {
WIDTH
18
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|conv_2D_SRAM_VGA_RS232.(170).cnf
db|conv_2D_SRAM_VGA_RS232.(170).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mult.tdf
16ff8e6f7d1a892f51acace2db7ec7d6
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
18
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
26
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
26
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_uat
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
datab6
-1
1
datab4
-1
1
datab3
-1
1
datab1
-1
1
datab0
-1
1
datab7
-1
2
datab5
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
mult_uat
# storage
db|conv_2D_SRAM_VGA_RS232.(171).cnf
db|conv_2D_SRAM_VGA_RS232.(171).cnf
# case_insensitive
# source_file
db|mult_uat.tdf
a39bfb825f504ceb143ecdf399e4c9f
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|conv_2D_SRAM_VGA_RS232.(172).cnf
db|conv_2D_SRAM_VGA_RS232.(172).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mult.tdf
16ff8e6f7d1a892f51acace2db7ec7d6
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
18
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
26
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
26
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_uat
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
datab6
-1
1
datab4
-1
1
datab3
-1
1
datab1
-1
1
datab0
-1
1
datab7
-1
2
datab5
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|conv_2D_SRAM_VGA_RS232.(173).cnf
db|conv_2D_SRAM_VGA_RS232.(173).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mult.tdf
16ff8e6f7d1a892f51acace2db7ec7d6
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
10
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
18
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
18
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab6
-1
1
datab4
-1
1
datab3
-1
1
datab1
-1
1
datab0
-1
1
datab7
-1
2
datab5
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|conv_2D_SRAM_VGA_RS232.(174).cnf
db|conv_2D_SRAM_VGA_RS232.(174).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mult.tdf
16ff8e6f7d1a892f51acace2db7ec7d6
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
9
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
17
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
17
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab6
-1
1
datab4
-1
1
datab3
-1
1
datab1
-1
1
datab0
-1
1
datab7
-1
2
datab5
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
multcore
# storage
db|conv_2D_SRAM_VGA_RS232.(175).cnf
db|conv_2D_SRAM_VGA_RS232.(175).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|multcore.tdf
c79dfab8405f5026ca238fd782f05652
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
widtha
9
PARAMETER_UNKNOWN
USR
widthb
8
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LATENCY
1
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
OP_MODE
0
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
DEF
SUB_DEDICATED_MULTIPLIER_CIRCUITRY
NO
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|conv_2D_SRAM_VGA_RS232.(176).cnf
db|conv_2D_SRAM_VGA_RS232.(176).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
12
PARAMETER_UNKNOWN
USR
width
3
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
3
PARAMETER_UNKNOWN
USR
TOT_LEVELS
5
PARAMETER_UNKNOWN
USR
STAGE
1
PARAMETER_UNKNOWN
USR
TOT_STAGES
3
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
12
PARAMETER_UNKNOWN
USR
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data2_9
-1
3
data2_8
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_3
-1
3
data2_2
-1
3
data2_11
-1
3
data2_10
-1
3
data2_1
-1
3
data2_0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|conv_2D_SRAM_VGA_RS232.(177).cnf
db|conv_2D_SRAM_VGA_RS232.(177).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
12
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
REGISTERED_AT_END
1
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_3ch
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
dataa9
-1
1
dataa8
-1
1
dataa11
-1
1
dataa10
-1
1
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|conv_2D_SRAM_VGA_RS232.(178).cnf
db|conv_2D_SRAM_VGA_RS232.(178).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
REGISTERED_AT_END
1
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_7ch
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab15
-1
1
datab14
-1
1
datab13
-1
1
datab12
-1
1
dataa9
-1
1
dataa8
-1
1
dataa15
-1
1
dataa14
-1
1
dataa13
-1
1
dataa12
-1
1
dataa11
-1
1
dataa10
-1
1
}
# macro_sequence

# end
# entity
altshift
# storage
db|conv_2D_SRAM_VGA_RS232.(179).cnf
db|conv_2D_SRAM_VGA_RS232.(179).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altshift.tdf
db48b1cbcf4dd9551486f5b8c7a8d9
7
# user_parameter {
WIDTH
17
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|conv_2D_SRAM_VGA_RS232.(180).cnf
db|conv_2D_SRAM_VGA_RS232.(180).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mult.tdf
16ff8e6f7d1a892f51acace2db7ec7d6
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
3
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
16
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
19
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
19
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
multcore
# storage
db|conv_2D_SRAM_VGA_RS232.(181).cnf
db|conv_2D_SRAM_VGA_RS232.(181).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|multcore.tdf
c79dfab8405f5026ca238fd782f05652
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
widtha
16
PARAMETER_UNKNOWN
USR
widthb
3
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LATENCY
1
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
OP_MODE
0
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
DEF
SUB_DEDICATED_MULTIPLIER_CIRCUITRY
NO
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|conv_2D_SRAM_VGA_RS232.(182).cnf
db|conv_2D_SRAM_VGA_RS232.(182).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
17
PARAMETER_UNKNOWN
USR
width
3
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
1
PARAMETER_UNKNOWN
USR
TOT_LEVELS
3
PARAMETER_UNKNOWN
USR
STAGE
1
PARAMETER_UNKNOWN
USR
TOT_STAGES
3
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
16
PARAMETER_UNKNOWN
DEF
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data2_9
-1
3
data2_8
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_3
-1
3
data2_2
-1
3
data2_15
-1
3
data2_14
-1
3
data2_13
-1
3
data2_12
-1
3
data2_11
-1
3
data2_10
-1
3
data2_1
-1
3
data2_0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|conv_2D_SRAM_VGA_RS232.(183).cnf
db|conv_2D_SRAM_VGA_RS232.(183).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
REGISTERED_AT_END
1
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_k8h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
dataa16
-1
1
}
# macro_sequence

# end
# entity
add_sub_k8h
# storage
db|conv_2D_SRAM_VGA_RS232.(184).cnf
db|conv_2D_SRAM_VGA_RS232.(184).cnf
# case_insensitive
# source_file
db|add_sub_k8h.tdf
e670d76a684d6a9b498c8e574e241664
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|conv_2D_SRAM_VGA_RS232.(185).cnf
db|conv_2D_SRAM_VGA_RS232.(185).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
18
PARAMETER_UNKNOWN
USR
width
2
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
2
PARAMETER_UNKNOWN
USR
TOT_LEVELS
3
PARAMETER_UNKNOWN
USR
STAGE
2
PARAMETER_UNKNOWN
USR
TOT_STAGES
3
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
16
PARAMETER_UNKNOWN
USR
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
USR
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
USR
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|conv_2D_SRAM_VGA_RS232.(186).cnf
db|conv_2D_SRAM_VGA_RS232.(186).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
18
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
REGISTERED_AT_END
1
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_l8h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
datab17
-1
1
datab16
-1
1
dataa17
-1
1
dataa16
-1
1
}
# macro_sequence

# end
# entity
add_sub_l8h
# storage
db|conv_2D_SRAM_VGA_RS232.(187).cnf
db|conv_2D_SRAM_VGA_RS232.(187).cnf
# case_insensitive
# source_file
db|add_sub_l8h.tdf
cd6c79c983fc2ac62b323fc1847260cc
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
altshift
# storage
db|conv_2D_SRAM_VGA_RS232.(188).cnf
db|conv_2D_SRAM_VGA_RS232.(188).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altshift.tdf
db48b1cbcf4dd9551486f5b8c7a8d9
7
# user_parameter {
WIDTH
19
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_jq71
# storage
db|conv_2D_SRAM_VGA_RS232.(112).cnf
db|conv_2D_SRAM_VGA_RS232.(112).cnf
# case_insensitive
# source_file
db|altsyncram_jq71.tdf
9fdf2d1bf11d565b2a7edcbf1645ac93
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
kernel_normal.mif
5692a77f2b45da8663da27e77b71ed45
}
# hierarchies {
KERNEL_NORMAL:normal|altsyncram:altsyncram_component|altsyncram_jq71:auto_generated
}
# macro_sequence

# end
# entity
conv_2D_SRAM_VGA_RS232
# storage
db|conv_2D_SRAM_VGA_RS232.(0).cnf
db|conv_2D_SRAM_VGA_RS232.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
conv_2d_sram_vga_rs232.v
fcb2e89df9232c81ebc0ab39f0c7ed
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
COUNT_RESET
000000000000000000
PARAMETER_UNSIGNED_BIN
DEF
SUM_RESET
0000000000000000
PARAMETER_UNSIGNED_BIN
DEF
KERNEL_SIZE
000000000000011000
PARAMETER_UNSIGNED_BIN
DEF
ORIG_SIZE
000100101100000000
PARAMETER_UNSIGNED_BIN
DEF
FULL_SIZE
000100111101110000
PARAMETER_UNSIGNED_BIN
DEF
FIRST_SPOT
000000001100101010
PARAMETER_UNSIGNED_BIN
DEF
FIRST_ROW
000000010
PARAMETER_UNSIGNED_BIN
DEF
FIRST_COL
000000010
PARAMETER_UNSIGNED_BIN
DEF
ORIG_ROW_LENGTH
010100000
PARAMETER_UNSIGNED_BIN
DEF
ORIG_COL_LENGTH
001111000
PARAMETER_UNSIGNED_BIN
DEF
ORIG_ROW_END
010100010
PARAMETER_UNSIGNED_BIN
DEF
ORIG_COL_END
001111010
PARAMETER_UNSIGNED_BIN
DEF
FULL_ROW_LENGTH
010100100
PARAMETER_UNSIGNED_BIN
DEF
FULL_COL_LENGTH
001111100
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
|
}
# macro_sequence

# end
# complete
