{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473708827745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473708827755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:33:47 2016 " "Processing started: Mon Sep 12 13:33:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473708827755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708827755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708827755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1473708828795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473708828795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptive_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptive_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptive_fir " "Found entity 1: adaptive_fir" {  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708837355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708837355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco-behavior " "Found design unit 1: nco-behavior" {  } { { "nco.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838755 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "nco.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "a2d_data_a.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2dv2.v 1 1 " "Found 1 design units, including 1 entities, in source file a2dv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2dv2 " "Found entity 1: a2dv2" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_IP " "Found entity 1: fir_IP" {  } { { "fir_IP.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_ip) " "Found design unit 1: dspba_library_package (fir_ip)" {  } { { "fir_IP/dspba_library_package.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838785 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838785 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838785 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_ip) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip)" {  } { { "fir_IP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838805 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_IP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_ip) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip)" {  } { { "fir_IP/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838835 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838835 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838845 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_IP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838855 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_IP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_IP/altera_avalon_sc_fifo.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002_rtl_core-normal " "Found design unit 1: fir_IP_0002_rtl_core-normal" {  } { { "fir_IP/fir_IP_0002_rtl_core.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838875 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002_rtl_core " "Found entity 1: fir_IP_0002_rtl_core" {  } { { "fir_IP/fir_IP_0002_rtl_core.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002_ast-struct " "Found design unit 1: fir_IP_0002_ast-struct" {  } { { "fir_IP/fir_IP_0002_ast.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838875 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002_ast " "Found entity 1: fir_IP_0002_ast" {  } { { "fir_IP/fir_IP_0002_ast.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002-syn " "Found design unit 1: fir_IP_0002-syn" {  } { { "fir_IP/fir_IP_0002.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838885 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002 " "Found entity 1: fir_IP_0002" {  } { { "fir_IP/fir_IP_0002.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavior " "Found design unit 1: debouncer-behavior" {  } { { "debouncer.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838895 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz " "Found entity 1: PLL_200MHz" {  } { { "PLL_200MHz.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "just_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file just_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 just_fir " "Found entity 1: just_fir" {  } { { "just_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "lfsr.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838915 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708838915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708838915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "filter_change_sw a2dv2.v(222) " "Verilog HDL Implicit Net warning at a2dv2.v(222): created implicit net for \"filter_change_sw\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708838945 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FPGA_CLK_A_P a2dv2.v(341) " "Verilog HDL Implicit Net warning at a2dv2.v(341): created implicit net for \"FPGA_CLK_A_P\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 341 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708838945 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FPGA_CLK_A_N a2dv2.v(342) " "Verilog HDL Implicit Net warning at a2dv2.v(342): created implicit net for \"FPGA_CLK_A_N\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 342 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708838945 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AD_SCLK a2dv2.v(345) " "Verilog HDL Implicit Net warning at a2dv2.v(345): created implicit net for \"AD_SCLK\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708838945 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AD_SDIO a2dv2.v(346) " "Verilog HDL Implicit Net warning at a2dv2.v(346): created implicit net for \"AD_SDIO\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708838945 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADA_OE a2dv2.v(347) " "Verilog HDL Implicit Net warning at a2dv2.v(347): created implicit net for \"ADA_OE\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708838945 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADA_SPI_CS a2dv2.v(348) " "Verilog HDL Implicit Net warning at a2dv2.v(348): created implicit net for \"ADA_SPI_CS\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708838945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "a2dv2 " "Elaborating entity \"a2dv2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473708839345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filter_change_sw a2dv2.v(222) " "Verilog HDL or VHDL warning at a2dv2.v(222): object \"filter_change_sw\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_CLK_A_P a2dv2.v(341) " "Verilog HDL or VHDL warning at a2dv2.v(341): object \"FPGA_CLK_A_P\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_CLK_A_N a2dv2.v(342) " "Verilog HDL or VHDL warning at a2dv2.v(342): object \"FPGA_CLK_A_N\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD_SCLK a2dv2.v(345) " "Verilog HDL or VHDL warning at a2dv2.v(345): object \"AD_SCLK\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD_SDIO a2dv2.v(346) " "Verilog HDL or VHDL warning at a2dv2.v(346): object \"AD_SDIO\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADA_OE a2dv2.v(347) " "Verilog HDL or VHDL warning at a2dv2.v(347): object \"ADA_OE\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADA_SPI_CS a2dv2.v(348) " "Verilog HDL or VHDL warning at a2dv2.v(348): object \"ADA_SPI_CS\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sys_clk a2dv2.v(204) " "Verilog HDL warning at a2dv2.v(204): object sys_clk used but never assigned" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 204 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter a2dv2.v(212) " "Verilog HDL or VHDL warning at a2dv2.v(212): object \"counter\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NCO_FREQ_UP a2dv2.v(216) " "Verilog HDL or VHDL warning at a2dv2.v(216): object \"NCO_FREQ_UP\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NCO_FREQ_DOWN a2dv2.v(217) " "Verilog HDL or VHDL warning at a2dv2.v(217): object \"NCO_FREQ_DOWN\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839405 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ast_sink_error a2dv2.v(234) " "Verilog HDL or VHDL warning at a2dv2.v(234): object \"ast_sink_error\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839415 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i a2dv2.v(253) " "Verilog HDL or VHDL warning at a2dv2.v(253): object \"i\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708839415 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK a2dv2.v(147) " "Output port \"SD_CLK\" at a2dv2.v(147) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473708839415 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK a2dv2.v(153) " "Output port \"I2C_SCLK\" at a2dv2.v(153) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473708839415 "|a2dv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2d_data_a a2d_data_a:a2d_data_a_inst " "Elaborating entity \"a2d_data_a\" for hierarchy \"a2d_data_a:a2d_data_a_inst\"" {  } { { "a2dv2.v" "a2d_data_a_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708839545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_a.v" "altsource_probe_component" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708839575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\"" {  } { { "a2d_data_a.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708839605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708839685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id a2da " "Parameter \"instance_id\" = \"a2da\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708839685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 14 " "Parameter \"probe_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708839685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708839685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708839685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708839685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708839685 ""}  } { { "a2d_data_a.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473708839685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708839965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708840155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708840275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708840285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"a2d_data_a:a2d_data_a_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708840495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz PLL_200MHz:PLL_200MHz_inst " "Elaborating entity \"PLL_200MHz\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\"" {  } { { "a2dv2.v" "PLL_200MHz_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708840555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\"" {  } { { "PLL_200MHz.v" "altpll_component" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708841205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\"" {  } { { "PLL_200MHz.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708841245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_200MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_200MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708841245 ""}  } { { "PLL_200MHz.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473708841245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_200mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_200mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz_altpll " "Found entity 1: PLL_200MHz_altpll" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708841385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708841385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz_altpll PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated " "Elaborating entity \"PLL_200MHz_altpll\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708841385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "just_fir just_fir:just_fir_inst " "Elaborating entity \"just_fir\" for hierarchy \"just_fir:just_fir_inst\"" {  } { { "a2dv2.v" "just_fir_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708841605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsrs_inst " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsrs_inst\"" {  } { { "a2dv2.v" "lfsrs_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708841645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptive_fir adaptive_fir:adaptive_fir_inst " "Elaborating entity \"adaptive_fir\" for hierarchy \"adaptive_fir:adaptive_fir_inst\"" {  } { { "a2dv2.v" "adaptive_fir_inst" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708841645 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_3 adaptive_fir.v(24) " "Verilog HDL or VHDL warning at adaptive_fir.v(24): object \"x_3\" assigned a value but never read" {  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473708841655 "|a2dv2|adaptive_fir:adaptive_fir_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8224 " "Found entity 1: altsyncram_8224" {  } { { "db/altsyncram_8224.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_8224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708845595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708845595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gii " "Found entity 1: cntr_gii" {  } { { "db/cntr_gii.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_gii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708846945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708846945 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "lfsr_20_26_20adaptive " "Analysis and Synthesis generated SignalTap II or debug node instance \"lfsr_20_26_20adaptive\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708847415 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1473708847725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.09.12.13:34:11 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl " "2016.09.12.13:34:11 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708851765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708854985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708855325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708856939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708857059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708857189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708857339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708857349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708857359 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1473708858199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld56d4e773/alt_sld_fab.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708858529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708858529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708858629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708858629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708858629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708858629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708858719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708858719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708858819 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708858819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708858819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708858899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708858899 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult16\"" {  } { { "adaptive_fir.v" "Mult16" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult26\"" {  } { { "adaptive_fir.v" "Mult26" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult27\"" {  } { { "adaptive_fir.v" "Mult27" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult28\"" {  } { { "adaptive_fir.v" "Mult28" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult29\"" {  } { { "adaptive_fir.v" "Mult29" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult30\"" {  } { { "adaptive_fir.v" "Mult30" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult31\"" {  } { { "adaptive_fir.v" "Mult31" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult17\"" {  } { { "adaptive_fir.v" "Mult17" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult18\"" {  } { { "adaptive_fir.v" "Mult18" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult19\"" {  } { { "adaptive_fir.v" "Mult19" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult20\"" {  } { { "adaptive_fir.v" "Mult20" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult21\"" {  } { { "adaptive_fir.v" "Mult21" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult22\"" {  } { { "adaptive_fir.v" "Mult22" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult23\"" {  } { { "adaptive_fir.v" "Mult23" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult24\"" {  } { { "adaptive_fir.v" "Mult24" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult25\"" {  } { { "adaptive_fir.v" "Mult25" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult3\"" {  } { { "adaptive_fir.v" "Mult3" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult2\"" {  } { { "adaptive_fir.v" "Mult2" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult12\"" {  } { { "adaptive_fir.v" "Mult12" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult13\"" {  } { { "adaptive_fir.v" "Mult13" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult14\"" {  } { { "adaptive_fir.v" "Mult14" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult15\"" {  } { { "adaptive_fir.v" "Mult15" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult4\"" {  } { { "adaptive_fir.v" "Mult4" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult5\"" {  } { { "adaptive_fir.v" "Mult5" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult6\"" {  } { { "adaptive_fir.v" "Mult6" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult7\"" {  } { { "adaptive_fir.v" "Mult7" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult8\"" {  } { { "adaptive_fir.v" "Mult8" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult9\"" {  } { { "adaptive_fir.v" "Mult9" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult10\"" {  } { { "adaptive_fir.v" "Mult10" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult11\"" {  } { { "adaptive_fir.v" "Mult11" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult0\"" {  } { { "adaptive_fir.v" "Mult0" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult1\"" {  } { { "adaptive_fir.v" "Mult1" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708862588 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1473708862588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708862808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Instantiated megafunction \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708862808 ""}  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473708862808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708862888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708862918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708862928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708862948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708863068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpf " "Found entity 1: add_sub_kpf" {  } { { "db/add_sub_kpf.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_kpf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708863118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708863118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708863188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t5h " "Found entity 1: add_sub_t5h" {  } { { "db/add_sub_t5h.tdf" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_t5h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473708863228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708863228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00031 adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708863238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00033 adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708863248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00035 adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 1015 54 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708863288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00037 adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 1026 59 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708863328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|altshift:external_latency_ffs adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 131 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708863368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult3\"" {  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708863768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473708863768 ""}  } { { "adaptive_fir.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473708863768 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 148 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1473708864858 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1473708864858 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_1khz GND " "Pin \"clk_1khz\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|clk_1khz"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[0\] GND " "Pin \"test_out_data\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[19\] GND " "Pin \"test_out_data\[19\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[20\] GND " "Pin \"test_out_data\[20\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[21\] GND " "Pin \"test_out_data\[21\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[22\] GND " "Pin \"test_out_data\[22\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[23\] GND " "Pin \"test_out_data\[23\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[24\] GND " "Pin \"test_out_data\[24\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[25\] GND " "Pin \"test_out_data\[25\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[26\] GND " "Pin \"test_out_data\[26\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[27\] GND " "Pin \"test_out_data\[27\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[28\] GND " "Pin \"test_out_data\[28\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[29\] GND " "Pin \"test_out_data\[29\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[30\] GND " "Pin \"test_out_data\[30\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_data\[31\] GND " "Pin \"test_out_data\[31\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|test_out_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adaptive_out_data\[0\] GND " "Pin \"adaptive_out_data\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|adaptive_out_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adaptive_out_data\[1\] GND " "Pin \"adaptive_out_data\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473708865168 "|a2dv2|adaptive_out_data[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1473708865168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708865468 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP 16 " "Ignored 16 assignments for entity \"fir_IP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473708867128 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473708867128 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473708867128 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1473708867128 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP_0002 71 " "Ignored 71 assignments for entity \"fir_IP_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1473708867128 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "lfsr_20_26_20adaptive 1125 1221 0 0 96 " "Partially connected in-system debug instance \"lfsr_20_26_20adaptive\" to 1125 of its 1221 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 96 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1473708869958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1473708870218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473708870218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473708872418 "|a2dv2|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1473708872418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10078 " "Implemented 10078 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473708872428 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473708872428 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "14 " "Implemented 14 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1473708872428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9534 " "Implemented 9534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1473708872428 ""} { "Info" "ICUT_CUT_TM_RAMS" "397 " "Implemented 397 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1473708872428 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1473708872428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473708872428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1005 " "Peak virtual memory: 1005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473708872638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:34:32 2016 " "Processing ended: Mon Sep 12 13:34:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473708872638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473708872638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473708872638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473708872638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1473708877328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473708877338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:34:34 2016 " "Processing started: Mon Sep 12 13:34:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473708877338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1473708877338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1473708877338 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1473708877478 ""}
{ "Info" "0" "" "Project  = a2dv2" {  } {  } 0 0 "Project  = a2dv2" 0 0 "Fitter" 0 0 1473708877478 ""}
{ "Info" "0" "" "Revision = a2dv2" {  } {  } 0 0 "Revision = a2dv2" 0 0 "Fitter" 0 0 1473708877488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1473708877768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1473708877768 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "a2dv2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"a2dv2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1473708877898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473708878008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473708878008 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 7 10 0 0 " "Implementing clock multiplication of 7, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2252 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1473708878398 ""}  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2252 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1473708878398 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1473708879018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1473708879108 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473708879988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473708879988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473708879988 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1473708879988 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27154 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1473708880158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27156 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1473708880158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27158 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1473708880158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27160 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1473708880158 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1473708880158 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1473708880238 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1473708880588 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "141 141 " "No exact pin location assignment(s) for 141 pins of 141 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1473708881628 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1473708883458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1473708883458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1473708883458 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1473708883458 ""}
{ "Info" "ISTA_SDC_FOUND" "a2dv2.SDC " "Reading SDC File: 'a2dv2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1473708883528 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1473708883538 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1473708883538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1473708883538 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1473708883718 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1473708883718 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473708883748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473708883748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473708883748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473708883748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473708883748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473708883748 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  28.571 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  28.571 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473708883748 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1473708883748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1473708884428 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1473708884428 ""}  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2252 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1473708884428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1473708884428 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 7124 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1473708884428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1473708884428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 17600 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1473708884428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 17614 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1473708884428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 8199 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1473708884428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1473708884428 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 870 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 12423 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1473708884428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1473708885558 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1473708885568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1473708885568 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1473708885588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1473708885628 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1473708885658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1473708885658 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1473708885668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1473708886068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1473708886088 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1473708886088 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 22 0 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 22 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1473708886128 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1473708886128 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "117 unused 3.3V 4 99 14 " "Number of I/O pins in group: 117 (unused VREF, 3.3V VCCIO, 4 input, 99 output, 14 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1473708886128 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1473708886128 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1473708886128 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473708886128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473708886128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 24 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473708886128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473708886128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473708886128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473708886128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473708886128 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473708886128 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1473708886128 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1473708886128 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473708886658 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1473708886808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1473708888388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473708890498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1473708890668 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1473708894368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473708894378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1473708895678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1473708899898 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1473708899898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1473708900528 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1473708900528 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1473708900528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473708900538 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.75 " "Total time spent on timing analysis during the Fitter is 3.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1473708900908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1473708900998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1473708901818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1473708901818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1473708902688 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473708904228 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1473708905058 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "41 Cyclone IV E " "41 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL M2 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 506 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL M1 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 507 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 2.5 V A8 " "Pin KEY\[0\] uses I/O standard 2.5 V at A8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 375 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 2.5 V B8 " "Pin KEY\[1\] uses I/O standard 2.5 V at B8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 376 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 2.5 V J2 " "Pin KEY\[2\] uses I/O standard 2.5 V at J2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 377 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 2.5 V L13 " "Pin KEY\[3\] uses I/O standard 2.5 V at L13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 378 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 2.5 V B1 " "Pin SW\[0\] uses I/O standard 2.5 V at B1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 379 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 2.5 V C3 " "Pin SW\[1\] uses I/O standard 2.5 V at C3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 380 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 2.5 V N6 " "Pin SW\[2\] uses I/O standard 2.5 V at N6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 381 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 2.5 V R6 " "Pin SW\[3\] uses I/O standard 2.5 V at R6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 382 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 2.5 V D12 " "Pin SW\[4\] uses I/O standard 2.5 V at D12" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 383 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 2.5 V P2 " "Pin SW\[5\] uses I/O standard 2.5 V at P2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 384 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 2.5 V E16 " "Pin SW\[6\] uses I/O standard 2.5 V at E16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 385 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 2.5 V E15 " "Pin SW\[7\] uses I/O standard 2.5 V at E15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 386 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 2.5 V N14 " "Pin SW\[8\] uses I/O standard 2.5 V at N14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 387 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 2.5 V F13 " "Pin SW\[9\] uses I/O standard 2.5 V at F13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 388 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 2.5 V T2 " "Pin SW\[10\] uses I/O standard 2.5 V at T2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 389 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 2.5 V D5 " "Pin SW\[11\] uses I/O standard 2.5 V at D5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 390 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 2.5 V L7 " "Pin SW\[12\] uses I/O standard 2.5 V at L7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 391 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 2.5 V L3 " "Pin SW\[13\] uses I/O standard 2.5 V at L3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 392 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 2.5 V N5 " "Pin SW\[14\] uses I/O standard 2.5 V at N5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 393 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 2.5 V P16 " "Pin SW\[15\] uses I/O standard 2.5 V at P16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 394 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 2.5 V C15 " "Pin SW\[16\] uses I/O standard 2.5 V at C15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 395 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 2.5 V F2 " "Pin SW\[17\] uses I/O standard 2.5 V at F2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 396 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL A2 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 510 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL K1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 513 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL R1 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 509 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL C2 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 397 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL N1 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 398 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL B3 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 399 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL R16 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 400 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL B14 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 512 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL L4 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 401 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL P1 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 402 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL C16 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 403 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL M7 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 404 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL D16 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 405 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL G5 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 406 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL R5 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 407 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL L14 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 408 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 505 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473708905108 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1473708905108 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "14 " "Following 14 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 509 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 397 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 398 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 399 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 400 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 512 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 401 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 402 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 403 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 404 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 405 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 406 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 407 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 408 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473708905118 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1473708905118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.fit.smsg " "Generated suppressed messages file C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1473708905918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1661 " "Peak virtual memory: 1661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473708908358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:35:08 2016 " "Processing ended: Mon Sep 12 13:35:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473708908358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473708908358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473708908358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1473708908358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1473708910688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473708910688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:35:10 2016 " "Processing started: Mon Sep 12 13:35:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473708910688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1473708910688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1473708910688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1473708911138 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1473708913147 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1473708913217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "772 " "Peak virtual memory: 772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473708913697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:35:13 2016 " "Processing ended: Mon Sep 12 13:35:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473708913697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473708913697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473708913697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1473708913697 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1473708914457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1473708915177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473708915187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:35:14 2016 " "Processing started: Mon Sep 12 13:35:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473708915187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708915187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta a2dv2 -c a2dv2 " "Command: quartus_sta a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708915187 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1473708915407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP 16 " "Ignored 16 assignments for entity \"fir_IP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473708915757 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473708915757 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1473708915757 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708915757 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP_0002 71 " "Ignored 71 assignments for entity \"fir_IP_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708915757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708915877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708915877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708915947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708915947 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1473708916507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1473708916507 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1473708916507 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916507 ""}
{ "Info" "ISTA_SDC_FOUND" "a2dv2.SDC " "Reading SDC File: 'a2dv2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916567 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1473708916577 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916647 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1473708916657 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473708916687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.554 " "Worst-case setup slack is 8.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.554               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.554               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.115               0.000 altera_reserved_tck  " "   44.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.216               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.889 " "Worst-case recovery slack is 96.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.889               0.000 altera_reserved_tck  " "   96.889               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.743 " "Worst-case minimum pulse width slack is 9.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.743               0.000 CLOCK_50  " "    9.743               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.018               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.018               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.488               0.000 altera_reserved_tck  " "   49.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708916887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708916887 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 79 synchronizer chains. " "Report Metastability: Found 79 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708917157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 79 " "Number of Synchronizer Chains Found: 79" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708917157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708917157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708917157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.131 ns " "Worst Case Available Settling Time: 27.131 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708917157 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708917157 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708917157 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473708917167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708917217 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708918327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708918587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.678 " "Worst-case setup slack is 10.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.678               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.678               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.681               0.000 altera_reserved_tck  " "   44.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708918667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.219 " "Worst-case hold slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.219               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708918687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.235 " "Worst-case recovery slack is 97.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.235               0.000 altera_reserved_tck  " "   97.235               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708918707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.902 " "Worst-case removal slack is 0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 altera_reserved_tck  " "    0.902               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708918717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.708 " "Worst-case minimum pulse width slack is 9.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 CLOCK_50  " "    9.708               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.027               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.027               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.441               0.000 altera_reserved_tck  " "   49.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708918737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708918737 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 79 synchronizer chains. " "Report Metastability: Found 79 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708918967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 79 " "Number of Synchronizer Chains Found: 79" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708918967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708918967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708918967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.240 ns " "Worst Case Available Settling Time: 27.240 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708918967 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708918967 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708918967 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473708918977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708919197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.865 " "Worst-case setup slack is 16.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.865               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.865               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.729               0.000 altera_reserved_tck  " "   46.729               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708919227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.094               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708919257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.153 " "Worst-case recovery slack is 98.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.153               0.000 altera_reserved_tck  " "   98.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708919267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.551 " "Worst-case removal slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 altera_reserved_tck  " "    0.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708919277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.413 " "Worst-case minimum pulse width slack is 9.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.413               0.000 CLOCK_50  " "    9.413               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.033               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.033               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 altera_reserved_tck  " "   49.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1473708919287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708919287 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 79 synchronizer chains. " "Report Metastability: Found 79 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708919517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 79 " "Number of Synchronizer Chains Found: 79" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708919517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708919517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708919517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.671 ns " "Worst Case Available Settling Time: 27.671 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708919517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1473708919517 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708919517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708920067 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708920067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473708920387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:35:20 2016 " "Processing ended: Mon Sep 12 13:35:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473708920387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473708920387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473708920387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708920387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473708921907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473708921907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:35:21 2016 " "Processing started: Mon Sep 12 13:35:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473708921907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1473708921907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1473708921907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1473708922447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "a2dv2_6_1200mv_85c_slow.vo C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/ simulation " "Generated file a2dv2_6_1200mv_85c_slow.vo in folder \"C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473708924537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "a2dv2_6_1200mv_0c_slow.vo C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/ simulation " "Generated file a2dv2_6_1200mv_0c_slow.vo in folder \"C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473708925157 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "a2dv2_min_1200mv_0c_fast.vo C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/ simulation " "Generated file a2dv2_min_1200mv_0c_fast.vo in folder \"C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473708925767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "a2dv2.vo C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/ simulation " "Generated file a2dv2.vo in folder \"C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473708926387 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "a2dv2_6_1200mv_85c_v_slow.sdo C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/ simulation " "Generated file a2dv2_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473708927257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "a2dv2_6_1200mv_0c_v_slow.sdo C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/ simulation " "Generated file a2dv2_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473708928057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "a2dv2_min_1200mv_0c_v_fast.sdo C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/ simulation " "Generated file a2dv2_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473708928877 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "a2dv2_v.sdo C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/ simulation " "Generated file a2dv2_v.sdo in folder \"C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473708929687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473708931277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:35:31 2016 " "Processing ended: Mon Sep 12 13:35:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473708931277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473708931277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473708931277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1473708931277 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1473708931967 ""}
