{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544402194124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544402194130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 18:36:33 2018 " "Processing started: Sun Dec 09 18:36:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544402194130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402194130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_readline -c UART_readline " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_readline -c UART_readline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402194130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544402194834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544402194834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/command_interpreter/command_interpreter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/command_interpreter/command_interpreter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Command_interpreter-arch " "Found design unit 1: Command_interpreter-arch" {  } { { "../../src/Command_interpreter/Command_interpreter.vhd" "" { Text "C:/3rdEye/3rdEye/src/Command_interpreter/Command_interpreter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Command_interpreter " "Found entity 1: Command_interpreter" {  } { { "../../src/Command_interpreter/Command_interpreter.vhd" "" { Text "C:/3rdEye/3rdEye/src/Command_interpreter/Command_interpreter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402212064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/fifo_buffer/fifo_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/fifo_buffer/fifo_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_buffer-arch " "Found design unit 1: FIFO_buffer-arch" {  } { { "../../src/FIFO_Buffer/FIFO_buffer.vhd" "" { Text "C:/3rdEye/3rdEye/src/FIFO_Buffer/FIFO_buffer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212071 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_buffer " "Found entity 1: FIFO_buffer" {  } { { "../../src/FIFO_Buffer/FIFO_buffer.vhd" "" { Text "C:/3rdEye/3rdEye/src/FIFO_Buffer/FIFO_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402212071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_readline/uart_readline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_readline/uart_readline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_readline-arch " "Found design unit 1: UART_readline-arch" {  } { { "../../src/UART_ReadLine/UART_readline.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_ReadLine/UART_readline.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212077 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_readline " "Found entity 1: UART_readline" {  } { { "../../src/UART_ReadLine/UART_readline.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_ReadLine/UART_readline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402212077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_receiver/uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_receiver/uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver-arch " "Found design unit 1: UART_Receiver-arch" {  } { { "../../src/UART_Receiver/UART_Receiver.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212085 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "../../src/UART_Receiver/UART_Receiver.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402212085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_receiver/uart_receiver_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_receiver/uart_receiver_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver_logic-arch " "Found design unit 1: UART_Receiver_logic-arch" {  } { { "../../src/UART_Receiver/UART_Receiver_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212091 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver_logic " "Found entity 1: UART_Receiver_logic" {  } { { "../../src/UART_Receiver/UART_Receiver_logic.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402212091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/3rdeye/3rdeye/src/uart_receiver/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /3rdeye/3rdeye/src/uart_receiver/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_rate_generator-arch " "Found design unit 1: Baud_rate_generator-arch" {  } { { "../../src/UART_Receiver/Baud_rate_generator.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/Baud_rate_generator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212099 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_rate_generator " "Found entity 1: Baud_rate_generator" {  } { { "../../src/UART_Receiver/Baud_rate_generator.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/Baud_rate_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544402212099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402212099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_readline " "Elaborating entity \"UART_readline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544402212177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_ready_in UART_readline.vhd(67) " "Verilog HDL or VHDL warning at UART_readline.vhd(67): object \"rx_ready_in\" assigned a value but never read" {  } { { "../../src/UART_ReadLine/UART_readline.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_ReadLine/UART_readline.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544402212179 "|UART_readline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver UART_Receiver:UART_Receiver_inst " "Elaborating entity \"UART_Receiver\" for hierarchy \"UART_Receiver:UART_Receiver_inst\"" {  } { { "../../src/UART_ReadLine/UART_readline.vhd" "UART_Receiver_inst" { Text "C:/3rdEye/3rdEye/src/UART_ReadLine/UART_readline.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544402212182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receiver_logic UART_Receiver:UART_Receiver_inst\|UART_Receiver_logic:UART_Receiver_logic_inst " "Elaborating entity \"UART_Receiver_logic\" for hierarchy \"UART_Receiver:UART_Receiver_inst\|UART_Receiver_logic:UART_Receiver_logic_inst\"" {  } { { "../../src/UART_Receiver/UART_Receiver.vhd" "UART_Receiver_logic_inst" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544402212186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_rate_generator UART_Receiver:UART_Receiver_inst\|Baud_rate_generator:Baud_rate_generator_inst " "Elaborating entity \"Baud_rate_generator\" for hierarchy \"UART_Receiver:UART_Receiver_inst\|Baud_rate_generator:Baud_rate_generator_inst\"" {  } { { "../../src/UART_Receiver/UART_Receiver.vhd" "Baud_rate_generator_inst" { Text "C:/3rdEye/3rdEye/src/UART_Receiver/UART_Receiver.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544402212191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_buffer FIFO_buffer:FIFO_buffer_inst " "Elaborating entity \"FIFO_buffer\" for hierarchy \"FIFO_buffer:FIFO_buffer_inst\"" {  } { { "../../src/UART_ReadLine/UART_readline.vhd" "FIFO_buffer_inst" { Text "C:/3rdEye/3rdEye/src/UART_ReadLine/UART_readline.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544402212196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Command_interpreter Command_interpreter:Command_interpreter_inst " "Elaborating entity \"Command_interpreter\" for hierarchy \"Command_interpreter:Command_interpreter_inst\"" {  } { { "../../src/UART_ReadLine/UART_readline.vhd" "Command_interpreter_inst" { Text "C:/3rdEye/3rdEye/src/UART_ReadLine/UART_readline.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544402212213 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/FIFO_Buffer/FIFO_buffer.vhd" "" { Text "C:/3rdEye/3rdEye/src/FIFO_Buffer/FIFO_buffer.vhd" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544402215614 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544402215614 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_code\[2\] GND " "Pin \"output_code\[2\]\" is stuck at GND" {  } { { "../../src/UART_ReadLine/UART_readline.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_ReadLine/UART_readline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544402216685 "|UART_readline|output_code[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_code\[3\] GND " "Pin \"output_code\[3\]\" is stuck at GND" {  } { { "../../src/UART_ReadLine/UART_readline.vhd" "" { Text "C:/3rdEye/3rdEye/src/UART_ReadLine/UART_readline.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544402216685 "|UART_readline|output_code[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544402216685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544402217226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544402222982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544402222982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3913 " "Implemented 3913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544402223293 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544402223293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3904 " "Implemented 3904 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544402223293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544402223293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544402223349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 18:37:03 2018 " "Processing ended: Sun Dec 09 18:37:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544402223349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544402223349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544402223349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544402223349 ""}
