<?xml version="1.0" encoding="UTF-8"?>
<spirit:design xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>xci</spirit:library>
  <spirit:name>unknown</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:componentInstances>
    <spirit:componentInstance>
      <spirit:instanceName>riscv_JTAG_0</spirit:instanceName>
      <spirit:componentRef spirit:vendor="xilinx.com" spirit:library="module_ref" spirit:name="bscan2jtag" spirit:version="1.0"/>
      <spirit:configurableElementValues>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.JTAG.BUFFER_TYPE">NONE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="MODELPARAM_VALUE.enable_tck_bufg">true</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Component_Name">riscv_JTAG_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.enable_tck_bufg">true</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.ARCHITECTURE">kintex7</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BASE_BOARD_PART"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BOARD_CONNECTIONS"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.DEVICE">xc7k325t</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PACKAGE">ffg676</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PREFHDL">VERILOG</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SILICON_REVISION"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SIMULATOR_LANGUAGE">MIXED</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SPEEDGRADE">-1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.STATIC_POWER"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.TEMPERATURE_GRADE"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_CUSTOMIZATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_GENERATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPCONTEXT">IP_Integrator</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPREVISION">1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.MANAGED">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.OUTPUTDIR">../../../../../../riscv-ml.gen/sources_1/bd/riscv/ip/riscv_JTAG_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SELECTEDSIMMODEL"/>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SHAREDDIR">../../ipshared</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SWVERSION">2022.1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SYNTHESISFLOW">OOC_HIERARCHICAL</spirit:configurableElementValue>
      </spirit:configurableElementValues>
      <spirit:vendorExtensions>
        <xilinx:componentInstanceExtensions>
          <xilinx:configElementInfos>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.JTAG.BUFFER_TYPE" xilinx:valuePermission="bd_and_user"/>
          </xilinx:configElementInfos>
          <xilinx:boundaryDescriptionInfo>
            <xilinx:boundaryDescription xilinx:boundaryDescriptionJSON="{
              &quot;schema&quot;: &quot;xilinx.com:schema:json_boundary:1.0&quot;,
              &quot;boundary&quot;: {
                &quot;ports&quot;: {
                  &quot;S_BSCAN_bscanid_en&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_capture&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_drck&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_reset&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_runtest&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_sel&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_shift&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_tck&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_tdi&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_tdo&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;S_BSCAN_tms&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;S_BSCAN_update&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;jtag_tdo&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ],
                  &quot;jtag_tdi&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;jtag_tms&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;jtag_tck&quot;: [ { &quot;direction&quot;: &quot;out&quot; } ],
                  &quot;jtag_tdt&quot;: [ { &quot;direction&quot;: &quot;in&quot; } ]
                },
                &quot;interfaces&quot;: {
                  &quot;S_BSCAN&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:interface:bscan:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:interface:bscan_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;slave&quot;,
                    &quot;port_maps&quot;: {
                      &quot;DRCK&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_drck&quot; } ],
                      &quot;RESET&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_reset&quot; } ],
                      &quot;SEL&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_sel&quot; } ],
                      &quot;CAPTURE&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_capture&quot; } ],
                      &quot;SHIFT&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_shift&quot; } ],
                      &quot;UPDATE&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_update&quot; } ],
                      &quot;TDI&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_tdi&quot; } ],
                      &quot;RUNTEST&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_runtest&quot; } ],
                      &quot;TCK&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_tck&quot; } ],
                      &quot;TMS&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_tms&quot; } ],
                      &quot;BSCANID_EN&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_bscanid_en&quot; } ],
                      &quot;TDO&quot;: [ { &quot;physical_name&quot;: &quot;S_BSCAN_tdo&quot; } ]
                    }
                  },
                  &quot;JTAG&quot;: {
                    &quot;vlnv&quot;: &quot;xilinx.com:interface:jtag:1.0&quot;,
                    &quot;abstraction_type&quot;: &quot;xilinx.com:interface:jtag_rtl:1.0&quot;,
                    &quot;mode&quot;: &quot;master&quot;,
                    &quot;parameters&quot;: {
                      &quot;BUFFER_TYPE&quot;: [ { &quot;value&quot;: &quot;NONE&quot;, &quot;value_permission&quot;: &quot;bd_and_user&quot;, &quot;resolve_type&quot;: &quot;generated&quot;, &quot;is_ips_inferred&quot;: true, &quot;is_static_object&quot;: false } ]
                    },
                    &quot;port_maps&quot;: {
                      &quot;TCK&quot;: [ { &quot;physical_name&quot;: &quot;jtag_tck&quot; } ],
                      &quot;TMS&quot;: [ { &quot;physical_name&quot;: &quot;jtag_tms&quot; } ],
                      &quot;TD_I&quot;: [ { &quot;physical_name&quot;: &quot;jtag_tdi&quot; } ],
                      &quot;TD_O&quot;: [ { &quot;physical_name&quot;: &quot;jtag_tdo&quot; } ],
                      &quot;TD_T&quot;: [ { &quot;physical_name&quot;: &quot;jtag_tdt&quot; } ]
                    }
                  }
                }
              }
            }"/>
          </xilinx:boundaryDescriptionInfo>
        </xilinx:componentInstanceExtensions>
      </spirit:vendorExtensions>
    </spirit:componentInstance>
  </spirit:componentInstances>
</spirit:design>
