{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700643867391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700643867391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 03:04:27 2023 " "Processing started: Wed Nov 22 03:04:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700643867391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700643867391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMv4 -c ARMv4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMv4 -c ARMv4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700643867391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700643867839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700643867839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_sumador_completo " "Found entity 1: n_sumador_completo" {  } { { "n_sumador.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_4_32 " "Found entity 1: MUX1_4_32" {  } { { "MUX1_4_32.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_4_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2_32 " "Found entity 1: MUX1_2_32" {  } { { "MUX1_2_32.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2_4 " "Found entity 1: MUX1_2_4" {  } { { "MUX1_2_4.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2 " "Found entity 1: MUX1_2" {  } { { "MUX1_2.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorNbit " "Found entity 1: restadorNbit" {  } { { "restadorNbit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/restadorNbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador1bit " "Found entity 1: restador1bit" {  } { { "restador1bit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/restador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_xor " "Found entity 1: n_xor" {  } { { "xor.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mux_f.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_mux_f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_mux_f " "Found entity 1: or_mux_f" {  } { { "or_mux_f.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/or_mux_f.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_mux " "Found entity 1: or_mux" {  } { { "or_mux.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/or_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_or " "Found entity 1: n_or" {  } { { "n_or.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.sv 1 1 " "Found 1 design units, including 1 entities, in source file not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_not " "Found entity 1: n_not" {  } { { "not.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879366 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(13) " "Verilog HDL warning at Extend.sv(13): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700643879368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/PCLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomponent.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucomponent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUComponent " "Found entity 1: ALUComponent" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomponent_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucomponent_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUComponent_tb " "Found entity 1: ALUComponent_tb" {  } { { "ALUComponent_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_and " "Found entity 1: n_and" {  } { { "n_and.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic_tb " "Found entity 1: ConditionalLogic_tb" {  } { { "ConditionalLogic_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck_tb " "Found entity 1: ConditionCheck_tb" {  } { { "ConditionCheck_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionCheck_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file controldecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoder " "Found entity 1: ControlDecoder" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controldecoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoder_tb " "Found entity 1: ControlDecoder_tb" {  } { { "ControlDecoder_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmaindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlmaindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlMainDecoder " "Found entity 1: ControlMainDecoder" {  } { { "ControlMainDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlMainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT equal.sv(1) " "Verilog HDL Declaration information at equal.sv(1): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "equal.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/equal.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700643879447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.sv 1 1 " "Found 1 design units, including 1 entities, in source file equal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/equal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_tb " "Found entity 1: Extend_tb" {  } { { "Extend_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT greater.sv(1) " "Verilog HDL Declaration information at greater.sv(1): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "greater.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/greater.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700643879455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greater.sv 1 1 " "Found 1 design units, including 1 entities, in source file greater.sv" { { "Info" "ISGN_ENTITY_NAME" "1 greater " "Found entity 1: greater" {  } { { "greater.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/greater.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_7segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7segments " "Found entity 1: hex_7segments" {  } { { "hex_7segments.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/hex_7segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "implementacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file implementacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Implementacion " "Found entity 1: Implementacion" {  } { { "Implementacion.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Implementacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_data_manipulation_test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_data_manipulation_test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_data_manipulation_test_bench " "Found entity 1: Logic_data_manipulation_test_bench" {  } { { "Logic_data_manipulation_test_bench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Logic_data_manipulation_test_bench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_aritmetic_l_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_aritmetic_l_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_aritmetic_L_shift " "Found entity 1: n_aritmetic_L_shift" {  } { { "n_aritmetic_L_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_aritmetic_L_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_aritmetic_r_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_aritmetic_r_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_aritmetic_R_shift " "Found entity 1: n_aritmetic_R_shift" {  } { { "n_aritmetic_R_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_aritmetic_R_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_logical_l_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_logical_l_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_logical_L_shift " "Found entity 1: n_logical_L_shift" {  } { { "n_logical_L_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_logical_L_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_logical_r_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_logical_r_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_logical_R_shift " "Found entity 1: n_logical_R_shift" {  } { { "n_logical_R_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_logical_R_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto " "Found entity 1: Proyecto" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto_tb " "Found entity 1: Proyecto_tb" {  } { { "Proyecto_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.sv(25) " "Verilog HDL information at RegisterFile.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1700643879487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 RegisterFile.sv(3) " "Verilog HDL Declaration information at RegisterFile.sv(3): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700643879488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "RegisterFile_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saad.v 1 1 " "Found 1 design units, including 1 entities, in source file saad.v" { { "Info" "ISGN_ENTITY_NAME" "1 saad " "Found entity 1: saad" {  } { { "saad.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/saad.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter_tb " "Found entity 1: Shifter_tb" {  } { { "Shifter_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Shifter_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1_bit " "Found entity 1: sumador_1_bit" {  } { { "sumador_1_bit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/sumador_1_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left_shift Left_shift testbench.sv(25) " "Verilog HDL Declaration information at testbench.sv(25): object \"left_shift\" differs only in case from object \"Left_shift\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700643879506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left_shift2 Left_shift2 testbench.sv(50) " "Verilog HDL Declaration information at testbench.sv(50): object \"left_shift2\" differs only in case from object \"Left_shift2\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700643879506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "ControlUnit_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700643879515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700643879515 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch ControlDecoder.sv(7) " "Verilog HDL Implicit Net warning at ControlDecoder.sv(7): created implicit net for \"Branch\"" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879516 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp ControlDecoder.sv(11) " "Verilog HDL Implicit Net warning at ControlDecoder.sv(11): created implicit net for \"ALUOp\"" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xlk ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"xlk\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlagW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"FlagW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCS ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"PCS\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"RegW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"MemW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NoWrite ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"NoWrite\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result CPU.sv(98) " "Verilog HDL Implicit Net warning at CPU.sv(98): created implicit net for \"Result\"" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Shift CPU.sv(105) " "Verilog HDL Implicit Net warning at CPU.sv(105): created implicit net for \"Shift\"" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Shift Logic_data_manipulation_test_bench.sv(108) " "Verilog HDL Implicit Net warning at Logic_data_manipulation_test_bench.sv(108): created implicit net for \"Shift\"" {  } { { "Logic_data_manipulation_test_bench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Logic_data_manipulation_test_bench.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RD2 Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"RD2\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"MemWrite\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "END Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"END\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700643879518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700643879653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUComponent ALUComponent:ALUComponent " "Elaborating entity \"ALUComponent\" for hierarchy \"ALUComponent:ALUComponent\"" {  } { { "ALU.sv" "ALUComponent" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700643879655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_sumador_completo ALUComponent:ALUComponent\|n_sumador_completo:op000 " "Elaborating entity \"n_sumador_completo\" for hierarchy \"ALUComponent:ALUComponent\|n_sumador_completo:op000\"" {  } { { "ALUComponent.sv" "op000" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700643879658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1_bit ALUComponent:ALUComponent\|n_sumador_completo:op000\|sumador_1_bit:op\[0\] " "Elaborating entity \"sumador_1_bit\" for hierarchy \"ALUComponent:ALUComponent\|n_sumador_completo:op000\|sumador_1_bit:op\[0\]\"" {  } { { "n_sumador.sv" "op\[0\]" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_sumador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700643879660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1700643879801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/output_files/ARMv4.map.smsg " "Generated suppressed messages file C:/Users/aleji/Desktop/Proyecto/proyecto-taller/output_files/ARMv4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700643879897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700643879910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 03:04:39 2023 " "Processing ended: Wed Nov 22 03:04:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700643879910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700643879910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700643879910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700643879910 ""}
