                   SYNTHESIS REPORT
====================Information====================
commit date: Wed_Oct_20_19:05:27_2021_+0800
top_name: ysyx_210232
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
205020.1  205020.1  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
18561  18561  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210232
Date   : Sat Oct 23 02:10:30 2021
****************************************
    
Number of ports:                         6497
Number of nets:                         24586
Number of cells:                        18746
Number of combinational cells:          15286
Number of sequential cells:              3275
Number of macros/black boxes:               0
Number of buf/inv:                       2219
Number of references:                       3
Combinational area:             121335.924400
Buf/Inv area:                    11375.663163
Noncombinational area:           83684.217236
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                205020.141636
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  ----------------------------
ysyx_210232                       205020.1416    100.0     770.5704      0.0000  0.0000  ysyx_210232
core                              204249.5712     99.6    1978.2008      0.0000  0.0000  ysyx_210232_Core_0
core/Ex                            76925.2501     37.5    5707.3312     25.5512  0.0000  ysyx_210232_EXU_0
core/Ex/alu                        18371.3127      9.0   18371.3127      0.0000  0.0000  ysyx_210232_ALU_0
core/Ex/csr                        25911.6067     12.6   14311.3616  11600.2452  0.0000  ysyx_210232_CSR_0
core/Ex/jmp                         5794.7432      2.8    5794.7432      0.0000  0.0000  ysyx_210232_JMP_0
core/Ex/lsu                        21114.7050     10.3    5346.9248   4471.4602  0.0000  ysyx_210232_LSUwithUserBus_0
core/Ex/lsu/clint                   8708.9249      4.2    5438.3712   3270.5537  0.0000  ysyx_210232_Clint_0
core/Ex/lsu/proxy                   2587.3952      1.3    2587.3952      0.0000  0.0000  ysyx_210232_MemProxy_0
core/ExReg                          5993.7737      2.9    1955.3392   4038.4345  0.0000  ysyx_210232_PipelineReg_1_0
core/Id                             1765.7224      0.9    1765.7224      0.0000  0.0000  ysyx_210232_IDU_0
core/IdReg                          2513.4313      1.2     827.0520   1686.3793  0.0000  ysyx_210232_PipelineReg_0
core/If                             4400.1857      2.1    2559.1544   1841.0313  0.0000  ysyx_210232_IFU_0
core/Rf                            96274.2336     47.0   45580.6510  50693.5825  0.0000  ysyx_210232_regfile_0
core/Wb                             1311.1800      0.6    1311.1800      0.0000  0.0000  ysyx_210232_WBU_0
core/WbReg                          8877.0250      4.3    2896.6992   5980.3258  0.0000  ysyx_210232_PipelineReg_2_0
core/crb                            2109.9912      1.0     264.9256      0.0000  0.0000  ysyx_210232_Crossbar_0
core/crb/arb                         505.6448      0.2     480.0936     25.5512  0.0000  ysyx_210232_RRArbiter_0
core/crb/dispute                    1339.4208      0.7    1339.4208      0.0000  0.0000  ysyx_210232_UserBusDispute_0
core/u2i                            2100.5776      1.0    2049.4752     51.1024  0.0000  ysyx_210232_User2AXI_0
--------------------------------  -----------  -------  -----------  ----------  ------  ----------------------------
Total                                                   121335.9244  83684.2172  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210232
Date   : Sat Oct 23 02:10:28 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/ExReg/reg_issue_opsrc1_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/If/PC_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/ExReg/reg_issue_opsrc1_reg_1_/CK (LVT_DQHDV1)    0.0000    0.0000 #   0.0000 r
  core/ExReg/reg_issue_opsrc1_reg_1_/Q (LVT_DQHDV1)     0.1413    0.2881     0.2881 f
  core/ExReg/io_out_issue_opsrc1[1] (net)       4                 0.0000     0.2881 f
  core/ExReg/io_out_issue_opsrc1[1] (ysyx_210232_PipelineReg_1_0)
                                                                  0.0000     0.2881 f
  core/ExReg_io_out_issue_opsrc1[1] (net)                         0.0000     0.2881 f
  core/Ex/io_issue_opsrc1[1] (ysyx_210232_EXU_0)                  0.0000     0.2881 f
  core/Ex/io_issue_opsrc1[1] (net)                                0.0000     0.2881 f
  core/Ex/U306/B1 (LVT_INOR2HDV4)                       0.1413    0.0000     0.2881 f
  core/Ex/U306/ZN (LVT_INOR2HDV4)                       0.1493    0.1140     0.4021 r
  core/Ex/n40 (net)                             2                 0.0000     0.4021 r
  core/Ex/U307/I (LVT_BUFHDV16)                         0.1493    0.0000     0.4021 r
  core/Ex/U307/Z (LVT_BUFHDV16)                         0.1032    0.1297     0.5318 r
  core/Ex/io_rf_ren1 (net)                     29                 0.0000     0.5318 r
  core/Ex/io_rf_ren1 (ysyx_210232_EXU_0)                          0.0000     0.5318 r
  core/Ex_io_rf_ren1 (net)                                        0.0000     0.5318 r
  core/Rf/io_ren1 (ysyx_210232_regfile_0)                         0.0000     0.5318 r
  core/Rf/io_ren1 (net)                                           0.0000     0.5318 r
  core/Rf/U389/A1 (LVT_NAND2HDV4)                       0.1032    0.0000     0.5318 r
  core/Rf/U389/ZN (LVT_NAND2HDV4)                       0.0574    0.0523     0.5841 f
  core/Rf/n85 (net)                             2                 0.0000     0.5841 f
  core/Rf/U390/A1 (LVT_OR2HDV4)                         0.0574    0.0000     0.5841 f
  core/Rf/U390/Z (LVT_OR2HDV4)                          0.0610    0.1342     0.7183 f
  core/Rf/n101 (net)                            4                 0.0000     0.7183 f
  core/Rf/U421/A1 (LVT_NOR2HDV2)                        0.0610    0.0000     0.7183 f
  core/Rf/U421/ZN (LVT_NOR2HDV2)                        0.4660    0.2663     0.9846 r
  core/Rf/n794 (net)                           13                 0.0000     0.9846 r
  core/Rf/U511/I (LVT_BUFHDV2)                          0.4660    0.0000     0.9846 r
  core/Rf/U511/Z (LVT_BUFHDV2)                          0.4292    0.3434     1.3280 r
  core/Rf/n2085 (net)                          25                 0.0000     1.3280 r
  core/Rf/U746/A1 (LVT_AOI22HDV1)                       0.4292    0.0000     1.3280 r
  core/Rf/U746/ZN (LVT_AOI22HDV1)                       0.1827    0.1381     1.4661 f
  core/Rf/n427 (net)                            1                 0.0000     1.4661 f
  core/Rf/U379/A1 (LVT_NAND4HDV1)                       0.1827    0.0000     1.4661 f
  core/Rf/U379/ZN (LVT_NAND4HDV1)                       0.1139    0.0872     1.5533 r
  core/Rf/n433 (net)                            1                 0.0000     1.5533 r
  core/Rf/U755/A3 (LVT_OR4HDV4)                         0.1139    0.0000     1.5533 r
  core/Rf/U755/Z (LVT_OR4HDV4)                          0.0392    0.1099     1.6632 r
  core/Rf/io_rdata1[17] (net)                   1                 0.0000     1.6632 r
  core/Rf/io_rdata1[17] (ysyx_210232_regfile_0)                   0.0000     1.6632 r
  core/Rf_io_rdata1[17] (net)                                     0.0000     1.6632 r
  core/U104/I1 (LVT_MUX2HDV4)                           0.0392    0.0000     1.6632 r
  core/U104/Z (LVT_MUX2HDV4)                            0.0527    0.1181     1.7813 r
  core/Ex_io_rf_rdata1[17] (net)                1                 0.0000     1.7813 r
  core/Ex/io_rf_rdata1[17] (ysyx_210232_EXU_0)                    0.0000     1.7813 r
  core/Ex/io_rf_rdata1[17] (net)                                  0.0000     1.7813 r
  core/Ex/U319/A1 (LVT_AOI21HDV2)                       0.0527    0.0000     1.7813 r
  core/Ex/U319/ZN (LVT_AOI21HDV2)                       0.1191    0.0853     1.8666 f
  core/Ex/n127 (net)                            4                 0.0000     1.8666 f
  core/Ex/U297/A1 (LVT_NOR2HDV2)                        0.1191    0.0000     1.8666 f
  core/Ex/U297/ZN (LVT_NOR2HDV2)                        0.1547    0.0965     1.9631 r
  core/Ex/lsu_io_op1[17] (net)                  2                 0.0000     1.9631 r
  core/Ex/lsu/io_op1[17] (ysyx_210232_LSUwithUserBus_0)           0.0000     1.9631 r
  core/Ex/lsu/io_op1[17] (net)                                    0.0000     1.9631 r
  core/Ex/lsu/U232/A1 (LVT_NAND2HDV2)                   0.1547    0.0000     1.9631 r
  core/Ex/lsu/U232/ZN (LVT_NAND2HDV2)                   0.0917    0.0788     2.0419 f
  core/Ex/lsu/n184 (net)                        3                 0.0000     2.0419 f
  core/Ex/lsu/U328/A2 (LVT_OA21HDV2)                    0.0917    0.0000     2.0419 f
  core/Ex/lsu/U328/Z (LVT_OA21HDV2)                     0.0676    0.2030     2.2449 f
  core/Ex/lsu/n165 (net)                        1                 0.0000     2.2449 f
  core/Ex/lsu/U120/B (LVT_OAI21HDV2)                    0.0676    0.0000     2.2449 f
  core/Ex/lsu/U120/ZN (LVT_OAI21HDV2)                   0.2008    0.0669     2.3118 r
  core/Ex/lsu/n198 (net)                        3                 0.0000     2.3118 r
  core/Ex/lsu/U107/A1 (LVT_AOI21HDV2)                   0.2008    0.0000     2.3118 r
  core/Ex/lsu/U107/ZN (LVT_AOI21HDV2)                   0.1252    0.1110     2.4228 f
  core/Ex/lsu/n261 (net)                        3                 0.0000     2.4228 f
  core/Ex/lsu/U99/A1 (LVT_OAI21HDV2)                    0.1252    0.0000     2.4228 f
  core/Ex/lsu/U99/ZN (LVT_OAI21HDV2)                    0.1800    0.1334     2.5563 r
  core/Ex/lsu/n262 (net)                        1                 0.0000     2.5563 r
  core/Ex/lsu/U333/B (LVT_AOI21HDV4)                    0.1800    0.0000     2.5563 r
  core/Ex/lsu/U333/ZN (LVT_AOI21HDV4)                   0.1137    0.0661     2.6224 f
  core/Ex/lsu/n289 (net)                        5                 0.0000     2.6224 f
  core/Ex/lsu/U268/A1 (LVT_OAI21HDV1)                   0.1137    0.0000     2.6224 f
  core/Ex/lsu/U268/ZN (LVT_OAI21HDV1)                   0.1827    0.1328     2.7552 r
  core/Ex/lsu/n292 (net)                        1                 0.0000     2.7552 r
  core/Ex/lsu/U73/A1 (LVT_XNOR2HDV2)                    0.1827    0.0000     2.7552 r
  core/Ex/lsu/U73/ZN (LVT_XNOR2HDV2)                    0.0763    0.1883     2.9434 f
  core/Ex/lsu/n411 (net)                        2                 0.0000     2.9434 f
  core/Ex/lsu/U69/A2 (LVT_NOR2HDV2)                     0.0763    0.0000     2.9434 f
  core/Ex/lsu/U69/ZN (LVT_NOR2HDV2)                     0.0973    0.0792     3.0226 r
  core/Ex/lsu/n293 (net)                        1                 0.0000     3.0226 r
  core/Ex/lsu/U67/A4 (LVT_NAND4HDV2)                    0.0973    0.0000     3.0226 r
  core/Ex/lsu/U67/ZN (LVT_NAND4HDV2)                    0.1237    0.1116     3.1342 f
  core/Ex/lsu/n297 (net)                        1                 0.0000     3.1342 f
  core/Ex/lsu/U203/A2 (LVT_OR2HDV4)                     0.1237    0.0000     3.1342 f
  core/Ex/lsu/U203/Z (LVT_OR2HDV4)                      0.0655    0.1563     3.2905 f
  core/Ex/lsu/n405 (net)                        2                 0.0000     3.2905 f
  core/Ex/lsu/U8/B (LVT_OAI21HDV4)                      0.0655    0.0000     3.2905 f
  core/Ex/lsu/U8/ZN (LVT_OAI21HDV4)                     0.1544    0.0530     3.3435 r
  core/Ex/lsu/lsu_done_0 (net)                  4                 0.0000     3.3435 r
  core/Ex/lsu/lsu_done_0 (ysyx_210232_LSUwithUserBus_0)           0.0000     3.3435 r
  core/Ex/LDDone (net)                                            0.0000     3.3435 r
  core/Ex/LDDone (ysyx_210232_EXU_0)                              0.0000     3.3435 r
  core/Ex_LDDone (net)                                            0.0000     3.3435 r
  core/If/LDDone (ysyx_210232_IFU_0)                              0.0000     3.3435 r
  core/If/LDDone (net)                                            0.0000     3.3435 r
  core/If/U3/A1 (LVT_NAND2HDV2)                         0.1544    0.0000     3.3435 r
  core/If/U3/ZN (LVT_NAND2HDV2)                         0.0731    0.0639     3.4074 f
  core/If/n29 (net)                             2                 0.0000     3.4074 f
  core/If/U124/A1 (LVT_NOR2HDV1)                        0.0731    0.0000     3.4074 f
  core/If/U124/ZN (LVT_NOR2HDV1)                        0.2082    0.1218     3.5292 r
  core/If/n80 (net)                             3                 0.0000     3.5292 r
  core/If/U136/A2 (LVT_OR2HDV1)                         0.2082    0.0000     3.5292 r
  core/If/U136/Z (LVT_OR2HDV1)                          0.0785    0.1407     3.6700 r
  core/If/n43 (net)                             2                 0.0000     3.6700 r
  core/If/U137/A1 (LVT_NOR2HDV1)                        0.0785    0.0000     3.6700 r
  core/If/U137/ZN (LVT_NOR2HDV1)                        0.0789    0.0531     3.7231 f
  core/If/n308 (net)                            2                 0.0000     3.7231 f
  core/If/U10/A1 (LVT_OAI21HDV2)                        0.0789    0.0000     3.7231 f
  core/If/U10/ZN (LVT_OAI21HDV2)                        0.1650    0.1154     3.8385 r
  core/If/n209 (net)                            2                 0.0000     3.8385 r
  core/If/U8/A1 (LVT_AOI21HDV2)                         0.1650    0.0000     3.8385 r
  core/If/U8/ZN (LVT_AOI21HDV2)                         0.1248    0.1096     3.9481 f
  core/If/n206 (net)                            2                 0.0000     3.9481 f
  core/If/U200/A1 (LVT_OAI21HDV4)                       0.1248    0.0000     3.9481 f
  core/If/U200/ZN (LVT_OAI21HDV4)                       0.1540    0.1181     4.0662 r
  core/If/n199 (net)                            2                 0.0000     4.0662 r
  core/If/U204/A1 (LVT_AOI21HDV4)                       0.1540    0.0000     4.0662 r
  core/If/U204/ZN (LVT_AOI21HDV4)                       0.0845    0.0759     4.1422 f
  core/If/n193 (net)                            2                 0.0000     4.1422 f
  core/If/U58/A1 (LVT_OAI21HDV2)                        0.0845    0.0000     4.1422 f
  core/If/U58/ZN (LVT_OAI21HDV2)                        0.2221    0.1469     4.2891 r
  core/If/n185 (net)                            2                 0.0000     4.2891 r
  core/If/U210/A1 (LVT_AOI21HDV4)                       0.2221    0.0000     4.2891 r
  core/If/U210/ZN (LVT_AOI21HDV4)                       0.1059    0.0924     4.3814 f
  core/If/n179 (net)                            2                 0.0000     4.3814 f
  core/If/U212/A1 (LVT_OAI21HDV4)                       0.1059    0.0000     4.3814 f
  core/If/U212/ZN (LVT_OAI21HDV4)                       0.1160    0.0918     4.4732 r
  core/If/n171 (net)                            1                 0.0000     4.4732 r
  core/If/U251/CI (LVT_AD1HDV1)                         0.1160    0.0000     4.4732 r
  core/If/U251/CO (LVT_AD1HDV1)                         0.1496    0.2123     4.6855 r
  core/If/n168 (net)                            2                 0.0000     4.6855 r
  core/If/U6/A1 (LVT_NAND2HDV2)                         0.1496    0.0000     4.6855 r
  core/If/U6/ZN (LVT_NAND2HDV2)                         0.1055    0.0893     4.7748 f
  core/If/n164 (net)                            2                 0.0000     4.7748 f
  core/If/U214/A1 (LVT_NOR2HDV4)                        0.1055    0.0000     4.7748 f
  core/If/U214/ZN (LVT_NOR2HDV4)                        0.1036    0.0798     4.8546 r
  core/If/n161 (net)                            1                 0.0000     4.8546 r
  core/If/U37/B (LVT_ADH1HDV2)                          0.1036    0.0000     4.8546 r
  core/If/U37/CO (LVT_ADH1HDV2)                         0.0697    0.1175     4.9721 r
  core/If/n158 (net)                            2                 0.0000     4.9721 r
  core/If/U57/A1 (LVT_AND2HDV2)                         0.0697    0.0000     4.9721 r
  core/If/U57/Z (LVT_AND2HDV2)                          0.0719    0.1174     5.0895 r
  core/If/n5 (net)                              1                 0.0000     5.0895 r
  core/If/U61/B (LVT_ADH1HDV1)                          0.0719    0.0000     5.0895 r
  core/If/U61/CO (LVT_ADH1HDV1)                         0.0912    0.1352     5.2248 r
  core/If/n115 (net)                            1                 0.0000     5.2248 r
  core/If/U36/B (LVT_ADH1HDV1)                          0.0912    0.0000     5.2248 r
  core/If/U36/CO (LVT_ADH1HDV1)                         0.0892    0.1378     5.3626 r
  core/If/n112 (net)                            2                 0.0000     5.3626 r
  core/If/U55/A1 (LVT_AND2HDV2)                         0.0892    0.0000     5.3626 r
  core/If/U55/Z (LVT_AND2HDV2)                          0.0818    0.1274     5.4900 r
  core/If/n3 (net)                              1                 0.0000     5.4900 r
  core/If/U21/B (LVT_ADH1HDV2)                          0.0818    0.0000     5.4900 r
  core/If/U21/CO (LVT_ADH1HDV2)                         0.0697    0.1134     5.6034 r
  core/If/n105 (net)                            2                 0.0000     5.6034 r
  core/If/U54/A1 (LVT_AND2HDV2)                         0.0697    0.0000     5.6034 r
  core/If/U54/Z (LVT_AND2HDV2)                          0.0818    0.1234     5.7268 r
  core/If/n2 (net)                              1                 0.0000     5.7268 r
  core/If/U13/B (LVT_ADH1HDV2)                          0.0818    0.0000     5.7268 r
  core/If/U13/CO (LVT_ADH1HDV2)                         0.0698    0.1134     5.8402 r
  core/If/n98 (net)                             2                 0.0000     5.8402 r
  core/If/U56/A1 (LVT_AND2HDV2)                         0.0698    0.0000     5.8402 r
  core/If/U56/Z (LVT_AND2HDV2)                          0.0629    0.1112     5.9515 r
  core/If/n4 (net)                              1                 0.0000     5.9515 r
  core/If/U215/A1 (LVT_XOR2HDV2)                        0.0629    0.0000     5.9515 r
  core/If/U215/Z (LVT_XOR2HDV2)                         0.0672    0.1299     6.0814 f
  core/If/n83 (net)                             1                 0.0000     6.0814 f
  core/If/U216/B1 (LVT_AOI22HDV2)                       0.0672    0.0000     6.0814 f
  core/If/U216/ZN (LVT_AOI22HDV2)                       0.1674    0.0858     6.1672 r
  core/If/n84 (net)                             1                 0.0000     6.1672 r
  core/If/U217/B (LVT_IOA21HDV2)                        0.1674    0.0000     6.1672 r
  core/If/U217/ZN (LVT_IOA21HDV2)                       0.0593    0.0549     6.2221 f
  core/If/n120 (net)                            1                 0.0000     6.2221 f
  core/If/PC_reg_31_/D (LVT_DQHDV4)                     0.0593    0.0000     6.2221 f
  data arrival time                                                          6.2221
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/If/PC_reg_31_/CK (LVT_DQHDV4)                              0.0000     6.3500 r
  library setup time                                             -0.1260     6.2240
  data required time                                                         6.2240
  ------------------------------------------------------------------------------------
  data required time                                                         6.2240
  data arrival time                                                         -6.2221
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0018
  Startpoint: core/ExReg/reg_issue_rf_raddr2_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/WbReg/reg_alu_out_reg_62_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/ExReg/reg_issue_rf_raddr2_reg_1_/CK (LVT_DHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/ExReg/reg_issue_rf_raddr2_reg_1_/Q (LVT_DHDV1)   0.0756    0.2347     0.2347 f
  core/ExReg/io_out_issue_rf_raddr2[1] (net)
                                                1                 0.0000     0.2347 f
  core/ExReg/io_out_issue_rf_raddr2[1] (ysyx_210232_PipelineReg_1_0)
                                                                  0.0000     0.2347 f
  core/ExReg_io_out_issue_rf_raddr2[1] (net)                      0.0000     0.2347 f
  core/Ex/io_issue_rf_raddr2[1] (ysyx_210232_EXU_0)               0.0000     0.2347 f
  core/Ex/io_issue_rf_raddr2[1] (net)                             0.0000     0.2347 f
  core/Ex/U8/I (LVT_BUFHDV2)                            0.0756    0.0000     0.2347 f
  core/Ex/U8/Z (LVT_BUFHDV2)                            0.0861    0.1390     0.3737 f
  core/Ex/io_rf_raddr2[1] (net)                 6                 0.0000     0.3737 f
  core/Ex/io_rf_raddr2[1] (ysyx_210232_EXU_0)                     0.0000     0.3737 f
  core/Ex_io_rf_raddr2[1] (net)                                   0.0000     0.3737 f
  core/Rf/io_raddr2[1] (ysyx_210232_regfile_0)                    0.0000     0.3737 f
  core/Rf/io_raddr2[1] (net)                                      0.0000     0.3737 f
  core/Rf/U440/A2 (LVT_NAND2HDV1)                       0.0861    0.0000     0.3737 f
  core/Rf/U440/ZN (LVT_NAND2HDV1)                       0.0763    0.0667     0.4404 r
  core/Rf/n129 (net)                            2                 0.0000     0.4404 r
  core/Rf/U368/A2 (LVT_OR2HDV2)                         0.0763    0.0000     0.4404 r
  core/Rf/U368/Z (LVT_OR2HDV2)                          0.2456    0.2139     0.6543 r
  core/Rf/n147 (net)                            4                 0.0000     0.6543 r
  core/Rf/U339/A1 (LVT_NOR2HDV4)                        0.2456    0.0000     0.6543 r
  core/Rf/U339/ZN (LVT_NOR2HDV4)                        0.1557    0.1321     0.7863 f
  core/Rf/n2170 (net)                          19                 0.0000     0.7863 f
  core/Rf/U338/I (LVT_BUFHDV4)                          0.1557    0.0000     0.7863 f
  core/Rf/U338/Z (LVT_BUFHDV4)                          0.2581    0.2603     1.0467 f
  core/Rf/n1371 (net)                          46                 0.0000     1.0467 f
  core/Rf/U2874/A1 (LVT_AOI22HDV1)                      0.2581    0.0000     1.0467 f
  core/Rf/U2874/ZN (LVT_AOI22HDV1)                      0.1767    0.1515     1.1982 r
  core/Rf/n2461 (net)                           1                 0.0000     1.1982 r
  core/Rf/U2878/A1 (LVT_NAND4HDV1)                      0.1767    0.0000     1.1982 r
  core/Rf/U2878/ZN (LVT_NAND4HDV1)                      0.1285    0.1035     1.3016 f
  core/Rf/n2467 (net)                           1                 0.0000     1.3016 f
  core/Rf/U2884/A3 (LVT_OR4HDV1)                        0.1285    0.0000     1.3016 f
  core/Rf/U2884/Z (LVT_OR4HDV1)                         0.1064    0.3775     1.6792 f
  core/Rf/io_rdata2[3] (net)                    1                 0.0000     1.6792 f
  core/Rf/io_rdata2[3] (ysyx_210232_regfile_0)                    0.0000     1.6792 f
  core/Rf_io_rdata2[3] (net)                                      0.0000     1.6792 f
  core/U16/I1 (LVT_MUX2HDV1)                            0.1064    0.0000     1.6792 f
  core/U16/Z (LVT_MUX2HDV1)                             0.0779    0.1957     1.8749 f
  core/Ex_io_rf_rdata2[3] (net)                 1                 0.0000     1.8749 f
  core/Ex/io_rf_rdata2[3] (ysyx_210232_EXU_0)                     0.0000     1.8749 f
  core/Ex/io_rf_rdata2[3] (net)                                   0.0000     1.8749 f
  core/Ex/U606/A1 (LVT_AOI21HDV2)                       0.0779    0.0000     1.8749 f
  core/Ex/U606/ZN (LVT_AOI21HDV2)                       0.1900    0.1231     1.9980 r
  core/Ex/n224 (net)                            3                 0.0000     1.9980 r
  core/Ex/U795/A1 (LVT_NOR2HDV1)                        0.1900    0.0000     1.9980 r
  core/Ex/U795/ZN (LVT_NOR2HDV1)                        0.1317    0.0751     2.0730 f
  core/Ex/n225 (net)                            1                 0.0000     2.0730 f
  core/Ex/alu/io_op2[3] (ysyx_210232_ALU_0)                       0.0000     2.0730 f
  core/Ex/alu/io_op2[3] (net)                                     0.0000     2.0730 f
  core/Ex/alu/U25/I (LVT_INHDV4)                        0.1317    0.0000     2.0730 f
  core/Ex/alu/U25/ZN (LVT_INHDV4)                       0.2802    0.1886     2.2616 r
  core/Ex/alu/n1695 (net)                      31                 0.0000     2.2616 r
  core/Ex/alu/U123/I (LVT_INHDV4)                       0.2802    0.0000     2.2616 r
  core/Ex/alu/U123/ZN (LVT_INHDV4)                      0.1515    0.1300     2.3916 f
  core/Ex/alu/n1556 (net)                      18                 0.0000     2.3916 f
  core/Ex/alu/U127/A1 (LVT_XOR2HDV1)                    0.1515    0.0000     2.3916 f
  core/Ex/alu/U127/Z (LVT_XOR2HDV1)                     0.0988    0.2046     2.5961 r
  core/Ex/alu/n32 (net)                         2                 0.0000     2.5961 r
  core/Ex/alu/U128/A1 (LVT_NOR2HDV1)                    0.0988    0.0000     2.5961 r
  core/Ex/alu/U128/ZN (LVT_NOR2HDV1)                    0.1331    0.0632     2.6593 f
  core/Ex/alu/n604 (net)                        3                 0.0000     2.6593 f
  core/Ex/alu/U143/A1 (LVT_OAI21HDV1)                   0.1331    0.0000     2.6593 f
  core/Ex/alu/U143/ZN (LVT_OAI21HDV1)                   0.1530    0.1188     2.7782 r
  core/Ex/alu/n33 (net)                         1                 0.0000     2.7782 r
  core/Ex/alu/U59/B (LVT_AOI21HDV1)                     0.1530    0.0000     2.7782 r
  core/Ex/alu/U59/ZN (LVT_AOI21HDV1)                    0.1151    0.0624     2.8406 f
  core/Ex/alu/n431 (net)                        2                 0.0000     2.8406 f
  core/Ex/alu/U163/A1 (LVT_OAI21HDV1)                   0.1151    0.0000     2.8406 f
  core/Ex/alu/U163/ZN (LVT_OAI21HDV1)                   0.1925    0.1386     2.9792 r
  core/Ex/alu/n234 (net)                        2                 0.0000     2.9792 r
  core/Ex/alu/U191/A1 (LVT_AOI21HDV1)                   0.1925    0.0000     2.9792 r
  core/Ex/alu/U191/ZN (LVT_AOI21HDV1)                   0.1203    0.1060     3.0851 f
  core/Ex/alu/n157 (net)                        2                 0.0000     3.0851 f
  core/Ex/alu/U411/A1 (LVT_OAI21HDV1)                   0.1203    0.0000     3.0851 f
  core/Ex/alu/U411/ZN (LVT_OAI21HDV1)                   0.2068    0.1478     3.2329 r
  core/Ex/alu/n1730 (net)                       2                 0.0000     3.2329 r
  core/Ex/alu/U461/A1 (LVT_AOI21HDV2)                   0.2068    0.0000     3.2329 r
  core/Ex/alu/U461/ZN (LVT_AOI21HDV2)                   0.1328    0.1175     3.3504 f
  core/Ex/alu/n2030 (net)                       2                 0.0000     3.3504 f
  core/Ex/alu/U465/A1 (LVT_OAI21HDV4)                   0.1328    0.0000     3.3504 f
  core/Ex/alu/U465/ZN (LVT_OAI21HDV4)                   0.1365    0.1093     3.4597 r
  core/Ex/alu/n2053 (net)                       2                 0.0000     3.4597 r
  core/Ex/alu/U470/A1 (LVT_AOI21HDV2)                   0.1365    0.0000     3.4597 r
  core/Ex/alu/U470/ZN (LVT_AOI21HDV2)                   0.1041    0.0905     3.5502 f
  core/Ex/alu/n2107 (net)                       2                 0.0000     3.5502 f
  core/Ex/alu/U121/A1 (LVT_OAI21HDV2)                   0.1041    0.0000     3.5502 f
  core/Ex/alu/U121/ZN (LVT_OAI21HDV2)                   0.1855    0.1308     3.6811 r
  core/Ex/alu/n534 (net)                        2                 0.0000     3.6811 r
  core/Ex/alu/U15/A1 (LVT_AOI21HDV2)                    0.1855    0.0000     3.6811 r
  core/Ex/alu/U15/ZN (LVT_AOI21HDV2)                    0.1130    0.1010     3.7820 f
  core/Ex/alu/n2117 (net)                       2                 0.0000     3.7820 f
  core/Ex/alu/U120/A1 (LVT_OAI21HDV2)                   0.1130    0.0000     3.7820 f
  core/Ex/alu/U120/ZN (LVT_OAI21HDV2)                   0.1868    0.1332     3.9152 r
  core/Ex/alu/n576 (net)                        2                 0.0000     3.9152 r
  core/Ex/alu/U1091/A1 (LVT_AOI21HDV2)                  0.1868    0.0000     3.9152 r
  core/Ex/alu/U1091/ZN (LVT_AOI21HDV2)                  0.1133    0.1011     4.0164 f
  core/Ex/alu/n2140 (net)                       2                 0.0000     4.0164 f
  core/Ex/alu/U1095/A1 (LVT_OAI21HDV2)                  0.1133    0.0000     4.0164 f
  core/Ex/alu/U1095/ZN (LVT_OAI21HDV2)                  0.1868    0.1332     4.1496 r
  core/Ex/alu/n2163 (net)                       2                 0.0000     4.1496 r
  core/Ex/alu/U122/A1 (LVT_AOI21HDV2)                   0.1868    0.0000     4.1496 r
  core/Ex/alu/U122/ZN (LVT_AOI21HDV2)                   0.1284    0.1145     4.2641 f
  core/Ex/alu/n1220 (net)                       2                 0.0000     4.2641 f
  core/Ex/alu/U1694/A1 (LVT_OAI21HDV4)                  0.1284    0.0000     4.2641 f
  core/Ex/alu/U1694/ZN (LVT_OAI21HDV4)                  0.1417    0.1116     4.3757 r
  core/Ex/alu/n2185 (net)                       2                 0.0000     4.3757 r
  core/Ex/alu/U1699/A1 (LVT_AOI21HDV4)                  0.1417    0.0000     4.3757 r
  core/Ex/alu/U1699/ZN (LVT_AOI21HDV4)                  0.0901    0.0799     4.4556 f
  core/Ex/alu/n2219 (net)                       2                 0.0000     4.4556 f
  core/Ex/alu/U1702/A1 (LVT_OAI21HDV4)                  0.0901    0.0000     4.4556 f
  core/Ex/alu/U1702/ZN (LVT_OAI21HDV4)                  0.1573    0.1092     4.5648 r
  core/Ex/alu/n2246 (net)                       2                 0.0000     4.5648 r
  core/Ex/alu/U33/A1 (LVT_AOI21HDV4)                    0.1573    0.0000     4.5648 r
  core/Ex/alu/U33/ZN (LVT_AOI21HDV4)                    0.0932    0.0830     4.6478 f
  core/Ex/alu/n2273 (net)                       2                 0.0000     4.6478 f
  core/Ex/alu/U1709/A1 (LVT_OAI21HDV4)                  0.0932    0.0000     4.6478 f
  core/Ex/alu/U1709/ZN (LVT_OAI21HDV4)                  0.1572    0.1100     4.7578 r
  core/Ex/alu/n2301 (net)                       2                 0.0000     4.7578 r
  core/Ex/alu/U34/A1 (LVT_AOI21HDV4)                    0.1572    0.0000     4.7578 r
  core/Ex/alu/U34/ZN (LVT_AOI21HDV4)                    0.0932    0.0830     4.8408 f
  core/Ex/alu/n2332 (net)                       2                 0.0000     4.8408 f
  core/Ex/alu/U1716/A1 (LVT_OAI21HDV4)                  0.0932    0.0000     4.8408 f
  core/Ex/alu/U1716/ZN (LVT_OAI21HDV4)                  0.1578    0.1100     4.9508 r
  core/Ex/alu/n1239 (net)                       2                 0.0000     4.9508 r
  core/Ex/alu/U1728/A1 (LVT_AOI21HDV4)                  0.1578    0.0000     4.9508 r
  core/Ex/alu/U1728/ZN (LVT_AOI21HDV4)                  0.0853    0.0767     5.0274 f
  core/Ex/alu/n2360 (net)                       2                 0.0000     5.0274 f
  core/Ex/alu/U1731/A1 (LVT_OAI21HDV2)                  0.0853    0.0000     5.0274 f
  core/Ex/alu/U1731/ZN (LVT_OAI21HDV2)                  0.1485    0.1051     5.1325 r
  core/Ex/alu/n2389 (net)                       1                 0.0000     5.1325 r
  core/Ex/alu/U2578/CI (LVT_AD1HDV1)                    0.1485    0.0000     5.1325 r
  core/Ex/alu/U2578/CO (LVT_AD1HDV1)                    0.1267    0.2017     5.3342 r
  core/Ex/alu/n2426 (net)                       1                 0.0000     5.3342 r
  core/Ex/alu/U2596/CI (LVT_AD1HDV1)                    0.1267    0.0000     5.3342 r
  core/Ex/alu/U2596/CO (LVT_AD1HDV1)                    0.1324    0.2011     5.5353 r
  core/Ex/alu/n2460 (net)                       1                 0.0000     5.5353 r
  core/Ex/alu/U2610/CI (LVT_AD1HDV2)                    0.1324    0.0000     5.5353 r
  core/Ex/alu/U2610/S (LVT_AD1HDV2)                     0.1026    0.1736     5.7090 f
  core/Ex/alu/n1263 (net)                       1                 0.0000     5.7090 f
  core/Ex/alu/U119/A1 (LVT_IOA21HDV1)                   0.1026    0.0000     5.7090 f
  core/Ex/alu/U119/ZN (LVT_IOA21HDV1)                   0.0845    0.1522     5.8611 f
  core/Ex/alu/n1265 (net)                       1                 0.0000     5.8611 f
  core/Ex/alu/U118/A1 (LVT_NAND2HDV1)                   0.0845    0.0000     5.8611 f
  core/Ex/alu/U118/ZN (LVT_NAND2HDV1)                   0.0853    0.0526     5.9137 r
  core/Ex/alu/n1266 (net)                       1                 0.0000     5.9137 r
  core/Ex/alu/U117/B (LVT_OAI211HDV1)                   0.0853    0.0000     5.9137 r
  core/Ex/alu/U117/ZN (LVT_OAI211HDV1)                  0.1141    0.0826     5.9963 f
  core/Ex/alu/io_out[62] (net)                  1                 0.0000     5.9963 f
  core/Ex/alu/io_out[62] (ysyx_210232_ALU_0)                      0.0000     5.9963 f
  core/Ex/io_alu_out[62] (net)                                    0.0000     5.9963 f
  core/Ex/io_alu_out[62] (ysyx_210232_EXU_0)                      0.0000     5.9963 f
  core/Ex_io_alu_out[62] (net)                                    0.0000     5.9963 f
  core/WbReg/io_in_alu_out[62] (ysyx_210232_PipelineReg_2_0)      0.0000     5.9963 f
  core/WbReg/io_in_alu_out[62] (net)                              0.0000     5.9963 f
  core/WbReg/U120/B1 (LVT_AO22HDV1)                     0.1141    0.0000     5.9963 f
  core/WbReg/U120/Z (LVT_AO22HDV1)                      0.0732    0.2027     6.1989 f
  core/WbReg/n194 (net)                         1                 0.0000     6.1989 f
  core/WbReg/reg_alu_out_reg_62_/D (LVT_DQHDV1)         0.0732    0.0000     6.1989 f
  data arrival time                                                          6.1989
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/WbReg/reg_alu_out_reg_62_/CK (LVT_DQHDV1)                  0.0000     6.3500 r
  library setup time                                             -0.1486     6.2014
  data required time                                                         6.2014
  ------------------------------------------------------------------------------------
  data required time                                                         6.2014
  data arrival time                                                         -6.1989
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0024
  Startpoint: core/ExReg/reg_issue_rf_raddr2_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/WbReg/reg_alu_out_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/ExReg/reg_issue_rf_raddr2_reg_1_/CK (LVT_DHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/ExReg/reg_issue_rf_raddr2_reg_1_/Q (LVT_DHDV1)   0.0756    0.2347     0.2347 f
  core/ExReg/io_out_issue_rf_raddr2[1] (net)
                                                1                 0.0000     0.2347 f
  core/ExReg/io_out_issue_rf_raddr2[1] (ysyx_210232_PipelineReg_1_0)
                                                                  0.0000     0.2347 f
  core/ExReg_io_out_issue_rf_raddr2[1] (net)                      0.0000     0.2347 f
  core/Ex/io_issue_rf_raddr2[1] (ysyx_210232_EXU_0)               0.0000     0.2347 f
  core/Ex/io_issue_rf_raddr2[1] (net)                             0.0000     0.2347 f
  core/Ex/U8/I (LVT_BUFHDV2)                            0.0756    0.0000     0.2347 f
  core/Ex/U8/Z (LVT_BUFHDV2)                            0.0861    0.1390     0.3737 f
  core/Ex/io_rf_raddr2[1] (net)                 6                 0.0000     0.3737 f
  core/Ex/io_rf_raddr2[1] (ysyx_210232_EXU_0)                     0.0000     0.3737 f
  core/Ex_io_rf_raddr2[1] (net)                                   0.0000     0.3737 f
  core/Rf/io_raddr2[1] (ysyx_210232_regfile_0)                    0.0000     0.3737 f
  core/Rf/io_raddr2[1] (net)                                      0.0000     0.3737 f
  core/Rf/U440/A2 (LVT_NAND2HDV1)                       0.0861    0.0000     0.3737 f
  core/Rf/U440/ZN (LVT_NAND2HDV1)                       0.0763    0.0667     0.4404 r
  core/Rf/n129 (net)                            2                 0.0000     0.4404 r
  core/Rf/U368/A2 (LVT_OR2HDV2)                         0.0763    0.0000     0.4404 r
  core/Rf/U368/Z (LVT_OR2HDV2)                          0.2456    0.2139     0.6543 r
  core/Rf/n147 (net)                            4                 0.0000     0.6543 r
  core/Rf/U339/A1 (LVT_NOR2HDV4)                        0.2456    0.0000     0.6543 r
  core/Rf/U339/ZN (LVT_NOR2HDV4)                        0.1557    0.1321     0.7863 f
  core/Rf/n2170 (net)                          19                 0.0000     0.7863 f
  core/Rf/U338/I (LVT_BUFHDV4)                          0.1557    0.0000     0.7863 f
  core/Rf/U338/Z (LVT_BUFHDV4)                          0.2581    0.2603     1.0467 f
  core/Rf/n1371 (net)                          46                 0.0000     1.0467 f
  core/Rf/U2874/A1 (LVT_AOI22HDV1)                      0.2581    0.0000     1.0467 f
  core/Rf/U2874/ZN (LVT_AOI22HDV1)                      0.1767    0.1515     1.1982 r
  core/Rf/n2461 (net)                           1                 0.0000     1.1982 r
  core/Rf/U2878/A1 (LVT_NAND4HDV1)                      0.1767    0.0000     1.1982 r
  core/Rf/U2878/ZN (LVT_NAND4HDV1)                      0.1285    0.1035     1.3016 f
  core/Rf/n2467 (net)                           1                 0.0000     1.3016 f
  core/Rf/U2884/A3 (LVT_OR4HDV1)                        0.1285    0.0000     1.3016 f
  core/Rf/U2884/Z (LVT_OR4HDV1)                         0.1064    0.3775     1.6792 f
  core/Rf/io_rdata2[3] (net)                    1                 0.0000     1.6792 f
  core/Rf/io_rdata2[3] (ysyx_210232_regfile_0)                    0.0000     1.6792 f
  core/Rf_io_rdata2[3] (net)                                      0.0000     1.6792 f
  core/U16/I1 (LVT_MUX2HDV1)                            0.1064    0.0000     1.6792 f
  core/U16/Z (LVT_MUX2HDV1)                             0.0779    0.1957     1.8749 f
  core/Ex_io_rf_rdata2[3] (net)                 1                 0.0000     1.8749 f
  core/Ex/io_rf_rdata2[3] (ysyx_210232_EXU_0)                     0.0000     1.8749 f
  core/Ex/io_rf_rdata2[3] (net)                                   0.0000     1.8749 f
  core/Ex/U606/A1 (LVT_AOI21HDV2)                       0.0779    0.0000     1.8749 f
  core/Ex/U606/ZN (LVT_AOI21HDV2)                       0.1900    0.1231     1.9980 r
  core/Ex/n224 (net)                            3                 0.0000     1.9980 r
  core/Ex/U795/A1 (LVT_NOR2HDV1)                        0.1900    0.0000     1.9980 r
  core/Ex/U795/ZN (LVT_NOR2HDV1)                        0.1317    0.0751     2.0730 f
  core/Ex/n225 (net)                            1                 0.0000     2.0730 f
  core/Ex/alu/io_op2[3] (ysyx_210232_ALU_0)                       0.0000     2.0730 f
  core/Ex/alu/io_op2[3] (net)                                     0.0000     2.0730 f
  core/Ex/alu/U25/I (LVT_INHDV4)                        0.1317    0.0000     2.0730 f
  core/Ex/alu/U25/ZN (LVT_INHDV4)                       0.2802    0.1886     2.2616 r
  core/Ex/alu/n1695 (net)                      31                 0.0000     2.2616 r
  core/Ex/alu/U123/I (LVT_INHDV4)                       0.2802    0.0000     2.2616 r
  core/Ex/alu/U123/ZN (LVT_INHDV4)                      0.1515    0.1300     2.3916 f
  core/Ex/alu/n1556 (net)                      18                 0.0000     2.3916 f
  core/Ex/alu/U127/A1 (LVT_XOR2HDV1)                    0.1515    0.0000     2.3916 f
  core/Ex/alu/U127/Z (LVT_XOR2HDV1)                     0.0988    0.2046     2.5961 r
  core/Ex/alu/n32 (net)                         2                 0.0000     2.5961 r
  core/Ex/alu/U128/A1 (LVT_NOR2HDV1)                    0.0988    0.0000     2.5961 r
  core/Ex/alu/U128/ZN (LVT_NOR2HDV1)                    0.1331    0.0632     2.6593 f
  core/Ex/alu/n604 (net)                        3                 0.0000     2.6593 f
  core/Ex/alu/U143/A1 (LVT_OAI21HDV1)                   0.1331    0.0000     2.6593 f
  core/Ex/alu/U143/ZN (LVT_OAI21HDV1)                   0.1530    0.1188     2.7782 r
  core/Ex/alu/n33 (net)                         1                 0.0000     2.7782 r
  core/Ex/alu/U59/B (LVT_AOI21HDV1)                     0.1530    0.0000     2.7782 r
  core/Ex/alu/U59/ZN (LVT_AOI21HDV1)                    0.1151    0.0624     2.8406 f
  core/Ex/alu/n431 (net)                        2                 0.0000     2.8406 f
  core/Ex/alu/U163/A1 (LVT_OAI21HDV1)                   0.1151    0.0000     2.8406 f
  core/Ex/alu/U163/ZN (LVT_OAI21HDV1)                   0.1925    0.1386     2.9792 r
  core/Ex/alu/n234 (net)                        2                 0.0000     2.9792 r
  core/Ex/alu/U191/A1 (LVT_AOI21HDV1)                   0.1925    0.0000     2.9792 r
  core/Ex/alu/U191/ZN (LVT_AOI21HDV1)                   0.1203    0.1060     3.0851 f
  core/Ex/alu/n157 (net)                        2                 0.0000     3.0851 f
  core/Ex/alu/U411/A1 (LVT_OAI21HDV1)                   0.1203    0.0000     3.0851 f
  core/Ex/alu/U411/ZN (LVT_OAI21HDV1)                   0.2068    0.1478     3.2329 r
  core/Ex/alu/n1730 (net)                       2                 0.0000     3.2329 r
  core/Ex/alu/U461/A1 (LVT_AOI21HDV2)                   0.2068    0.0000     3.2329 r
  core/Ex/alu/U461/ZN (LVT_AOI21HDV2)                   0.1328    0.1175     3.3504 f
  core/Ex/alu/n2030 (net)                       2                 0.0000     3.3504 f
  core/Ex/alu/U465/A1 (LVT_OAI21HDV4)                   0.1328    0.0000     3.3504 f
  core/Ex/alu/U465/ZN (LVT_OAI21HDV4)                   0.1365    0.1093     3.4597 r
  core/Ex/alu/n2053 (net)                       2                 0.0000     3.4597 r
  core/Ex/alu/U470/A1 (LVT_AOI21HDV2)                   0.1365    0.0000     3.4597 r
  core/Ex/alu/U470/ZN (LVT_AOI21HDV2)                   0.1041    0.0905     3.5502 f
  core/Ex/alu/n2107 (net)                       2                 0.0000     3.5502 f
  core/Ex/alu/U121/A1 (LVT_OAI21HDV2)                   0.1041    0.0000     3.5502 f
  core/Ex/alu/U121/ZN (LVT_OAI21HDV2)                   0.1855    0.1308     3.6811 r
  core/Ex/alu/n534 (net)                        2                 0.0000     3.6811 r
  core/Ex/alu/U15/A1 (LVT_AOI21HDV2)                    0.1855    0.0000     3.6811 r
  core/Ex/alu/U15/ZN (LVT_AOI21HDV2)                    0.1130    0.1010     3.7820 f
  core/Ex/alu/n2117 (net)                       2                 0.0000     3.7820 f
  core/Ex/alu/U120/A1 (LVT_OAI21HDV2)                   0.1130    0.0000     3.7820 f
  core/Ex/alu/U120/ZN (LVT_OAI21HDV2)                   0.1868    0.1332     3.9152 r
  core/Ex/alu/n576 (net)                        2                 0.0000     3.9152 r
  core/Ex/alu/U1091/A1 (LVT_AOI21HDV2)                  0.1868    0.0000     3.9152 r
  core/Ex/alu/U1091/ZN (LVT_AOI21HDV2)                  0.1133    0.1011     4.0164 f
  core/Ex/alu/n2140 (net)                       2                 0.0000     4.0164 f
  core/Ex/alu/U1095/A1 (LVT_OAI21HDV2)                  0.1133    0.0000     4.0164 f
  core/Ex/alu/U1095/ZN (LVT_OAI21HDV2)                  0.1868    0.1332     4.1496 r
  core/Ex/alu/n2163 (net)                       2                 0.0000     4.1496 r
  core/Ex/alu/U122/A1 (LVT_AOI21HDV2)                   0.1868    0.0000     4.1496 r
  core/Ex/alu/U122/ZN (LVT_AOI21HDV2)                   0.1284    0.1145     4.2641 f
  core/Ex/alu/n1220 (net)                       2                 0.0000     4.2641 f
  core/Ex/alu/U1694/A1 (LVT_OAI21HDV4)                  0.1284    0.0000     4.2641 f
  core/Ex/alu/U1694/ZN (LVT_OAI21HDV4)                  0.1417    0.1116     4.3757 r
  core/Ex/alu/n2185 (net)                       2                 0.0000     4.3757 r
  core/Ex/alu/U1699/A1 (LVT_AOI21HDV4)                  0.1417    0.0000     4.3757 r
  core/Ex/alu/U1699/ZN (LVT_AOI21HDV4)                  0.0901    0.0799     4.4556 f
  core/Ex/alu/n2219 (net)                       2                 0.0000     4.4556 f
  core/Ex/alu/U1702/A1 (LVT_OAI21HDV4)                  0.0901    0.0000     4.4556 f
  core/Ex/alu/U1702/ZN (LVT_OAI21HDV4)                  0.1573    0.1092     4.5648 r
  core/Ex/alu/n2246 (net)                       2                 0.0000     4.5648 r
  core/Ex/alu/U33/A1 (LVT_AOI21HDV4)                    0.1573    0.0000     4.5648 r
  core/Ex/alu/U33/ZN (LVT_AOI21HDV4)                    0.0932    0.0830     4.6478 f
  core/Ex/alu/n2273 (net)                       2                 0.0000     4.6478 f
  core/Ex/alu/U1709/A1 (LVT_OAI21HDV4)                  0.0932    0.0000     4.6478 f
  core/Ex/alu/U1709/ZN (LVT_OAI21HDV4)                  0.1572    0.1100     4.7578 r
  core/Ex/alu/n2301 (net)                       2                 0.0000     4.7578 r
  core/Ex/alu/U34/A1 (LVT_AOI21HDV4)                    0.1572    0.0000     4.7578 r
  core/Ex/alu/U34/ZN (LVT_AOI21HDV4)                    0.0932    0.0830     4.8408 f
  core/Ex/alu/n2332 (net)                       2                 0.0000     4.8408 f
  core/Ex/alu/U1716/A1 (LVT_OAI21HDV4)                  0.0932    0.0000     4.8408 f
  core/Ex/alu/U1716/ZN (LVT_OAI21HDV4)                  0.1578    0.1100     4.9508 r
  core/Ex/alu/n1239 (net)                       2                 0.0000     4.9508 r
  core/Ex/alu/U1728/A1 (LVT_AOI21HDV4)                  0.1578    0.0000     4.9508 r
  core/Ex/alu/U1728/ZN (LVT_AOI21HDV4)                  0.0853    0.0767     5.0274 f
  core/Ex/alu/n2360 (net)                       2                 0.0000     5.0274 f
  core/Ex/alu/U1731/A1 (LVT_OAI21HDV2)                  0.0853    0.0000     5.0274 f
  core/Ex/alu/U1731/ZN (LVT_OAI21HDV2)                  0.1485    0.1051     5.1325 r
  core/Ex/alu/n2389 (net)                       1                 0.0000     5.1325 r
  core/Ex/alu/U2578/CI (LVT_AD1HDV1)                    0.1485    0.0000     5.1325 r
  core/Ex/alu/U2578/CO (LVT_AD1HDV1)                    0.1267    0.2017     5.3342 r
  core/Ex/alu/n2426 (net)                       1                 0.0000     5.3342 r
  core/Ex/alu/U2596/CI (LVT_AD1HDV1)                    0.1267    0.0000     5.3342 r
  core/Ex/alu/U2596/CO (LVT_AD1HDV1)                    0.1324    0.2011     5.5353 r
  core/Ex/alu/n2460 (net)                       1                 0.0000     5.5353 r
  core/Ex/alu/U2610/CI (LVT_AD1HDV2)                    0.1324    0.0000     5.5353 r
  core/Ex/alu/U2610/CO (LVT_AD1HDV2)                    0.1154    0.1801     5.7154 r
  core/Ex/alu/n2464 (net)                       1                 0.0000     5.7154 r
  core/Ex/alu/U2613/A1 (LVT_XOR2HDV2)                   0.1154    0.0000     5.7154 r
  core/Ex/alu/U2613/Z (LVT_XOR2HDV2)                    0.0681    0.1454     5.8608 f
  core/Ex/alu/n2498 (net)                       1                 0.0000     5.8608 f
  core/Ex/alu/U2624/A1 (LVT_AOI21HDV2)                  0.0681    0.0000     5.8608 f
  core/Ex/alu/U2624/ZN (LVT_AOI21HDV2)                  0.1497    0.0889     5.9497 r
  core/Ex/alu/n2504 (net)                       1                 0.0000     5.9497 r
  core/Ex/alu/U2628/A1 (LVT_OAI211HDV2)                 0.1497    0.0000     5.9497 r
  core/Ex/alu/U2628/ZN (LVT_OAI211HDV2)                 0.1214    0.0869     6.0366 f
  core/Ex/alu/io_out[63] (net)                  1                 0.0000     6.0366 f
  core/Ex/alu/io_out[63] (ysyx_210232_ALU_0)                      0.0000     6.0366 f
  core/Ex/io_alu_out[63] (net)                                    0.0000     6.0366 f
  core/Ex/io_alu_out[63] (ysyx_210232_EXU_0)                      0.0000     6.0366 f
  core/Ex_io_alu_out[63] (net)                                    0.0000     6.0366 f
  core/WbReg/io_in_alu_out[63] (ysyx_210232_PipelineReg_2_0)      0.0000     6.0366 f
  core/WbReg/io_in_alu_out[63] (net)                              0.0000     6.0366 f
  core/WbReg/U142/B1 (LVT_AO22HDV2)                     0.1214    0.0000     6.0366 f
  core/WbReg/U142/Z (LVT_AO22HDV2)                      0.0645    0.1832     6.2198 f
  core/WbReg/n195 (net)                         1                 0.0000     6.2198 f
  core/WbReg/reg_alu_out_reg_63_/D (LVT_DQHDV4)         0.0645    0.0000     6.2198 f
  data arrival time                                                          6.2198
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/WbReg/reg_alu_out_reg_63_/CK (LVT_DQHDV4)                  0.0000     6.3500 r
  library setup time                                             -0.1269     6.2231
  data required time                                                         6.2231
  ------------------------------------------------------------------------------------
  data required time                                                         6.2231
  data arrival time                                                         -6.2198
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0033
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1050
    Unconnected ports (LINT-28)                                   177
    Feedthrough (LINT-29)                                         504
    Shorted outputs (LINT-31)                                     222
    Constant outputs (LINT-52)                                    147
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210232', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[31]' is connected directly to output port 'io_in_0_resp_bits_rdata[31]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[30]' is connected directly to output port 'io_in_0_resp_bits_rdata[30]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[29]' is connected directly to output port 'io_in_0_resp_bits_rdata[29]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[28]' is connected directly to output port 'io_in_0_resp_bits_rdata[28]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[27]' is connected directly to output port 'io_in_0_resp_bits_rdata[27]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[26]' is connected directly to output port 'io_in_0_resp_bits_rdata[26]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[25]' is connected directly to output port 'io_in_0_resp_bits_rdata[25]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[24]' is connected directly to output port 'io_in_0_resp_bits_rdata[24]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[23]' is connected directly to output port 'io_in_0_resp_bits_rdata[23]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[22]' is connected directly to output port 'io_in_0_resp_bits_rdata[22]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[21]' is connected directly to output port 'io_in_0_resp_bits_rdata[21]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[20]' is connected directly to output port 'io_in_0_resp_bits_rdata[20]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[19]' is connected directly to output port 'io_in_0_resp_bits_rdata[19]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[18]' is connected directly to output port 'io_in_0_resp_bits_rdata[18]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[17]' is connected directly to output port 'io_in_0_resp_bits_rdata[17]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[16]' is connected directly to output port 'io_in_0_resp_bits_rdata[16]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[15]' is connected directly to output port 'io_in_0_resp_bits_rdata[15]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[14]' is connected directly to output port 'io_in_0_resp_bits_rdata[14]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[13]' is connected directly to output port 'io_in_0_resp_bits_rdata[13]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[12]' is connected directly to output port 'io_in_0_resp_bits_rdata[12]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[11]' is connected directly to output port 'io_in_0_resp_bits_rdata[11]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[10]' is connected directly to output port 'io_in_0_resp_bits_rdata[10]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[9]' is connected directly to output port 'io_in_0_resp_bits_rdata[9]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[8]' is connected directly to output port 'io_in_0_resp_bits_rdata[8]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[7]' is connected directly to output port 'io_in_0_resp_bits_rdata[7]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[6]' is connected directly to output port 'io_in_0_resp_bits_rdata[6]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[5]' is connected directly to output port 'io_in_0_resp_bits_rdata[5]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[4]' is connected directly to output port 'io_in_0_resp_bits_rdata[4]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[3]' is connected directly to output port 'io_in_0_resp_bits_rdata[3]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[2]' is connected directly to output port 'io_in_0_resp_bits_rdata[2]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[1]' is connected directly to output port 'io_in_0_resp_bits_rdata[1]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_rdata[0]' is connected directly to output port 'io_in_0_resp_bits_rdata[0]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_resp' is connected directly to output port 'io_in_0_resp_bits_resp'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_id[3]' is connected directly to output port 'io_in_0_resp_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_id[2]' is connected directly to output port 'io_in_0_resp_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_id[1]' is connected directly to output port 'io_in_0_resp_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210232_Crossbar', input port 'io_out_resp_bits_id[0]' is connected directly to output port 'io_in_0_resp_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[31]' is connected directly to output port 'io_axi_aw_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[30]' is connected directly to output port 'io_axi_aw_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[29]' is connected directly to output port 'io_axi_aw_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[28]' is connected directly to output port 'io_axi_aw_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[27]' is connected directly to output port 'io_axi_aw_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[26]' is connected directly to output port 'io_axi_aw_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[25]' is connected directly to output port 'io_axi_aw_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[24]' is connected directly to output port 'io_axi_aw_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[23]' is connected directly to output port 'io_axi_aw_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[22]' is connected directly to output port 'io_axi_aw_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[21]' is connected directly to output port 'io_axi_aw_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[20]' is connected directly to output port 'io_axi_aw_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[19]' is connected directly to output port 'io_axi_aw_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[18]' is connected directly to output port 'io_axi_aw_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[17]' is connected directly to output port 'io_axi_aw_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[16]' is connected directly to output port 'io_axi_aw_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[15]' is connected directly to output port 'io_axi_aw_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[14]' is connected directly to output port 'io_axi_aw_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[13]' is connected directly to output port 'io_axi_aw_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[12]' is connected directly to output port 'io_axi_aw_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[11]' is connected directly to output port 'io_axi_aw_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[10]' is connected directly to output port 'io_axi_aw_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[9]' is connected directly to output port 'io_axi_aw_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[8]' is connected directly to output port 'io_axi_aw_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[7]' is connected directly to output port 'io_axi_aw_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[6]' is connected directly to output port 'io_axi_aw_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[5]' is connected directly to output port 'io_axi_aw_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[4]' is connected directly to output port 'io_axi_aw_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[3]' is connected directly to output port 'io_axi_aw_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[2]' is connected directly to output port 'io_axi_aw_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[1]' is connected directly to output port 'io_axi_aw_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_addr[0]' is connected directly to output port 'io_axi_aw_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_size[2]' is connected directly to output port 'io_axi_aw_bits_size[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_size[1]' is connected directly to output port 'io_axi_aw_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_size[0]' is connected directly to output port 'io_axi_aw_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wmask[7]' is connected directly to output port 'io_axi_w_bits_strb[7]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wmask[6]' is connected directly to output port 'io_axi_w_bits_strb[6]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wmask[5]' is connected directly to output port 'io_axi_w_bits_strb[5]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wmask[4]' is connected directly to output port 'io_axi_w_bits_strb[4]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wmask[3]' is connected directly to output port 'io_axi_w_bits_strb[3]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wmask[2]' is connected directly to output port 'io_axi_w_bits_strb[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wmask[1]' is connected directly to output port 'io_axi_w_bits_strb[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wmask[0]' is connected directly to output port 'io_axi_w_bits_strb[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[63]' is connected directly to output port 'io_axi_w_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[62]' is connected directly to output port 'io_axi_w_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[61]' is connected directly to output port 'io_axi_w_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[60]' is connected directly to output port 'io_axi_w_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[59]' is connected directly to output port 'io_axi_w_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[58]' is connected directly to output port 'io_axi_w_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[57]' is connected directly to output port 'io_axi_w_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[56]' is connected directly to output port 'io_axi_w_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[55]' is connected directly to output port 'io_axi_w_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[54]' is connected directly to output port 'io_axi_w_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[53]' is connected directly to output port 'io_axi_w_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[52]' is connected directly to output port 'io_axi_w_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[51]' is connected directly to output port 'io_axi_w_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[50]' is connected directly to output port 'io_axi_w_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[49]' is connected directly to output port 'io_axi_w_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[48]' is connected directly to output port 'io_axi_w_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[47]' is connected directly to output port 'io_axi_w_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[46]' is connected directly to output port 'io_axi_w_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[45]' is connected directly to output port 'io_axi_w_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[44]' is connected directly to output port 'io_axi_w_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[43]' is connected directly to output port 'io_axi_w_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[42]' is connected directly to output port 'io_axi_w_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[41]' is connected directly to output port 'io_axi_w_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[40]' is connected directly to output port 'io_axi_w_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[39]' is connected directly to output port 'io_axi_w_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[38]' is connected directly to output port 'io_axi_w_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[37]' is connected directly to output port 'io_axi_w_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[36]' is connected directly to output port 'io_axi_w_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[35]' is connected directly to output port 'io_axi_w_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[34]' is connected directly to output port 'io_axi_w_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[33]' is connected directly to output port 'io_axi_w_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[32]' is connected directly to output port 'io_axi_w_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[31]' is connected directly to output port 'io_axi_w_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[30]' is connected directly to output port 'io_axi_w_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[29]' is connected directly to output port 'io_axi_w_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[28]' is connected directly to output port 'io_axi_w_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[27]' is connected directly to output port 'io_axi_w_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[26]' is connected directly to output port 'io_axi_w_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[25]' is connected directly to output port 'io_axi_w_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[24]' is connected directly to output port 'io_axi_w_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[23]' is connected directly to output port 'io_axi_w_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[22]' is connected directly to output port 'io_axi_w_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[21]' is connected directly to output port 'io_axi_w_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[20]' is connected directly to output port 'io_axi_w_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[19]' is connected directly to output port 'io_axi_w_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[18]' is connected directly to output port 'io_axi_w_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[17]' is connected directly to output port 'io_axi_w_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[16]' is connected directly to output port 'io_axi_w_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[15]' is connected directly to output port 'io_axi_w_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[14]' is connected directly to output port 'io_axi_w_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[13]' is connected directly to output port 'io_axi_w_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[12]' is connected directly to output port 'io_axi_w_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[11]' is connected directly to output port 'io_axi_w_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[10]' is connected directly to output port 'io_axi_w_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[9]' is connected directly to output port 'io_axi_w_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[8]' is connected directly to output port 'io_axi_w_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[7]' is connected directly to output port 'io_axi_w_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[6]' is connected directly to output port 'io_axi_w_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[5]' is connected directly to output port 'io_axi_w_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[4]' is connected directly to output port 'io_axi_w_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[3]' is connected directly to output port 'io_axi_w_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[2]' is connected directly to output port 'io_axi_w_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[1]' is connected directly to output port 'io_axi_w_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_req_bits_wdata[0]' is connected directly to output port 'io_axi_w_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_wruser_resp_ready' is connected directly to output port 'io_axi_b_ready'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_valid' is connected directly to output port 'io_axi_ar_valid'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[31]' is connected directly to output port 'io_axi_ar_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[30]' is connected directly to output port 'io_axi_ar_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[29]' is connected directly to output port 'io_axi_ar_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[28]' is connected directly to output port 'io_axi_ar_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[27]' is connected directly to output port 'io_axi_ar_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[26]' is connected directly to output port 'io_axi_ar_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[25]' is connected directly to output port 'io_axi_ar_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[24]' is connected directly to output port 'io_axi_ar_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[23]' is connected directly to output port 'io_axi_ar_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[22]' is connected directly to output port 'io_axi_ar_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[21]' is connected directly to output port 'io_axi_ar_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[20]' is connected directly to output port 'io_axi_ar_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[19]' is connected directly to output port 'io_axi_ar_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[18]' is connected directly to output port 'io_axi_ar_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[17]' is connected directly to output port 'io_axi_ar_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[16]' is connected directly to output port 'io_axi_ar_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[15]' is connected directly to output port 'io_axi_ar_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[14]' is connected directly to output port 'io_axi_ar_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[13]' is connected directly to output port 'io_axi_ar_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[12]' is connected directly to output port 'io_axi_ar_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[11]' is connected directly to output port 'io_axi_ar_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[10]' is connected directly to output port 'io_axi_ar_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[9]' is connected directly to output port 'io_axi_ar_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[8]' is connected directly to output port 'io_axi_ar_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[7]' is connected directly to output port 'io_axi_ar_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[6]' is connected directly to output port 'io_axi_ar_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[5]' is connected directly to output port 'io_axi_ar_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[4]' is connected directly to output port 'io_axi_ar_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[3]' is connected directly to output port 'io_axi_ar_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[2]' is connected directly to output port 'io_axi_ar_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[1]' is connected directly to output port 'io_axi_ar_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_addr[0]' is connected directly to output port 'io_axi_ar_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_size[2]' is connected directly to output port 'io_axi_ar_bits_size[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_size[1]' is connected directly to output port 'io_axi_ar_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_size[0]' is connected directly to output port 'io_axi_ar_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_id[2]' is connected directly to output port 'io_axi_ar_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_id[1]' is connected directly to output port 'io_axi_ar_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_req_bits_id[0]' is connected directly to output port 'io_axi_ar_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_rduser_resp_ready' is connected directly to output port 'io_axi_r_ready'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_w_ready' is connected directly to output port 'io_wruser_req_ready'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_b_valid' is connected directly to output port 'io_wruser_resp_valid'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_b_bits_id[3]' is connected directly to output port 'io_wruser_resp_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_b_bits_id[2]' is connected directly to output port 'io_wruser_resp_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_b_bits_id[1]' is connected directly to output port 'io_wruser_resp_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_b_bits_id[0]' is connected directly to output port 'io_wruser_resp_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_ar_ready' is connected directly to output port 'io_rduser_req_ready'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_valid' is connected directly to output port 'io_rduser_resp_valid'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_id[3]' is connected directly to output port 'io_rduser_resp_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_id[2]' is connected directly to output port 'io_rduser_resp_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_id[1]' is connected directly to output port 'io_rduser_resp_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_id[0]' is connected directly to output port 'io_rduser_resp_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[63]' is connected directly to output port 'io_rduser_resp_bits_rdata[63]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[62]' is connected directly to output port 'io_rduser_resp_bits_rdata[62]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[61]' is connected directly to output port 'io_rduser_resp_bits_rdata[61]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[60]' is connected directly to output port 'io_rduser_resp_bits_rdata[60]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[59]' is connected directly to output port 'io_rduser_resp_bits_rdata[59]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[58]' is connected directly to output port 'io_rduser_resp_bits_rdata[58]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[57]' is connected directly to output port 'io_rduser_resp_bits_rdata[57]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[56]' is connected directly to output port 'io_rduser_resp_bits_rdata[56]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[55]' is connected directly to output port 'io_rduser_resp_bits_rdata[55]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[54]' is connected directly to output port 'io_rduser_resp_bits_rdata[54]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[53]' is connected directly to output port 'io_rduser_resp_bits_rdata[53]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[52]' is connected directly to output port 'io_rduser_resp_bits_rdata[52]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[51]' is connected directly to output port 'io_rduser_resp_bits_rdata[51]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[50]' is connected directly to output port 'io_rduser_resp_bits_rdata[50]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[49]' is connected directly to output port 'io_rduser_resp_bits_rdata[49]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[48]' is connected directly to output port 'io_rduser_resp_bits_rdata[48]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[47]' is connected directly to output port 'io_rduser_resp_bits_rdata[47]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[46]' is connected directly to output port 'io_rduser_resp_bits_rdata[46]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[45]' is connected directly to output port 'io_rduser_resp_bits_rdata[45]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[44]' is connected directly to output port 'io_rduser_resp_bits_rdata[44]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[43]' is connected directly to output port 'io_rduser_resp_bits_rdata[43]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[42]' is connected directly to output port 'io_rduser_resp_bits_rdata[42]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[41]' is connected directly to output port 'io_rduser_resp_bits_rdata[41]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[40]' is connected directly to output port 'io_rduser_resp_bits_rdata[40]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[39]' is connected directly to output port 'io_rduser_resp_bits_rdata[39]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[38]' is connected directly to output port 'io_rduser_resp_bits_rdata[38]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[37]' is connected directly to output port 'io_rduser_resp_bits_rdata[37]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[36]' is connected directly to output port 'io_rduser_resp_bits_rdata[36]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[35]' is connected directly to output port 'io_rduser_resp_bits_rdata[35]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[34]' is connected directly to output port 'io_rduser_resp_bits_rdata[34]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[33]' is connected directly to output port 'io_rduser_resp_bits_rdata[33]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[32]' is connected directly to output port 'io_rduser_resp_bits_rdata[32]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[31]' is connected directly to output port 'io_rduser_resp_bits_rdata[31]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[30]' is connected directly to output port 'io_rduser_resp_bits_rdata[30]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[29]' is connected directly to output port 'io_rduser_resp_bits_rdata[29]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[28]' is connected directly to output port 'io_rduser_resp_bits_rdata[28]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[27]' is connected directly to output port 'io_rduser_resp_bits_rdata[27]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[26]' is connected directly to output port 'io_rduser_resp_bits_rdata[26]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[25]' is connected directly to output port 'io_rduser_resp_bits_rdata[25]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[24]' is connected directly to output port 'io_rduser_resp_bits_rdata[24]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[23]' is connected directly to output port 'io_rduser_resp_bits_rdata[23]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[22]' is connected directly to output port 'io_rduser_resp_bits_rdata[22]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[21]' is connected directly to output port 'io_rduser_resp_bits_rdata[21]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[20]' is connected directly to output port 'io_rduser_resp_bits_rdata[20]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[19]' is connected directly to output port 'io_rduser_resp_bits_rdata[19]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[18]' is connected directly to output port 'io_rduser_resp_bits_rdata[18]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[17]' is connected directly to output port 'io_rduser_resp_bits_rdata[17]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[16]' is connected directly to output port 'io_rduser_resp_bits_rdata[16]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[15]' is connected directly to output port 'io_rduser_resp_bits_rdata[15]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[14]' is connected directly to output port 'io_rduser_resp_bits_rdata[14]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[13]' is connected directly to output port 'io_rduser_resp_bits_rdata[13]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[12]' is connected directly to output port 'io_rduser_resp_bits_rdata[12]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[11]' is connected directly to output port 'io_rduser_resp_bits_rdata[11]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[10]' is connected directly to output port 'io_rduser_resp_bits_rdata[10]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[9]' is connected directly to output port 'io_rduser_resp_bits_rdata[9]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[8]' is connected directly to output port 'io_rduser_resp_bits_rdata[8]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[7]' is connected directly to output port 'io_rduser_resp_bits_rdata[7]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[6]' is connected directly to output port 'io_rduser_resp_bits_rdata[6]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[5]' is connected directly to output port 'io_rduser_resp_bits_rdata[5]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[4]' is connected directly to output port 'io_rduser_resp_bits_rdata[4]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[3]' is connected directly to output port 'io_rduser_resp_bits_rdata[3]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[2]' is connected directly to output port 'io_rduser_resp_bits_rdata[2]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[1]' is connected directly to output port 'io_rduser_resp_bits_rdata[1]'. (LINT-29)
Warning: In design 'ysyx_210232_User2AXI', input port 'io_axi_r_bits_data[0]' is connected directly to output port 'io_rduser_resp_bits_rdata[0]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[31]' is connected directly to output port 'io_issue_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[30]' is connected directly to output port 'io_issue_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[29]' is connected directly to output port 'io_issue_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[28]' is connected directly to output port 'io_issue_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[27]' is connected directly to output port 'io_issue_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[26]' is connected directly to output port 'io_issue_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[25]' is connected directly to output port 'io_issue_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[24]' is connected directly to output port 'io_issue_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[23]' is connected directly to output port 'io_issue_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[22]' is connected directly to output port 'io_issue_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[21]' is connected directly to output port 'io_issue_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[20]' is connected directly to output port 'io_issue_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[19]' is connected directly to output port 'io_issue_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[18]' is connected directly to output port 'io_issue_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[17]' is connected directly to output port 'io_issue_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[16]' is connected directly to output port 'io_issue_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[15]' is connected directly to output port 'io_issue_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[14]' is connected directly to output port 'io_issue_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[13]' is connected directly to output port 'io_issue_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[12]' is connected directly to output port 'io_issue_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[11]' is connected directly to output port 'io_issue_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[10]' is connected directly to output port 'io_issue_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[9]' is connected directly to output port 'io_issue_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[8]' is connected directly to output port 'io_issue_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[7]' is connected directly to output port 'io_issue_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[6]' is connected directly to output port 'io_issue_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[5]' is connected directly to output port 'io_issue_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[4]' is connected directly to output port 'io_issue_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[3]' is connected directly to output port 'io_issue_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[2]' is connected directly to output port 'io_issue_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[1]' is connected directly to output port 'io_issue_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_pc[0]' is connected directly to output port 'io_issue_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[31]' is connected directly to output port 'io_issue_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[30]' is connected directly to output port 'io_issue_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[29]' is connected directly to output port 'io_issue_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[28]' is connected directly to output port 'io_issue_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[27]' is connected directly to output port 'io_issue_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[26]' is connected directly to output port 'io_issue_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[25]' is connected directly to output port 'io_issue_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[24]' is connected directly to output port 'io_issue_rf_raddr2[4]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[24]' is connected directly to output port 'io_issue_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[23]' is connected directly to output port 'io_issue_rf_raddr2[3]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[23]' is connected directly to output port 'io_issue_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[22]' is connected directly to output port 'io_issue_rf_raddr2[2]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[22]' is connected directly to output port 'io_issue_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[21]' is connected directly to output port 'io_issue_rf_raddr2[1]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[21]' is connected directly to output port 'io_issue_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[20]' is connected directly to output port 'io_issue_rf_raddr2[0]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[20]' is connected directly to output port 'io_issue_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[19]' is connected directly to output port 'io_issue_rf_raddr1[4]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[19]' is connected directly to output port 'io_issue_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[18]' is connected directly to output port 'io_issue_rf_raddr1[3]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[18]' is connected directly to output port 'io_issue_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[17]' is connected directly to output port 'io_issue_rf_raddr1[2]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[17]' is connected directly to output port 'io_issue_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[16]' is connected directly to output port 'io_issue_rf_raddr1[1]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[16]' is connected directly to output port 'io_issue_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[15]' is connected directly to output port 'io_issue_rf_raddr1[0]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[15]' is connected directly to output port 'io_issue_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[14]' is connected directly to output port 'io_issue_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[13]' is connected directly to output port 'io_issue_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[12]' is connected directly to output port 'io_issue_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[11]' is connected directly to output port 'io_issue_rf_waddr[4]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[11]' is connected directly to output port 'io_issue_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[10]' is connected directly to output port 'io_issue_rf_waddr[3]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[10]' is connected directly to output port 'io_issue_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[9]' is connected directly to output port 'io_issue_rf_waddr[2]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[9]' is connected directly to output port 'io_issue_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[8]' is connected directly to output port 'io_issue_rf_waddr[1]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[8]' is connected directly to output port 'io_issue_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[7]' is connected directly to output port 'io_issue_rf_waddr[0]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[7]' is connected directly to output port 'io_issue_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[6]' is connected directly to output port 'io_issue_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[5]' is connected directly to output port 'io_issue_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[4]' is connected directly to output port 'io_issue_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[3]' is connected directly to output port 'io_issue_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[2]' is connected directly to output port 'io_issue_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[1]' is connected directly to output port 'io_issue_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_inst[0]' is connected directly to output port 'io_issue_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210232_IDU', input port 'io_prejump' is connected directly to output port 'io_issue_prejump'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_func_type[2]' is connected directly to output port 'io_func_type[2]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_func_type[1]' is connected directly to output port 'io_func_type[1]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_func_type[0]' is connected directly to output port 'io_func_type[0]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr1[4]' is connected directly to output port 'io_rf_raddr1[4]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr1[3]' is connected directly to output port 'io_rf_raddr1[3]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr1[2]' is connected directly to output port 'io_rf_raddr1[2]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr1[1]' is connected directly to output port 'io_rf_raddr1[1]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr1[0]' is connected directly to output port 'io_rf_raddr1[0]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr2[4]' is connected directly to output port 'io_rf_raddr2[4]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr2[3]' is connected directly to output port 'io_rf_raddr2[3]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr2[2]' is connected directly to output port 'io_rf_raddr2[2]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr2[1]' is connected directly to output port 'io_rf_raddr2[1]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_raddr2[0]' is connected directly to output port 'io_rf_raddr2[0]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_wen' is connected directly to output port 'io_rf_wen'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_waddr[4]' is connected directly to output port 'io_rf_waddr[4]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_waddr[3]' is connected directly to output port 'io_rf_waddr[3]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_waddr[2]' is connected directly to output port 'io_rf_waddr[2]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_waddr[1]' is connected directly to output port 'io_rf_waddr[1]'. (LINT-29)
Warning: In design 'ysyx_210232_EXU', input port 'io_issue_rf_waddr[0]' is connected directly to output port 'io_rf_waddr[0]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_w_req_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_r_req_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_w_req_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_r_req_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_w_req_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_r_req_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_w_req_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_r_req_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_w_req_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_r_req_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_w_req_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_r_req_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_w_req_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_r_req_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_w_req_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_r_req_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_w_req_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_r_req_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_w_req_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_r_req_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_w_req_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_r_req_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_w_req_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_r_req_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_w_req_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_r_req_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_w_req_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_r_req_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_w_req_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_r_req_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_w_req_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_r_req_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_w_req_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_r_req_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_w_req_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_r_req_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_w_req_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_r_req_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_w_req_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_r_req_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_w_req_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_r_req_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_w_req_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_r_req_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_w_req_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_r_req_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_w_req_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_r_req_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_w_req_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_r_req_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_w_req_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_r_req_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_w_req_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_r_req_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_w_req_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_r_req_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_w_req_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_r_req_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[2]' is connected directly to output port 'io_w_req_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[2]' is connected directly to output port 'io_r_req_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_w_req_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_r_req_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_w_req_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_r_req_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_size[2]' is connected directly to output port 'io_w_req_bits_size[2]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_size[2]' is connected directly to output port 'io_r_req_bits_size[2]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_size[1]' is connected directly to output port 'io_w_req_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_size[1]' is connected directly to output port 'io_r_req_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_size[0]' is connected directly to output port 'io_w_req_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_size[0]' is connected directly to output port 'io_r_req_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wen' is connected directly to output port 'io_w_req_bits_wen'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wmask[7]' is connected directly to output port 'io_w_req_bits_wmask[7]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wmask[6]' is connected directly to output port 'io_w_req_bits_wmask[6]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wmask[5]' is connected directly to output port 'io_w_req_bits_wmask[5]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wmask[4]' is connected directly to output port 'io_w_req_bits_wmask[4]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wmask[3]' is connected directly to output port 'io_w_req_bits_wmask[3]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wmask[2]' is connected directly to output port 'io_w_req_bits_wmask[2]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wmask[1]' is connected directly to output port 'io_w_req_bits_wmask[1]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wmask[0]' is connected directly to output port 'io_w_req_bits_wmask[0]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[63]' is connected directly to output port 'io_w_req_bits_wdata[63]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[62]' is connected directly to output port 'io_w_req_bits_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[61]' is connected directly to output port 'io_w_req_bits_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[60]' is connected directly to output port 'io_w_req_bits_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[59]' is connected directly to output port 'io_w_req_bits_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[58]' is connected directly to output port 'io_w_req_bits_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[57]' is connected directly to output port 'io_w_req_bits_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[56]' is connected directly to output port 'io_w_req_bits_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[55]' is connected directly to output port 'io_w_req_bits_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[54]' is connected directly to output port 'io_w_req_bits_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[53]' is connected directly to output port 'io_w_req_bits_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[52]' is connected directly to output port 'io_w_req_bits_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[51]' is connected directly to output port 'io_w_req_bits_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[50]' is connected directly to output port 'io_w_req_bits_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[49]' is connected directly to output port 'io_w_req_bits_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[48]' is connected directly to output port 'io_w_req_bits_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[47]' is connected directly to output port 'io_w_req_bits_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[46]' is connected directly to output port 'io_w_req_bits_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[45]' is connected directly to output port 'io_w_req_bits_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[44]' is connected directly to output port 'io_w_req_bits_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[43]' is connected directly to output port 'io_w_req_bits_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[42]' is connected directly to output port 'io_w_req_bits_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[41]' is connected directly to output port 'io_w_req_bits_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[40]' is connected directly to output port 'io_w_req_bits_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[39]' is connected directly to output port 'io_w_req_bits_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[38]' is connected directly to output port 'io_w_req_bits_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[37]' is connected directly to output port 'io_w_req_bits_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[36]' is connected directly to output port 'io_w_req_bits_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[35]' is connected directly to output port 'io_w_req_bits_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[34]' is connected directly to output port 'io_w_req_bits_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[33]' is connected directly to output port 'io_w_req_bits_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[32]' is connected directly to output port 'io_w_req_bits_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[31]' is connected directly to output port 'io_w_req_bits_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[30]' is connected directly to output port 'io_w_req_bits_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[29]' is connected directly to output port 'io_w_req_bits_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[28]' is connected directly to output port 'io_w_req_bits_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[27]' is connected directly to output port 'io_w_req_bits_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[26]' is connected directly to output port 'io_w_req_bits_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[25]' is connected directly to output port 'io_w_req_bits_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[24]' is connected directly to output port 'io_w_req_bits_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[23]' is connected directly to output port 'io_w_req_bits_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[22]' is connected directly to output port 'io_w_req_bits_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[21]' is connected directly to output port 'io_w_req_bits_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[20]' is connected directly to output port 'io_w_req_bits_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[19]' is connected directly to output port 'io_w_req_bits_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[18]' is connected directly to output port 'io_w_req_bits_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[17]' is connected directly to output port 'io_w_req_bits_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[16]' is connected directly to output port 'io_w_req_bits_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[15]' is connected directly to output port 'io_w_req_bits_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[14]' is connected directly to output port 'io_w_req_bits_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[13]' is connected directly to output port 'io_w_req_bits_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[12]' is connected directly to output port 'io_w_req_bits_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[11]' is connected directly to output port 'io_w_req_bits_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[10]' is connected directly to output port 'io_w_req_bits_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[9]' is connected directly to output port 'io_w_req_bits_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[8]' is connected directly to output port 'io_w_req_bits_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[7]' is connected directly to output port 'io_w_req_bits_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[6]' is connected directly to output port 'io_w_req_bits_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[5]' is connected directly to output port 'io_w_req_bits_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[4]' is connected directly to output port 'io_w_req_bits_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[3]' is connected directly to output port 'io_w_req_bits_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[2]' is connected directly to output port 'io_w_req_bits_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[1]' is connected directly to output port 'io_w_req_bits_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210232_UserBusDispute', input port 'io_in_req_bits_wdata[0]' is connected directly to output port 'io_w_req_bits_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[7]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[2]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[1]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[1]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[1]' is connected directly to output port 'io_master_awburst[0]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[31]' is connected directly to output port 'io_imem_req_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[30]' is connected directly to output port 'io_imem_req_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[29]' is connected directly to output port 'io_imem_req_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[28]' is connected directly to output port 'io_imem_req_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[27]' is connected directly to output port 'io_imem_req_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[26]' is connected directly to output port 'io_imem_req_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[25]' is connected directly to output port 'io_imem_req_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[24]' is connected directly to output port 'io_imem_req_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[23]' is connected directly to output port 'io_imem_req_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[22]' is connected directly to output port 'io_imem_req_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[21]' is connected directly to output port 'io_imem_req_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[20]' is connected directly to output port 'io_imem_req_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[19]' is connected directly to output port 'io_imem_req_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[18]' is connected directly to output port 'io_imem_req_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[17]' is connected directly to output port 'io_imem_req_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[16]' is connected directly to output port 'io_imem_req_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[15]' is connected directly to output port 'io_imem_req_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[14]' is connected directly to output port 'io_imem_req_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[13]' is connected directly to output port 'io_imem_req_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[12]' is connected directly to output port 'io_imem_req_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[11]' is connected directly to output port 'io_imem_req_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[10]' is connected directly to output port 'io_imem_req_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[9]' is connected directly to output port 'io_imem_req_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[8]' is connected directly to output port 'io_imem_req_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[7]' is connected directly to output port 'io_imem_req_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[6]' is connected directly to output port 'io_imem_req_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[5]' is connected directly to output port 'io_imem_req_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[4]' is connected directly to output port 'io_imem_req_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[3]' is connected directly to output port 'io_imem_req_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[2]' is connected directly to output port 'io_imem_req_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[1]' is connected directly to output port 'io_imem_req_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210232_IFU', output port 'io_pc[0]' is connected directly to output port 'io_imem_req_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[24]' is connected directly to output port 'io_issue_rf_raddr2[4]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[23]' is connected directly to output port 'io_issue_rf_raddr2[3]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[22]' is connected directly to output port 'io_issue_rf_raddr2[2]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[21]' is connected directly to output port 'io_issue_rf_raddr2[1]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[20]' is connected directly to output port 'io_issue_rf_raddr2[0]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[19]' is connected directly to output port 'io_issue_rf_raddr1[4]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[18]' is connected directly to output port 'io_issue_rf_raddr1[3]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[17]' is connected directly to output port 'io_issue_rf_raddr1[2]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[16]' is connected directly to output port 'io_issue_rf_raddr1[1]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[15]' is connected directly to output port 'io_issue_rf_raddr1[0]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[11]' is connected directly to output port 'io_issue_rf_waddr[4]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[10]' is connected directly to output port 'io_issue_rf_waddr[3]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[9]' is connected directly to output port 'io_issue_rf_waddr[2]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[8]' is connected directly to output port 'io_issue_rf_waddr[1]'. (LINT-31)
Warning: In design 'ysyx_210232_IDU', output port 'io_issue_inst[7]' is connected directly to output port 'io_issue_rf_waddr[0]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[32]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[33]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[34]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[35]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[36]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[37]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[38]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[39]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[40]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[41]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[42]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[43]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[44]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[45]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[46]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[47]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[48]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[49]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[50]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[51]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[52]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[53]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[54]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[55]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[56]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[57]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[58]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[59]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[60]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[61]'. (LINT-31)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to output port 'io_jmp_out[62]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[31]' is connected directly to output port 'io_w_req_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[30]' is connected directly to output port 'io_w_req_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[29]' is connected directly to output port 'io_w_req_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[28]' is connected directly to output port 'io_w_req_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[27]' is connected directly to output port 'io_w_req_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[26]' is connected directly to output port 'io_w_req_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[25]' is connected directly to output port 'io_w_req_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[24]' is connected directly to output port 'io_w_req_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[23]' is connected directly to output port 'io_w_req_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[22]' is connected directly to output port 'io_w_req_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[21]' is connected directly to output port 'io_w_req_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[20]' is connected directly to output port 'io_w_req_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[19]' is connected directly to output port 'io_w_req_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[18]' is connected directly to output port 'io_w_req_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[17]' is connected directly to output port 'io_w_req_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[16]' is connected directly to output port 'io_w_req_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[15]' is connected directly to output port 'io_w_req_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[14]' is connected directly to output port 'io_w_req_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[13]' is connected directly to output port 'io_w_req_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[12]' is connected directly to output port 'io_w_req_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[11]' is connected directly to output port 'io_w_req_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[10]' is connected directly to output port 'io_w_req_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[9]' is connected directly to output port 'io_w_req_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[8]' is connected directly to output port 'io_w_req_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[7]' is connected directly to output port 'io_w_req_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[6]' is connected directly to output port 'io_w_req_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[5]' is connected directly to output port 'io_w_req_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[4]' is connected directly to output port 'io_w_req_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[3]' is connected directly to output port 'io_w_req_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[2]' is connected directly to output port 'io_w_req_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[1]' is connected directly to output port 'io_w_req_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_addr[0]' is connected directly to output port 'io_w_req_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_size[2]' is connected directly to output port 'io_w_req_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_size[1]' is connected directly to output port 'io_w_req_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210232_UserBusDispute', output port 'io_r_req_bits_size[0]' is connected directly to output port 'io_w_req_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210232_RRArbiter', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210232_CSR', output port 'io_jumpPC[1]' is connected directly to output port 'io_jumpPC[0]'. (LINT-31)
Warning: In design 'ysyx_210232_CSR', output port 'io_jumpPC[1]' is connected directly to output port 'io_intrPC[1]'. (LINT-31)
Warning: In design 'ysyx_210232_CSR', output port 'io_jumpPC[1]' is connected directly to output port 'io_intrPC[0]'. (LINT-31)
Warning: In design 'ysyx_210232', output port 'io_master_awid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awid[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_EXU', output port 'io_jmp_out[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_RRArbiter', output port 'io_out_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_RRArbiter', output port 'io_out_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_LSUwithUserBus', output port 'io_dmem_req_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_LSUwithUserBus', output port 'io_dmem_req_bits_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210232_CSR', output port 'io_jumpPC[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_CSR', output port 'io_jumpPC[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_CSR', output port 'io_intrPC[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210232_CSR', output port 'io_intrPC[0]' is connected directly to 'logic 0'. (LINT-52)
1
