// Seed: 2616598467
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_6 = id_3, id_7;
  assign module_3.id_2 = 0;
  assign id_2 = id_5;
  wire id_8;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2, id_3;
endmodule
module module_2;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  always id_4 <= id_2;
  logic [7:0][""] id_6 = 1'h0, id_7 = id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_3,
      id_6
  );
endmodule
