Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 16 elements, right array has 32 elements
Time: 10 ns  Iteration: 0  Process: /sine_top_tb/dut/sine/sine_p
  File: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/PWM PDF_teste_calculo/pwm_pdf/pwm_pdf.srcs/sources_1/new/sine.vhd

HDL Line: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/PWM PDF_teste_calculo/pwm_pdf/pwm_pdf.srcs/sources_1/new/sine.vhd:38
ERROR: Array sizes do not match, left array has 16 elements, right array has 32 elements
Time: 10 ns  Iteration: 0  Process: /sine_top_tb/dut/sine/sine_p
  File: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/PWM PDF_teste_calculo/pwm_pdf/pwm_pdf.srcs/sources_1/new/sine.vhd

HDL Line: C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/PWM PDF_teste_calculo/pwm_pdf/pwm_pdf.srcs/sources_1/new/sine.vhd:38
