
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.096524                       # Number of seconds simulated
sim_ticks                                1096524196000                       # Number of ticks simulated
final_tick                               1096524196000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1157478                       # Simulator instruction rate (inst/s)
host_op_rate                                  1880195                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2512444250                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674680                       # Number of bytes of host memory used
host_seconds                                   436.44                       # Real time elapsed on the host
sim_insts                                   505166658                       # Number of instructions simulated
sim_ops                                     820587161                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17582080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17629184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16074368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16074368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           274720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              275456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        251162                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             251162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16034375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16077332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14659383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14659383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14659383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16034375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30736715                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   239266649                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64382894                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5986                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1004                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   670577247                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2193048392                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   505166658                       # Number of instructions committed
system.cpu.committedOps                     820587161                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             815768983                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9453744                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46579551                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    815768983                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1829128264                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707859049                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297650494                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279965074                       # number of times the CC registers were written
system.cpu.num_mem_refs                     303649535                       # number of memory refs
system.cpu.num_load_insts                   239266641                       # Number of load instructions
system.cpu.num_store_insts                   64382894                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2193048392                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          61787380                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1363335      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 507122428     61.80%     61.97% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     61.97% # Class of executed instruction
system.cpu.op_class::IntDiv                   8449251      1.03%     63.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::MemRead                239265663     29.16%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                64382204      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  820587161                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.952746                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           303649543                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            683959                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.958692                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.952746                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607983045                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607983045                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    238649519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       238649519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64089493                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64089493                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     302739012                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        302739012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    302739012                       # number of overall hits
system.cpu.dcache.overall_hits::total       302739012                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       617130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        617130                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       293401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       293401                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       910531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         910531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       910531                       # number of overall misses
system.cpu.dcache.overall_misses::total        910531                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 100031653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 100031653500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23050745000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23050745000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 123082398500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 123082398500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 123082398500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 123082398500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    239266649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    239266649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64382894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64382894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    303649543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    303649543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    303649543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    303649543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002579                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004557                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002999                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 162091.704341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 162091.704341                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78563.961950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78563.961950                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 135176.505248                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 135176.505248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 135176.505248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 135176.505248                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657894                       # number of writebacks
system.cpu.dcache.writebacks::total            657894                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       617130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       617130                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       293401                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       293401                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       910531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       910531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       910531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       910531                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  99414523500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  99414523500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22757344000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22757344000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 122171867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 122171867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 122171867500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 122171867500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002999                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 161091.704341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 161091.704341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77563.961950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77563.961950                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 134176.505248                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 134176.505248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 134176.505248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 134176.505248                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683447                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.699020                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           670577247                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               755                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          888181.784106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.699020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.858787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1341155249                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1341155249                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    670576492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       670576492                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     670576492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        670576492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    670576492                       # number of overall hits
system.cpu.icache.overall_hits::total       670576492                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          755                       # number of overall misses
system.cpu.icache.overall_misses::total           755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    126612500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126612500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    126612500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126612500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    126612500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126612500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    670577247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    670577247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    670577247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    670577247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    670577247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    670577247                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 167698.675497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 167698.675497                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 167698.675497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 167698.675497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 167698.675497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 167698.675497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    125857500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125857500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    125857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    125857500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125857500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 166698.675497                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 166698.675497                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 166698.675497                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 166698.675497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 166698.675497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 166698.675497                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.614702                       # Cycle average of tags in use
system.l2.tags.total_refs                     1595009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    520778                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.062743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.228439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.735474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.650790                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999812                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13281074                       # Number of tag accesses
system.l2.tags.data_accesses                 13281074                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657894                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657894                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            226572                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               226572                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3028                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         161154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161154                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                164182                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164198                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data               164182                       # number of overall hits
system.l2.overall_hits::total                  164198                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63801                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       455976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455976                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              519777                       # number of demand (read+write) misses
system.l2.demand_misses::total                 520516                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                739                       # number of overall misses
system.l2.overall_misses::cpu.data             519777                       # number of overall misses
system.l2.overall_misses::total                520516                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19906440000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19906440000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    124552500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    124552500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  96796703000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  96796703000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     124552500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  116703143000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     116827695500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    124552500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 116703143000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    116827695500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657894                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657894                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        226572                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           226572                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       617130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        617130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            683959                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               684714                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           683959                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              684714                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954690                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738865                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760195                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760195                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 312008.275732                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 312008.275732                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 168541.948579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 168541.948579                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 212284.644367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 212284.644367                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 168541.948579                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 224525.408012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 224445.925774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 168541.948579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 224525.408012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 224445.925774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508769                       # number of writebacks
system.l2.writebacks::total                    508769                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        63801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63801                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       455976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455976                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         519777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            520516                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        519777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           520516                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19268430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19268430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    117162500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    117162500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  92236943000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  92236943000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    117162500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 111505373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 111622535500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    117162500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 111505373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 111622535500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738865                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760195                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760195                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 302008.275732                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 302008.275732                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 158541.948579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 158541.948579                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 202284.644367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 202284.644367                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 158541.948579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 214525.408012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214445.925774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 158541.948579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 214525.408012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214445.925774                       # average overall mshr miss latency
system.l2.replacements                         518730                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16179.365350                       # Cycle average of tags in use
system.l3.tags.total_refs                     1038580                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    277433                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.743534                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      238.379471                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         13.496382                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15927.489497                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.014550                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000824                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.972137                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.987510                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16267                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2354621                       # Number of tag accesses
system.l3.tags.data_accesses                  2354621                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508769                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508769                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                611                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   611                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data         244446                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            244449                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                245057                       # number of demand (read+write) hits
system.l3.demand_hits::total                   245060                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data               245057                       # number of overall hits
system.l3.overall_hits::total                  245060                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            63190                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63190                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          736                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       211530                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          212266                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              274720                       # number of demand (read+write) misses
system.l3.demand_misses::total                 275456                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                736                       # number of overall misses
system.l3.overall_misses::cpu.data             274720                       # number of overall misses
system.l3.overall_misses::total                275456                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18560203500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18560203500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    109002000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  84654524000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  84763526000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     109002000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  103214727500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     103323729500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    109002000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 103214727500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    103323729500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508769                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508769                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63801                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63801                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       455976                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        456715                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               739                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            519777                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               520516                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              739                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           519777                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              520516                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990423                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990423                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995940                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.463906                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.464767                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995940                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.528534                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.529198                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995940                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.528534                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.529198                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 293720.580788                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 293720.580788                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 148100.543478                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 400201.030587                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 399326.910574                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 148100.543478                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 375708.821709                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 375100.667620                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 148100.543478                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 375708.821709                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 375100.667620                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               251162                       # number of writebacks
system.l3.writebacks::total                    251162                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           14                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63190                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63190                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          736                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       211530                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       212266                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         274720                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            275456                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        274720                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           275456                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17928303500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17928303500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    101642000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  82539224000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  82640866000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    101642000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 100467527500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 100569169500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    101642000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 100467527500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 100569169500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990423                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990423                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.463906                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.464767                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.528534                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.529198                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995940                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.528534                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.529198                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 283720.580788                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 283720.580788                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 138100.543478                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 390201.030587                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 389326.910574                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 138100.543478                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 365708.821709                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 365100.667620                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 138100.543478                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 365708.821709                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 365100.667620                       # average overall mshr miss latency
system.l3.replacements                         261049                       # number of replacements
system.membus.snoop_filter.tot_requests        535421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       259965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             212266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       251162                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7460                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63190                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        212266                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       809534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       809534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 809534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     33703552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     33703552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33703552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            275456                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  275456    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              275456                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1540084000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1377294500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1595038                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       910324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1730                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            617885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1417825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45401                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          226572                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         226572                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       617130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2504509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2506324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85878592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85946432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          779779                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48635584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1691065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1689334     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1731      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1691065                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1455718000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1132500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1139224500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1096524196000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            456715                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       759931                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           19196                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63801                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63801                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       456715                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1559110                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65874240                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          261049                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16074368                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1299643                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.200862                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.400645                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1038594     79.91%     79.91% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 261049     20.09%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1299643                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1028066000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         780774000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------