<?xml version="1.0"?>
<cf:model cf:cpu="cortex_a9" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_compute_matrices">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="string1" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="string2" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="max_index" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="similarity_matrix" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="direction_matrix" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="N" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="M" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_compute_matrices">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="string1" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="string2" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="max_index" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="similarity_matrix" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="direction_matrix" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="N" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="M" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="zedboard_202020_1" xd:componentRef="zedboard_202020_1" xd:clockId="0"/>
  <cf:comp cf:name="compute_matrices_1" xd:componentRef="compute_matrices" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_compute_matrices_1" cf:blockName="hwblk_compute_matrices" cf:compName="compute_matrices_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="string1" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="string2" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x18"/>
    <cf:portMap cf:blockPort="max_index" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x20"/>
    <cf:portMap cf:blockPort="similarity_matrix" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x28"/>
    <cf:portMap cf:blockPort="direction_matrix" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x30"/>
    <cf:portMap cf:blockPort="N" cf:compPort="s_axi_control" xd:register="0x38"/>
    <cf:portMap cf:blockPort="M" cf:compPort="s_axi_control" xd:register="0x40"/>
  </cf:instance>
  <cf:instance cf:name="swinst_compute_matrices_1" cf:blockName="swblk_compute_matrices" cf:compName="zedboard_202020_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="interconnect_axilite_M01_AXI"/>
    <cf:portMap cf:blockPort="string1" cf:compPort="axi_interconnect_lpd_S01_AXI" cf:ctrlPort="interconnect_axilite_M01_AXI" cf:sptag="HP"/>
    <cf:portMap cf:blockPort="string2" cf:compPort="axi_interconnect_lpd_S01_AXI" cf:ctrlPort="interconnect_axilite_M01_AXI" cf:sptag="HP"/>
    <cf:portMap cf:blockPort="max_index" cf:compPort="axi_interconnect_lpd_S01_AXI" cf:ctrlPort="interconnect_axilite_M01_AXI" cf:sptag="HP"/>
    <cf:portMap cf:blockPort="similarity_matrix" cf:compPort="axi_interconnect_lpd_S01_AXI" cf:ctrlPort="interconnect_axilite_M01_AXI" cf:sptag="HP"/>
    <cf:portMap cf:blockPort="direction_matrix" cf:compPort="axi_interconnect_lpd_S01_AXI" cf:ctrlPort="interconnect_axilite_M01_AXI" cf:sptag="HP"/>
    <cf:portMap cf:blockPort="N" cf:compPort="interconnect_axilite_M01_AXI"/>
    <cf:portMap cf:blockPort="M" cf:compPort="interconnect_axilite_M01_AXI"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_compute_matrices_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_compute_matrices_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="zedboard_202020_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_compute_matrices_1" cf:srcPort="string1" cf:dstInst="hwinst_compute_matrices_1" cf:dstPort="string1">
    <cf:dataMover cf:compName="compute_matrices_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_compute_matrices_1" cf:srcPort="string2" cf:dstInst="hwinst_compute_matrices_1" cf:dstPort="string2">
    <cf:dataMover cf:compName="compute_matrices_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_compute_matrices_1" cf:srcPort="max_index" cf:dstInst="hwinst_compute_matrices_1" cf:dstPort="max_index">
    <cf:dataMover cf:compName="compute_matrices_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_compute_matrices_1" cf:srcPort="similarity_matrix" cf:dstInst="hwinst_compute_matrices_1" cf:dstPort="similarity_matrix">
    <cf:dataMover cf:compName="compute_matrices_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_compute_matrices_1" cf:srcPort="direction_matrix" cf:dstInst="hwinst_compute_matrices_1" cf:dstPort="direction_matrix">
    <cf:dataMover cf:compName="compute_matrices_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_compute_matrices_1" cf:srcPort="N" cf:dstInst="hwinst_compute_matrices_1" cf:dstPort="N">
    <cf:dataMover cf:compName="zedboard_202020_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_compute_matrices_1" cf:srcPort="M" cf:dstInst="hwinst_compute_matrices_1" cf:dstPort="M">
    <cf:dataMover cf:compName="zedboard_202020_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
</cf:model>
