Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : vbw_adder_nco
Version: K-2015.06-SP4
Date   : Fri Apr 21 16:52:48 2017
****************************************


Library(s) Used:

    saed32rvt_tt1p05v25c (File: /usr/local/packages/synopsys_2015/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db)


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
vbw_adder_nco          8000              saed32rvt_tt1p05v25c
adder_nco_WIDTH8_7     ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_7         ForQA             saed32rvt_tt1p05v25c
MFA_nco_7              ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_0     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_1     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_2     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_3     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_4     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_5     ForQA             saed32rvt_tt1p05v25c
adder_nco_WIDTH8_6     ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_0         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_1         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_2         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_3         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_4         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_5         ForQA             saed32rvt_tt1p05v25c
adder_WIDTH7_6         ForQA             saed32rvt_tt1p05v25c
MFA_nco_0              ForQA             saed32rvt_tt1p05v25c
MFA_nco_1              ForQA             saed32rvt_tt1p05v25c
MFA_nco_2              ForQA             saed32rvt_tt1p05v25c
MFA_nco_3              ForQA             saed32rvt_tt1p05v25c
MFA_nco_4              ForQA             saed32rvt_tt1p05v25c
MFA_nco_5              ForQA             saed32rvt_tt1p05v25c
MFA_nco_6              ForQA             saed32rvt_tt1p05v25c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
vbw_adder_nco                            11.476   37.746 3.47e+07   83.943 100.0
  genblk1_7__adder_inst (adder_nco_WIDTH8_0)    1.292    4.732 4.24e+06   10.262  12.2
    mfa_inst (MFA_nco_0)                  0.129    0.659 6.98e+05    1.486   1.8
    adder_inst (adder_WIDTH7_0)           1.163    4.072 3.54e+06    8.776  10.5
  genblk1_6__adder_inst (adder_nco_WIDTH8_1)    1.417    4.665 4.26e+06   10.347  12.3
    mfa_inst (MFA_nco_1)                  0.273    0.704 7.42e+05    1.719   2.0
    adder_inst (adder_WIDTH7_1)           1.144    3.961 3.52e+06    8.627  10.3
  genblk1_5__adder_inst (adder_nco_WIDTH8_2)    1.391    4.719 4.24e+06   10.349  12.3
    mfa_inst (MFA_nco_2)                  0.223    0.642 6.98e+05    1.563   1.9
    adder_inst (adder_WIDTH7_2)           1.168    4.077 3.54e+06    8.787  10.5
  genblk1_4__adder_inst (adder_nco_WIDTH8_3)    1.361    4.507 4.25e+06   10.113  12.0
    mfa_inst (MFA_nco_3)                  0.273    0.707 7.43e+05    1.723   2.1
    adder_inst (adder_WIDTH7_3)           1.088    3.800 3.50e+06    8.390  10.0
  genblk1_3__adder_inst (adder_nco_WIDTH8_4)    1.335    4.663 4.19e+06   10.185  12.1
    mfa_inst (MFA_nco_4)                  0.176    0.581 6.49e+05    1.405   1.7
    adder_inst (adder_WIDTH7_4)           1.160    4.082 3.54e+06    8.780  10.5
  genblk1_2__adder_inst (adder_nco_WIDTH8_5)    1.390    4.621 4.26e+06   10.274  12.2
    mfa_inst (MFA_nco_5)                  0.272    0.702 7.42e+05    1.717   2.0
    adder_inst (adder_WIDTH7_5)           1.118    3.918 3.52e+06    8.557  10.2
  genblk1_1__adder_inst (adder_nco_WIDTH8_6)    1.408    4.759 4.24e+06   10.405  12.4
    mfa_inst (MFA_nco_6)                  0.229    0.647 6.98e+05    1.574   1.9
    adder_inst (adder_WIDTH7_6)           1.178    4.111 3.54e+06    8.830  10.5
  genblk1_0__adder_inst (adder_nco_WIDTH8_7)    1.357    4.469 4.25e+06   10.072  12.0
    mfa_inst (MFA_nco_7)                  0.274    0.706 7.42e+05    1.723   2.1
    adder_inst (adder_WIDTH7_7)           1.083    3.762 3.50e+06    8.349   9.9
1
