Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M4oM2uM7/W0.14_W0.14/S0.42_S0.42_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 15964
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 15964
Number of links to be computed: 37182
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 8 
GMRES Iterations: 10 
GMRES Iterations: 9 
GMRES Iterations: 9 
GMRES Iterations: 9 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  8.54964e-15 -2.92449e-15 -3.10894e-16 -9.28465e-18 -3.11495e-16 
g2_wire_M7_w7  -6.83641e-15 3.84104e-15 1.02618e-16 4.43884e-18 1.01914e-16 
g3_wire_M4_w1  -3.60963e-16 3.09083e-17 3.48569e-16 -3.26795e-16 5.95982e-17 
g4_wire_M4_w2  -1.3897e-15 3.16219e-16 -2.63435e-16 5.39288e-16 -2.60659e-16 
g5_wire_M4_w3  1.19145e-15 -2.13907e-16 7.65462e-17 -2.11621e-16 3.6275e-16 


Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 15964
Number of panels after refinement: 15964
Number of potential estimates: 36787
Number of links: 53146 (uncompressed 254849296, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 17
Max Mesh relative refinement value: 0.0239658
Time for reading input file: 0.002337s
Time for building super hierarchy: 0.002444s
Time for discretization: 0.003207s
Time for building potential matrix: 0.057878s
Time for precond calculation: 0.000567s
Time for gmres solving: 0.124852s
Memory allocated for panel hierarchy: 6386764 bytes
Memory allocated for links structure: 1073869552 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 2986024 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.191568s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1058209 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16043, Links # 45580)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16394, Links # 57830)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 16945, Links # 79998)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00590467
***************************************
Computing the links.. 
Number of panels after refinement: 17958
Number of links to be computed: 121168
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 62 
GMRES Iterations: 60 
GMRES Iterations: 69 
GMRES Iterations: 64 
GMRES Iterations: 70 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  3.59926e-15 -5.37963e-16 -8.4942e-17 -1.24749e-16 -1.09039e-16 
g2_wire_M7_w7  -1.68756e-15 1.43321e-15 -3.57332e-17 -1.5858e-17 -3.55919e-17 
g3_wire_M4_w1  -1.43068e-16 -1.89604e-17 3.05343e-16 -1.15754e-16 -2.20393e-17 
g4_wire_M4_w2  -2.26097e-16 1.43339e-17 -1.43126e-16 3.67325e-16 -1.37986e-16 
g5_wire_M4_w3  -2.00188e-16 -2.78755e-17 -3.07345e-17 -1.21151e-16 3.13597e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 1.88269

Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 15964
Number of panels after refinement: 17958
Number of potential estimates: 120611
Number of links: 139126 (uncompressed 322489764, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.00590188
Time for reading input file: 0.001624s
Time for building super hierarchy: 0.001653s
Time for discretization: 0.018888s
Time for building potential matrix: 0.214852s
Time for precond calculation: 0.000725s
Time for gmres solving: 1.273289s
Memory allocated for panel hierarchy: 7186358 bytes
Memory allocated for links structure: 1073885504 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 11993160 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.551979s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1067801 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 19521, Links # 209210)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00295021
***************************************
Computing the links.. 
Number of panels after refinement: 23154
Number of links to be computed: 375162
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
      