{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1657127373276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657127373277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 18:09:33 2022 " "Processing started: Wed Jul 06 18:09:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657127373277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1657127373277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Monociclo -c cpu_environment " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Monociclo -c cpu_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1657127373278 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1657127374169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/io_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/io_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_manager " "Found entity 1: io_manager" {  } { { "../CPU_Monociclo/src/io_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../CPU_Monociclo/src/timer.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../CPU_Monociclo/src/stack.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/stack.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../CPU_Monociclo/src/memprog.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/memprog.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "inter_manager.v(34) " "Verilog HDL warning at inter_manager.v(34): extended using \"x\" or \"z\"" {  } { { "../CPU_Monociclo/src/inter_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/inter_manager.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1657127374254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/inter_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/inter_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_manager " "Found entity 1: interrupt_manager" {  } { { "../CPU_Monociclo/src/inter_manager.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/inter_manager.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp " "Found entity 1: dp" {  } { { "../CPU_Monociclo/src/dp.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cu.v(81) " "Verilog HDL information at cu.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1657127374262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cu.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374263 ""} { "Info" "ISGN_ENTITY_NAME" "2 inter_cu " "Found entity 2: inter_cu" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374263 ""} { "Info" "ISGN_ENTITY_NAME" "3 opcode_cu " "Found entity 3: opcode_cu" {  } { { "../CPU_Monociclo/src/cu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cpu_environment.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cpu_environment.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_environment " "Found entity 1: cpu_environment" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU_Monociclo/src/cpu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374272 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "components.v(95) " "Verilog HDL warning at components.v(95): extended using \"x\" or \"z\"" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1657127374276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/components.v 8 8 " "Found 8 design units, including 8 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4 " "Found entity 5: mux4" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""} { "Info" "ISGN_ENTITY_NAME" "6 ffd " "Found entity 6: ffd" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""} { "Info" "ISGN_ENTITY_NAME" "7 max_priority_bit " "Found entity 7: max_priority_bit" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""} { "Info" "ISGN_ENTITY_NAME" "8 transceiver " "Found entity 8: transceiver" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374276 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(22) " "Verilog HDL warning at alu.v(22): extended using \"x\" or \"z\"" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1657127374284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alu01/desktop/cuatri/ddp/cpu_proyecto/cpu_monociclo/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127374285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127374285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_environment " "Elaborating entity \"cpu_environment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1657127374392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_manager io_manager:in_out " "Elaborating entity \"io_manager\" for hierarchy \"io_manager:in_out\"" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "in_out" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register io_manager:in_out\|register:leds_red " "Elaborating entity \"register\" for hierarchy \"io_manager:in_out\|register:leds_red\"" {  } { { "../CPU_Monociclo/src/io_manager.v" "leds_red" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register io_manager:in_out\|register:leds_green " "Elaborating entity \"register\" for hierarchy \"io_manager:in_out\|register:leds_green\"" {  } { { "../CPU_Monociclo/src/io_manager.v" "leds_green" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transceiver io_manager:in_out\|transceiver:transceiver2 " "Elaborating entity \"transceiver\" for hierarchy \"io_manager:in_out\|transceiver:transceiver2\"" {  } { { "../CPU_Monociclo/src/io_manager.v" "transceiver2" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/io_manager.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpumono " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpumono\"" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "cpumono" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp cpu:cpumono\|dp:data_path " "Elaborating entity \"dp\" for hierarchy \"cpu:cpumono\|dp:data_path\"" {  } { { "../CPU_Monociclo/src/cpu.v" "data_path" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 dp.v(19) " "Verilog HDL assignment warning at dp.v(19): truncated value with size 16 to match size of target (10)" {  } { { "../CPU_Monociclo/src/dp.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657127374442 "|cpu_environment|cpu:cpumono|dp:data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpumono\|dp:data_path\|mux2:relMux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpumono\|dp:data_path\|mux2:relMux\"" {  } { { "../CPU_Monociclo/src/dp.v" "relMux" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu:cpumono\|dp:data_path\|adder:incAdder " "Elaborating entity \"adder\" for hierarchy \"cpu:cpumono\|dp:data_path\|adder:incAdder\"" {  } { { "../CPU_Monociclo/src/dp.v" "incAdder" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpumono\|dp:data_path\|mux4:incMux " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpumono\|dp:data_path\|mux4:incMux\"" {  } { { "../CPU_Monociclo/src/dp.v" "incMux" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack cpu:cpumono\|dp:data_path\|stack:Stack " "Elaborating entity \"stack\" for hierarchy \"cpu:cpumono\|dp:data_path\|stack:Stack\"" {  } { { "../CPU_Monociclo/src/dp.v" "Stack" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 stack.v(12) " "Verilog HDL assignment warning at stack.v(12): truncated value with size 5 to match size of target (4)" {  } { { "../CPU_Monociclo/src/stack.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/stack.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657127374464 "|cpu_environment|cpu:cpumono|dp:data_path|stack:Stack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 stack.v(13) " "Verilog HDL assignment warning at stack.v(13): truncated value with size 5 to match size of target (4)" {  } { { "../CPU_Monociclo/src/stack.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/stack.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657127374464 "|cpu_environment|cpu:cpumono|dp:data_path|stack:Stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:cpumono\|dp:data_path\|memprog:memory_program " "Elaborating entity \"memprog\" for hierarchy \"cpu:cpumono\|dp:data_path\|memprog:memory_program\"" {  } { { "../CPU_Monociclo/src/dp.v" "memory_program" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374471 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(8) " "Net \"mem.data_a\" at memprog.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_Monociclo/src/memprog.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/memprog.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657127374531 "|cpu_environment|cpu:cpumono|dp:data_path|memprog:memory_program"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(8) " "Net \"mem.waddr_a\" at memprog.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_Monociclo/src/memprog.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/memprog.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657127374531 "|cpu_environment|cpu:cpumono|dp:data_path|memprog:memory_program"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(8) " "Net \"mem.we_a\" at memprog.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../CPU_Monociclo/src/memprog.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/memprog.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657127374531 "|cpu_environment|cpu:cpumono|dp:data_path|memprog:memory_program"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpumono\|dp:data_path\|regfile:register_file " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpumono\|dp:data_path\|regfile:register_file\"" {  } { { "../CPU_Monociclo/src/dp.v" "register_file" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpumono\|dp:data_path\|mux2:dataMux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpumono\|dp:data_path\|mux2:dataMux\"" {  } { { "../CPU_Monociclo/src/dp.v" "dataMux" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpumono\|dp:data_path\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:cpumono\|dp:data_path\|alu:ALU\"" {  } { { "../CPU_Monociclo/src/dp.v" "ALU" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374592 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_inm alu.v(17) " "Verilog HDL Always Construct warning at alu.v(17): variable \"s_inm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1657127374594 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_inm alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): variable \"s_inm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1657127374594 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_intr alu.v(43) " "Inferred latch for \"zero_intr\" at alu.v(43)" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1657127374594 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.v(42) " "Inferred latch for \"zero\" at alu.v(42)" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1657127374594 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_intr alu.v(39) " "Inferred latch for \"carry_intr\" at alu.v(39)" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1657127374594 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu.v(38) " "Inferred latch for \"carry\" at alu.v(38)" {  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1657127374594 "|cpu_environment|cpu:cpumono|dp:data_path|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd cpu:cpumono\|dp:data_path\|ffd:ffz " "Elaborating entity \"ffd\" for hierarchy \"cpu:cpumono\|dp:data_path\|ffd:ffz\"" {  } { { "../CPU_Monociclo/src/dp.v" "ffz" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_manager cpu:cpumono\|dp:data_path\|interrupt_manager:IM " "Elaborating entity \"interrupt_manager\" for hierarchy \"cpu:cpumono\|dp:data_path\|interrupt_manager:IM\"" {  } { { "../CPU_Monociclo/src/dp.v" "IM" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/dp.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_priority_bit cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|max_priority_bit:selA " "Elaborating entity \"max_priority_bit\" for hierarchy \"cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|max_priority_bit:selA\"" {  } { { "../CPU_Monociclo/src/inter_manager.v" "selA" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/inter_manager.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cpu:cpumono\|cu:control_unit " "Elaborating entity \"cu\" for hierarchy \"cpu:cpumono\|cu:control_unit\"" {  } { { "../CPU_Monociclo/src/cpu.v" "control_unit" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_cu cpu:cpumono\|cu:control_unit\|opcode_cu:opcodeCU " "Elaborating entity \"opcode_cu\" for hierarchy \"cpu:cpumono\|cu:control_unit\|opcode_cu:opcodeCU\"" {  } { { "../CPU_Monociclo/src/cu.v" "opcodeCU" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_cu cpu:cpumono\|cu:control_unit\|inter_cu:interCU " "Elaborating entity \"inter_cu\" for hierarchy \"cpu:cpumono\|cu:control_unit\|inter_cu:interCU\"" {  } { { "../CPU_Monociclo/src/cu.v" "interCU" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_interrupt " "Elaborating entity \"timer\" for hierarchy \"timer:timer_interrupt\"" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "timer_interrupt" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127374655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 timer.v(18) " "Verilog HDL assignment warning at timer.v(18): truncated value with size 32 to match size of target (24)" {  } { { "../CPU_Monociclo/src/timer.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/timer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657127374656 "|cpu_environment|timer:timer_interrupt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 timer.v(19) " "Verilog HDL assignment warning at timer.v(19): truncated value with size 32 to match size of target (8)" {  } { { "../CPU_Monociclo/src/timer.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657127374656 "|cpu_environment|timer:timer_interrupt"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_0 " "Inferred RAM node \"cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1657127375188 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_1 " "Inferred RAM node \"cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1657127375189 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpumono\|dp:data_path\|regfile:register_file\|regb " "RAM logic \"cpu:cpumono\|dp:data_path\|regfile:register_file\|regb\" is uninferred due to asynchronous read logic" {  } { { "../CPU_Monociclo/src/components.v" "regb" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657127375189 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1657127375189 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpumono\|dp:data_path\|stack:Stack\|stackmem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1657127376322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1657127376322 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1657127376322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpumono\|dp:data_path\|stack:Stack\|altsyncram:stackmem_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpumono\|dp:data_path\|stack:Stack\|altsyncram:stackmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpumono\|dp:data_path\|stack:Stack\|altsyncram:stackmem_rtl_0 " "Instantiated megafunction \"cpu:cpumono\|dp:data_path\|stack:Stack\|altsyncram:stackmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657127376394 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1657127376394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7c1 " "Found entity 1: altsyncram_u7c1" {  } { { "db/altsyncram_u7c1.tdf" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/db/altsyncram_u7c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657127376469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657127376469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpumono\|dp:data_path\|alu:ALU\|zero " "Latch cpu:cpumono\|dp:data_path\|alu:ALU\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1657127377239 ""}  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1657127377239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpumono\|dp:data_path\|alu:ALU\|zero_intr " "Latch cpu:cpumono\|dp:data_path\|alu:ALU\|zero_intr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1657127377239 ""}  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1657127377239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpumono\|dp:data_path\|alu:ALU\|carry " "Latch cpu:cpumono\|dp:data_path\|alu:ALU\|carry has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1657127377239 ""}  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1657127377239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpumono\|dp:data_path\|alu:ALU\|carry_intr " "Latch cpu:cpumono\|dp:data_path\|alu:ALU\|carry_intr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpumono\|dp:data_path\|interrupt_manager:IM\|register:Attention\|q\[7\]" {  } { { "../CPU_Monociclo/src/components.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/components.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1657127377239 ""}  } { { "../CPU_Monociclo/src/alu.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1657127377239 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addresses\[16\] GND " "Pin \"addresses\[16\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657127379187 "|cpu_environment|addresses[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addresses\[17\] GND " "Pin \"addresses\[17\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657127379187 "|cpu_environment|addresses[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_mem\[0\] GND " "Pin \"control_mem\[0\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657127379187 "|cpu_environment|control_mem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_mem\[1\] GND " "Pin \"control_mem\[1\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657127379187 "|cpu_environment|control_mem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_mem\[2\] GND " "Pin \"control_mem\[2\]\" is stuck at GND" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657127379187 "|cpu_environment|control_mem[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1657127379187 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/output_files/cpu_environment.map.smsg " "Generated suppressed messages file C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Quartus_II/output_files/cpu_environment.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1657127383446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1657127383703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657127383703 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "../CPU_Monociclo/src/cpu_environment.v" "" { Text "C:/Users/alu01/Desktop/cuatri/DDP/CPU_proyecto/CPU_Monociclo/src/cpu_environment.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657127383902 "|cpu_environment|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1657127383902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1668 " "Implemented 1668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1657127383903 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1657127383903 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1657127383903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1575 " "Implemented 1575 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1657127383903 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1657127383903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1657127383903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657127383959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 18:09:43 2022 " "Processing ended: Wed Jul 06 18:09:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657127383959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657127383959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657127383959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657127383959 ""}
