INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4to1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/xorga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xorga
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/xnorg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xnorg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity right
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/org.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity org
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/norg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity norg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/nandg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nandg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity left
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/inc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/dif.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dif
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/andg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity andg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/mux16to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux16to1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "E:/1sem/VIVADO/project_9/project_9.srcs/sim_1/new/ALUTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUTB
