;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000043
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 6
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 1
ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL18
ADC_intClock__DIV_ID EQU 0x00000043
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
ADC_IRQ__INTC_MASK EQU 0x2000000
ADC_IRQ__INTC_NUMBER EQU 25
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR6
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; TEST
TEST__0__DR EQU CYREG_GPIO_PRT0_DR
TEST__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TEST__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TEST__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TEST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TEST__0__HSIOM_MASK EQU 0xF0000000
TEST__0__HSIOM_SHIFT EQU 28
TEST__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TEST__0__INTR EQU CYREG_GPIO_PRT0_INTR
TEST__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TEST__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TEST__0__MASK EQU 0x80
TEST__0__PC EQU CYREG_GPIO_PRT0_PC
TEST__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TEST__0__PORT EQU 0
TEST__0__PS EQU CYREG_GPIO_PRT0_PS
TEST__0__SHIFT EQU 7
TEST__DR EQU CYREG_GPIO_PRT0_DR
TEST__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TEST__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TEST__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TEST__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TEST__INTR EQU CYREG_GPIO_PRT0_INTR
TEST__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TEST__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TEST__MASK EQU 0x80
TEST__PC EQU CYREG_GPIO_PRT0_PC
TEST__PC2 EQU CYREG_GPIO_PRT0_PC2
TEST__PORT EQU 0
TEST__PS EQU CYREG_GPIO_PRT0_PS
TEST__SHIFT EQU 7

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_MASK EQU 0xC0
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0P_IPR0
isr_1__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; isr_2
isr_2__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_2__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_2__INTC_MASK EQU 0x02
isr_2__INTC_NUMBER EQU 1
isr_2__INTC_PRIOR_MASK EQU 0xC000
isr_2__INTC_PRIOR_NUM EQU 3
isr_2__INTC_PRIOR_REG EQU CYREG_CM0P_IPR0
isr_2__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_2__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; I2C_ST
I2C_ST__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_ST__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_ST__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_ST__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_ST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_ST__0__HSIOM_MASK EQU 0xF0000000
I2C_ST__0__HSIOM_SHIFT EQU 28
I2C_ST__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_ST__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_ST__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_ST__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_ST__0__MASK EQU 0x80
I2C_ST__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_ST__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_ST__0__PORT EQU 5
I2C_ST__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_ST__0__SHIFT EQU 7
I2C_ST__DR EQU CYREG_GPIO_PRT5_DR
I2C_ST__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_ST__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_ST__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_ST__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_ST__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_ST__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_ST__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_ST__MASK EQU 0x80
I2C_ST__PC EQU CYREG_GPIO_PRT5_PC
I2C_ST__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_ST__PORT EQU 5
I2C_ST__PS EQU CYREG_GPIO_PRT5_PS
I2C_ST__SHIFT EQU 7

; RF_ADC
RF_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
RF_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RF_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RF_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RF_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RF_ADC__0__HSIOM_MASK EQU 0xF0000000
RF_ADC__0__HSIOM_SHIFT EQU 28
RF_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RF_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
RF_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RF_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RF_ADC__0__MASK EQU 0x80
RF_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
RF_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RF_ADC__0__PORT EQU 2
RF_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
RF_ADC__0__SHIFT EQU 7
RF_ADC__DR EQU CYREG_GPIO_PRT2_DR
RF_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RF_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RF_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RF_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RF_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
RF_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RF_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RF_ADC__MASK EQU 0x80
RF_ADC__PC EQU CYREG_GPIO_PRT2_PC
RF_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
RF_ADC__PORT EQU 2
RF_ADC__PS EQU CYREG_GPIO_PRT2_PS
RF_ADC__SHIFT EQU 7

; BAT_ADC
BAT_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
BAT_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BAT_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BAT_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BAT_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BAT_ADC__0__HSIOM_MASK EQU 0x00F00000
BAT_ADC__0__HSIOM_SHIFT EQU 20
BAT_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BAT_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
BAT_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BAT_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BAT_ADC__0__MASK EQU 0x20
BAT_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
BAT_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
BAT_ADC__0__PORT EQU 2
BAT_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
BAT_ADC__0__SHIFT EQU 5
BAT_ADC__DR EQU CYREG_GPIO_PRT2_DR
BAT_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BAT_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BAT_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BAT_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BAT_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
BAT_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BAT_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BAT_ADC__MASK EQU 0x20
BAT_ADC__PC EQU CYREG_GPIO_PRT2_PC
BAT_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
BAT_ADC__PORT EQU 2
BAT_ADC__PS EQU CYREG_GPIO_PRT2_PS
BAT_ADC__SHIFT EQU 5

; I2C_SCL
I2C_SCL__0__DR EQU CYREG_GPIO_PRT7_DR
I2C_SCL__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
I2C_SCL__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
I2C_SCL__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
I2C_SCL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
I2C_SCL__0__HSIOM_MASK EQU 0x000000F0
I2C_SCL__0__HSIOM_SHIFT EQU 4
I2C_SCL__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
I2C_SCL__0__INTR EQU CYREG_GPIO_PRT7_INTR
I2C_SCL__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
I2C_SCL__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
I2C_SCL__0__MASK EQU 0x02
I2C_SCL__0__PC EQU CYREG_GPIO_PRT7_PC
I2C_SCL__0__PC2 EQU CYREG_GPIO_PRT7_PC2
I2C_SCL__0__PORT EQU 7
I2C_SCL__0__PS EQU CYREG_GPIO_PRT7_PS
I2C_SCL__0__SHIFT EQU 1
I2C_SCL__DR EQU CYREG_GPIO_PRT7_DR
I2C_SCL__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
I2C_SCL__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
I2C_SCL__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
I2C_SCL__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
I2C_SCL__INTR EQU CYREG_GPIO_PRT7_INTR
I2C_SCL__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
I2C_SCL__INTSTAT EQU CYREG_GPIO_PRT7_INTR
I2C_SCL__MASK EQU 0x02
I2C_SCL__PC EQU CYREG_GPIO_PRT7_PC
I2C_SCL__PC2 EQU CYREG_GPIO_PRT7_PC2
I2C_SCL__PORT EQU 7
I2C_SCL__PS EQU CYREG_GPIO_PRT7_PS
I2C_SCL__SHIFT EQU 1

; I2C_SDA
I2C_SDA__0__DR EQU CYREG_GPIO_PRT7_DR
I2C_SDA__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
I2C_SDA__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
I2C_SDA__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
I2C_SDA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
I2C_SDA__0__HSIOM_MASK EQU 0x0000000F
I2C_SDA__0__HSIOM_SHIFT EQU 0
I2C_SDA__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
I2C_SDA__0__INTR EQU CYREG_GPIO_PRT7_INTR
I2C_SDA__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
I2C_SDA__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
I2C_SDA__0__MASK EQU 0x01
I2C_SDA__0__PC EQU CYREG_GPIO_PRT7_PC
I2C_SDA__0__PC2 EQU CYREG_GPIO_PRT7_PC2
I2C_SDA__0__PORT EQU 7
I2C_SDA__0__PS EQU CYREG_GPIO_PRT7_PS
I2C_SDA__0__SHIFT EQU 0
I2C_SDA__DR EQU CYREG_GPIO_PRT7_DR
I2C_SDA__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
I2C_SDA__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
I2C_SDA__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
I2C_SDA__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
I2C_SDA__INTR EQU CYREG_GPIO_PRT7_INTR
I2C_SDA__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
I2C_SDA__INTSTAT EQU CYREG_GPIO_PRT7_INTR
I2C_SDA__MASK EQU 0x01
I2C_SDA__PC EQU CYREG_GPIO_PRT7_PC
I2C_SDA__PC2 EQU CYREG_GPIO_PRT7_PC2
I2C_SDA__PORT EQU 7
I2C_SDA__PS EQU CYREG_GPIO_PRT7_PS
I2C_SDA__SHIFT EQU 0

; OLED_DC
OLED_DC__0__DR EQU CYREG_GPIO_PRT5_DR
OLED_DC__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
OLED_DC__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
OLED_DC__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
OLED_DC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
OLED_DC__0__HSIOM_MASK EQU 0x0000F000
OLED_DC__0__HSIOM_SHIFT EQU 12
OLED_DC__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
OLED_DC__0__INTR EQU CYREG_GPIO_PRT5_INTR
OLED_DC__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
OLED_DC__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
OLED_DC__0__MASK EQU 0x08
OLED_DC__0__PC EQU CYREG_GPIO_PRT5_PC
OLED_DC__0__PC2 EQU CYREG_GPIO_PRT5_PC2
OLED_DC__0__PORT EQU 5
OLED_DC__0__PS EQU CYREG_GPIO_PRT5_PS
OLED_DC__0__SHIFT EQU 3
OLED_DC__DR EQU CYREG_GPIO_PRT5_DR
OLED_DC__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
OLED_DC__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
OLED_DC__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
OLED_DC__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
OLED_DC__INTR EQU CYREG_GPIO_PRT5_INTR
OLED_DC__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
OLED_DC__INTSTAT EQU CYREG_GPIO_PRT5_INTR
OLED_DC__MASK EQU 0x08
OLED_DC__PC EQU CYREG_GPIO_PRT5_PC
OLED_DC__PC2 EQU CYREG_GPIO_PRT5_PC2
OLED_DC__PORT EQU 5
OLED_DC__PS EQU CYREG_GPIO_PRT5_PS
OLED_DC__SHIFT EQU 3

; OP1_INT
OP1_INT__0__DR EQU CYREG_GPIO_PRT0_DR
OP1_INT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OP1_INT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OP1_INT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OP1_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OP1_INT__0__HSIOM_MASK EQU 0x0F000000
OP1_INT__0__HSIOM_SHIFT EQU 24
OP1_INT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OP1_INT__0__INTR EQU CYREG_GPIO_PRT0_INTR
OP1_INT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OP1_INT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OP1_INT__0__MASK EQU 0x40
OP1_INT__0__PC EQU CYREG_GPIO_PRT0_PC
OP1_INT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
OP1_INT__0__PORT EQU 0
OP1_INT__0__PS EQU CYREG_GPIO_PRT0_PS
OP1_INT__0__SHIFT EQU 6
OP1_INT__DR EQU CYREG_GPIO_PRT0_DR
OP1_INT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
OP1_INT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
OP1_INT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
OP1_INT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
OP1_INT__INTR EQU CYREG_GPIO_PRT0_INTR
OP1_INT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
OP1_INT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
OP1_INT__MASK EQU 0x40
OP1_INT__PC EQU CYREG_GPIO_PRT0_PC
OP1_INT__PC2 EQU CYREG_GPIO_PRT0_PC2
OP1_INT__PORT EQU 0
OP1_INT__PS EQU CYREG_GPIO_PRT0_PS
OP1_INT__SHIFT EQU 6

; OP3_INT
OP3_INT__0__DR EQU CYREG_GPIO_PRT5_DR
OP3_INT__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
OP3_INT__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
OP3_INT__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
OP3_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
OP3_INT__0__HSIOM_MASK EQU 0x00000F00
OP3_INT__0__HSIOM_SHIFT EQU 8
OP3_INT__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
OP3_INT__0__INTR EQU CYREG_GPIO_PRT5_INTR
OP3_INT__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
OP3_INT__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
OP3_INT__0__MASK EQU 0x04
OP3_INT__0__PC EQU CYREG_GPIO_PRT5_PC
OP3_INT__0__PC2 EQU CYREG_GPIO_PRT5_PC2
OP3_INT__0__PORT EQU 5
OP3_INT__0__PS EQU CYREG_GPIO_PRT5_PS
OP3_INT__0__SHIFT EQU 2
OP3_INT__DR EQU CYREG_GPIO_PRT5_DR
OP3_INT__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
OP3_INT__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
OP3_INT__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
OP3_INT__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
OP3_INT__INTR EQU CYREG_GPIO_PRT5_INTR
OP3_INT__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
OP3_INT__INTSTAT EQU CYREG_GPIO_PRT5_INTR
OP3_INT__MASK EQU 0x04
OP3_INT__PC EQU CYREG_GPIO_PRT5_PC
OP3_INT__PC2 EQU CYREG_GPIO_PRT5_PC2
OP3_INT__PORT EQU 5
OP3_INT__PS EQU CYREG_GPIO_PRT5_PS
OP3_INT__SHIFT EQU 2

; isr_wdt
isr_wdt__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_wdt__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_wdt__INTC_MASK EQU 0x40
isr_wdt__INTC_NUMBER EQU 6
isr_wdt__INTC_PRIOR_MASK EQU 0xC00000
isr_wdt__INTC_PRIOR_NUM EQU 3
isr_wdt__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
isr_wdt__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_wdt__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; CapSense
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2
CapSense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_CSD__CMOD_PAD EQU 1
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_CSD__CSH_TANK_PAD EQU 2
CapSense_CSD__CSHIELD_PAD EQU 4
CapSense_CSD__DEDICATED_IO0 EQU CapSense_CSD__CMOD_PAD
CapSense_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
CapSense_CSD__VREF_EXT_PAD EQU 8
CapSense_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACComp__IDAC EQU CYREG_CSD_IDACB
CapSense_IDACComp__POSITION EQU 1
CapSense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_IDACMod__POSITION EQU 0
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_ISR__INTC_MASK EQU 0x10000
CapSense_ISR__INTC_NUMBER EQU 16
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_ISR__INTC_PRIOR_NUM EQU 1
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__0__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__0__HSIOM_SHIFT EQU 12
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__0__MASK EQU 0x08
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__0__PORT EQU 4
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__0__SHIFT EQU 3
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__1__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__1__HSIOM_SHIFT EQU 0
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__1__MASK EQU 0x01
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__1__PORT EQU 4
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__1__SHIFT EQU 0
CapSense_Sns__10__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__10__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__10__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__10__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__10__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__10__HSIOM_SHIFT EQU 16
CapSense_Sns__10__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__10__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__10__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__10__MASK EQU 0x10
CapSense_Sns__10__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__10__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__10__PORT EQU 6
CapSense_Sns__10__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__10__SHIFT EQU 4
CapSense_Sns__11__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__11__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__11__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__11__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__11__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__11__HSIOM_SHIFT EQU 8
CapSense_Sns__11__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__11__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__11__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__11__MASK EQU 0x04
CapSense_Sns__11__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__11__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__11__PORT EQU 6
CapSense_Sns__11__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__11__SHIFT EQU 2
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__2__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__2__HSIOM_SHIFT EQU 4
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__2__MASK EQU 0x02
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__2__PORT EQU 4
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__2__SHIFT EQU 1
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__3__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__3__HSIOM_SHIFT EQU 28
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__MASK EQU 0x80
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__3__PORT EQU 3
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__3__SHIFT EQU 7
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__4__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__4__HSIOM_SHIFT EQU 24
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__4__MASK EQU 0x40
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__4__PORT EQU 3
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__4__SHIFT EQU 6
CapSense_Sns__5__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__5__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__5__HSIOM_SHIFT EQU 20
CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__5__MASK EQU 0x20
CapSense_Sns__5__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__5__PORT EQU 3
CapSense_Sns__5__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__5__SHIFT EQU 5
CapSense_Sns__6__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__6__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__6__HSIOM_SHIFT EQU 16
CapSense_Sns__6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__6__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__6__MASK EQU 0x10
CapSense_Sns__6__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__6__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__6__PORT EQU 3
CapSense_Sns__6__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__6__SHIFT EQU 4
CapSense_Sns__7__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__7__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__7__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__7__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__7__HSIOM_SHIFT EQU 4
CapSense_Sns__7__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__7__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__7__MASK EQU 0x02
CapSense_Sns__7__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__7__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__7__PORT EQU 3
CapSense_Sns__7__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__7__SHIFT EQU 1
CapSense_Sns__8__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__8__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__8__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__8__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__8__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__8__HSIOM_SHIFT EQU 0
CapSense_Sns__8__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__8__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__8__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__8__MASK EQU 0x01
CapSense_Sns__8__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__8__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__8__PORT EQU 3
CapSense_Sns__8__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__8__SHIFT EQU 0
CapSense_Sns__9__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__9__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__9__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__9__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__9__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__9__HSIOM_SHIFT EQU 20
CapSense_Sns__9__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__9__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__9__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__9__MASK EQU 0x20
CapSense_Sns__9__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__9__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__9__PORT EQU 6
CapSense_Sns__9__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__9__SHIFT EQU 5
CapSense_Sns__Button0_Sns0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__Button0_Sns0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__Button0_Sns0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__Button0_Sns0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__Button0_Sns0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Button0_Sns0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Button0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Button0_Sns0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Button0_Sns0__MASK EQU 0x08
CapSense_Sns__Button0_Sns0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__Button0_Sns0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__Button0_Sns0__PORT EQU 4
CapSense_Sns__Button0_Sns0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__Button0_Sns0__SHIFT EQU 3
CapSense_Sns__Button1_Sns0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__Button1_Sns0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__Button1_Sns0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__Button1_Sns0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__Button1_Sns0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Button1_Sns0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Button1_Sns0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Button1_Sns0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Button1_Sns0__MASK EQU 0x01
CapSense_Sns__Button1_Sns0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__Button1_Sns0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__Button1_Sns0__PORT EQU 4
CapSense_Sns__Button1_Sns0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__Button1_Sns0__SHIFT EQU 0
CapSense_Sns__Button10_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Button10_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Button10_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Button10_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Button10_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Button10_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Button10_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Button10_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Button10_Sns0__MASK EQU 0x10
CapSense_Sns__Button10_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Button10_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Button10_Sns0__PORT EQU 6
CapSense_Sns__Button10_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Button10_Sns0__SHIFT EQU 4
CapSense_Sns__Button11_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Button11_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Button11_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Button11_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Button11_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Button11_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Button11_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Button11_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Button11_Sns0__MASK EQU 0x04
CapSense_Sns__Button11_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Button11_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Button11_Sns0__PORT EQU 6
CapSense_Sns__Button11_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Button11_Sns0__SHIFT EQU 2
CapSense_Sns__Button2_Sns0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__Button2_Sns0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__Button2_Sns0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__Button2_Sns0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__Button2_Sns0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Button2_Sns0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Button2_Sns0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Button2_Sns0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Button2_Sns0__MASK EQU 0x02
CapSense_Sns__Button2_Sns0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__Button2_Sns0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__Button2_Sns0__PORT EQU 4
CapSense_Sns__Button2_Sns0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__Button2_Sns0__SHIFT EQU 1
CapSense_Sns__Button3_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button3_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button3_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button3_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button3_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button3_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button3_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button3_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button3_Sns0__MASK EQU 0x80
CapSense_Sns__Button3_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button3_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button3_Sns0__PORT EQU 3
CapSense_Sns__Button3_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button3_Sns0__SHIFT EQU 7
CapSense_Sns__Button4_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button4_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button4_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button4_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button4_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button4_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button4_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button4_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button4_Sns0__MASK EQU 0x40
CapSense_Sns__Button4_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button4_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button4_Sns0__PORT EQU 3
CapSense_Sns__Button4_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button4_Sns0__SHIFT EQU 6
CapSense_Sns__Button5_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button5_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button5_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button5_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button5_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button5_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button5_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button5_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button5_Sns0__MASK EQU 0x20
CapSense_Sns__Button5_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button5_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button5_Sns0__PORT EQU 3
CapSense_Sns__Button5_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button5_Sns0__SHIFT EQU 5
CapSense_Sns__Button6_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button6_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button6_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button6_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button6_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button6_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button6_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button6_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button6_Sns0__MASK EQU 0x10
CapSense_Sns__Button6_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button6_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button6_Sns0__PORT EQU 3
CapSense_Sns__Button6_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button6_Sns0__SHIFT EQU 4
CapSense_Sns__Button7_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button7_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button7_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button7_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button7_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button7_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button7_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button7_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button7_Sns0__MASK EQU 0x02
CapSense_Sns__Button7_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button7_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button7_Sns0__PORT EQU 3
CapSense_Sns__Button7_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button7_Sns0__SHIFT EQU 1
CapSense_Sns__Button8_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Button8_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Button8_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Button8_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Button8_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button8_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button8_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Button8_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Button8_Sns0__MASK EQU 0x01
CapSense_Sns__Button8_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Button8_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Button8_Sns0__PORT EQU 3
CapSense_Sns__Button8_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Button8_Sns0__SHIFT EQU 0
CapSense_Sns__Button9_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Button9_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Button9_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Button9_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Button9_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Button9_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Button9_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Button9_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Button9_Sns0__MASK EQU 0x20
CapSense_Sns__Button9_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Button9_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Button9_Sns0__PORT EQU 6
CapSense_Sns__Button9_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Button9_Sns0__SHIFT EQU 5

; LOCK_INT
LOCK_INT__0__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LOCK_INT__0__HSIOM_MASK EQU 0x0000000F
LOCK_INT__0__HSIOM_SHIFT EQU 0
LOCK_INT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__0__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__0__MASK EQU 0x01
LOCK_INT__0__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__0__PORT EQU 0
LOCK_INT__0__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__0__SHIFT EQU 0
LOCK_INT__1__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LOCK_INT__1__HSIOM_MASK EQU 0x000000F0
LOCK_INT__1__HSIOM_SHIFT EQU 4
LOCK_INT__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__1__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__1__MASK EQU 0x02
LOCK_INT__1__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__1__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__1__PORT EQU 0
LOCK_INT__1__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__1__SHIFT EQU 1
LOCK_INT__2__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LOCK_INT__2__HSIOM_MASK EQU 0x00000F00
LOCK_INT__2__HSIOM_SHIFT EQU 8
LOCK_INT__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__2__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__2__MASK EQU 0x04
LOCK_INT__2__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__2__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__2__PORT EQU 0
LOCK_INT__2__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__2__SHIFT EQU 2
LOCK_INT__3__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LOCK_INT__3__HSIOM_MASK EQU 0x0000F000
LOCK_INT__3__HSIOM_SHIFT EQU 12
LOCK_INT__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__3__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__3__MASK EQU 0x08
LOCK_INT__3__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__3__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__3__PORT EQU 0
LOCK_INT__3__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__3__SHIFT EQU 3
LOCK_INT__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__LOCK_BNT_INT__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__LOCK_BNT_INT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__LOCK_BNT_INT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__LOCK_BNT_INT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__LOCK_BNT_INT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__LOCK_BNT_INT__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__LOCK_BNT_INT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__LOCK_BNT_INT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__LOCK_BNT_INT__MASK EQU 0x02
LOCK_INT__LOCK_BNT_INT__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__LOCK_BNT_INT__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__LOCK_BNT_INT__PORT EQU 0
LOCK_INT__LOCK_BNT_INT__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__LOCK_BNT_INT__SHIFT EQU 1
LOCK_INT__LOCK_MODE_INT__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__LOCK_MODE_INT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__LOCK_MODE_INT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__LOCK_MODE_INT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__LOCK_MODE_INT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__LOCK_MODE_INT__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__LOCK_MODE_INT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__LOCK_MODE_INT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__LOCK_MODE_INT__MASK EQU 0x04
LOCK_INT__LOCK_MODE_INT__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__LOCK_MODE_INT__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__LOCK_MODE_INT__PORT EQU 0
LOCK_INT__LOCK_MODE_INT__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__LOCK_MODE_INT__SHIFT EQU 2
LOCK_INT__LOCK_SLOT_INT__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__LOCK_SLOT_INT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__LOCK_SLOT_INT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__LOCK_SLOT_INT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__LOCK_SLOT_INT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__LOCK_SLOT_INT__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__LOCK_SLOT_INT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__LOCK_SLOT_INT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__LOCK_SLOT_INT__MASK EQU 0x08
LOCK_INT__LOCK_SLOT_INT__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__LOCK_SLOT_INT__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__LOCK_SLOT_INT__PORT EQU 0
LOCK_INT__LOCK_SLOT_INT__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__LOCK_SLOT_INT__SHIFT EQU 3
LOCK_INT__MASK EQU 0x0F
LOCK_INT__OP2INT__DR EQU CYREG_GPIO_PRT0_DR
LOCK_INT__OP2INT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LOCK_INT__OP2INT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LOCK_INT__OP2INT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LOCK_INT__OP2INT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__OP2INT__INTR EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__OP2INT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LOCK_INT__OP2INT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LOCK_INT__OP2INT__MASK EQU 0x01
LOCK_INT__OP2INT__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__OP2INT__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__OP2INT__PORT EQU 0
LOCK_INT__OP2INT__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__OP2INT__SHIFT EQU 0
LOCK_INT__PC EQU CYREG_GPIO_PRT0_PC
LOCK_INT__PC2 EQU CYREG_GPIO_PRT0_PC2
LOCK_INT__PORT EQU 0
LOCK_INT__PS EQU CYREG_GPIO_PRT0_PS
LOCK_INT__SHIFT EQU 0
LOCK_INT__SNAP EQU CYREG_GPIO_PRT0_INTR

; MOTO_ADC
MOTO_ADC__0__DR EQU CYREG_GPIO_PRT2_DR
MOTO_ADC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
MOTO_ADC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
MOTO_ADC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
MOTO_ADC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MOTO_ADC__0__HSIOM_MASK EQU 0x0F000000
MOTO_ADC__0__HSIOM_SHIFT EQU 24
MOTO_ADC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
MOTO_ADC__0__INTR EQU CYREG_GPIO_PRT2_INTR
MOTO_ADC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
MOTO_ADC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
MOTO_ADC__0__MASK EQU 0x40
MOTO_ADC__0__PC EQU CYREG_GPIO_PRT2_PC
MOTO_ADC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
MOTO_ADC__0__PORT EQU 2
MOTO_ADC__0__PS EQU CYREG_GPIO_PRT2_PS
MOTO_ADC__0__SHIFT EQU 6
MOTO_ADC__DR EQU CYREG_GPIO_PRT2_DR
MOTO_ADC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
MOTO_ADC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
MOTO_ADC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
MOTO_ADC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
MOTO_ADC__INTR EQU CYREG_GPIO_PRT2_INTR
MOTO_ADC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
MOTO_ADC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
MOTO_ADC__MASK EQU 0x40
MOTO_ADC__PC EQU CYREG_GPIO_PRT2_PC
MOTO_ADC__PC2 EQU CYREG_GPIO_PRT2_PC2
MOTO_ADC__PORT EQU 2
MOTO_ADC__PS EQU CYREG_GPIO_PRT2_PS
MOTO_ADC__SHIFT EQU 6

; Opamp_Rf
Opamp_Rf_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
Opamp_Rf_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_Rf_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
Opamp_Rf_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
Opamp_Rf_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
Opamp_Rf_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_Rf_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
Opamp_Rf_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_Rf_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
Opamp_Rf_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_Rf_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_Rf_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA0_COMP_TRIM
Opamp_Rf_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_Rf_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA0_OFFSET_TRIM
Opamp_Rf_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES0_CTRL
Opamp_Rf_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
Opamp_Rf_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM0_OA0_SW
Opamp_Rf_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM0_OA0_SW_CLEAR

; GPIO_ISR1
GPIO_ISR1__0__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GPIO_ISR1__0__HSIOM_MASK EQU 0x00000F00
GPIO_ISR1__0__HSIOM_SHIFT EQU 8
GPIO_ISR1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__0__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__0__MASK EQU 0x04
GPIO_ISR1__0__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__0__PORT EQU 1
GPIO_ISR1__0__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__0__SHIFT EQU 2
GPIO_ISR1__1__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GPIO_ISR1__1__HSIOM_MASK EQU 0x0000F000
GPIO_ISR1__1__HSIOM_SHIFT EQU 12
GPIO_ISR1__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__1__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__1__MASK EQU 0x08
GPIO_ISR1__1__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__1__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__1__PORT EQU 1
GPIO_ISR1__1__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__1__SHIFT EQU 3
GPIO_ISR1__2__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GPIO_ISR1__2__HSIOM_MASK EQU 0x000F0000
GPIO_ISR1__2__HSIOM_SHIFT EQU 16
GPIO_ISR1__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__2__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__2__MASK EQU 0x10
GPIO_ISR1__2__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__2__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__2__PORT EQU 1
GPIO_ISR1__2__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__2__SHIFT EQU 4
GPIO_ISR1__3__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GPIO_ISR1__3__HSIOM_MASK EQU 0x00F00000
GPIO_ISR1__3__HSIOM_SHIFT EQU 20
GPIO_ISR1__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__3__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__3__MASK EQU 0x20
GPIO_ISR1__3__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__3__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__3__PORT EQU 1
GPIO_ISR1__3__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__3__SHIFT EQU 5
GPIO_ISR1__BLE_INT__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__BLE_INT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__BLE_INT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__BLE_INT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__BLE_INT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__BLE_INT__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__BLE_INT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__BLE_INT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__BLE_INT__MASK EQU 0x10
GPIO_ISR1__BLE_INT__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__BLE_INT__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__BLE_INT__PORT EQU 1
GPIO_ISR1__BLE_INT__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__BLE_INT__SHIFT EQU 4
GPIO_ISR1__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__EXT_UART_2_INT__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__EXT_UART_2_INT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__EXT_UART_2_INT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__EXT_UART_2_INT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__EXT_UART_2_INT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__EXT_UART_2_INT__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__EXT_UART_2_INT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__EXT_UART_2_INT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__EXT_UART_2_INT__MASK EQU 0x08
GPIO_ISR1__EXT_UART_2_INT__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__EXT_UART_2_INT__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__EXT_UART_2_INT__PORT EQU 1
GPIO_ISR1__EXT_UART_2_INT__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__EXT_UART_2_INT__SHIFT EQU 3
GPIO_ISR1__FPC_UART_0_INT__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__FPC_UART_0_INT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__FPC_UART_0_INT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__FPC_UART_0_INT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__FPC_UART_0_INT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__FPC_UART_0_INT__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__FPC_UART_0_INT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__FPC_UART_0_INT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__FPC_UART_0_INT__MASK EQU 0x20
GPIO_ISR1__FPC_UART_0_INT__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__FPC_UART_0_INT__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__FPC_UART_0_INT__PORT EQU 1
GPIO_ISR1__FPC_UART_0_INT__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__FPC_UART_0_INT__SHIFT EQU 5
GPIO_ISR1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__KEY_INT__DR EQU CYREG_GPIO_PRT1_DR
GPIO_ISR1__KEY_INT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GPIO_ISR1__KEY_INT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GPIO_ISR1__KEY_INT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GPIO_ISR1__KEY_INT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__KEY_INT__INTR EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__KEY_INT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GPIO_ISR1__KEY_INT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GPIO_ISR1__KEY_INT__MASK EQU 0x04
GPIO_ISR1__KEY_INT__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__KEY_INT__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__KEY_INT__PORT EQU 1
GPIO_ISR1__KEY_INT__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__KEY_INT__SHIFT EQU 2
GPIO_ISR1__MASK EQU 0x3C
GPIO_ISR1__PC EQU CYREG_GPIO_PRT1_PC
GPIO_ISR1__PC2 EQU CYREG_GPIO_PRT1_PC2
GPIO_ISR1__PORT EQU 1
GPIO_ISR1__PS EQU CYREG_GPIO_PRT1_PS
GPIO_ISR1__SHIFT EQU 2
GPIO_ISR1__SNAP EQU CYREG_GPIO_PRT1_INTR

; Opamp_Bat
Opamp_Bat_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
Opamp_Bat_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_Bat_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
Opamp_Bat_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
Opamp_Bat_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
Opamp_Bat_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_Bat_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
Opamp_Bat_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_Bat_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
Opamp_Bat_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_Bat_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_Bat_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA1_COMP_TRIM
Opamp_Bat_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_Bat_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA1_OFFSET_TRIM
Opamp_Bat_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES1_CTRL
Opamp_Bat_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
Opamp_Bat_cy_psoc4_abuf__OA_SW EQU CYREG_CTBM0_OA1_SW
Opamp_Bat_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTBM0_OA1_SW_CLEAR

; CARD_RESET
CARD_RESET__0__DR EQU CYREG_GPIO_PRT5_DR
CARD_RESET__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
CARD_RESET__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
CARD_RESET__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
CARD_RESET__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
CARD_RESET__0__HSIOM_MASK EQU 0x00F00000
CARD_RESET__0__HSIOM_SHIFT EQU 20
CARD_RESET__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
CARD_RESET__0__INTR EQU CYREG_GPIO_PRT5_INTR
CARD_RESET__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
CARD_RESET__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
CARD_RESET__0__MASK EQU 0x20
CARD_RESET__0__PC EQU CYREG_GPIO_PRT5_PC
CARD_RESET__0__PC2 EQU CYREG_GPIO_PRT5_PC2
CARD_RESET__0__PORT EQU 5
CARD_RESET__0__PS EQU CYREG_GPIO_PRT5_PS
CARD_RESET__0__SHIFT EQU 5
CARD_RESET__DR EQU CYREG_GPIO_PRT5_DR
CARD_RESET__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
CARD_RESET__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
CARD_RESET__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
CARD_RESET__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
CARD_RESET__INTR EQU CYREG_GPIO_PRT5_INTR
CARD_RESET__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
CARD_RESET__INTSTAT EQU CYREG_GPIO_PRT5_INTR
CARD_RESET__MASK EQU 0x20
CARD_RESET__PC EQU CYREG_GPIO_PRT5_PC
CARD_RESET__PC2 EQU CYREG_GPIO_PRT5_PC2
CARD_RESET__PORT EQU 5
CARD_RESET__PS EQU CYREG_GPIO_PRT5_PS
CARD_RESET__SHIFT EQU 5

; SPI_1_CARD
SPI_1_CARD_miso_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_CARD_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_CARD_miso_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_CARD_miso_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_CARD_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_CARD_miso_m__0__HSIOM_GPIO EQU 0
SPI_1_CARD_miso_m__0__HSIOM_MASK EQU 0x00F00000
SPI_1_CARD_miso_m__0__HSIOM_SHIFT EQU 20
SPI_1_CARD_miso_m__0__HSIOM_SPI EQU 14
SPI_1_CARD_miso_m__0__HSIOM_SPI_MISO EQU 14
SPI_1_CARD_miso_m__0__HSIOM_UART EQU 9
SPI_1_CARD_miso_m__0__HSIOM_UART_TX EQU 9
SPI_1_CARD_miso_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_miso_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_miso_m__0__MASK EQU 0x20
SPI_1_CARD_miso_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_CARD_miso_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_CARD_miso_m__0__PORT EQU 4
SPI_1_CARD_miso_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_CARD_miso_m__0__SHIFT EQU 5
SPI_1_CARD_miso_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_CARD_miso_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_CARD_miso_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_CARD_miso_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_CARD_miso_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_miso_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_miso_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_miso_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_miso_m__MASK EQU 0x20
SPI_1_CARD_miso_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_CARD_miso_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_CARD_miso_m__PORT EQU 4
SPI_1_CARD_miso_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_CARD_miso_m__SHIFT EQU 5
SPI_1_CARD_mosi_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_CARD_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_CARD_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_CARD_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_CARD_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_CARD_mosi_m__0__HSIOM_GPIO EQU 0
SPI_1_CARD_mosi_m__0__HSIOM_MASK EQU 0x000F0000
SPI_1_CARD_mosi_m__0__HSIOM_SHIFT EQU 16
SPI_1_CARD_mosi_m__0__HSIOM_SPI EQU 14
SPI_1_CARD_mosi_m__0__HSIOM_SPI_MOSI EQU 14
SPI_1_CARD_mosi_m__0__HSIOM_UART EQU 9
SPI_1_CARD_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_1_CARD_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_mosi_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_mosi_m__0__MASK EQU 0x10
SPI_1_CARD_mosi_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_CARD_mosi_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_CARD_mosi_m__0__PORT EQU 4
SPI_1_CARD_mosi_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_CARD_mosi_m__0__SHIFT EQU 4
SPI_1_CARD_mosi_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_CARD_mosi_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_CARD_mosi_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_CARD_mosi_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_CARD_mosi_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_mosi_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_mosi_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_mosi_m__MASK EQU 0x10
SPI_1_CARD_mosi_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_CARD_mosi_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_CARD_mosi_m__PORT EQU 4
SPI_1_CARD_mosi_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_CARD_mosi_m__SHIFT EQU 4
SPI_1_CARD_SCB__CTRL EQU CYREG_SCB4_CTRL
SPI_1_CARD_SCB__EZ_DATA0 EQU CYREG_SCB4_EZ_DATA0
SPI_1_CARD_SCB__EZ_DATA1 EQU CYREG_SCB4_EZ_DATA1
SPI_1_CARD_SCB__EZ_DATA10 EQU CYREG_SCB4_EZ_DATA10
SPI_1_CARD_SCB__EZ_DATA11 EQU CYREG_SCB4_EZ_DATA11
SPI_1_CARD_SCB__EZ_DATA12 EQU CYREG_SCB4_EZ_DATA12
SPI_1_CARD_SCB__EZ_DATA13 EQU CYREG_SCB4_EZ_DATA13
SPI_1_CARD_SCB__EZ_DATA14 EQU CYREG_SCB4_EZ_DATA14
SPI_1_CARD_SCB__EZ_DATA15 EQU CYREG_SCB4_EZ_DATA15
SPI_1_CARD_SCB__EZ_DATA16 EQU CYREG_SCB4_EZ_DATA16
SPI_1_CARD_SCB__EZ_DATA17 EQU CYREG_SCB4_EZ_DATA17
SPI_1_CARD_SCB__EZ_DATA18 EQU CYREG_SCB4_EZ_DATA18
SPI_1_CARD_SCB__EZ_DATA19 EQU CYREG_SCB4_EZ_DATA19
SPI_1_CARD_SCB__EZ_DATA2 EQU CYREG_SCB4_EZ_DATA2
SPI_1_CARD_SCB__EZ_DATA20 EQU CYREG_SCB4_EZ_DATA20
SPI_1_CARD_SCB__EZ_DATA21 EQU CYREG_SCB4_EZ_DATA21
SPI_1_CARD_SCB__EZ_DATA22 EQU CYREG_SCB4_EZ_DATA22
SPI_1_CARD_SCB__EZ_DATA23 EQU CYREG_SCB4_EZ_DATA23
SPI_1_CARD_SCB__EZ_DATA24 EQU CYREG_SCB4_EZ_DATA24
SPI_1_CARD_SCB__EZ_DATA25 EQU CYREG_SCB4_EZ_DATA25
SPI_1_CARD_SCB__EZ_DATA26 EQU CYREG_SCB4_EZ_DATA26
SPI_1_CARD_SCB__EZ_DATA27 EQU CYREG_SCB4_EZ_DATA27
SPI_1_CARD_SCB__EZ_DATA28 EQU CYREG_SCB4_EZ_DATA28
SPI_1_CARD_SCB__EZ_DATA29 EQU CYREG_SCB4_EZ_DATA29
SPI_1_CARD_SCB__EZ_DATA3 EQU CYREG_SCB4_EZ_DATA3
SPI_1_CARD_SCB__EZ_DATA30 EQU CYREG_SCB4_EZ_DATA30
SPI_1_CARD_SCB__EZ_DATA31 EQU CYREG_SCB4_EZ_DATA31
SPI_1_CARD_SCB__EZ_DATA4 EQU CYREG_SCB4_EZ_DATA4
SPI_1_CARD_SCB__EZ_DATA5 EQU CYREG_SCB4_EZ_DATA5
SPI_1_CARD_SCB__EZ_DATA6 EQU CYREG_SCB4_EZ_DATA6
SPI_1_CARD_SCB__EZ_DATA7 EQU CYREG_SCB4_EZ_DATA7
SPI_1_CARD_SCB__EZ_DATA8 EQU CYREG_SCB4_EZ_DATA8
SPI_1_CARD_SCB__EZ_DATA9 EQU CYREG_SCB4_EZ_DATA9
SPI_1_CARD_SCB__I2C_CFG EQU CYREG_SCB4_I2C_CFG
SPI_1_CARD_SCB__I2C_CTRL EQU CYREG_SCB4_I2C_CTRL
SPI_1_CARD_SCB__I2C_M_CMD EQU CYREG_SCB4_I2C_M_CMD
SPI_1_CARD_SCB__I2C_S_CMD EQU CYREG_SCB4_I2C_S_CMD
SPI_1_CARD_SCB__I2C_STATUS EQU CYREG_SCB4_I2C_STATUS
SPI_1_CARD_SCB__INTR_CAUSE EQU CYREG_SCB4_INTR_CAUSE
SPI_1_CARD_SCB__INTR_I2C_EC EQU CYREG_SCB4_INTR_I2C_EC
SPI_1_CARD_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB4_INTR_I2C_EC_MASK
SPI_1_CARD_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB4_INTR_I2C_EC_MASKED
SPI_1_CARD_SCB__INTR_M EQU CYREG_SCB4_INTR_M
SPI_1_CARD_SCB__INTR_M_MASK EQU CYREG_SCB4_INTR_M_MASK
SPI_1_CARD_SCB__INTR_M_MASKED EQU CYREG_SCB4_INTR_M_MASKED
SPI_1_CARD_SCB__INTR_M_SET EQU CYREG_SCB4_INTR_M_SET
SPI_1_CARD_SCB__INTR_RX EQU CYREG_SCB4_INTR_RX
SPI_1_CARD_SCB__INTR_RX_MASK EQU CYREG_SCB4_INTR_RX_MASK
SPI_1_CARD_SCB__INTR_RX_MASKED EQU CYREG_SCB4_INTR_RX_MASKED
SPI_1_CARD_SCB__INTR_RX_SET EQU CYREG_SCB4_INTR_RX_SET
SPI_1_CARD_SCB__INTR_S EQU CYREG_SCB4_INTR_S
SPI_1_CARD_SCB__INTR_S_MASK EQU CYREG_SCB4_INTR_S_MASK
SPI_1_CARD_SCB__INTR_S_MASKED EQU CYREG_SCB4_INTR_S_MASKED
SPI_1_CARD_SCB__INTR_S_SET EQU CYREG_SCB4_INTR_S_SET
SPI_1_CARD_SCB__INTR_SPI_EC EQU CYREG_SCB4_INTR_SPI_EC
SPI_1_CARD_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB4_INTR_SPI_EC_MASK
SPI_1_CARD_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB4_INTR_SPI_EC_MASKED
SPI_1_CARD_SCB__INTR_TX EQU CYREG_SCB4_INTR_TX
SPI_1_CARD_SCB__INTR_TX_MASK EQU CYREG_SCB4_INTR_TX_MASK
SPI_1_CARD_SCB__INTR_TX_MASKED EQU CYREG_SCB4_INTR_TX_MASKED
SPI_1_CARD_SCB__INTR_TX_SET EQU CYREG_SCB4_INTR_TX_SET
SPI_1_CARD_SCB__RX_CTRL EQU CYREG_SCB4_RX_CTRL
SPI_1_CARD_SCB__RX_FIFO_CTRL EQU CYREG_SCB4_RX_FIFO_CTRL
SPI_1_CARD_SCB__RX_FIFO_RD EQU CYREG_SCB4_RX_FIFO_RD
SPI_1_CARD_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB4_RX_FIFO_RD_SILENT
SPI_1_CARD_SCB__RX_FIFO_STATUS EQU CYREG_SCB4_RX_FIFO_STATUS
SPI_1_CARD_SCB__RX_MATCH EQU CYREG_SCB4_RX_MATCH
SPI_1_CARD_SCB__SPI_CTRL EQU CYREG_SCB4_SPI_CTRL
SPI_1_CARD_SCB__SPI_STATUS EQU CYREG_SCB4_SPI_STATUS
SPI_1_CARD_SCB__SS0_POSISTION EQU 0
SPI_1_CARD_SCB__SS1_POSISTION EQU 1
SPI_1_CARD_SCB__SS2_POSISTION EQU 2
SPI_1_CARD_SCB__SS3_POSISTION EQU 3
SPI_1_CARD_SCB__STATUS EQU CYREG_SCB4_STATUS
SPI_1_CARD_SCB__TX_CTRL EQU CYREG_SCB4_TX_CTRL
SPI_1_CARD_SCB__TX_FIFO_CTRL EQU CYREG_SCB4_TX_FIFO_CTRL
SPI_1_CARD_SCB__TX_FIFO_STATUS EQU CYREG_SCB4_TX_FIFO_STATUS
SPI_1_CARD_SCB__TX_FIFO_WR EQU CYREG_SCB4_TX_FIFO_WR
SPI_1_CARD_SCB__UART_CTRL EQU CYREG_SCB4_UART_CTRL
SPI_1_CARD_SCB__UART_FLOW_CTRL EQU CYREG_SCB4_UART_FLOW_CTRL
SPI_1_CARD_SCB__UART_RX_CTRL EQU CYREG_SCB4_UART_RX_CTRL
SPI_1_CARD_SCB__UART_RX_STATUS EQU CYREG_SCB4_UART_RX_STATUS
SPI_1_CARD_SCB__UART_TX_CTRL EQU CYREG_SCB4_UART_TX_CTRL
SPI_1_CARD_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
SPI_1_CARD_SCBCLK__DIV_ID EQU 0x00000041
SPI_1_CARD_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPI_1_CARD_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_1_CARD_sclk_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_CARD_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_CARD_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_CARD_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_CARD_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_CARD_sclk_m__0__HSIOM_GPIO EQU 0
SPI_1_CARD_sclk_m__0__HSIOM_MASK EQU 0x0F000000
SPI_1_CARD_sclk_m__0__HSIOM_SHIFT EQU 24
SPI_1_CARD_sclk_m__0__HSIOM_SPI EQU 14
SPI_1_CARD_sclk_m__0__HSIOM_SPI_CLK EQU 14
SPI_1_CARD_sclk_m__0__HSIOM_UART EQU 9
SPI_1_CARD_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_1_CARD_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_sclk_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_sclk_m__0__MASK EQU 0x40
SPI_1_CARD_sclk_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_CARD_sclk_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_CARD_sclk_m__0__PORT EQU 4
SPI_1_CARD_sclk_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_CARD_sclk_m__0__SHIFT EQU 6
SPI_1_CARD_sclk_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_CARD_sclk_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_CARD_sclk_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_CARD_sclk_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_CARD_sclk_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_sclk_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_sclk_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_sclk_m__MASK EQU 0x40
SPI_1_CARD_sclk_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_CARD_sclk_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_CARD_sclk_m__PORT EQU 4
SPI_1_CARD_sclk_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_CARD_sclk_m__SHIFT EQU 6
SPI_1_CARD_ss0_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_CARD_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_CARD_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_CARD_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_CARD_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_CARD_ss0_m__0__HSIOM_GPIO EQU 0
SPI_1_CARD_ss0_m__0__HSIOM_MASK EQU 0xF0000000
SPI_1_CARD_ss0_m__0__HSIOM_SHIFT EQU 28
SPI_1_CARD_ss0_m__0__HSIOM_SPI EQU 14
SPI_1_CARD_ss0_m__0__HSIOM_SPI_SELECT0 EQU 14
SPI_1_CARD_ss0_m__0__HSIOM_UART EQU 9
SPI_1_CARD_ss0_m__0__HSIOM_UART_RTS EQU 9
SPI_1_CARD_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_ss0_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_ss0_m__0__MASK EQU 0x80
SPI_1_CARD_ss0_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_CARD_ss0_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_CARD_ss0_m__0__PORT EQU 4
SPI_1_CARD_ss0_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_CARD_ss0_m__0__SHIFT EQU 7
SPI_1_CARD_ss0_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_1_CARD_ss0_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_1_CARD_ss0_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_1_CARD_ss0_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_1_CARD_ss0_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_ss0_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_1_CARD_ss0_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_1_CARD_ss0_m__MASK EQU 0x80
SPI_1_CARD_ss0_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_1_CARD_ss0_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_1_CARD_ss0_m__PORT EQU 4
SPI_1_CARD_ss0_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_1_CARD_ss0_m__SHIFT EQU 7

; UART_0_FPC
UART_0_FPC_rx__0__DR EQU CYREG_GPIO_PRT6_DR
UART_0_FPC_rx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
UART_0_FPC_rx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
UART_0_FPC_rx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
UART_0_FPC_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
UART_0_FPC_rx__0__HSIOM_GPIO EQU 0
UART_0_FPC_rx__0__HSIOM_I2C EQU 14
UART_0_FPC_rx__0__HSIOM_I2C_SCL EQU 14
UART_0_FPC_rx__0__HSIOM_MASK EQU 0x0000000F
UART_0_FPC_rx__0__HSIOM_SHIFT EQU 0
UART_0_FPC_rx__0__HSIOM_SPI EQU 15
UART_0_FPC_rx__0__HSIOM_SPI_MOSI EQU 15
UART_0_FPC_rx__0__HSIOM_UART EQU 9
UART_0_FPC_rx__0__HSIOM_UART_RX EQU 9
UART_0_FPC_rx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_0_FPC_rx__0__INTR EQU CYREG_GPIO_PRT6_INTR
UART_0_FPC_rx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_0_FPC_rx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
UART_0_FPC_rx__0__MASK EQU 0x01
UART_0_FPC_rx__0__PC EQU CYREG_GPIO_PRT6_PC
UART_0_FPC_rx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
UART_0_FPC_rx__0__PORT EQU 6
UART_0_FPC_rx__0__PS EQU CYREG_GPIO_PRT6_PS
UART_0_FPC_rx__0__SHIFT EQU 0
UART_0_FPC_rx__DR EQU CYREG_GPIO_PRT6_DR
UART_0_FPC_rx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
UART_0_FPC_rx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
UART_0_FPC_rx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
UART_0_FPC_rx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_0_FPC_rx__INTR EQU CYREG_GPIO_PRT6_INTR
UART_0_FPC_rx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_0_FPC_rx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
UART_0_FPC_rx__MASK EQU 0x01
UART_0_FPC_rx__PC EQU CYREG_GPIO_PRT6_PC
UART_0_FPC_rx__PC2 EQU CYREG_GPIO_PRT6_PC2
UART_0_FPC_rx__PORT EQU 6
UART_0_FPC_rx__PS EQU CYREG_GPIO_PRT6_PS
UART_0_FPC_rx__SHIFT EQU 0
UART_0_FPC_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_0_FPC_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_0_FPC_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_0_FPC_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_0_FPC_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_0_FPC_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_0_FPC_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_0_FPC_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_0_FPC_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_0_FPC_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_0_FPC_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_0_FPC_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_0_FPC_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_0_FPC_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_0_FPC_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_0_FPC_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_0_FPC_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_0_FPC_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_0_FPC_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_0_FPC_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_0_FPC_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_0_FPC_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_0_FPC_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_0_FPC_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_0_FPC_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_0_FPC_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_0_FPC_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_0_FPC_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_0_FPC_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_0_FPC_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_0_FPC_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_0_FPC_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_0_FPC_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_0_FPC_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_0_FPC_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_0_FPC_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_0_FPC_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_0_FPC_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_0_FPC_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_0_FPC_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_0_FPC_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_0_FPC_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_0_FPC_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_0_FPC_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_0_FPC_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_0_FPC_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_0_FPC_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_0_FPC_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_0_FPC_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_0_FPC_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_0_FPC_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_0_FPC_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_0_FPC_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_0_FPC_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_0_FPC_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_0_FPC_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_0_FPC_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_0_FPC_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_0_FPC_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_0_FPC_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_0_FPC_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_0_FPC_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_0_FPC_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_0_FPC_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_0_FPC_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_0_FPC_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_0_FPC_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_0_FPC_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_0_FPC_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_0_FPC_SCB__SS0_POSISTION EQU 0
UART_0_FPC_SCB__SS1_POSISTION EQU 1
UART_0_FPC_SCB__SS2_POSISTION EQU 2
UART_0_FPC_SCB__SS3_POSISTION EQU 3
UART_0_FPC_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_0_FPC_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_0_FPC_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_0_FPC_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_0_FPC_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_0_FPC_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_0_FPC_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_0_FPC_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_0_FPC_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_0_FPC_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
UART_0_FPC_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
UART_0_FPC_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
UART_0_FPC_SCB_IRQ__INTC_MASK EQU 0x400
UART_0_FPC_SCB_IRQ__INTC_NUMBER EQU 10
UART_0_FPC_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_0_FPC_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_0_FPC_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
UART_0_FPC_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
UART_0_FPC_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
UART_0_FPC_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
UART_0_FPC_SCBCLK__DIV_ID EQU 0x00000045
UART_0_FPC_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
UART_0_FPC_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_0_FPC_tx__0__DR EQU CYREG_GPIO_PRT6_DR
UART_0_FPC_tx__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
UART_0_FPC_tx__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
UART_0_FPC_tx__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
UART_0_FPC_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
UART_0_FPC_tx__0__HSIOM_GPIO EQU 0
UART_0_FPC_tx__0__HSIOM_I2C EQU 14
UART_0_FPC_tx__0__HSIOM_I2C_SDA EQU 14
UART_0_FPC_tx__0__HSIOM_MASK EQU 0x000000F0
UART_0_FPC_tx__0__HSIOM_SHIFT EQU 4
UART_0_FPC_tx__0__HSIOM_SPI EQU 15
UART_0_FPC_tx__0__HSIOM_SPI_MISO EQU 15
UART_0_FPC_tx__0__HSIOM_UART EQU 9
UART_0_FPC_tx__0__HSIOM_UART_TX EQU 9
UART_0_FPC_tx__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_0_FPC_tx__0__INTR EQU CYREG_GPIO_PRT6_INTR
UART_0_FPC_tx__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_0_FPC_tx__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
UART_0_FPC_tx__0__MASK EQU 0x02
UART_0_FPC_tx__0__PC EQU CYREG_GPIO_PRT6_PC
UART_0_FPC_tx__0__PC2 EQU CYREG_GPIO_PRT6_PC2
UART_0_FPC_tx__0__PORT EQU 6
UART_0_FPC_tx__0__PS EQU CYREG_GPIO_PRT6_PS
UART_0_FPC_tx__0__SHIFT EQU 1
UART_0_FPC_tx__DR EQU CYREG_GPIO_PRT6_DR
UART_0_FPC_tx__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
UART_0_FPC_tx__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
UART_0_FPC_tx__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
UART_0_FPC_tx__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_0_FPC_tx__INTR EQU CYREG_GPIO_PRT6_INTR
UART_0_FPC_tx__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
UART_0_FPC_tx__INTSTAT EQU CYREG_GPIO_PRT6_INTR
UART_0_FPC_tx__MASK EQU 0x02
UART_0_FPC_tx__PC EQU CYREG_GPIO_PRT6_PC
UART_0_FPC_tx__PC2 EQU CYREG_GPIO_PRT6_PC2
UART_0_FPC_tx__PORT EQU 6
UART_0_FPC_tx__PS EQU CYREG_GPIO_PRT6_PS
UART_0_FPC_tx__SHIFT EQU 1

; UART_1_BLE
UART_1_BLE_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_1_BLE_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_BLE_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_BLE_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_BLE_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_1_BLE_rx__0__HSIOM_GPIO EQU 0
UART_1_BLE_rx__0__HSIOM_I2C EQU 14
UART_1_BLE_rx__0__HSIOM_I2C_SCL EQU 14
UART_1_BLE_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_BLE_rx__0__HSIOM_SHIFT EQU 0
UART_1_BLE_rx__0__HSIOM_SPI EQU 15
UART_1_BLE_rx__0__HSIOM_SPI_MOSI EQU 15
UART_1_BLE_rx__0__HSIOM_UART EQU 9
UART_1_BLE_rx__0__HSIOM_UART_RX EQU 9
UART_1_BLE_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_BLE_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_BLE_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_BLE_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_BLE_rx__0__MASK EQU 0x01
UART_1_BLE_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_1_BLE_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_BLE_rx__0__PORT EQU 1
UART_1_BLE_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_1_BLE_rx__0__SHIFT EQU 0
UART_1_BLE_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_1_BLE_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_BLE_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_BLE_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_BLE_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_BLE_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_BLE_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_BLE_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_BLE_rx__MASK EQU 0x01
UART_1_BLE_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_1_BLE_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_BLE_rx__PORT EQU 1
UART_1_BLE_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_1_BLE_rx__SHIFT EQU 0
UART_1_BLE_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_BLE_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_1_BLE_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_1_BLE_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_BLE_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_BLE_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_BLE_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_BLE_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_BLE_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_BLE_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_BLE_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_BLE_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_BLE_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_BLE_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_1_BLE_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_BLE_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_BLE_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_BLE_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_BLE_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_BLE_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_BLE_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_BLE_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_BLE_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_BLE_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_BLE_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_1_BLE_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_BLE_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_BLE_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_1_BLE_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_1_BLE_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_1_BLE_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_1_BLE_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_1_BLE_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_1_BLE_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_BLE_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_BLE_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_BLE_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_BLE_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_BLE_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_BLE_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_BLE_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_BLE_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_BLE_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_BLE_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_BLE_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_BLE_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_BLE_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_BLE_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_BLE_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_BLE_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_BLE_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_BLE_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_BLE_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_BLE_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_BLE_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_BLE_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_BLE_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_BLE_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_BLE_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_BLE_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_BLE_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_BLE_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_BLE_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_BLE_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_BLE_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_BLE_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_BLE_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_BLE_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_BLE_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_BLE_SCB__SS0_POSISTION EQU 0
UART_1_BLE_SCB__SS1_POSISTION EQU 1
UART_1_BLE_SCB__SS2_POSISTION EQU 2
UART_1_BLE_SCB__SS3_POSISTION EQU 3
UART_1_BLE_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_BLE_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_BLE_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_BLE_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_BLE_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_BLE_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_BLE_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_1_BLE_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_BLE_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_BLE_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_1_BLE_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
UART_1_BLE_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
UART_1_BLE_SCB_IRQ__INTC_MASK EQU 0x80
UART_1_BLE_SCB_IRQ__INTC_NUMBER EQU 7
UART_1_BLE_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
UART_1_BLE_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_1_BLE_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
UART_1_BLE_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
UART_1_BLE_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
UART_1_BLE_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
UART_1_BLE_SCBCLK__DIV_ID EQU 0x00000046
UART_1_BLE_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL6
UART_1_BLE_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_1_BLE_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_1_BLE_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_BLE_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_BLE_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_BLE_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_1_BLE_tx__0__HSIOM_GPIO EQU 0
UART_1_BLE_tx__0__HSIOM_I2C EQU 14
UART_1_BLE_tx__0__HSIOM_I2C_SDA EQU 14
UART_1_BLE_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_BLE_tx__0__HSIOM_SHIFT EQU 4
UART_1_BLE_tx__0__HSIOM_SPI EQU 15
UART_1_BLE_tx__0__HSIOM_SPI_MISO EQU 15
UART_1_BLE_tx__0__HSIOM_UART EQU 9
UART_1_BLE_tx__0__HSIOM_UART_TX EQU 9
UART_1_BLE_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_BLE_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_BLE_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_BLE_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_BLE_tx__0__MASK EQU 0x02
UART_1_BLE_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_1_BLE_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_BLE_tx__0__PORT EQU 1
UART_1_BLE_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_1_BLE_tx__0__SHIFT EQU 1
UART_1_BLE_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_1_BLE_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_1_BLE_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_1_BLE_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_1_BLE_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_BLE_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_1_BLE_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_1_BLE_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_1_BLE_tx__MASK EQU 0x02
UART_1_BLE_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_1_BLE_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_1_BLE_tx__PORT EQU 1
UART_1_BLE_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_1_BLE_tx__SHIFT EQU 1

; UART_2_EXT
UART_2_EXT_rx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_2_EXT_rx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_2_EXT_rx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_2_EXT_rx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_2_EXT_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_2_EXT_rx__0__HSIOM_GPIO EQU 0
UART_2_EXT_rx__0__HSIOM_I2C EQU 14
UART_2_EXT_rx__0__HSIOM_I2C_SCL EQU 14
UART_2_EXT_rx__0__HSIOM_MASK EQU 0x0000000F
UART_2_EXT_rx__0__HSIOM_SHIFT EQU 0
UART_2_EXT_rx__0__HSIOM_SPI EQU 15
UART_2_EXT_rx__0__HSIOM_SPI_MOSI EQU 15
UART_2_EXT_rx__0__HSIOM_UART EQU 11
UART_2_EXT_rx__0__HSIOM_UART_RX EQU 11
UART_2_EXT_rx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_2_EXT_rx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_2_EXT_rx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_2_EXT_rx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_2_EXT_rx__0__MASK EQU 0x01
UART_2_EXT_rx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_2_EXT_rx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_2_EXT_rx__0__PORT EQU 5
UART_2_EXT_rx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_2_EXT_rx__0__SHIFT EQU 0
UART_2_EXT_rx__DR EQU CYREG_GPIO_PRT5_DR
UART_2_EXT_rx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_2_EXT_rx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_2_EXT_rx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_2_EXT_rx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_2_EXT_rx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_2_EXT_rx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_2_EXT_rx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_2_EXT_rx__MASK EQU 0x01
UART_2_EXT_rx__PC EQU CYREG_GPIO_PRT5_PC
UART_2_EXT_rx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_2_EXT_rx__PORT EQU 5
UART_2_EXT_rx__PS EQU CYREG_GPIO_PRT5_PS
UART_2_EXT_rx__SHIFT EQU 0
UART_2_EXT_SCB__CTRL EQU CYREG_SCB2_CTRL
UART_2_EXT_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
UART_2_EXT_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
UART_2_EXT_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
UART_2_EXT_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
UART_2_EXT_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
UART_2_EXT_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
UART_2_EXT_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
UART_2_EXT_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
UART_2_EXT_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
UART_2_EXT_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
UART_2_EXT_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
UART_2_EXT_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
UART_2_EXT_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
UART_2_EXT_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
UART_2_EXT_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
UART_2_EXT_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
UART_2_EXT_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
UART_2_EXT_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
UART_2_EXT_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
UART_2_EXT_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
UART_2_EXT_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
UART_2_EXT_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
UART_2_EXT_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
UART_2_EXT_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
UART_2_EXT_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
UART_2_EXT_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
UART_2_EXT_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
UART_2_EXT_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
UART_2_EXT_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
UART_2_EXT_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
UART_2_EXT_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
UART_2_EXT_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
UART_2_EXT_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
UART_2_EXT_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
UART_2_EXT_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
UART_2_EXT_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
UART_2_EXT_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
UART_2_EXT_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
UART_2_EXT_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
UART_2_EXT_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
UART_2_EXT_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
UART_2_EXT_SCB__INTR_M EQU CYREG_SCB2_INTR_M
UART_2_EXT_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
UART_2_EXT_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
UART_2_EXT_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
UART_2_EXT_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
UART_2_EXT_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
UART_2_EXT_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
UART_2_EXT_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
UART_2_EXT_SCB__INTR_S EQU CYREG_SCB2_INTR_S
UART_2_EXT_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
UART_2_EXT_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
UART_2_EXT_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
UART_2_EXT_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
UART_2_EXT_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
UART_2_EXT_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
UART_2_EXT_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
UART_2_EXT_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
UART_2_EXT_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
UART_2_EXT_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
UART_2_EXT_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
UART_2_EXT_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
UART_2_EXT_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
UART_2_EXT_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
UART_2_EXT_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
UART_2_EXT_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
UART_2_EXT_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
UART_2_EXT_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
UART_2_EXT_SCB__SS0_POSISTION EQU 0
UART_2_EXT_SCB__SS1_POSISTION EQU 1
UART_2_EXT_SCB__SS2_POSISTION EQU 2
UART_2_EXT_SCB__SS3_POSISTION EQU 3
UART_2_EXT_SCB__STATUS EQU CYREG_SCB2_STATUS
UART_2_EXT_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
UART_2_EXT_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
UART_2_EXT_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
UART_2_EXT_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
UART_2_EXT_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
UART_2_EXT_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
UART_2_EXT_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
UART_2_EXT_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
UART_2_EXT_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
UART_2_EXT_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
UART_2_EXT_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
UART_2_EXT_SCB_IRQ__INTC_MASK EQU 0x200
UART_2_EXT_SCB_IRQ__INTC_NUMBER EQU 9
UART_2_EXT_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
UART_2_EXT_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_2_EXT_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
UART_2_EXT_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
UART_2_EXT_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
UART_2_EXT_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_2_EXT_SCBCLK__DIV_ID EQU 0x00000044
UART_2_EXT_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
UART_2_EXT_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_2_EXT_tx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_2_EXT_tx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_2_EXT_tx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_2_EXT_tx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_2_EXT_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_2_EXT_tx__0__HSIOM_GPIO EQU 0
UART_2_EXT_tx__0__HSIOM_I2C EQU 14
UART_2_EXT_tx__0__HSIOM_I2C_SDA EQU 14
UART_2_EXT_tx__0__HSIOM_MASK EQU 0x000000F0
UART_2_EXT_tx__0__HSIOM_SHIFT EQU 4
UART_2_EXT_tx__0__HSIOM_SPI EQU 15
UART_2_EXT_tx__0__HSIOM_SPI_MISO EQU 15
UART_2_EXT_tx__0__HSIOM_UART EQU 11
UART_2_EXT_tx__0__HSIOM_UART_TX EQU 11
UART_2_EXT_tx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_2_EXT_tx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_2_EXT_tx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_2_EXT_tx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_2_EXT_tx__0__MASK EQU 0x02
UART_2_EXT_tx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_2_EXT_tx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_2_EXT_tx__0__PORT EQU 5
UART_2_EXT_tx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_2_EXT_tx__0__SHIFT EQU 1
UART_2_EXT_tx__DR EQU CYREG_GPIO_PRT5_DR
UART_2_EXT_tx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_2_EXT_tx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_2_EXT_tx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_2_EXT_tx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_2_EXT_tx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_2_EXT_tx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_2_EXT_tx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_2_EXT_tx__MASK EQU 0x02
UART_2_EXT_tx__PC EQU CYREG_GPIO_PRT5_PC
UART_2_EXT_tx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_2_EXT_tx__PORT EQU 5
UART_2_EXT_tx__PS EQU CYREG_GPIO_PRT5_PS
UART_2_EXT_tx__SHIFT EQU 1

; VOICE_BUSY
VOICE_BUSY__0__DR EQU CYREG_GPIO_PRT5_DR
VOICE_BUSY__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VOICE_BUSY__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VOICE_BUSY__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VOICE_BUSY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
VOICE_BUSY__0__HSIOM_MASK EQU 0x0F000000
VOICE_BUSY__0__HSIOM_SHIFT EQU 24
VOICE_BUSY__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VOICE_BUSY__0__INTR EQU CYREG_GPIO_PRT5_INTR
VOICE_BUSY__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VOICE_BUSY__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VOICE_BUSY__0__MASK EQU 0x40
VOICE_BUSY__0__PC EQU CYREG_GPIO_PRT5_PC
VOICE_BUSY__0__PC2 EQU CYREG_GPIO_PRT5_PC2
VOICE_BUSY__0__PORT EQU 5
VOICE_BUSY__0__PS EQU CYREG_GPIO_PRT5_PS
VOICE_BUSY__0__SHIFT EQU 6
VOICE_BUSY__DR EQU CYREG_GPIO_PRT5_DR
VOICE_BUSY__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
VOICE_BUSY__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
VOICE_BUSY__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
VOICE_BUSY__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
VOICE_BUSY__INTR EQU CYREG_GPIO_PRT5_INTR
VOICE_BUSY__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
VOICE_BUSY__INTSTAT EQU CYREG_GPIO_PRT5_INTR
VOICE_BUSY__MASK EQU 0x40
VOICE_BUSY__PC EQU CYREG_GPIO_PRT5_PC
VOICE_BUSY__PC2 EQU CYREG_GPIO_PRT5_PC2
VOICE_BUSY__PORT EQU 5
VOICE_BUSY__PS EQU CYREG_GPIO_PRT5_PS
VOICE_BUSY__SHIFT EQU 6

; VOICE_DATA
VOICE_DATA__0__DR EQU CYREG_GPIO_PRT1_DR
VOICE_DATA__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
VOICE_DATA__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
VOICE_DATA__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
VOICE_DATA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
VOICE_DATA__0__HSIOM_MASK EQU 0xF0000000
VOICE_DATA__0__HSIOM_SHIFT EQU 28
VOICE_DATA__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
VOICE_DATA__0__INTR EQU CYREG_GPIO_PRT1_INTR
VOICE_DATA__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
VOICE_DATA__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
VOICE_DATA__0__MASK EQU 0x80
VOICE_DATA__0__PC EQU CYREG_GPIO_PRT1_PC
VOICE_DATA__0__PC2 EQU CYREG_GPIO_PRT1_PC2
VOICE_DATA__0__PORT EQU 1
VOICE_DATA__0__PS EQU CYREG_GPIO_PRT1_PS
VOICE_DATA__0__SHIFT EQU 7
VOICE_DATA__DR EQU CYREG_GPIO_PRT1_DR
VOICE_DATA__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
VOICE_DATA__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
VOICE_DATA__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
VOICE_DATA__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
VOICE_DATA__INTR EQU CYREG_GPIO_PRT1_INTR
VOICE_DATA__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
VOICE_DATA__INTSTAT EQU CYREG_GPIO_PRT1_INTR
VOICE_DATA__MASK EQU 0x80
VOICE_DATA__PC EQU CYREG_GPIO_PRT1_PC
VOICE_DATA__PC2 EQU CYREG_GPIO_PRT1_PC2
VOICE_DATA__PORT EQU 1
VOICE_DATA__PS EQU CYREG_GPIO_PRT1_PS
VOICE_DATA__SHIFT EQU 7

; COVER_CHK_INT
COVER_CHK_INT__0__DR EQU CYREG_GPIO_PRT1_DR
COVER_CHK_INT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
COVER_CHK_INT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
COVER_CHK_INT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
COVER_CHK_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
COVER_CHK_INT__0__HSIOM_MASK EQU 0x0F000000
COVER_CHK_INT__0__HSIOM_SHIFT EQU 24
COVER_CHK_INT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
COVER_CHK_INT__0__INTR EQU CYREG_GPIO_PRT1_INTR
COVER_CHK_INT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
COVER_CHK_INT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
COVER_CHK_INT__0__MASK EQU 0x40
COVER_CHK_INT__0__PC EQU CYREG_GPIO_PRT1_PC
COVER_CHK_INT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
COVER_CHK_INT__0__PORT EQU 1
COVER_CHK_INT__0__PS EQU CYREG_GPIO_PRT1_PS
COVER_CHK_INT__0__SHIFT EQU 6
COVER_CHK_INT__DR EQU CYREG_GPIO_PRT1_DR
COVER_CHK_INT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
COVER_CHK_INT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
COVER_CHK_INT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
COVER_CHK_INT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
COVER_CHK_INT__INTR EQU CYREG_GPIO_PRT1_INTR
COVER_CHK_INT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
COVER_CHK_INT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
COVER_CHK_INT__MASK EQU 0x40
COVER_CHK_INT__PC EQU CYREG_GPIO_PRT1_PC
COVER_CHK_INT__PC2 EQU CYREG_GPIO_PRT1_PC2
COVER_CHK_INT__PORT EQU 1
COVER_CHK_INT__PS EQU CYREG_GPIO_PRT1_PS
COVER_CHK_INT__SHIFT EQU 6

; SPI_0_OLED_FLASH
SPI_0_OLED_FLASH_miso_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_miso_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_miso_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_0_OLED_FLASH_miso_m__0__HSIOM_GPIO EQU 0
SPI_0_OLED_FLASH_miso_m__0__HSIOM_I2C EQU 14
SPI_0_OLED_FLASH_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_0_OLED_FLASH_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_0_OLED_FLASH_miso_m__0__HSIOM_SHIFT EQU 4
SPI_0_OLED_FLASH_miso_m__0__HSIOM_SPI EQU 15
SPI_0_OLED_FLASH_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_0_OLED_FLASH_miso_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_miso_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_miso_m__0__MASK EQU 0x02
SPI_0_OLED_FLASH_miso_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_miso_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_miso_m__0__PORT EQU 2
SPI_0_OLED_FLASH_miso_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_miso_m__0__SHIFT EQU 1
SPI_0_OLED_FLASH_miso_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_miso_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_miso_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_miso_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_miso_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_miso_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_miso_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_miso_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_miso_m__MASK EQU 0x02
SPI_0_OLED_FLASH_miso_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_miso_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_miso_m__PORT EQU 2
SPI_0_OLED_FLASH_miso_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_miso_m__SHIFT EQU 1
SPI_0_OLED_FLASH_mosi_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_0_OLED_FLASH_mosi_m__0__HSIOM_GPIO EQU 0
SPI_0_OLED_FLASH_mosi_m__0__HSIOM_I2C EQU 14
SPI_0_OLED_FLASH_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_0_OLED_FLASH_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SPI EQU 15
SPI_0_OLED_FLASH_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_0_OLED_FLASH_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_mosi_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_mosi_m__0__MASK EQU 0x01
SPI_0_OLED_FLASH_mosi_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_mosi_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_mosi_m__0__PORT EQU 2
SPI_0_OLED_FLASH_mosi_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_mosi_m__0__SHIFT EQU 0
SPI_0_OLED_FLASH_mosi_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_mosi_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_mosi_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_mosi_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_mosi_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_mosi_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_mosi_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_mosi_m__MASK EQU 0x01
SPI_0_OLED_FLASH_mosi_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_mosi_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_mosi_m__PORT EQU 2
SPI_0_OLED_FLASH_mosi_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_mosi_m__SHIFT EQU 0
SPI_0_OLED_FLASH_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_0_OLED_FLASH_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
SPI_0_OLED_FLASH_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
SPI_0_OLED_FLASH_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_0_OLED_FLASH_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_0_OLED_FLASH_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_0_OLED_FLASH_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_0_OLED_FLASH_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_0_OLED_FLASH_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_0_OLED_FLASH_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_0_OLED_FLASH_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_0_OLED_FLASH_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_0_OLED_FLASH_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_0_OLED_FLASH_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
SPI_0_OLED_FLASH_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_0_OLED_FLASH_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_0_OLED_FLASH_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_0_OLED_FLASH_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_0_OLED_FLASH_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_0_OLED_FLASH_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_0_OLED_FLASH_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_0_OLED_FLASH_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_0_OLED_FLASH_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_0_OLED_FLASH_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_0_OLED_FLASH_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
SPI_0_OLED_FLASH_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_0_OLED_FLASH_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_0_OLED_FLASH_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
SPI_0_OLED_FLASH_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
SPI_0_OLED_FLASH_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
SPI_0_OLED_FLASH_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
SPI_0_OLED_FLASH_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
SPI_0_OLED_FLASH_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
SPI_0_OLED_FLASH_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_0_OLED_FLASH_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_0_OLED_FLASH_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_0_OLED_FLASH_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_0_OLED_FLASH_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_0_OLED_FLASH_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_0_OLED_FLASH_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_0_OLED_FLASH_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_0_OLED_FLASH_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_0_OLED_FLASH_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_0_OLED_FLASH_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_0_OLED_FLASH_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_0_OLED_FLASH_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_0_OLED_FLASH_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_0_OLED_FLASH_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_0_OLED_FLASH_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_0_OLED_FLASH_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_0_OLED_FLASH_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_0_OLED_FLASH_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_0_OLED_FLASH_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_0_OLED_FLASH_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_0_OLED_FLASH_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_0_OLED_FLASH_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_0_OLED_FLASH_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_0_OLED_FLASH_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_0_OLED_FLASH_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_0_OLED_FLASH_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_0_OLED_FLASH_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_0_OLED_FLASH_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_0_OLED_FLASH_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_0_OLED_FLASH_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_0_OLED_FLASH_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_0_OLED_FLASH_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_0_OLED_FLASH_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_0_OLED_FLASH_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_0_OLED_FLASH_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_0_OLED_FLASH_SCB__SS0_POSISTION EQU 0
SPI_0_OLED_FLASH_SCB__SS1_POSISTION EQU 1
SPI_0_OLED_FLASH_SCB__SS2_POSISTION EQU 2
SPI_0_OLED_FLASH_SCB__SS3_POSISTION EQU 3
SPI_0_OLED_FLASH_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_0_OLED_FLASH_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_0_OLED_FLASH_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_0_OLED_FLASH_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_0_OLED_FLASH_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_0_OLED_FLASH_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_0_OLED_FLASH_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SPI_0_OLED_FLASH_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_0_OLED_FLASH_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_0_OLED_FLASH_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPI_0_OLED_FLASH_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
SPI_0_OLED_FLASH_SCBCLK__DIV_ID EQU 0x00000042
SPI_0_OLED_FLASH_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
SPI_0_OLED_FLASH_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_0_OLED_FLASH_sclk_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_0_OLED_FLASH_sclk_m__0__HSIOM_GPIO EQU 0
SPI_0_OLED_FLASH_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SPI EQU 15
SPI_0_OLED_FLASH_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_0_OLED_FLASH_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_sclk_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_sclk_m__0__MASK EQU 0x04
SPI_0_OLED_FLASH_sclk_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_sclk_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_sclk_m__0__PORT EQU 2
SPI_0_OLED_FLASH_sclk_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_sclk_m__0__SHIFT EQU 2
SPI_0_OLED_FLASH_sclk_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_sclk_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_sclk_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_sclk_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_sclk_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_sclk_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_sclk_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_sclk_m__MASK EQU 0x04
SPI_0_OLED_FLASH_sclk_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_sclk_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_sclk_m__PORT EQU 2
SPI_0_OLED_FLASH_sclk_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_sclk_m__SHIFT EQU 2
SPI_0_OLED_FLASH_ss0_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_0_OLED_FLASH_ss0_m__0__HSIOM_GPIO EQU 0
SPI_0_OLED_FLASH_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SHIFT EQU 12
SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SPI EQU 15
SPI_0_OLED_FLASH_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_0_OLED_FLASH_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_ss0_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_ss0_m__0__MASK EQU 0x08
SPI_0_OLED_FLASH_ss0_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_ss0_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_ss0_m__0__PORT EQU 2
SPI_0_OLED_FLASH_ss0_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_ss0_m__0__SHIFT EQU 3
SPI_0_OLED_FLASH_ss0_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_ss0_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_ss0_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_ss0_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_ss0_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_ss0_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_ss0_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_ss0_m__MASK EQU 0x08
SPI_0_OLED_FLASH_ss0_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_ss0_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_ss0_m__PORT EQU 2
SPI_0_OLED_FLASH_ss0_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_ss0_m__SHIFT EQU 3
SPI_0_OLED_FLASH_ss1_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_ss1_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_ss1_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_ss1_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_ss1_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_0_OLED_FLASH_ss1_m__0__HSIOM_GPIO EQU 0
SPI_0_OLED_FLASH_ss1_m__0__HSIOM_MASK EQU 0x000F0000
SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SHIFT EQU 16
SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SPI EQU 15
SPI_0_OLED_FLASH_ss1_m__0__HSIOM_SPI_SELECT1 EQU 15
SPI_0_OLED_FLASH_ss1_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_ss1_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_ss1_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_ss1_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_ss1_m__0__MASK EQU 0x10
SPI_0_OLED_FLASH_ss1_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_ss1_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_ss1_m__0__PORT EQU 2
SPI_0_OLED_FLASH_ss1_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_ss1_m__0__SHIFT EQU 4
SPI_0_OLED_FLASH_ss1_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_0_OLED_FLASH_ss1_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_0_OLED_FLASH_ss1_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_0_OLED_FLASH_ss1_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_0_OLED_FLASH_ss1_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_ss1_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_ss1_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_0_OLED_FLASH_ss1_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_0_OLED_FLASH_ss1_m__MASK EQU 0x10
SPI_0_OLED_FLASH_ss1_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_0_OLED_FLASH_ss1_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_0_OLED_FLASH_ss1_m__PORT EQU 2
SPI_0_OLED_FLASH_ss1_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_0_OLED_FLASH_ss1_m__SHIFT EQU 4

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x257011B5
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4V
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4V_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_RTC_SOURCE_DIV EQU 32768
CYDEV_RTC_SOURCE_WDT EQU 2
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_TIMER2_DIV EQU 32768
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8crypto_VERSION EQU 2
CYIPBLOCK_m0s8csdv2_VERSION EQU 2
CYIPBLOCK_m0s8exco_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4a_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
