vhdl xil_defaultlib  \
"../../../../SCH_IA.srcs/sources_1/bd/SCH_IA/ip/SCH_IA_D_REG_0_0/sim/SCH_IA_D_REG_0_0.vhd" \
"../../../../SCH_IA.srcs/sources_1/bd/SCH_IA/ip/SCH_IA_S_EDGE_DET_0_0/sim/SCH_IA_S_EDGE_DET_0_0.vhd" \
"../../../../SCH_IA.srcs/sources_1/bd/SCH_IA/ip/SCH_IA_T_META_HARDEN_0_0/sim/SCH_IA_T_META_HARDEN_0_0.vhd" \
"../../../../SCH_IA.srcs/sources_1/bd/SCH_IA/ip/SCH_IA_T_META_HARDEN_1_0/sim/SCH_IA_T_META_HARDEN_1_0.vhd" \
"../../../../SCH_IA.srcs/sources_1/bd/SCH_IA/ip/SCH_IA_c_counter_binary_0_0/sim/SCH_IA_c_counter_binary_0_0.vhd" \
"../../../../SCH_IA.srcs/sources_1/bd/SCH_IA/sim/SCH_IA.vhd" \

nosort
