OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/picorv32a/runs/RUN_2024.07.20_08.14.22/results/cts/picorv32a.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /openlane/designs/picorv32a/src/sky130_fd_sc_hd__slow.lib
[WARNING STA-1173] /openlane/designs/picorv32a/src/sky130_fd_sc_hd__slow.lib line 24, default_fanout_load is 0.0.
read_liberty -corner Typical /openlane/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib
[WARNING STA-1173] /openlane/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
read_liberty -corner Fastest /openlane/designs/picorv32a/src/sky130_fd_sc_hd__fast.lib
[WARNING STA-1173] /openlane/designs/picorv32a/src/sky130_fd_sc_hd__fast.lib line 23, default_fanout_load is 0.0.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.946000000000001
[INFO]: Setting input delay to: 4.946000000000001
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
[INFO RSZ-0046] Found 844 endpoints with hold violations.
[INFO RSZ-0032] Inserted 865 hold buffers.
Placement Analysis
---------------------------------
total displacement       3010.1 u
average displacement        0.1 u
max displacement            7.6 u
original HPWL         1369598.3 u
legalized HPWL        1392227.7 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 9776 instances
[INFO DPL-0021] HPWL before          1392227.7 u
[INFO DPL-0022] HPWL after           1370971.2 u
[INFO DPL-0023] HPWL delta               -1.5 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/picorv32a/runs/RUN_2024.07.20_08.14.22/tmp/cts/18-picorv32a.resized.odb'…
Writing netlist to '/openlane/designs/picorv32a/runs/RUN_2024.07.20_08.14.22/tmp/cts/18-picorv32a.resized.nl.v'…
Writing powered netlist to '/openlane/designs/picorv32a/runs/RUN_2024.07.20_08.14.22/tmp/cts/18-picorv32a.resized.pnl.v'…
Writing layout to '/openlane/designs/picorv32a/runs/RUN_2024.07.20_08.14.22/tmp/cts/18-picorv32a.resized.def'…
Writing timing constraints to '/openlane/designs/picorv32a/runs/RUN_2024.07.20_08.14.22/tmp/cts/18-picorv32a.resized.sdc'…
area_report

===========================================================================
report_design_area
============================================================================
Design area 246120 u^2 41% utilization.
area_report_end
