Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 10:06:06 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_11_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.949ns (29.084%)  route 2.314ns (70.916%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 5.656 - 4.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.170ns, distribution 1.109ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.155ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=14111, routed)       1.279     2.230    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X115Y432       FDCE                                         r  Delay1No17_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y432       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.308 r  Delay1No17_instance/Y_reg[9]/Q
                         net (fo=4, routed)           0.818     3.126    Delay1No16_instance/Y_reg[33]_0[9]
    SLICE_X122Y456       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.226 r  Delay1No16_instance/geqOp_carry_i_12__0/O
                         net (fo=1, routed)           0.014     3.240    Sum1_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X122Y456       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.396 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.422    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X122Y457       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.437 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.463    Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.515 r  Sum1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.270     3.785    Delay1No16_instance/CO[0]
    SLICE_X125Y458       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.834 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=2, routed)           0.242     4.076    Delay1No16_instance/Sum1_1_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X122Y460       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.176 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.153     4.329    Delay1No16_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X121Y460       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.429 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.333     4.762    Delay1No16_instance/shiftVal__5[0]
    SLICE_X119Y455       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.850 r  Delay1No16_instance/shiftedFracY_d1[15]_i_3__0/O
                         net (fo=4, routed)           0.282     5.132    Delay1No16_instance/shiftedFracY_d1_reg[8][0]
    SLICE_X117Y461       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.221 r  Delay1No16_instance/shiftedFracY_d1[3]_i_1__0/O
                         net (fo=2, routed)           0.101     5.322    Delay1No16_instance/level4__0[3]
    SLICE_X117Y461       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.444 r  Delay1No16_instance/shiftedFracY_d1[19]_i_1__0/O
                         net (fo=1, routed)           0.049     5.493    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY[8]
    SLICE_X117Y461       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=14111, routed)       0.996     5.656    Sum1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y461       FDRE                                         r  Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.362     6.017    
                         clock uncertainty           -0.035     5.982    
    SLICE_X117Y461       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.007    Sum1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.007    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                  0.515    




