Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Sat Jul 29 08:56:21 2023
| Host         : LTK2008N0093475 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sap_bus_timing_summary_routed.rpt -pb sap_bus_timing_summary_routed.pb -rpx sap_bus_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_bus
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: count_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.375        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.375        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 1.923ns (72.979%)  route 0.712ns (27.021%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    count_reg[16]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.588 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.588    count_reg[20]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.811 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.811    count_reg[24]_i_1_n_7
    SLICE_X4Y35          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)        0.062    15.185    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.920ns (72.948%)  route 0.712ns (27.052%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    count_reg[16]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.808 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.808    count_reg[20]_i_1_n_6
    SLICE_X4Y34          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.886    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.062    15.184    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.899ns (72.731%)  route 0.712ns (27.269%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    count_reg[16]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.787 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.787    count_reg[20]_i_1_n_4
    SLICE_X4Y34          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.886    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.062    15.184    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 1.825ns (71.935%)  route 0.712ns (28.065%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    count_reg[16]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.713 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.713    count_reg[20]_i_1_n_5
    SLICE_X4Y34          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.886    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.062    15.184    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 1.809ns (71.757%)  route 0.712ns (28.243%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.474 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    count_reg[16]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.697 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.697    count_reg[20]_i_1_n_7
    SLICE_X4Y34          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.886    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.062    15.184    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.806ns (71.723%)  route 0.712ns (28.277%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.694 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.694    count_reg[16]_i_1_n_6
    SLICE_X4Y33          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.885    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.062    15.183    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.785ns (71.486%)  route 0.712ns (28.514%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.673 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.673    count_reg[16]_i_1_n_4
    SLICE_X4Y33          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.885    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.062    15.183    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.585ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.711ns (70.615%)  route 0.712ns (29.385%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.599 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.599    count_reg[16]_i_1_n_5
    SLICE_X4Y33          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.885    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.062    15.183    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.585    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.695ns (70.419%)  route 0.712ns (29.581%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    count_reg[12]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.583 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.583    count_reg[16]_i_1_n_7
    SLICE_X4Y33          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.885    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.272    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.062    15.183    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.692ns (70.382%)  route 0.712ns (29.618%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.624     5.176    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.344    count_reg_n_0_[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.018 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    count_reg[0]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    count_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    count_reg[8]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.580    count_reg[12]_i_1_n_6
    SLICE_X4Y32          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512    14.884    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.813    count_reg_n_0_[0]
    SLICE_X4Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.858    count[0]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.928 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    count_reg[0]_i_1_n_7
    SLICE_X4Y29          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.823    count_reg_n_0_[3]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.931 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    count_reg[0]_i_1_n_4
    SLICE_X4Y29          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.825    count_reg_n_0_[11]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.933 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    count_reg[8]_i_1_n_4
    SLICE_X4Y31          FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.015    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.105     1.606    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.820    count_reg_n_0_[12]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.935 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    count_reg[12]_i_1_n_7
    SLICE_X4Y32          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.607    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.818    count_reg_n_0_[4]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    count_reg[4]_i_1_n_7
    SLICE_X4Y30          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.014    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.822    count_reg_n_0_[20]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.937 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.937    count_reg[20]_i_1_n_7
    SLICE_X4Y34          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.105     1.609    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.821    count_reg_n_0_[16]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.936 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    count_reg[16]_i_1_n_7
    SLICE_X4Y33          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.105     1.608    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.813    count_reg_n_0_[0]
    SLICE_X4Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.858    count[0]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.964 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.964    count_reg[0]_i_1_n_6
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.820    count_reg_n_0_[12]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.971 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    count_reg[12]_i_1_n_6
    SLICE_X4Y32          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.607    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.818    count_reg_n_0_[4]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.969 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.969    count_reg[4]_i_1_n_6
    SLICE_X4Y30          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.014    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.585ns  (logic 5.750ns (49.634%)  route 5.835ns (50.366%))
  Logic Levels:           6  (IBUF=1 LUT4=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  BTNR_IBUF_inst/O
                         net (fo=8, routed)           1.633     3.098    register_b/BTNR_IBUF
    SLICE_X3Y34          LUT4 (Prop_lut4_I1_O)        0.124     3.222 r  register_b/cat_OBUF[6]_inst_i_15/O
                         net (fo=7, routed)           1.328     4.550    register_b/mybus[5]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124     4.674 r  register_b/cat_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     4.674    disp_mux/cat_OBUF[0]_inst_i_1_0
    SLICE_X0Y33          MUXF7 (Prop_muxf7_I0_O)      0.212     4.886 r  disp_mux/cat_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.886    disp_mux/cat_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y33          MUXF8 (Prop_muxf8_I1_O)      0.094     4.980 r  disp_mux/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.873     7.853    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.731    11.585 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.585    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.279ns  (logic 5.782ns (51.263%)  route 5.497ns (48.737%))
  Logic Levels:           6  (IBUF=1 LUT4=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  BTNR_IBUF_inst/O
                         net (fo=8, routed)           1.656     3.121    register_b/BTNR_IBUF
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  register_b/cat_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           1.072     4.317    register_b/mybus[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  register_b/cat_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     4.441    disp_mux/cat_OBUF[1]_inst_i_1_2
    SLICE_X2Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     4.682 r  disp_mux/cat_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.682    disp_mux/cat_OBUF[1]_inst_i_2_n_0
    SLICE_X2Y33          MUXF8 (Prop_muxf8_I0_O)      0.098     4.780 r  disp_mux/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.769     7.549    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.731    11.279 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.279    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.263ns  (logic 5.746ns (51.017%)  route 5.517ns (48.983%))
  Logic Levels:           6  (IBUF=1 LUT4=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  BTNR_IBUF_inst/O
                         net (fo=8, routed)           1.637     3.102    register_b/BTNR_IBUF
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.124     3.226 r  register_b/cat_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           1.292     4.518    register_b/mybus[7]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     4.642 r  register_b/cat_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     4.642    disp_mux/cat_OBUF[3]_inst_i_1_0
    SLICE_X0Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     4.854 r  disp_mux/cat_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.854    disp_mux/cat_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y35          MUXF8 (Prop_muxf8_I1_O)      0.094     4.948 r  disp_mux/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.588     7.535    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.728    11.263 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.263    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.905ns  (logic 5.747ns (52.700%)  route 5.158ns (47.300%))
  Logic Levels:           6  (IBUF=1 LUT4=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  BTNR_IBUF_inst/O
                         net (fo=8, routed)           1.637     3.102    register_b/BTNR_IBUF
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.124     3.226 r  register_b/cat_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           1.155     4.381    register_b/mybus[7]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.124     4.505 r  register_b/cat_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     4.505    disp_mux/cat_OBUF[5]_inst_i_1_0
    SLICE_X1Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     4.717 r  disp_mux/cat_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.717    disp_mux/cat_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y34          MUXF8 (Prop_muxf8_I1_O)      0.094     4.811 r  disp_mux/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.366     7.176    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.728    10.905 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.905    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.608ns  (logic 5.752ns (54.222%)  route 4.856ns (45.778%))
  Logic Levels:           6  (IBUF=1 LUT4=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTNR_IBUF_inst/O
                         net (fo=8, routed)           1.656     3.121    register_b/BTNR_IBUF
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.124     3.245 f  register_b/cat_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           0.932     4.177    register_b/mybus[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I1_O)        0.124     4.301 r  register_b/cat_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     4.301    disp_mux/cat_OBUF[2]_inst_i_1_0
    SLICE_X2Y35          MUXF7 (Prop_muxf7_I0_O)      0.241     4.542 r  disp_mux/cat_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.542    disp_mux/cat_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y35          MUXF8 (Prop_muxf8_I0_O)      0.098     4.640 r  disp_mux/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.268     6.908    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.701    10.608 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.608    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 5.749ns (54.513%)  route 4.797ns (45.487%))
  Logic Levels:           6  (IBUF=1 LUT4=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  BTNR_IBUF_inst/O
                         net (fo=8, routed)           1.637     3.102    register_b/BTNR_IBUF
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.124     3.226 r  register_b/cat_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           1.292     4.518    register_b/mybus[7]
    SLICE_X1Y35          LUT4 (Prop_lut4_I0_O)        0.124     4.642 r  register_b/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     4.642    disp_mux/cat_OBUF[6]_inst_i_1_0
    SLICE_X1Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     4.854 r  disp_mux/cat_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.854    disp_mux/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y35          MUXF8 (Prop_muxf8_I1_O)      0.094     4.948 r  disp_mux/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.868     6.816    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.730    10.546 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.546    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.288ns  (logic 5.728ns (55.682%)  route 4.559ns (44.318%))
  Logic Levels:           6  (IBUF=1 LUT4=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTNR_IBUF_inst/O
                         net (fo=8, routed)           1.637     3.102    register_b/BTNR_IBUF
    SLICE_X2Y34          LUT4 (Prop_lut4_I1_O)        0.124     3.226 f  register_b/cat_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           0.933     4.159    register_b/mybus[7]
    SLICE_X0Y34          LUT4 (Prop_lut4_I0_O)        0.124     4.283 r  register_b/cat_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     4.283    disp_mux/cat_OBUF[4]_inst_i_1_2
    SLICE_X0Y34          MUXF7 (Prop_muxf7_I0_O)      0.212     4.495 r  disp_mux/cat_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.495    disp_mux/cat_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y34          MUXF8 (Prop_muxf8_I1_O)      0.094     4.589 r  disp_mux/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.989     6.578    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.710    10.288 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.288    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.126ns (51.048%)  route 3.957ns (48.952%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[0]/Q
                         net (fo=13, routed)          1.071     1.527    disp_mux/display_select[0]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.124     1.651 r  disp_mux/AN_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.885     4.537    AN_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     8.083 r  AN_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.083    AN_out[2]
    T9                                                                r  AN_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 4.362ns (59.322%)  route 2.991ns (40.678%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  disp_mux/display_select_reg[0]/Q
                         net (fo=13, routed)          0.665     1.121    disp_mux/display_select[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.152     1.273 r  disp_mux/AN_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.326     3.599    AN_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.353 r  AN_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.353    AN_out[3]
    J14                                                               r  AN_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 4.355ns (60.739%)  route 2.815ns (39.261%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  disp_mux/display_select_reg[0]/Q
                         net (fo=13, routed)          0.673     1.129    disp_mux/display_select[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I1_O)        0.150     1.279 r  disp_mux/AN_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.141     3.421    AN_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.749     7.169 r  AN_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.169    AN_out[0]
    J17                                                               r  AN_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_mux/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp_mux/display_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[1]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  disp_mux/display_select_reg[1]/Q
                         net (fo=19, routed)          0.195     0.336    disp_mux/display_select[1]
    SLICE_X1Y33          LUT2 (Prop_lut2_I1_O)        0.042     0.378 r  disp_mux/display_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    disp_mux/p_0_in[1]
    SLICE_X1Y33          FDRE                                         r  disp_mux/display_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp_mux/display_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.186ns (30.416%)  route 0.426ns (69.584%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[0]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  disp_mux/display_select_reg[0]/Q
                         net (fo=13, routed)          0.243     0.384    disp_mux/display_select[0]
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.429 r  disp_mux/display_select[0]_i_1/O
                         net (fo=1, routed)           0.182     0.612    disp_mux/p_0_in[0]
    SLICE_X0Y38          FDRE                                         r  disp_mux/display_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            register_b/data_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.247ns (36.381%)  route 0.432ns (63.619%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.432     0.679    register_b/E[0]
    SLICE_X1Y34          FDRE                                         r  register_b/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            register_b/data_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.247ns (36.381%)  route 0.432ns (63.619%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.432     0.679    register_b/E[0]
    SLICE_X1Y34          FDRE                                         r  register_b/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            register_b/data_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.247ns (36.381%)  route 0.432ns (63.619%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.432     0.679    register_b/E[0]
    SLICE_X1Y34          FDRE                                         r  register_b/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            register_b/data_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.247ns (36.381%)  route 0.432ns (63.619%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=8, routed)           0.432     0.679    register_b/E[0]
    SLICE_X1Y34          FDRE                                         r  register_b/data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            register_a/data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.253ns (34.450%)  route 0.481ns (65.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           0.481     0.735    register_a/SW_IBUF[7]
    SLICE_X2Y34          FDRE                                         r  register_a/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            register_b/data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.253ns (33.439%)  route 0.504ns (66.561%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[7]_inst/O
                         net (fo=9, routed)           0.504     0.757    register_b/SW_IBUF[7]
    SLICE_X1Y34          FDRE                                         r  register_b/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            register_a/data_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.246ns (32.444%)  route 0.513ns (67.556%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTNL_IBUF_inst/O
                         net (fo=8, routed)           0.513     0.759    register_a/E[0]
    SLICE_X2Y34          FDRE                                         r  register_a/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            register_a/data_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.246ns (32.444%)  route 0.513ns (67.556%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTNL_IBUF_inst/O
                         net (fo=8, routed)           0.513     0.759    register_a/E[0]
    SLICE_X2Y34          FDRE                                         r  register_a/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





