# RTL_Design_verification
This Github repository is dedicated to RTL (Register Transfer Level) design and verification. RTL is a hardware description language used to model digital circuits at a low-level of abstraction. The repository contains design and verification code and scripts for Digital Circuits.
