/*
 * Copyright (c) 2025 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/ {
	soc {
		tc4: tc@42001400 {
			compatible = "microchip,tc-u2249";
			reg = <0x42001400 0x400>;
			interrupts = <111 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBC_TC4>,
			<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TC4>;
			clock-names = "mclk", "gclk";
		};
		tc5: tc@42001800 {
			compatible = "microchip,tc-u2249";
			reg = <0x42001800 0x400>;
			interrupts = <112 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBC_TC5>,
			<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TC5>;
			clock-names = "mclk", "gclk";
		};
		tcc3: tcc@42001000 {
			compatible = "microchip,tcc-u2213";
			reg = <0x42001000 0x2000>;
			interrupts = <101 0>, <102 0>, <103 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBC_TCC3>,
			<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TCC3>;
			clock-names = "mclk", "gclk";
		};
		tcc4: tcc@43001000 {
			compatible = "microchip,tcc-u2213";
			reg = <0x43001000 0x2000>;
			interrupts = <104 0>, <105 0>, <106 0>;
			clocks = <&mclk CLOCK_MCHP_SAM_D5X_E5X_MCLK_APBD_TCC4>,
			<&gclk CLOCK_MCHP_SAM_D5X_E5X_GCLK_TCC4>;
			clock-names = "mclk", "gclk";
		};
		/* todo: Define I2S node */
	};
};
