0.6
2018.3
Dec  7 2018
00:33:28
D:/project/lab5/lab5.sim/sim_1/synth/timing/xsim/test_time_synth.v,1716537781,verilog,,D:/project/lab5/lab5.srcs/sim_1/new/test.v,,Mealy;glbl;top,,,,,,,,
D:/project/lab5/lab5.srcs/sim_1/new/test.v,1716534470,verilog,,,,test,,,,,,,,
