Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "reg_file.v" in library work
Compiling verilog file "prog_mem.v" in library work
Module <reg_file> compiled
Compiling verilog file "ipcore_dir/map_ram.v" in library work
Module <prog_mem> compiled
Compiling verilog file "ipcore_dir/char_rom.v" in library work
Module <map_ram> compiled
Compiling verilog file "alu.v" in library work
Module <char_rom> compiled
Compiling verilog file "vga_char_rom_map_modified.v" in library work
Module <alu> compiled
Compiling verilog file "ps2_rx_code_filter_modified.v" in library work
Module <vga> compiled
Compiling verilog file "cpu.v" in library work
Module <ps2_rx> compiled
Compiling verilog file "top.v" in library work
Module <cpu> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <ps2_rx> in library <work> with parameters.
	BRK = "11110000"
	dps = "01"
	get_code = "1"
	idle = "00"
	load = "10"
	wait_brk = "0"

Analyzing hierarchy for module <vga> in library <work> with parameters.
	H_ACTIVE_PIXEL_LIMIT = "00000000000000000000001001111111"
	H_BPORCH_PIXEL_LIMIT = "00000000000000000000001100011111"
	H_FPORCH_PIXEL_LIMIT = "00000000000000000000001010010000"
	H_SYNC_PIXEL_LIMIT = "00000000000000000000001011110000"
	V_ACTIVE_LINE_LIMIT = "00000000000000000000000111011111"
	V_BPORCH_LINE_LIMIT = "00000000000000000000001000000111"
	V_FPORCH_LINE_LIMIT = "00000000000000000000000111101010"
	V_SYNC_LINE_LIMIT = "00000000000000000000000111101100"

Analyzing hierarchy for module <cpu> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <reg_file> in library <work>.

Analyzing hierarchy for module <prog_mem> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <ps2_rx> in library <work>.
	BRK = 8'b11110000
	dps = 2'b01
	get_code = 1'b1
	idle = 2'b00
	load = 2'b10
	wait_brk = 1'b0
Module <ps2_rx> is correct for synthesis.
 
Analyzing module <vga> in library <work>.
	H_ACTIVE_PIXEL_LIMIT = 32'sb00000000000000000000001001111111
	H_BPORCH_PIXEL_LIMIT = 32'sb00000000000000000000001100011111
	H_FPORCH_PIXEL_LIMIT = 32'sb00000000000000000000001010010000
	H_SYNC_PIXEL_LIMIT = 32'sb00000000000000000000001011110000
	V_ACTIVE_LINE_LIMIT = 32'sb00000000000000000000000111011111
	V_BPORCH_LINE_LIMIT = 32'sb00000000000000000000001000000111
	V_FPORCH_LINE_LIMIT = 32'sb00000000000000000000000111101010
	V_SYNC_LINE_LIMIT = 32'sb00000000000000000000000111101100
WARNING:Xst:2211 - "ipcore_dir/map_ram.v" line 57: Instantiating black box module <map_ram>.
WARNING:Xst:2211 - "ipcore_dir/char_rom.v" line 60: Instantiating black box module <char_rom>.
Module <vga> is correct for synthesis.
 
Analyzing module <cpu> in library <work>.
Module <cpu> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <reg_file> in library <work>.
Module <reg_file> is correct for synthesis.
 
Analyzing module <prog_mem> in library <work>.
Module <prog_mem> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ps2_rx>.
    Related source file is "ps2_rx_code_filter_modified.v".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <b_reg>.
    Found 1-bit register for signal <f_ps2c_reg>.
    Found 8-bit register for signal <filter_reg>.
    Found 4-bit subtractor for signal <n_next$addsub0000> created at line 91.
    Found 4-bit register for signal <n_reg>.
    Found 1-bit register for signal <state_reg_2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_rx> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
    Found 8-bit 11-to-1 multiplexer for signal <alu_out>.
    Found 8-bit adder for signal <alu_out$addsub0000>.
    Found 8-bit xor2 for signal <alu_out$xor0000> created at line 21.
    Found 8-bit adder carry out for signal <AUX_7$addsub0000>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "reg_file.v".
    Found 8-bit 16-to-1 multiplexer for signal <a>.
    Found 8-bit 16-to-1 multiplexer for signal <b>.
    Found 1-bit register for signal <E>.
    Found 8-bit 16-to-1 multiplexer for signal <gpo>.
    Found 8-bit comparator equal for signal <condjump_unsatisfied$cmp_eq0003> created at line 94.
    Found 8-bit comparator greater for signal <condjump_unsatisfied$cmp_gt0000> created at line 94.
    Found 1-bit register for signal <F>.
    Found 128-bit register for signal <register>.
    Found 8-bit adder for signal <register_14$add0000> created at line 64.
    Found 8-bit adder for signal <register_15$share0000>.
    Summary:
	inferred 130 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <reg_file> synthesized.


Synthesizing Unit <prog_mem>.
    Related source file is "prog_mem.v".
WARNING:Xst:1781 - Signal <rom> is used but never assigned. Tied to default value.
    Found 256x16-bit ROM for signal <$COND_11>.
    Summary:
	inferred   1 ROM(s).
Unit <prog_mem> synthesized.


Synthesizing Unit <vga>.
    Related source file is "vga_char_rom_map_modified.v".
    Register <vga_g_out> equivalent to <vga_b_out> has been removed
    Register <vga_r_out> equivalent to <vga_b_out> has been removed
    Found T flip-flop for signal <clk_25m>.
    Found 10-bit up counter for signal <hcount>.
    Found 11-bit comparator less for signal <hcount$cmp_lt0000> created at line 68.
    Found 10-bit register for signal <hcount_delayed>.
    Found 10-bit register for signal <hcount_delayed2>.
    Found 10-bit up counter for signal <vcount>.
    Found 11-bit comparator less for signal <vcount$cmp_lt0000> created at line 73.
    Found 10-bit register for signal <vcount_delayed>.
    Found 10-bit register for signal <vcount_delayed2>.
    Found 4-bit register for signal <vga_b_out>.
    Found 11-bit comparator lessequal for signal <vga_b_out$cmp_le0000> created at line 80.
    Found 10-bit comparator lessequal for signal <vga_b_out$cmp_le0001> created at line 80.
    Found 1-bit register for signal <vga_hsync_out>.
    Found 1-bit register for signal <vga_vsync_out>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 T-type flip-flop(s).
	inferred  46 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "cpu.v".
Unit <cpu> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <mem_addr<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_addr<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 6
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
 8-bit adder carry out                                 : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 30
 1-bit register                                        : 6
 10-bit register                                       : 4
 11-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 17
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 6
 10-bit comparator lessequal                           : 1
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 3
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ps2_rx/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Reading core <ipcore_dir/map_ram.ngc>.
Reading core <ipcore_dir/char_rom.ngc>.
Loading core <map_ram> for timing and area information for instance <map_ram>.
Loading core <char_rom> for timing and area information for instance <char_rom>.
INFO:Xst:2261 - The FF/Latch <vga_b_out_0> in Unit <vga> is equivalent to the following 3 FFs/Latches, which will be removed : <vga_b_out_1> <vga_b_out_2> <vga_b_out_3> 
WARNING:Xst:2677 - Node <b_reg_0> of sequential type is unconnected in block <ps2_rx>.
WARNING:Xst:2677 - Node <b_reg_0> of sequential type is unconnected in block <ps2_rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 6
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
 8-bit adder carry out                                 : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 201
 Flip-Flops                                            : 201
# Comparators                                          : 6
 10-bit comparator lessequal                           : 1
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 3
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <vga_b_out_0> in Unit <vga> is equivalent to the following 3 FFs/Latches, which will be removed : <vga_b_out_1> <vga_b_out_2> <vga_b_out_3> 

Optimizing unit <top> ...

Optimizing unit <ps2_rx> ...

Optimizing unit <alu> ...

Optimizing unit <reg_file> ...

Optimizing unit <vga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 6.
FlipFlop cpu/reg_file/register_15_0 has been replicated 2 time(s)
FlipFlop cpu/reg_file/register_15_1 has been replicated 1 time(s)
FlipFlop cpu/reg_file/register_15_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <vga/vcount_delayed2_9>.
	Found 2-bit shift register for signal <vga/vcount_delayed2_8>.
	Found 2-bit shift register for signal <vga/vcount_delayed2_7>.
	Found 2-bit shift register for signal <vga/vcount_delayed2_6>.
	Found 2-bit shift register for signal <vga/vcount_delayed2_5>.
	Found 2-bit shift register for signal <vga/vcount_delayed2_4>.
	Found 2-bit shift register for signal <vga/vcount_delayed2_3>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_9>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_8>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_7>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_6>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_5>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_4>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_3>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_2>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_1>.
	Found 2-bit shift register for signal <vga/hcount_delayed2_0>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 190
 Flip-Flops                                            : 190
# Shift Registers                                      : 17
 2-bit shift register                                  : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 924
#      GND                         : 3
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 48
#      LUT2_D                      : 8
#      LUT3                        : 286
#      LUT3_D                      : 5
#      LUT4                        : 198
#      LUT4_D                      : 11
#      LUT4_L                      : 4
#      MUXCY                       : 41
#      MUXF5                       : 169
#      MUXF6                       : 57
#      MUXF7                       : 24
#      VCC                         : 3
#      XORCY                       : 45
# FlipFlops/Latches                : 207
#      FD                          : 25
#      FDR                         : 47
#      FDRE                        : 130
#      FDRS                        : 4
#      FDRSE                       : 1
# RAMS                             : 5
#      RAMB16BWE                   : 5
# Shift Registers                  : 17
#      SRL16                       : 17
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 7
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                      332  out of   5888     5%  
 Number of Slice Flip Flops:            207  out of  11776     1%  
 Number of 4 input LUTs:                599  out of  11776     5%  
    Number used as logic:               582
    Number used as Shift registers:      17
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    372     8%  
 Number of BRAMs:                         5  out of     20    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                       | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
CLK_50M                            | BUFGP                                                                                                                       | 165   |
vga/clk_25m_01                     | BUFG                                                                                                                        | 68    |
vga/char_rom/N1                    | NONE(vga/char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram)| 1     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.454ns (Maximum Frequency: 60.774MHz)
   Minimum input arrival time before clock: 4.232ns
   Maximum output required time after clock: 8.345ns
   Maximum combinational path delay: 8.710ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50M'
  Clock period: 16.454ns (frequency: 60.774MHz)
  Total number of paths / destination ports: 3693155 / 358
-------------------------------------------------------------------------
Delay:               16.454ns (Levels of Logic = 19)
  Source:            cpu/reg_file/register_15_2 (FF)
  Destination:       cpu/reg_file/register_15_2 (FF)
  Source Clock:      CLK_50M rising
  Destination Clock: CLK_50M rising

  Data Path: cpu/reg_file/register_15_2 to cpu/reg_file/register_15_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             77   0.591   1.279  cpu/reg_file/register_15_2 (cpu/reg_file/register_15_2)
     LUT4_D:I3->O          7   0.648   0.711  cpu/prog_mem/Mrom__COND_11331 (cpu/prog_mem/Mrom__COND_1133)
     LUT4:I3->O            1   0.648   0.000  cpu/prog_mem/Mrom__COND_11412_4_SW0_F (N122)
     MUXF5:I0->O           1   0.276   0.452  cpu/prog_mem/Mrom__COND_11412_4_SW0 (N84)
     LUT3:I2->O            1   0.648   0.000  cpu/prog_mem/Mrom__COND_11412_4 (cpu/prog_mem/Mrom__COND_11412_4)
     MUXF5:I0->O          66   0.276   1.305  cpu/prog_mem/Mrom__COND_11412_2_f5 (cpu/raddr1<0>)
     LUT3:I2->O            1   0.648   0.000  cpu/reg_file/Mmux_a_5 (cpu/reg_file/Mmux_a_5)
     MUXF5:I1->O           1   0.276   0.000  cpu/reg_file/Mmux_a_4_f5 (cpu/reg_file/Mmux_a_4_f5)
     MUXF6:I1->O           1   0.291   0.000  cpu/reg_file/Mmux_a_3_f6 (cpu/reg_file/Mmux_a_3_f6)
     MUXF7:I1->O          11   0.291   1.013  cpu/reg_file/Mmux_a_2_f7 (cpu/a<0>)
     LUT2:I1->O            1   0.643   0.000  cpu/alu/Msub__AUX_8_lut<0> (cpu/alu/Msub__AUX_8_lut<0>)
     MUXCY:S->O            1   0.632   0.000  cpu/alu/Msub__AUX_8_cy<0> (cpu/alu/Msub__AUX_8_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  cpu/alu/Msub__AUX_8_cy<1> (cpu/alu/Msub__AUX_8_cy<1>)
     XORCY:CI->O           1   0.844   0.423  cpu/alu/Msub__AUX_8_xor<2> (cpu/alu/_AUX_8<2>)
     LUT4:I3->O            1   0.648   0.000  cpu/alu/Mmux_alu_out_84 (cpu/alu/Mmux_alu_out_84)
     MUXF5:I0->O           1   0.276   0.000  cpu/alu/Mmux_alu_out_6_f5_1 (cpu/alu/Mmux_alu_out_6_f52)
     MUXF6:I1->O           1   0.291   0.423  cpu/alu/Mmux_alu_out_5_f6_1 (cpu/alu/Mmux_alu_out_5_f62)
     LUT4:I3->O            1   0.648   0.000  cpu/reg_file/wdata<2>68_F (N124)
     MUXF5:I0->O          14   0.276   1.032  cpu/reg_file/wdata<2>68 (cpu/reg_file/wdata<2>)
     LUT3:I2->O            1   0.648   0.000  cpu/reg_file/register_15_mux0000<2> (cpu/reg_file/register_15_mux0000<2>)
     FDR:D                     0.252          cpu/reg_file/register_15_2
    ----------------------------------------
    Total                     16.454ns (9.816ns logic, 6.638ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/clk_25m_01'
  Clock period: 6.233ns (frequency: 160.436MHz)
  Total number of paths / destination ports: 660 / 157
-------------------------------------------------------------------------
Delay:               6.233ns (Levels of Logic = 4)
  Source:            vga/hcount_3 (FF)
  Destination:       vga/vcount_9 (FF)
  Source Clock:      vga/clk_25m_01 rising
  Destination Clock: vga/clk_25m_01 rising

  Data Path: vga/hcount_3 to vga/vcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.740  vga/hcount_3 (vga/hcount_3)
     LUT4:I2->O            1   0.648   0.000  vga/hcount_cmp_lt00002211 (vga/hcount_cmp_lt00002211)
     MUXF5:I1->O           2   0.276   0.479  vga/hcount_cmp_lt0000221_f5 (vga/hcount_cmp_lt0000221)
     LUT4:I2->O            1   0.648   0.452  vga/hcount_cmp_lt0000246 (vga/hcount_cmp_lt0000)
     LUT4:I2->O           10   0.648   0.882  vga/vcount_and000034 (vga/vcount_and0000)
     FDRE:R                    0.869          vga/vcount_0
    ----------------------------------------
    Total                      6.233ns (3.680ns logic, 2.553ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50M'
  Total number of paths / destination ports: 162 / 162
-------------------------------------------------------------------------
Offset:              4.232ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       cpu/reg_file/E (FF)
  Destination Clock: CLK_50M rising

  Data Path: RESET to cpu/reg_file/E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           160   0.849   1.446  RESET_IBUF (RESET_IBUF)
     LUT4:I0->O            1   0.648   0.420  cpu/reg_file/E_or0000 (cpu/reg_file/E_or0000)
     FDRS:R                    0.869          cpu/reg_file/E
    ----------------------------------------
    Total                      4.232ns (2.366ns logic, 1.866ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/clk_25m_01'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              6.072ns (Levels of Logic = 1)
  Source:            vga/vga_b_out_0 (FF)
  Destination:       VGA_B<3> (PAD)
  Source Clock:      vga/clk_25m_01 rising

  Data Path: vga/vga_b_out_0 to VGA_B<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   0.961  vga/vga_b_out_0 (vga/vga_b_out_0)
     OBUF:I->O                 4.520          VGA_B_3_OBUF (VGA_B<3>)
    ----------------------------------------
    Total                      6.072ns (5.111ns logic, 0.961ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50M'
  Total number of paths / destination ports: 128 / 8
-------------------------------------------------------------------------
Offset:              8.345ns (Levels of Logic = 5)
  Source:            cpu/reg_file/register_15_4 (FF)
  Destination:       GPO<4> (PAD)
  Source Clock:      CLK_50M rising

  Data Path: cpu/reg_file/register_15_4 to GPO<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             77   0.591   1.308  cpu/reg_file/register_15_4 (cpu/reg_file/register_15_4)
     LUT3:I2->O            1   0.648   0.000  cpu/reg_file/Mmux_gpo_54 (cpu/reg_file/Mmux_gpo_54)
     MUXF5:I1->O           1   0.276   0.000  cpu/reg_file/Mmux_gpo_4_f5_3 (cpu/reg_file/Mmux_gpo_4_f54)
     MUXF6:I1->O           1   0.291   0.000  cpu/reg_file/Mmux_gpo_3_f6_3 (cpu/reg_file/Mmux_gpo_3_f64)
     MUXF7:I1->O           1   0.291   0.420  cpu/reg_file/Mmux_gpo_2_f7_3 (GPO_4_OBUF)
     OBUF:I->O                 4.520          GPO_4_OBUF (GPO<4>)
    ----------------------------------------
    Total                      8.345ns (6.617ns logic, 1.728ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 8
-------------------------------------------------------------------------
Delay:               8.710ns (Levels of Logic = 6)
  Source:            SW<0> (PAD)
  Destination:       GPO<7> (PAD)

  Data Path: SW<0> to GPO<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.849   1.415  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.648   0.000  cpu/reg_file/Mmux_gpo_5 (cpu/reg_file/Mmux_gpo_5)
     MUXF5:I1->O           1   0.276   0.000  cpu/reg_file/Mmux_gpo_4_f5 (cpu/reg_file/Mmux_gpo_4_f5)
     MUXF6:I1->O           1   0.291   0.000  cpu/reg_file/Mmux_gpo_3_f6 (cpu/reg_file/Mmux_gpo_3_f6)
     MUXF7:I1->O           1   0.291   0.420  cpu/reg_file/Mmux_gpo_2_f7 (GPO_0_OBUF)
     OBUF:I->O                 4.520          GPO_0_OBUF (GPO<0>)
    ----------------------------------------
    Total                      8.710ns (6.875ns logic, 1.835ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.84 secs
 
--> 

Total memory usage is 4529432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

