# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sim_sum_completo/sim_sum_completo.mdo}
# Loading project sim_sum_completo
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:20:52 on May 07,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sum_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture behavior of testbench
# End time: 00:20:52 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:20:52 on May 07,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/bcd_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd_1bit
# -- Compiling architecture behaviour of bcd_1bit
# End time: 00:20:53 on May 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:20:53 on May 07,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity corretor
# -- Compiling architecture behaviour of corretor
# End time: 00:20:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:20:53 on May 07,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity somador_bcd
# -- Compiling architecture behaviour of somador_bcd
# End time: 00:20:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:20:53 on May 07,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/detector_always.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity detector
# -- Compiling architecture behaviour of detector
# End time: 00:20:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:20:53 on May 07,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd_always.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity somador_bcd_always
# -- Compiling architecture behaviour of somador_bcd_always
# End time: 00:20:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 00:20:53 on May 07,2025
# vcom -reportprogress 300 -work work E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd_always_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd_always_tb.vhd(25): (vcom-1615) Existing entity 'testbench' at E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sum_tb.vhd(25) will be overwritten.
# -- Compiling entity testbench
# ** Warning: E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/somador_bcd_always_tb.vhd(28): (vcom-1615) Existing architecture 'testbench(behavior)' at E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sum_tb.vhd(28) will be overwritten.
# -- Compiling architecture behavior of testbench
# End time: 00:20:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u testbench 
# Start time: 00:20:53 on May 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(behavior)#1
# Loading work.somador_bcd_always(behaviour)#1
# Loading work.bcd_1bit(behaviour)#1
# Loading work.detector(behaviour)#1
# Loading work.somador_bcd(behaviour)#1
# Loading work.corretor(behaviour)#1
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 00:23:57 on May 07,2025, Elapsed time: 0:03:04
# Errors: 0, Warnings: 11
