// Seed: 2382070304
macromodule module_0;
  wire id_1;
  assign id_2 = id_1;
endmodule
module module_1;
  assign id_1 = 1;
  uwire id_2;
  assign id_1 = (id_1);
  module_0 modCall_1 ();
  wire id_3;
  assign id_2 = -1;
  wire id_6;
endmodule
module module_2 (
    output wor id_0
);
  supply0 id_2, id_3, id_4, id_5, id_6;
  module_0 modCall_1 ();
  parameter id_7 = id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    begin : LABEL_0
      if (id_3) begin : LABEL_0
        id_4 += id_22;
        id_14 = id_11[""] ? -1 : -1;
        begin : LABEL_0
          id_7 <= 1;
        end
        id_26 <= 1;
      end
      id_6 <= 1;
    end
  end
  tri id_27 = -1;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
