<stg><name>fft_64pt_Pipeline_VITIS_LOOP_271_2</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc57:0 %i = load i5 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc57:1 %icmp_ln271 = icmp_eq  i5 %i, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc57:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc57:3 %add_ln271 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln271"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc57:4 %br_ln271 = br i1 %icmp_ln271, void %for.inc57.split, void %for.end59.exitStub

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="5">
<![CDATA[
for.inc57.split:3 %trunc_ln273 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln273"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc57.split:4 %shl_ln1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln273, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc57.split:5 %or_ln273 = or i3 %shl_ln1, i3 1

]]></Node>
<StgValue><ssdm name="or_ln273"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="3">
<![CDATA[
for.inc57.split:6 %zext_ln273 = zext i3 %or_ln273

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:7 %in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_real_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:8 %in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_real_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:9 %in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_real_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:10 %in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_real_3_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:11 %in_real_4_addr = getelementptr i32 %in_real_4, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_real_4_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:12 %in_real_5_addr = getelementptr i32 %in_real_5, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_real_5_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:13 %in_real_6_addr = getelementptr i32 %in_real_6, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_real_6_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:14 %in_real_7_addr = getelementptr i32 %in_real_7, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_real_7_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:15 %in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_imag_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:16 %in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_imag_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:17 %in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_imag_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:18 %in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_imag_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:19 %in_imag_4_addr = getelementptr i32 %in_imag_4, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_imag_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:20 %in_imag_5_addr = getelementptr i32 %in_imag_5, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_imag_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:21 %in_imag_6_addr = getelementptr i32 %in_imag_6, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_imag_6_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:22 %in_imag_7_addr = getelementptr i32 %in_imag_7, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="in_imag_7_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:33 %in_real_0_load = load i3 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:34 %in_real_1_load = load i3 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:35 %in_real_2_load = load i3 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:36 %in_real_3_load = load i3 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:37 %in_real_4_load = load i3 %in_real_4_addr

]]></Node>
<StgValue><ssdm name="in_real_4_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:38 %in_real_5_load = load i3 %in_real_5_addr

]]></Node>
<StgValue><ssdm name="in_real_5_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:39 %in_real_6_load = load i3 %in_real_6_addr

]]></Node>
<StgValue><ssdm name="in_real_6_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:40 %in_real_7_load = load i3 %in_real_7_addr

]]></Node>
<StgValue><ssdm name="in_real_7_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:42 %in_imag_0_load = load i3 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:43 %in_imag_1_load = load i3 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:44 %in_imag_2_load = load i3 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:45 %in_imag_3_load = load i3 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:46 %in_imag_4_load = load i3 %in_imag_4_addr

]]></Node>
<StgValue><ssdm name="in_imag_4_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:47 %in_imag_5_load = load i3 %in_imag_5_addr

]]></Node>
<StgValue><ssdm name="in_imag_5_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:48 %in_imag_6_load = load i3 %in_imag_6_addr

]]></Node>
<StgValue><ssdm name="in_imag_6_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:49 %in_imag_7_load = load i3 %in_imag_7_addr

]]></Node>
<StgValue><ssdm name="in_imag_7_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc57.split:51 %trunc_ln273_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln273_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc57.split:52 %or_ln274 = or i3 %shl_ln1, i3 3

]]></Node>
<StgValue><ssdm name="or_ln274"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="3">
<![CDATA[
for.inc57.split:53 %zext_ln274 = zext i3 %or_ln274

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:54 %in_real_0_addr_1 = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_real_0_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:55 %in_real_1_addr_1 = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_real_1_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:56 %in_real_2_addr_1 = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_real_2_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:57 %in_real_3_addr_1 = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_real_3_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:58 %in_real_4_addr_1 = getelementptr i32 %in_real_4, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_real_4_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:59 %in_real_5_addr_1 = getelementptr i32 %in_real_5, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_real_5_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:60 %in_real_6_addr_1 = getelementptr i32 %in_real_6, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_real_6_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:61 %in_real_7_addr_1 = getelementptr i32 %in_real_7, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_real_7_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:62 %in_imag_0_addr_1 = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_imag_0_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:63 %in_imag_1_addr_1 = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_imag_1_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:64 %in_imag_2_addr_1 = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_imag_2_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:65 %in_imag_3_addr_1 = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_imag_3_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:66 %in_imag_4_addr_1 = getelementptr i32 %in_imag_4, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_imag_4_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:67 %in_imag_5_addr_1 = getelementptr i32 %in_imag_5, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_imag_5_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:68 %in_imag_6_addr_1 = getelementptr i32 %in_imag_6, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_imag_6_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:69 %in_imag_7_addr_1 = getelementptr i32 %in_imag_7, i64 0, i64 %zext_ln274

]]></Node>
<StgValue><ssdm name="in_imag_7_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:3 %in_real_0_load_4 = load i3 %in_real_0_addr_1

]]></Node>
<StgValue><ssdm name="in_real_0_load_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:4 %in_real_1_load_4 = load i3 %in_real_1_addr_1

]]></Node>
<StgValue><ssdm name="in_real_1_load_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:5 %in_real_2_load_4 = load i3 %in_real_2_addr_1

]]></Node>
<StgValue><ssdm name="in_real_2_load_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:6 %in_real_3_load_4 = load i3 %in_real_3_addr_1

]]></Node>
<StgValue><ssdm name="in_real_3_load_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:7 %in_real_4_load_4 = load i3 %in_real_4_addr_1

]]></Node>
<StgValue><ssdm name="in_real_4_load_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:8 %in_real_5_load_4 = load i3 %in_real_5_addr_1

]]></Node>
<StgValue><ssdm name="in_real_5_load_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:9 %in_real_6_load_4 = load i3 %in_real_6_addr_1

]]></Node>
<StgValue><ssdm name="in_real_6_load_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:10 %in_real_7_load_4 = load i3 %in_real_7_addr_1

]]></Node>
<StgValue><ssdm name="in_real_7_load_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:12 %in_imag_0_load_4 = load i3 %in_imag_0_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_0_load_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:13 %in_imag_1_load_4 = load i3 %in_imag_1_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_1_load_4"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:14 %in_imag_2_load_4 = load i3 %in_imag_2_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_2_load_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:15 %in_imag_3_load_4 = load i3 %in_imag_3_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_3_load_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:16 %in_imag_4_load_4 = load i3 %in_imag_4_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_4_load_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:17 %in_imag_5_load_4 = load i3 %in_imag_5_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_5_load_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:18 %in_imag_6_load_4 = load i3 %in_imag_6_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_6_load_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:19 %in_imag_7_load_4 = load i3 %in_imag_7_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_7_load_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:3 %in_real_0_load_3 = load i3 %in_real_0_addr_1

]]></Node>
<StgValue><ssdm name="in_real_0_load_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:4 %in_real_1_load_3 = load i3 %in_real_1_addr_1

]]></Node>
<StgValue><ssdm name="in_real_1_load_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:5 %in_real_2_load_3 = load i3 %in_real_2_addr_1

]]></Node>
<StgValue><ssdm name="in_real_2_load_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:6 %in_real_3_load_3 = load i3 %in_real_3_addr_1

]]></Node>
<StgValue><ssdm name="in_real_3_load_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:7 %in_real_4_load_3 = load i3 %in_real_4_addr_1

]]></Node>
<StgValue><ssdm name="in_real_4_load_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:8 %in_real_5_load_3 = load i3 %in_real_5_addr_1

]]></Node>
<StgValue><ssdm name="in_real_5_load_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:9 %in_real_6_load_3 = load i3 %in_real_6_addr_1

]]></Node>
<StgValue><ssdm name="in_real_6_load_3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:10 %in_real_7_load_3 = load i3 %in_real_7_addr_1

]]></Node>
<StgValue><ssdm name="in_real_7_load_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:12 %in_imag_0_load_3 = load i3 %in_imag_0_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_0_load_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:13 %in_imag_1_load_3 = load i3 %in_imag_1_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_1_load_3"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:14 %in_imag_2_load_3 = load i3 %in_imag_2_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_2_load_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:15 %in_imag_3_load_3 = load i3 %in_imag_3_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_3_load_3"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:16 %in_imag_4_load_3 = load i3 %in_imag_4_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_4_load_3"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:17 %in_imag_5_load_3 = load i3 %in_imag_5_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_5_load_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:18 %in_imag_6_load_3 = load i3 %in_imag_6_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_6_load_3"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:19 %in_imag_7_load_3 = load i3 %in_imag_7_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_7_load_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:3 %in_real_0_load_2 = load i3 %in_real_0_addr_1

]]></Node>
<StgValue><ssdm name="in_real_0_load_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:4 %in_real_1_load_2 = load i3 %in_real_1_addr_1

]]></Node>
<StgValue><ssdm name="in_real_1_load_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:5 %in_real_2_load_2 = load i3 %in_real_2_addr_1

]]></Node>
<StgValue><ssdm name="in_real_2_load_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:6 %in_real_3_load_2 = load i3 %in_real_3_addr_1

]]></Node>
<StgValue><ssdm name="in_real_3_load_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:7 %in_real_4_load_2 = load i3 %in_real_4_addr_1

]]></Node>
<StgValue><ssdm name="in_real_4_load_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:8 %in_real_5_load_2 = load i3 %in_real_5_addr_1

]]></Node>
<StgValue><ssdm name="in_real_5_load_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:9 %in_real_6_load_2 = load i3 %in_real_6_addr_1

]]></Node>
<StgValue><ssdm name="in_real_6_load_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:10 %in_real_7_load_2 = load i3 %in_real_7_addr_1

]]></Node>
<StgValue><ssdm name="in_real_7_load_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:12 %in_imag_0_load_2 = load i3 %in_imag_0_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_0_load_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:13 %in_imag_1_load_2 = load i3 %in_imag_1_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_1_load_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:14 %in_imag_2_load_2 = load i3 %in_imag_2_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_2_load_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:15 %in_imag_3_load_2 = load i3 %in_imag_3_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_3_load_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:16 %in_imag_4_load_2 = load i3 %in_imag_4_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_4_load_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:17 %in_imag_5_load_2 = load i3 %in_imag_5_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_5_load_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:18 %in_imag_6_load_2 = load i3 %in_imag_6_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_6_load_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:19 %in_imag_7_load_2 = load i3 %in_imag_7_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_7_load_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:3 %in_real_0_load_1 = load i3 %in_real_0_addr_1

]]></Node>
<StgValue><ssdm name="in_real_0_load_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:4 %in_real_1_load_1 = load i3 %in_real_1_addr_1

]]></Node>
<StgValue><ssdm name="in_real_1_load_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:5 %in_real_2_load_1 = load i3 %in_real_2_addr_1

]]></Node>
<StgValue><ssdm name="in_real_2_load_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:6 %in_real_3_load_1 = load i3 %in_real_3_addr_1

]]></Node>
<StgValue><ssdm name="in_real_3_load_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:7 %in_real_4_load_1 = load i3 %in_real_4_addr_1

]]></Node>
<StgValue><ssdm name="in_real_4_load_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:8 %in_real_5_load_1 = load i3 %in_real_5_addr_1

]]></Node>
<StgValue><ssdm name="in_real_5_load_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:9 %in_real_6_load_1 = load i3 %in_real_6_addr_1

]]></Node>
<StgValue><ssdm name="in_real_6_load_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:10 %in_real_7_load_1 = load i3 %in_real_7_addr_1

]]></Node>
<StgValue><ssdm name="in_real_7_load_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:12 %in_imag_0_load_1 = load i3 %in_imag_0_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_0_load_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:13 %in_imag_1_load_1 = load i3 %in_imag_1_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_1_load_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:14 %in_imag_2_load_1 = load i3 %in_imag_2_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_2_load_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:15 %in_imag_3_load_1 = load i3 %in_imag_3_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_3_load_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:16 %in_imag_4_load_1 = load i3 %in_imag_4_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_4_load_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:17 %in_imag_5_load_1 = load i3 %in_imag_5_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_5_load_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:18 %in_imag_6_load_1 = load i3 %in_imag_6_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_6_load_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
<literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:19 %in_imag_7_load_1 = load i3 %in_imag_7_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_7_load_1"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0">
<![CDATA[
for.end59.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="5">
<![CDATA[
for.inc57.split:0 %trunc_ln271 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln271"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc57.split:1 %specpipeline_ln272 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln272"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc57.split:2 %specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln271"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="2">
<![CDATA[
for.inc57.split:23 %zext_ln273_1 = zext i2 %trunc_ln271

]]></Node>
<StgValue><ssdm name="zext_ln273_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:24 %o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:25 %o1_in_real_V_1_addr = getelementptr i32 %o1_in_real_V_1, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_1_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:26 %o1_in_real_V_2_addr = getelementptr i32 %o1_in_real_V_2, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_2_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:27 %o1_in_real_V_3_addr = getelementptr i32 %o1_in_real_V_3, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o1_in_real_V_3_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:28 %o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:29 %o1_in_imag_V_1_addr = getelementptr i32 %o1_in_imag_V_1, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_1_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:30 %o1_in_imag_V_2_addr = getelementptr i32 %o1_in_imag_V_2, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_2_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:31 %o1_in_imag_V_3_addr = getelementptr i32 %o1_in_imag_V_3, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o1_in_imag_V_3_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc57.split:32 %trunc_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:33 %in_real_0_load = load i3 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:34 %in_real_1_load = load i3 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:35 %in_real_2_load = load i3 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:36 %in_real_3_load = load i3 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:37 %in_real_4_load = load i3 %in_real_4_addr

]]></Node>
<StgValue><ssdm name="in_real_4_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:38 %in_real_5_load = load i3 %in_real_5_addr

]]></Node>
<StgValue><ssdm name="in_real_5_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:39 %in_real_6_load = load i3 %in_real_6_addr

]]></Node>
<StgValue><ssdm name="in_real_6_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:40 %in_real_7_load = load i3 %in_real_7_addr

]]></Node>
<StgValue><ssdm name="in_real_7_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc57.split:41 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:42 %in_imag_0_load = load i3 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:43 %in_imag_1_load = load i3 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:44 %in_imag_2_load = load i3 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:45 %in_imag_3_load = load i3 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:46 %in_imag_4_load = load i3 %in_imag_4_addr

]]></Node>
<StgValue><ssdm name="in_imag_4_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:47 %in_imag_5_load = load i3 %in_imag_5_addr

]]></Node>
<StgValue><ssdm name="in_imag_5_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:48 %in_imag_6_load = load i3 %in_imag_6_addr

]]></Node>
<StgValue><ssdm name="in_imag_6_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="3">
<![CDATA[
for.inc57.split:49 %in_imag_7_load = load i3 %in_imag_7_addr

]]></Node>
<StgValue><ssdm name="in_imag_7_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc57.split:50 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:70 %o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:71 %o2_in_imag_V_1_addr = getelementptr i32 %o2_in_imag_V_1, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_1_addr"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:72 %o2_in_imag_V_2_addr = getelementptr i32 %o2_in_imag_V_2, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_2_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc57.split:73 %o2_in_imag_V_3_addr = getelementptr i32 %o2_in_imag_V_3, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_3_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc57.split:74 %switch_ln273 = switch i2 %trunc_ln273_1, void %arrayidx56.1.case.3, i2 0, void %arrayidx56.1.case.0, i2 1, void %arrayidx56.1.case.1, i2 2, void %arrayidx56.1.case.2

]]></Node>
<StgValue><ssdm name="switch_ln273"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.2:0 %store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.2:1 %store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx56.1.case.2:2 %o2_in_real_V_2_addr = getelementptr i32 %o2_in_real_V_2, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_2_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:3 %in_real_0_load_4 = load i3 %in_real_0_addr_1

]]></Node>
<StgValue><ssdm name="in_real_0_load_4"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:4 %in_real_1_load_4 = load i3 %in_real_1_addr_1

]]></Node>
<StgValue><ssdm name="in_real_1_load_4"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:5 %in_real_2_load_4 = load i3 %in_real_2_addr_1

]]></Node>
<StgValue><ssdm name="in_real_2_load_4"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:6 %in_real_3_load_4 = load i3 %in_real_3_addr_1

]]></Node>
<StgValue><ssdm name="in_real_3_load_4"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:7 %in_real_4_load_4 = load i3 %in_real_4_addr_1

]]></Node>
<StgValue><ssdm name="in_real_4_load_4"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:8 %in_real_5_load_4 = load i3 %in_real_5_addr_1

]]></Node>
<StgValue><ssdm name="in_real_5_load_4"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:9 %in_real_6_load_4 = load i3 %in_real_6_addr_1

]]></Node>
<StgValue><ssdm name="in_real_6_load_4"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:10 %in_real_7_load_4 = load i3 %in_real_7_addr_1

]]></Node>
<StgValue><ssdm name="in_real_7_load_4"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx56.1.case.2:11 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_4, i32 %in_real_1_load_4, i32 %in_real_2_load_4, i32 %in_real_3_load_4, i32 %in_real_4_load_4, i32 %in_real_5_load_4, i32 %in_real_6_load_4, i32 %in_real_7_load_4, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:12 %in_imag_0_load_4 = load i3 %in_imag_0_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_0_load_4"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:13 %in_imag_1_load_4 = load i3 %in_imag_1_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_1_load_4"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:14 %in_imag_2_load_4 = load i3 %in_imag_2_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_2_load_4"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:15 %in_imag_3_load_4 = load i3 %in_imag_3_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_3_load_4"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:16 %in_imag_4_load_4 = load i3 %in_imag_4_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_4_load_4"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:17 %in_imag_5_load_4 = load i3 %in_imag_5_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_5_load_4"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:18 %in_imag_6_load_4 = load i3 %in_imag_6_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_6_load_4"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.2:19 %in_imag_7_load_4 = load i3 %in_imag_7_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_7_load_4"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx56.1.case.2:20 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_4, i32 %in_imag_1_load_4, i32 %in_imag_2_load_4, i32 %in_imag_3_load_4, i32 %in_imag_4_load_4, i32 %in_imag_5_load_4, i32 %in_imag_6_load_4, i32 %in_imag_7_load_4, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.2:21 %store_ln274 = store i32 %tmp_3, i2 %o2_in_real_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.2:22 %store_ln274 = store i32 %tmp_4, i2 %o2_in_imag_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.1.case.2:23 %br_ln274 = br void %arrayidx56.1.exit

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.1:0 %store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.1:1 %store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx56.1.case.1:2 %o2_in_real_V_1_addr = getelementptr i32 %o2_in_real_V_1, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_1_addr"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:3 %in_real_0_load_3 = load i3 %in_real_0_addr_1

]]></Node>
<StgValue><ssdm name="in_real_0_load_3"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:4 %in_real_1_load_3 = load i3 %in_real_1_addr_1

]]></Node>
<StgValue><ssdm name="in_real_1_load_3"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:5 %in_real_2_load_3 = load i3 %in_real_2_addr_1

]]></Node>
<StgValue><ssdm name="in_real_2_load_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:6 %in_real_3_load_3 = load i3 %in_real_3_addr_1

]]></Node>
<StgValue><ssdm name="in_real_3_load_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:7 %in_real_4_load_3 = load i3 %in_real_4_addr_1

]]></Node>
<StgValue><ssdm name="in_real_4_load_3"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:8 %in_real_5_load_3 = load i3 %in_real_5_addr_1

]]></Node>
<StgValue><ssdm name="in_real_5_load_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:9 %in_real_6_load_3 = load i3 %in_real_6_addr_1

]]></Node>
<StgValue><ssdm name="in_real_6_load_3"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:10 %in_real_7_load_3 = load i3 %in_real_7_addr_1

]]></Node>
<StgValue><ssdm name="in_real_7_load_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx56.1.case.1:11 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_3, i32 %in_real_1_load_3, i32 %in_real_2_load_3, i32 %in_real_3_load_3, i32 %in_real_4_load_3, i32 %in_real_5_load_3, i32 %in_real_6_load_3, i32 %in_real_7_load_3, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:12 %in_imag_0_load_3 = load i3 %in_imag_0_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_0_load_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:13 %in_imag_1_load_3 = load i3 %in_imag_1_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_1_load_3"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:14 %in_imag_2_load_3 = load i3 %in_imag_2_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_2_load_3"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:15 %in_imag_3_load_3 = load i3 %in_imag_3_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_3_load_3"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:16 %in_imag_4_load_3 = load i3 %in_imag_4_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_4_load_3"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:17 %in_imag_5_load_3 = load i3 %in_imag_5_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_5_load_3"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:18 %in_imag_6_load_3 = load i3 %in_imag_6_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_6_load_3"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.1:19 %in_imag_7_load_3 = load i3 %in_imag_7_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_7_load_3"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx56.1.case.1:20 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_3, i32 %in_imag_1_load_3, i32 %in_imag_2_load_3, i32 %in_imag_3_load_3, i32 %in_imag_4_load_3, i32 %in_imag_5_load_3, i32 %in_imag_6_load_3, i32 %in_imag_7_load_3, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.1:21 %store_ln274 = store i32 %tmp_1, i2 %o2_in_real_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.1:22 %store_ln274 = store i32 %tmp_2, i2 %o2_in_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.1.case.1:23 %br_ln274 = br void %arrayidx56.1.exit

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.0:0 %store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.0:1 %store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx56.1.case.0:2 %o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:3 %in_real_0_load_2 = load i3 %in_real_0_addr_1

]]></Node>
<StgValue><ssdm name="in_real_0_load_2"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:4 %in_real_1_load_2 = load i3 %in_real_1_addr_1

]]></Node>
<StgValue><ssdm name="in_real_1_load_2"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:5 %in_real_2_load_2 = load i3 %in_real_2_addr_1

]]></Node>
<StgValue><ssdm name="in_real_2_load_2"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:6 %in_real_3_load_2 = load i3 %in_real_3_addr_1

]]></Node>
<StgValue><ssdm name="in_real_3_load_2"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:7 %in_real_4_load_2 = load i3 %in_real_4_addr_1

]]></Node>
<StgValue><ssdm name="in_real_4_load_2"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:8 %in_real_5_load_2 = load i3 %in_real_5_addr_1

]]></Node>
<StgValue><ssdm name="in_real_5_load_2"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:9 %in_real_6_load_2 = load i3 %in_real_6_addr_1

]]></Node>
<StgValue><ssdm name="in_real_6_load_2"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:10 %in_real_7_load_2 = load i3 %in_real_7_addr_1

]]></Node>
<StgValue><ssdm name="in_real_7_load_2"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx56.1.case.0:11 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_2, i32 %in_real_1_load_2, i32 %in_real_2_load_2, i32 %in_real_3_load_2, i32 %in_real_4_load_2, i32 %in_real_5_load_2, i32 %in_real_6_load_2, i32 %in_real_7_load_2, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:12 %in_imag_0_load_2 = load i3 %in_imag_0_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_0_load_2"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:13 %in_imag_1_load_2 = load i3 %in_imag_1_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_1_load_2"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:14 %in_imag_2_load_2 = load i3 %in_imag_2_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_2_load_2"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:15 %in_imag_3_load_2 = load i3 %in_imag_3_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_3_load_2"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:16 %in_imag_4_load_2 = load i3 %in_imag_4_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_4_load_2"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:17 %in_imag_5_load_2 = load i3 %in_imag_5_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_5_load_2"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:18 %in_imag_6_load_2 = load i3 %in_imag_6_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_6_load_2"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.0:19 %in_imag_7_load_2 = load i3 %in_imag_7_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_7_load_2"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx56.1.case.0:20 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_2, i32 %in_imag_1_load_2, i32 %in_imag_2_load_2, i32 %in_imag_3_load_2, i32 %in_imag_4_load_2, i32 %in_imag_5_load_2, i32 %in_imag_6_load_2, i32 %in_imag_7_load_2, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.0:21 %store_ln274 = store i32 %tmp_9, i2 %o2_in_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.0:22 %store_ln274 = store i32 %tmp_s, i2 %o2_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.1.case.0:23 %br_ln274 = br void %arrayidx56.1.exit

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.3:0 %store_ln273 = store i32 %tmp_5, i2 %o1_in_real_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.3:1 %store_ln273 = store i32 %tmp_6, i2 %o1_in_imag_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx56.1.case.3:2 %o2_in_real_V_3_addr = getelementptr i32 %o2_in_real_V_3, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_3_addr"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:3 %in_real_0_load_1 = load i3 %in_real_0_addr_1

]]></Node>
<StgValue><ssdm name="in_real_0_load_1"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:4 %in_real_1_load_1 = load i3 %in_real_1_addr_1

]]></Node>
<StgValue><ssdm name="in_real_1_load_1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:5 %in_real_2_load_1 = load i3 %in_real_2_addr_1

]]></Node>
<StgValue><ssdm name="in_real_2_load_1"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:6 %in_real_3_load_1 = load i3 %in_real_3_addr_1

]]></Node>
<StgValue><ssdm name="in_real_3_load_1"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:7 %in_real_4_load_1 = load i3 %in_real_4_addr_1

]]></Node>
<StgValue><ssdm name="in_real_4_load_1"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:8 %in_real_5_load_1 = load i3 %in_real_5_addr_1

]]></Node>
<StgValue><ssdm name="in_real_5_load_1"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:9 %in_real_6_load_1 = load i3 %in_real_6_addr_1

]]></Node>
<StgValue><ssdm name="in_real_6_load_1"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:10 %in_real_7_load_1 = load i3 %in_real_7_addr_1

]]></Node>
<StgValue><ssdm name="in_real_7_load_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx56.1.case.3:11 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_1, i32 %in_real_1_load_1, i32 %in_real_2_load_1, i32 %in_real_3_load_1, i32 %in_real_4_load_1, i32 %in_real_5_load_1, i32 %in_real_6_load_1, i32 %in_real_7_load_1, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:12 %in_imag_0_load_1 = load i3 %in_imag_0_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_0_load_1"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:13 %in_imag_1_load_1 = load i3 %in_imag_1_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_1_load_1"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:14 %in_imag_2_load_1 = load i3 %in_imag_2_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_2_load_1"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:15 %in_imag_3_load_1 = load i3 %in_imag_3_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_3_load_1"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:16 %in_imag_4_load_1 = load i3 %in_imag_4_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_4_load_1"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:17 %in_imag_5_load_1 = load i3 %in_imag_5_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_5_load_1"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:18 %in_imag_6_load_1 = load i3 %in_imag_6_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_6_load_1"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="3">
<![CDATA[
arrayidx56.1.case.3:19 %in_imag_7_load_1 = load i3 %in_imag_7_addr_1

]]></Node>
<StgValue><ssdm name="in_imag_7_load_1"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
arrayidx56.1.case.3:20 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_1, i32 %in_imag_1_load_1, i32 %in_imag_2_load_1, i32 %in_imag_3_load_1, i32 %in_imag_4_load_1, i32 %in_imag_5_load_1, i32 %in_imag_6_load_1, i32 %in_imag_7_load_1, i3 %trunc_ln6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.3:21 %store_ln274 = store i32 %tmp_7, i2 %o2_in_real_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx56.1.case.3:22 %store_ln274 = store i32 %tmp_8, i2 %o2_in_imag_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln273_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.1.case.3:23 %br_ln274 = br void %arrayidx56.1.exit

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx56.1.exit:0 %store_ln271 = store i5 %add_ln271, i5 %i_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.1.exit:1 %br_ln271 = br void %for.inc57

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
