#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 11 20:08:31 2025
# Process ID: 2680653
# Current directory: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex
# Command line: vivado -notrace -source /tools/C/research/pcie/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0_ex.tcl
# Log file: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/vivado.log
# Journal file: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/vivado.jou
# Running On: capc-ub22-is, OS: Linux, CPU Frequency: 2793.437 MHz, CPU Physical cores: 16, Host memory: 33607 MB
#-----------------------------------------------------------
start_gui
source /tools/C/research/pcie/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0_ex.tcl -notrace
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source board.tcl
relaunch_sim
run all
run all
run all
relaunch_sim
run 10 us
current_wave_config {Untitled 1}
add_wave {{/board/i}} {{/board/sys_rst_n}} {{/board/ep_sys_clk_p}} {{/board/ep_sys_clk_n}} {{/board/ep_sys_clk}} {{/board/rp_sys_clk}} {{/board/ep_pci_exp_txn}} {{/board/ep_pci_exp_txp}} {{/board/rp_pci_exp_txn}} {{/board/rp_pci_exp_txp}} {{/board/REF_CLK_FREQ}} {{/board/REF_CLK_HALF_CYCLE}} {{/board/EXT_PIPE_SIM}} 
current_wave_config {Untitled 1}
add_wave {{/board/RP/tx_usrapp/trn_trem_n}} {{/board/RP/tx_usrapp/trn_clk}} {{/board/RP/tx_usrapp/trn_reset_n}} {{/board/RP/tx_usrapp/trn_lnk_up_n}} {{/board/RP/tx_usrapp/trn_tdst_rdy_n}} {{/board/RP/tx_usrapp/trn_tdst_dsc_n}} {{/board/RP/tx_usrapp/trn_tbuf_av}} {{/board/RP/tx_usrapp/speed_change_done_n}} {{/board/RP/tx_usrapp/trn_td}} {{/board/RP/tx_usrapp/trn_trem_ni}} {{/board/RP/tx_usrapp/trn_tsof_n}} {{/board/RP/tx_usrapp/trn_teof_n}} {{/board/RP/tx_usrapp/trn_terrfwd_n}} {{/board/RP/tx_usrapp/trn_tsrc_rdy_n}} {{/board/RP/tx_usrapp/trn_tsrc_dsc_n}} {{/board/RP/tx_usrapp/i}} {{/board/RP/tx_usrapp/j}} {{/board/RP/tx_usrapp/k}} {{/board/RP/tx_usrapp/DATA_STORE}} {{/board/RP/tx_usrapp/ADDRESS_32_L}} {{/board/RP/tx_usrapp/ADDRESS_32_H}} {{/board/RP/tx_usrapp/ADDRESS_64}} {{/board/RP/tx_usrapp/COMPLETER_ID}} {{/board/RP/tx_usrapp/COMPLETER_ID_CFG}} {{/board/RP/tx_usrapp/REQUESTER_ID}} {{/board/RP/tx_usrapp/DESTINATION_RID}} {{/board/RP/tx_usrapp/DEFAULT_TC}} {{/board/RP/tx_usrapp/DEFAULT_LENGTH}} {{/board/RP/tx_usrapp/DEFAULT_BE_LAST_DW}} {{/board/RP/tx_usrapp/DEFAULT_BE_FIRST_DW}} {{/board/RP/tx_usrapp/DEFAULT_ATTR}} {{/board/RP/tx_usrapp/DEFAULT_TAG}} {{/board/RP/tx_usrapp/DEFAULT_COMP}} {{/board/RP/tx_usrapp/EXT_REG_ADDR}} {{/board/RP/tx_usrapp/TD}} {{/board/RP/tx_usrapp/EP}} {{/board/RP/tx_usrapp/VENDOR_ID}} {{/board/RP/tx_usrapp/LENGTH}} {{/board/RP/tx_usrapp/RAND_}} {{/board/RP/tx_usrapp/CFG_DWADDR}} {{/board/RP/tx_usrapp/P_DEV_BDF}} {{/board/RP/tx_usrapp/P_IO_ADDR}} {{/board/RP/tx_usrapp/P_ADDRESS_1L}} {{/board/RP/tx_usrapp/P_ADDRESS_2L}} {{/board/RP/tx_usrapp/P_ADDRESS_3L}} {{/board/RP/tx_usrapp/P_ADDRESS_4L}} {{/board/RP/tx_usrapp/P_ADDRESS_H}} {{/board/RP/tx_usrapp/P_CFG_DWADDR}} {{/board/RP/tx_usrapp/P_ADDRESS_MASK}} {{/board/RP/tx_usrapp/P_READ_DATA}} {{/board/RP/tx_usrapp/data}} {{/board/RP/tx_usrapp/p_read_data_valid}} {{/board/RP/tx_usrapp/P_WRITE_DATA}} {{/board/RP/tx_usrapp/temp_register}} {{/board/RP/tx_usrapp/error_check}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR_RANGE}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR_ENABLED}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM64_HI_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM64_LO_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM32_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_IO_START}} {{/board/RP/tx_usrapp/BAR_INIT_MESSAGE}} {{/board/RP/tx_usrapp/BAR_INIT_TEMP}} {{/board/RP/tx_usrapp/OUT_OF_LO_MEM}} {{/board/RP/tx_usrapp/OUT_OF_IO}} {{/board/RP/tx_usrapp/OUT_OF_HI_MEM}} {{/board/RP/tx_usrapp/ii}} {{/board/RP/tx_usrapp/jj}} {{/board/RP/tx_usrapp/DEV_VEN_ID}} {{/board/RP/tx_usrapp/PIO_MAX_NUM_BLOCK_RAMS}} {{/board/RP/tx_usrapp/PIO_MAX_MEMORY}} {{/board/RP/tx_usrapp/PIO_ADDRESS}} {{/board/RP/tx_usrapp/pio_check_design}} {{/board/RP/tx_usrapp/cpld_to}} {{/board/RP/tx_usrapp/cpld_to_finish}} {{/board/RP/tx_usrapp/verbose}} {{/board/RP/tx_usrapp/NUMBER_OF_IO_BARS}} {{/board/RP/tx_usrapp/NUMBER_OF_MEM32_BARS}} {{/board/RP/tx_usrapp/NUMBER_OF_MEM64_BARS}} {{/board/RP/tx_usrapp/testname}} {{/board/RP/tx_usrapp/test_vars}} {{/board/RP/tx_usrapp/expect_cpld_payload}} {{/board/RP/tx_usrapp/expect_msgd_payload}} {{/board/RP/tx_usrapp/expect_memwr_payload}} {{/board/RP/tx_usrapp/expect_memwr64_payload}} {{/board/RP/tx_usrapp/expect_cfgwr_payload}} {{/board/RP/tx_usrapp/expect_status}} {{/board/RP/tx_usrapp/expect_finish_check}} {{/board/RP/tx_usrapp/test_failed_flag}} {{/board/RP/tx_usrapp/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/tx_usrapp/Tcq}} 
run 10 us
restart
run 10 us
run all
current_wave_config {Untitled 1}
add_wave {{/board/RP/rport/pci_exp_txn}} {{/board/RP/rport/pci_exp_txp}} {{/board/RP/rport/pci_exp_rxn}} {{/board/RP/rport/pci_exp_rxp}} {{/board/RP/rport/pipe_pclk_in}} {{/board/RP/rport/pipe_rxusrclk_in}} {{/board/RP/rport/pipe_rxoutclk_in}} {{/board/RP/rport/pipe_dclk_in}} {{/board/RP/rport/pipe_userclk1_in}} {{/board/RP/rport/pipe_userclk2_in}} {{/board/RP/rport/pipe_oobclk_in}} {{/board/RP/rport/pipe_mmcm_lock_in}} {{/board/RP/rport/pipe_txoutclk_out}} {{/board/RP/rport/pipe_rxoutclk_out}} {{/board/RP/rport/pipe_pclk_sel_out}} {{/board/RP/rport/pipe_gen3_out}} {{/board/RP/rport/user_clk_out}} {{/board/RP/rport/user_reset_out}} {{/board/RP/rport/user_lnk_up}} {{/board/RP/rport/tx_buf_av}} {{/board/RP/rport/tx_err_drop}} {{/board/RP/rport/tx_cfg_req}} {{/board/RP/rport/s_axis_tx_tdata}} {{/board/RP/rport/s_axis_tx_tvalid}} {{/board/RP/rport/s_axis_tx_tready}} {{/board/RP/rport/s_axis_tx_tkeep}} {{/board/RP/rport/s_axis_tx_tlast}} {{/board/RP/rport/s_axis_tx_tuser}} {{/board/RP/rport/tx_cfg_gnt}} {{/board/RP/rport/m_axis_rx_tdata}} {{/board/RP/rport/m_axis_rx_tvalid}} {{/board/RP/rport/m_axis_rx_tready}} {{/board/RP/rport/m_axis_rx_tkeep}} {{/board/RP/rport/m_axis_rx_tlast}} {{/board/RP/rport/m_axis_rx_tuser}} {{/board/RP/rport/rx_np_ok}} {{/board/RP/rport/rx_np_req}} {{/board/RP/rport/fc_cpld}} {{/board/RP/rport/fc_cplh}} {{/board/RP/rport/fc_npd}} {{/board/RP/rport/fc_nph}} {{/board/RP/rport/fc_pd}} {{/board/RP/rport/fc_ph}} {{/board/RP/rport/fc_sel}} {{/board/RP/rport/cfg_mgmt_do}} {{/board/RP/rport/cfg_mgmt_rd_wr_done}} {{/board/RP/rport/cfg_status}} {{/board/RP/rport/cfg_command}} {{/board/RP/rport/cfg_dstatus}} {{/board/RP/rport/cfg_dcommand}} {{/board/RP/rport/cfg_lstatus}} {{/board/RP/rport/cfg_lcommand}} {{/board/RP/rport/cfg_dcommand2}} {{/board/RP/rport/cfg_pcie_link_state}} {{/board/RP/rport/cfg_pmcsr_pme_en}} {{/board/RP/rport/cfg_pmcsr_powerstate}} {{/board/RP/rport/cfg_pmcsr_pme_status}} {{/board/RP/rport/cfg_received_func_lvl_rst}} {{/board/RP/rport/cfg_mgmt_di}} {{/board/RP/rport/cfg_mgmt_byte_en}} {{/board/RP/rport/cfg_mgmt_dwaddr}} {{/board/RP/rport/cfg_mgmt_wr_en}} {{/board/RP/rport/cfg_mgmt_rd_en}} {{/board/RP/rport/cfg_mgmt_wr_readonly}} {{/board/RP/rport/cfg_err_ecrc}} {{/board/RP/rport/cfg_err_ur}} {{/board/RP/rport/cfg_err_cpl_timeout}} {{/board/RP/rport/cfg_err_cpl_unexpect}} {{/board/RP/rport/cfg_err_cpl_abort}} {{/board/RP/rport/cfg_err_posted}} {{/board/RP/rport/cfg_err_cor}} {{/board/RP/rport/cfg_err_atomic_egress_blocked}} {{/board/RP/rport/cfg_err_internal_cor}} {{/board/RP/rport/cfg_err_malformed}} {{/board/RP/rport/cfg_err_mc_blocked}} {{/board/RP/rport/cfg_err_poisoned}} {{/board/RP/rport/cfg_err_norecovery}} {{/board/RP/rport/cfg_err_tlp_cpl_header}} {{/board/RP/rport/cfg_err_cpl_rdy}} {{/board/RP/rport/cfg_err_locked}} {{/board/RP/rport/cfg_err_acs}} {{/board/RP/rport/cfg_err_internal_uncor}} {{/board/RP/rport/cfg_trn_pending}} {{/board/RP/rport/cfg_pm_halt_aspm_l0s}} {{/board/RP/rport/cfg_pm_halt_aspm_l1}} {{/board/RP/rport/cfg_pm_force_state_en}} {{/board/RP/rport/cfg_pm_force_state}} {{/board/RP/rport/cfg_dsn}} {{/board/RP/rport/cfg_msg_received}} {{/board/RP/rport/cfg_msg_data}} {{/board/RP/rport/cfg_interrupt}} {{/board/RP/rport/cfg_interrupt_rdy}} {{/board/RP/rport/cfg_interrupt_assert}} {{/board/RP/rport/cfg_interrupt_di}} {{/board/RP/rport/cfg_interrupt_do}} {{/board/RP/rport/cfg_interrupt_mmenable}} {{/board/RP/rport/cfg_interrupt_msienable}} {{/board/RP/rport/cfg_interrupt_msixenable}} {{/board/RP/rport/cfg_interrupt_msixfm}} {{/board/RP/rport/cfg_interrupt_stat}} {{/board/RP/rport/cfg_pciecap_interrupt_msgnum}} {{/board/RP/rport/cfg_to_turnoff}} {{/board/RP/rport/cfg_turnoff_ok}} {{/board/RP/rport/cfg_bus_number}} {{/board/RP/rport/cfg_device_number}} {{/board/RP/rport/cfg_function_number}} {{/board/RP/rport/cfg_pm_wake}} {{/board/RP/rport/cfg_msg_received_pm_as_nak}} {{/board/RP/rport/cfg_msg_received_setslotpowerlimit}} {{/board/RP/rport/cfg_pm_send_pme_to}} {{/board/RP/rport/cfg_ds_bus_number}} {{/board/RP/rport/cfg_ds_device_number}} {{/board/RP/rport/cfg_ds_function_number}} {{/board/RP/rport/cfg_mgmt_wr_rw1c_as_rw}} {{/board/RP/rport/cfg_bridge_serr_en}} {{/board/RP/rport/cfg_slot_control_electromech_il_ctl_pulse}} {{/board/RP/rport/cfg_root_control_syserr_corr_err_en}} {{/board/RP/rport/cfg_root_control_syserr_non_fatal_err_en}} {{/board/RP/rport/cfg_root_control_syserr_fatal_err_en}} {{/board/RP/rport/cfg_root_control_pme_int_en}} {{/board/RP/rport/cfg_aer_rooterr_corr_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_non_fatal_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_fatal_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_corr_err_received}} {{/board/RP/rport/cfg_aer_rooterr_non_fatal_err_received}} {{/board/RP/rport/cfg_aer_rooterr_fatal_err_received}} {{/board/RP/rport/cfg_msg_received_err_cor}} {{/board/RP/rport/cfg_msg_received_err_non_fatal}} {{/board/RP/rport/cfg_msg_received_err_fatal}} {{/board/RP/rport/cfg_msg_received_pm_pme}} {{/board/RP/rport/cfg_msg_received_pme_to_ack}} {{/board/RP/rport/cfg_msg_received_assert_int_a}} {{/board/RP/rport/cfg_msg_received_assert_int_b}} {{/board/RP/rport/cfg_msg_received_assert_int_c}} {{/board/RP/rport/cfg_msg_received_assert_int_d}} {{/board/RP/rport/cfg_msg_received_deassert_int_a}} {{/board/RP/rport/cfg_msg_received_deassert_int_b}} {{/board/RP/rport/cfg_msg_received_deassert_int_c}} {{/board/RP/rport/cfg_msg_received_deassert_int_d}} {{/board/RP/rport/pl_directed_link_change}} {{/board/RP/rport/pl_directed_link_width}} {{/board/RP/rport/pl_directed_link_speed}} {{/board/RP/rport/pl_directed_link_auton}} {{/board/RP/rport/pl_upstream_prefer_deemph}} {{/board/RP/rport/pl_sel_lnk_rate}} {{/board/RP/rport/pl_sel_lnk_width}} {{/board/RP/rport/pl_ltssm_state}} {{/board/RP/rport/pl_lane_reversal_mode}} {{/board/RP/rport/pl_phy_lnk_up}} {{/board/RP/rport/pl_tx_pm_state}} {{/board/RP/rport/pl_rx_pm_state}} {{/board/RP/rport/pl_link_upcfg_cap}} {{/board/RP/rport/pl_link_gen2_cap}} {{/board/RP/rport/pl_link_partner_gen2_supported}} {{/board/RP/rport/pl_initial_link_width}} {{/board/RP/rport/pl_directed_change_done}} {{/board/RP/rport/pl_received_hot_rst}} {{/board/RP/rport/pl_transmit_hot_rst}} {{/board/RP/rport/pl_downstream_deemph_source}} {{/board/RP/rport/cfg_err_aer_headerlog}} {{/board/RP/rport/cfg_aer_interrupt_msgnum}} {{/board/RP/rport/cfg_err_aer_headerlog_set}} {{/board/RP/rport/cfg_aer_ecrc_check_en}} {{/board/RP/rport/cfg_aer_ecrc_gen_en}} {{/board/RP/rport/cfg_vc_tcvc_map}} {{/board/RP/rport/common_commands_in}} {{/board/RP/rport/pipe_rx_0_sigs}} {{/board/RP/rport/pipe_rx_1_sigs}} {{/board/RP/rport/pipe_rx_2_sigs}} {{/board/RP/rport/pipe_rx_3_sigs}} {{/board/RP/rport/pipe_rx_4_sigs}} {{/board/RP/rport/pipe_rx_5_sigs}} {{/board/RP/rport/pipe_rx_6_sigs}} {{/board/RP/rport/pipe_rx_7_sigs}} {{/board/RP/rport/common_commands_out}} {{/board/RP/rport/pipe_tx_0_sigs}} {{/board/RP/rport/pipe_tx_1_sigs}} {{/board/RP/rport/pipe_tx_2_sigs}} {{/board/RP/rport/pipe_tx_3_sigs}} {{/board/RP/rport/pipe_tx_4_sigs}} {{/board/RP/rport/pipe_tx_5_sigs}} {{/board/RP/rport/pipe_tx_6_sigs}} {{/board/RP/rport/pipe_tx_7_sigs}} {{/board/RP/rport/pipe_mmcm_rst_n}} {{/board/RP/rport/sys_clk}} {{/board/RP/rport/sys_rst_n}} {{/board/RP/rport/user_clk}} {{/board/RP/rport/user_clk2}} {{/board/RP/rport/pipe_clk}} {{/board/RP/rport/cfg_vend_id}} {{/board/RP/rport/cfg_dev_id}} {{/board/RP/rport/cfg_rev_id}} {{/board/RP/rport/cfg_subsys_vend_id}} {{/board/RP/rport/cfg_subsys_id}} {{/board/RP/rport/phy_rdy_n}} {{/board/RP/rport/pipe_rx0_polarity_gt}} {{/board/RP/rport/pipe_rx1_polarity_gt}} {{/board/RP/rport/pipe_rx2_polarity_gt}} {{/board/RP/rport/pipe_rx3_polarity_gt}} {{/board/RP/rport/pipe_rx4_polarity_gt}} {{/board/RP/rport/pipe_rx5_polarity_gt}} {{/board/RP/rport/pipe_rx6_polarity_gt}} {{/board/RP/rport/pipe_rx7_polarity_gt}} {{/board/RP/rport/pipe_tx_deemph_gt}} {{/board/RP/rport/pipe_tx_margin_gt}} {{/board/RP/rport/pipe_tx_rate_gt}} {{/board/RP/rport/pipe_tx_rcvr_det_gt}} {{/board/RP/rport/pipe_tx0_char_is_k_gt}} {{/board/RP/rport/pipe_tx0_compliance_gt}} {{/board/RP/rport/pipe_tx0_data_gt}} {{/board/RP/rport/pipe_tx0_elec_idle_gt}} {{/board/RP/rport/pipe_tx0_powerdown_gt}} {{/board/RP/rport/pipe_tx1_char_is_k_gt}} {{/board/RP/rport/pipe_tx1_compliance_gt}} {{/board/RP/rport/pipe_tx1_data_gt}} {{/board/RP/rport/pipe_tx1_elec_idle_gt}} {{/board/RP/rport/pipe_tx1_powerdown_gt}} {{/board/RP/rport/pipe_tx2_char_is_k_gt}} {{/board/RP/rport/pipe_tx2_compliance_gt}} {{/board/RP/rport/pipe_tx2_data_gt}} {{/board/RP/rport/pipe_tx2_elec_idle_gt}} {{/board/RP/rport/pipe_tx2_powerdown_gt}} {{/board/RP/rport/pipe_tx3_char_is_k_gt}} {{/board/RP/rport/pipe_tx3_compliance_gt}} {{/board/RP/rport/pipe_tx3_data_gt}} {{/board/RP/rport/pipe_tx3_elec_idle_gt}} {{/board/RP/rport/pipe_tx3_powerdown_gt}} {{/board/RP/rport/pipe_tx4_char_is_k_gt}} {{/board/RP/rport/pipe_tx4_compliance_gt}} {{/board/RP/rport/pipe_tx4_data_gt}} {{/board/RP/rport/pipe_tx4_elec_idle_gt}} {{/board/RP/rport/pipe_tx4_powerdown_gt}} {{/board/RP/rport/pipe_tx5_char_is_k_gt}} {{/board/RP/rport/pipe_tx5_compliance_gt}} {{/board/RP/rport/pipe_tx5_data_gt}} {{/board/RP/rport/pipe_tx5_elec_idle_gt}} {{/board/RP/rport/pipe_tx5_powerdown_gt}} {{/board/RP/rport/pipe_tx6_char_is_k_gt}} {{/board/RP/rport/pipe_tx6_compliance_gt}} {{/board/RP/rport/pipe_tx6_data_gt}} {{/board/RP/rport/pipe_tx6_elec_idle_gt}} {{/board/RP/rport/pipe_tx6_powerdown_gt}} {{/board/RP/rport/pipe_tx7_char_is_k_gt}} {{/board/RP/rport/pipe_tx7_compliance_gt}} {{/board/RP/rport/pipe_tx7_data_gt}} {{/board/RP/rport/pipe_tx7_elec_idle_gt}} {{/board/RP/rport/pipe_tx7_powerdown_gt}} {{/board/RP/rport/pipe_rx0_chanisaligned_gt}} {{/board/RP/rport/pipe_rx0_char_is_k_gt}} {{/board/RP/rport/pipe_rx0_data_gt}} {{/board/RP/rport/pipe_rx0_elec_idle_gt}} {{/board/RP/rport/pipe_rx0_phy_status_gt}} {{/board/RP/rport/pipe_rx0_status_gt}} {{/board/RP/rport/pipe_rx0_valid_gt}} {{/board/RP/rport/pipe_rx1_chanisaligned_gt}} {{/board/RP/rport/pipe_rx1_char_is_k_gt}} {{/board/RP/rport/pipe_rx1_data_gt}} {{/board/RP/rport/pipe_rx1_elec_idle_gt}} {{/board/RP/rport/pipe_rx1_phy_status_gt}} {{/board/RP/rport/pipe_rx1_status_gt}} {{/board/RP/rport/pipe_rx1_valid_gt}} {{/board/RP/rport/pipe_rx2_chanisaligned_gt}} {{/board/RP/rport/pipe_rx2_char_is_k_gt}} {{/board/RP/rport/pipe_rx2_data_gt}} {{/board/RP/rport/pipe_rx2_elec_idle_gt}} {{/board/RP/rport/pipe_rx2_phy_status_gt}} {{/board/RP/rport/pipe_rx2_status_gt}} {{/board/RP/rport/pipe_rx2_valid_gt}} {{/board/RP/rport/pipe_rx3_chanisaligned_gt}} {{/board/RP/rport/pipe_rx3_char_is_k_gt}} {{/board/RP/rport/pipe_rx3_data_gt}} {{/board/RP/rport/pipe_rx3_elec_idle_gt}} {{/board/RP/rport/pipe_rx3_phy_status_gt}} {{/board/RP/rport/pipe_rx3_status_gt}} {{/board/RP/rport/pipe_rx3_valid_gt}} {{/board/RP/rport/pipe_rx4_chanisaligned_gt}} {{/board/RP/rport/pipe_rx4_char_is_k_gt}} {{/board/RP/rport/pipe_rx4_data_gt}} {{/board/RP/rport/pipe_rx4_elec_idle_gt}} {{/board/RP/rport/pipe_rx4_phy_status_gt}} {{/board/RP/rport/pipe_rx4_status_gt}} {{/board/RP/rport/pipe_rx4_valid_gt}} {{/board/RP/rport/pipe_rx5_chanisaligned_gt}} {{/board/RP/rport/pipe_rx5_char_is_k_gt}} {{/board/RP/rport/pipe_rx5_data_gt}} {{/board/RP/rport/pipe_rx5_elec_idle_gt}} {{/board/RP/rport/pipe_rx5_phy_status_gt}} {{/board/RP/rport/pipe_rx5_status_gt}} {{/board/RP/rport/pipe_rx5_valid_gt}} {{/board/RP/rport/pipe_rx6_chanisaligned_gt}} {{/board/RP/rport/pipe_rx6_char_is_k_gt}} {{/board/RP/rport/pipe_rx6_data_gt}} {{/board/RP/rport/pipe_rx6_elec_idle_gt}} {{/board/RP/rport/pipe_rx6_phy_status_gt}} {{/board/RP/rport/pipe_rx6_status_gt}} {{/board/RP/rport/pipe_rx6_valid_gt}} {{/board/RP/rport/pipe_rx7_chanisaligned_gt}} {{/board/RP/rport/pipe_rx7_char_is_k_gt}} {{/board/RP/rport/pipe_rx7_data_gt}} {{/board/RP/rport/pipe_rx7_elec_idle_gt}} {{/board/RP/rport/pipe_rx7_phy_status_gt}} {{/board/RP/rport/pipe_rx7_status_gt}} {{/board/RP/rport/pipe_rx7_valid_gt}} {{/board/RP/rport/user_lnk_up_mux}} {{/board/RP/rport/user_lnk_up_int}} {{/board/RP/rport/user_reset_int}} {{/board/RP/rport/user_rst_n}} {{/board/RP/rport/pl_received_hot_rst_q}} {{/board/RP/rport/pl_received_hot_rst_wire}} {{/board/RP/rport/pl_phy_lnk_up_q}} {{/board/RP/rport/pl_phy_lnk_up_wire}} {{/board/RP/rport/sys_or_hot_rst}} {{/board/RP/rport/trn_lnk_up}} {{/board/RP/rport/pl_ltssm_state_int}} {{/board/RP/rport/qpll_qplld}} {{/board/RP/rport/qpll_drp_clk}} {{/board/RP/rport/qpll_drp_rst_n}} {{/board/RP/rport/qpll_drp_ovrd}} {{/board/RP/rport/qpll_drp_gen3}} {{/board/RP/rport/qpll_drp_start}} {{/board/RP/rport/pipe_rst_idle}} {{/board/RP/rport/pipe_qrst_idle}} {{/board/RP/rport/pipe_rate_idle}} {{/board/RP/rport/CFG_VEND_ID}} {{/board/RP/rport/CFG_DEV_ID}} {{/board/RP/rport/CFG_REV_ID}} {{/board/RP/rport/CFG_SUBSYS_VEND_ID}} {{/board/RP/rport/CFG_SUBSYS_ID}} {{/board/RP/rport/EXT_PIPE_SIM}} {{/board/RP/rport/REF_CLK_FREQ}} {{/board/RP/rport/PCIE_EXT_CLK}} {{/board/RP/rport/PIPE_PIPELINE_STAGES}} {{/board/RP/rport/AER_BASE_PTR}} {{/board/RP/rport/AER_CAP_ECRC_CHECK_CAPABLE}} {{/board/RP/rport/AER_CAP_ECRC_GEN_CAPABLE}} {{/board/RP/rport/AER_CAP_ID}} {{/board/RP/rport/AER_CAP_MULTIHEADER}} {{/board/RP/rport/AER_CAP_NEXTPTR}} {{/board/RP/rport/AER_CAP_ON}} {{/board/RP/rport/AER_CAP_OPTIONAL_ERR_SUPPORT}} {{/board/RP/rport/AER_CAP_PERMIT_ROOTERR_UPDATE}} {{/board/RP/rport/AER_CAP_VERSION}} {{/board/RP/rport/ALLOW_X8_GEN2}} {{/board/RP/rport/BAR0}} {{/board/RP/rport/BAR1}} {{/board/RP/rport/BAR2}} {{/board/RP/rport/BAR3}} {{/board/RP/rport/BAR4}} {{/board/RP/rport/BAR5}} {{/board/RP/rport/C_DATA_WIDTH}} {{/board/RP/rport/CAPABILITIES_PTR}} {{/board/RP/rport/CARDBUS_CIS_POINTER}} {{/board/RP/rport/CFG_ECRC_ERR_CPLSTAT}} {{/board/RP/rport/CLASS_CODE}} {{/board/RP/rport/CMD_INTX_IMPLEMENTED}} {{/board/RP/rport/CPL_TIMEOUT_DISABLE_SUPPORTED}} {{/board/RP/rport/CPL_TIMEOUT_RANGES_SUPPORTED}} {{/board/RP/rport/CRM_MODULE_RSTS}} {{/board/RP/rport/DEV_CAP2_ARI_FORWARDING_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_CAS128_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_LTR_MECHANISM_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_MAX_ENDEND_TLP_PREFIXES}} {{/board/RP/rport/DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING}} {{/board/RP/rport/DEV_CAP2_TPH_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE}} {{/board/RP/rport/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE}} {{/board/RP/rport/DEV_CAP_ENDPOINT_L0S_LATENCY}} {{/board/RP/rport/DEV_CAP_ENDPOINT_L1_LATENCY}} {{/board/RP/rport/DEV_CAP_EXT_TAG_SUPPORTED}} {{/board/RP/rport/DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE}} {{/board/RP/rport/DEV_CAP_MAX_PAYLOAD_SUPPORTED}} {{/board/RP/rport/DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT}} {{/board/RP/rport/DEV_CAP_ROLE_BASED_ERROR}} {{/board/RP/rport/DEV_CAP_RSVD_14_12}} {{/board/RP/rport/DEV_CAP_RSVD_17_16}} {{/board/RP/rport/DEV_CAP_RSVD_31_29}} {{/board/RP/rport/DEV_CONTROL_AUX_POWER_SUPPORTED}} {{/board/RP/rport/DEV_CONTROL_EXT_TAG_DEFAULT}} {{/board/RP/rport/DISABLE_ASPM_L1_TIMER}} {{/board/RP/rport/DISABLE_BAR_FILTERING}} {{/board/RP/rport/DISABLE_ERR_MSG}} {{/board/RP/rport/DISABLE_ID_CHECK}} {{/board/RP/rport/DISABLE_LANE_REVERSAL}} {{/board/RP/rport/DISABLE_LOCKED_FILTER}} {{/board/RP/rport/DISABLE_PPM_FILTER}} {{/board/RP/rport/DISABLE_RX_POISONED_RESP}} {{/board/RP/rport/DISABLE_RX_TC_FILTER}} {{/board/RP/rport/DISABLE_SCRAMBLING}} {{/board/RP/rport/DNSTREAM_LINK_NUM}} {{/board/RP/rport/DSN_BASE_PTR}} {{/board/RP/rport/DSN_CAP_ID}} {{/board/RP/rport/DSN_CAP_NEXTPTR}} {{/board/RP/rport/DSN_CAP_ON}} {{/board/RP/rport/DSN_CAP_VERSION}} {{/board/RP/rport/ENABLE_MSG_ROUTE}} {{/board/RP/rport/ENABLE_RX_TD_ECRC_TRIM}} {{/board/RP/rport/ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED}} {{/board/RP/rport/ENTER_RVRY_EI_L0}} {{/board/RP/rport/EXIT_LOOPBACK_ON_EI}} {{/board/RP/rport/EXPANSION_ROM}} {{/board/RP/rport/EXT_CFG_CAP_PTR}} {{/board/RP/rport/EXT_CFG_XP_CAP_PTR}} {{/board/RP/rport/HEADER_TYPE}} {{/board/RP/rport/INFER_EI}} {{/board/RP/rport/INTERRUPT_PIN}} {{/board/RP/rport/INTERRUPT_STAT_AUTO}} {{/board/RP/rport/IS_SWITCH}} {{/board/RP/rport/LAST_CONFIG_DWORD}} {{/board/RP/rport/LINK_CAP_ASPM_OPTIONALITY}} {{/board/RP/rport/LINK_CAP_ASPM_SUPPORT}} {{/board/RP/rport/LINK_CAP_CLOCK_POWER_MANAGEMENT}} {{/board/RP/rport/LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_GEN1}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_GEN2}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_GEN1}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_GEN2}} {{/board/RP/rport/LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP}} {{/board/RP/rport/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/rport/LINK_CAP_MAX_LINK_WIDTH}} {{/board/RP/rport/LINK_CAP_RSVD_23}} {{/board/RP/rport/LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE}} {{/board/RP/rport/EXT_PIPE_INTERFACE}} {{/board/RP/rport/LINK_CONTROL_RCB}} {{/board/RP/rport/LINK_CTRL2_DEEMPHASIS}} {{/board/RP/rport/LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE}} {{/board/RP/rport/LINK_CTRL2_TARGET_LINK_SPEED}} {{/board/RP/rport/LINK_STATUS_SLOT_CLOCK_CONFIG}} {{/board/RP/rport/LL_ACK_TIMEOUT}} {{/board/RP/rport/LL_ACK_TIMEOUT_EN}} {{/board/RP/rport/LL_ACK_TIMEOUT_FUNC}} {{/board/RP/rport/LL_REPLAY_TIMEOUT}} {{/board/RP/rport/LL_REPLAY_TIMEOUT_EN}} {{/board/RP/rport/LL_REPLAY_TIMEOUT_FUNC}} {{/board/RP/rport/LTSSM_MAX_LINK_WIDTH}} {{/board/RP/rport/MPS_FORCE}} {{/board/RP/rport/MSIX_BASE_PTR}} {{/board/RP/rport/MSIX_CAP_ID}} {{/board/RP/rport/MSIX_CAP_NEXTPTR}} {{/board/RP/rport/MSIX_CAP_ON}} {{/board/RP/rport/MSIX_CAP_PBA_BIR}} {{/board/RP/rport/MSIX_CAP_PBA_OFFSET}} {{/board/RP/rport/MSIX_CAP_TABLE_BIR}} {{/board/RP/rport/MSIX_CAP_TABLE_OFFSET}} {{/board/RP/rport/MSIX_CAP_TABLE_SIZE}} {{/board/RP/rport/MSI_BASE_PTR}} {{/board/RP/rport/MSI_CAP_64_BIT_ADDR_CAPABLE}} {{/board/RP/rport/MSI_CAP_ID}} {{/board/RP/rport/MSI_CAP_MULTIMSGCAP}} {{/board/RP/rport/MSI_CAP_MULTIMSG_EXTENSION}} {{/board/RP/rport/MSI_CAP_NEXTPTR}} {{/board/RP/rport/MSI_CAP_ON}} {{/board/RP/rport/MSI_CAP_PER_VECTOR_MASKING_CAPABLE}} {{/board/RP/rport/N_FTS_COMCLK_GEN1}} {{/board/RP/rport/N_FTS_COMCLK_GEN2}} {{/board/RP/rport/N_FTS_GEN1}} {{/board/RP/rport/N_FTS_GEN2}} {{/board/RP/rport/PCIE_BASE_PTR}} {{/board/RP/rport/PCIE_CAP_CAPABILITY_ID}} {{/board/RP/rport/PCIE_CAP_CAPABILITY_VERSION}} {{/board/RP/rport/PCIE_CAP_DEVICE_PORT_TYPE}} {{/board/RP/rport/PCIE_CAP_NEXTPTR}} {{/board/RP/rport/PCIE_CAP_ON}} {{/board/RP/rport/PCIE_CAP_RSVD_15_14}} {{/board/RP/rport/PCIE_CAP_SLOT_IMPLEMENTED}} {{/board/RP/rport/PCIE_REVISION}} {{/board/RP/rport/PL_AUTO_CONFIG}} {{/board/RP/rport/PL_FAST_TRAIN}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT_EN}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT_FUNC}} {{/board/RP/rport/PM_ASPM_FASTEXIT}} {{/board/RP/rport/PM_BASE_PTR}} {{/board/RP/rport/PM_CAP_AUXCURRENT}} {{/board/RP/rport/PM_CAP_D1SUPPORT}} {{/board/RP/rport/PM_CAP_D2SUPPORT}} {{/board/RP/rport/PM_CAP_DSI}} {{/board/RP/rport/PM_CAP_ID}} {{/board/RP/rport/PM_CAP_NEXTPTR}} {{/board/RP/rport/PM_CAP_ON}} {{/board/RP/rport/PM_CAP_PMESUPPORT}} {{/board/RP/rport/PM_CAP_PME_CLOCK}} {{/board/RP/rport/PM_CAP_RSVD_04}} {{/board/RP/rport/PM_CAP_VERSION}} {{/board/RP/rport/PM_CSR_B2B3}} {{/board/RP/rport/PM_CSR_BPCCEN}} {{/board/RP/rport/PM_CSR_NOSOFTRST}} {{/board/RP/rport/PM_DATA0}} {{/board/RP/rport/PM_DATA1}} {{/board/RP/rport/PM_DATA2}} {{/board/RP/rport/PM_DATA3}} {{/board/RP/rport/PM_DATA4}} {{/board/RP/rport/PM_DATA5}} {{/board/RP/rport/PM_DATA6}} {{/board/RP/rport/PM_DATA7}} {{/board/RP/rport/PM_DATA_SCALE0}} {{/board/RP/rport/PM_DATA_SCALE1}} {{/board/RP/rport/PM_DATA_SCALE2}} {{/board/RP/rport/PM_DATA_SCALE3}} {{/board/RP/rport/PM_DATA_SCALE4}} {{/board/RP/rport/PM_DATA_SCALE5}} {{/board/RP/rport/PM_DATA_SCALE6}} {{/board/RP/rport/PM_DATA_SCALE7}} {{/board/RP/rport/PM_MF}} {{/board/RP/rport/RBAR_BASE_PTR}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR0}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR1}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR2}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR3}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR4}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR5}} {{/board/RP/rport/RBAR_CAP_ID}} {{/board/RP/rport/RBAR_CAP_INDEX0}} {{/board/RP/rport/RBAR_CAP_INDEX1}} {{/board/RP/rport/RBAR_CAP_INDEX2}} {{/board/RP/rport/RBAR_CAP_INDEX3}} {{/board/RP/rport/RBAR_CAP_INDEX4}} {{/board/RP/rport/RBAR_CAP_INDEX5}} {{/board/RP/rport/RBAR_CAP_NEXTPTR}} {{/board/RP/rport/RBAR_CAP_ON}} {{/board/RP/rport/RBAR_CAP_SUP0}} {{/board/RP/rport/RBAR_CAP_SUP1}} {{/board/RP/rport/RBAR_CAP_SUP2}} {{/board/RP/rport/RBAR_CAP_SUP3}} {{/board/RP/rport/RBAR_CAP_SUP4}} {{/board/RP/rport/RBAR_CAP_SUP5}} {{/board/RP/rport/RBAR_CAP_VERSION}} {{/board/RP/rport/RBAR_NUM}} {{/board/RP/rport/RECRC_CHK}} {{/board/RP/rport/RECRC_CHK_TRIM}} {{/board/RP/rport/REM_WIDTH}} {{/board/RP/rport/ROOT_CAP_CRS_SW_VISIBILITY}} {{/board/RP/rport/RP_AUTO_SPD}} {{/board/RP/rport/RP_AUTO_SPD_LOOPCNT}} {{/board/RP/rport/SELECT_DLL_IF}} {{/board/RP/rport/SIM_VERSION}} {{/board/RP/rport/SLOT_CAP_ATT_BUTTON_PRESENT}} {{/board/RP/rport/SLOT_CAP_ATT_INDICATOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_ELEC_INTERLOCK_PRESENT}} {{/board/RP/rport/SLOT_CAP_HOTPLUG_CAPABLE}} {{/board/RP/rport/SLOT_CAP_HOTPLUG_SURPRISE}} {{/board/RP/rport/SLOT_CAP_MRL_SENSOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_NO_CMD_COMPLETED_SUPPORT}} {{/board/RP/rport/SLOT_CAP_PHYSICAL_SLOT_NUM}} {{/board/RP/rport/SLOT_CAP_POWER_CONTROLLER_PRESENT}} {{/board/RP/rport/SLOT_CAP_POWER_INDICATOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_SLOT_POWER_LIMIT_SCALE}} {{/board/RP/rport/SLOT_CAP_SLOT_POWER_LIMIT_VALUE}} {{/board/RP/rport/SPARE_BIT0}} {{/board/RP/rport/SPARE_BIT1}} {{/board/RP/rport/SPARE_BIT2}} {{/board/RP/rport/SPARE_BIT3}} {{/board/RP/rport/SPARE_BIT4}} {{/board/RP/rport/SPARE_BIT5}} {{/board/RP/rport/SPARE_BIT6}} {{/board/RP/rport/SPARE_BIT7}} {{/board/RP/rport/SPARE_BIT8}} {{/board/RP/rport/SPARE_BYTE0}} {{/board/RP/rport/SPARE_BYTE1}} {{/board/RP/rport/SPARE_BYTE2}} {{/board/RP/rport/SPARE_BYTE3}} {{/board/RP/rport/SPARE_WORD0}} {{/board/RP/rport/SPARE_WORD1}} {{/board/RP/rport/SPARE_WORD2}} {{/board/RP/rport/SPARE_WORD3}} {{/board/RP/rport/SSL_MESSAGE_AUTO}} {{/board/RP/rport/KEEP_WIDTH}} {{/board/RP/rport/TECRC_EP_INV}} {{/board/RP/rport/TL_RBYPASS}} {{/board/RP/rport/TL_RX_RAM_RADDR_LATENCY}} {{/board/RP/rport/TL_RX_RAM_RDATA_LATENCY}} {{/board/RP/rport/TL_RX_RAM_WRITE_LATENCY}} {{/board/RP/rport/TL_TFC_DISABLE}} {{/board/RP/rport/TL_TX_CHECKS_DISABLE}} {{/board/RP/rport/TL_TX_RAM_RADDR_LATENCY}} {{/board/RP/rport/TL_TX_RAM_RDATA_LATENCY}} {{/board/RP/rport/TL_TX_RAM_WRITE_LATENCY}} {{/board/RP/rport/TRN_DW}} {{/board/RP/rport/TRN_NP_FC}} {{/board/RP/rport/UPCONFIG_CAPABLE}} {{/board/RP/rport/UPSTREAM_FACING}} {{/board/RP/rport/UR_ATOMIC}} {{/board/RP/rport/UR_CFG1}} {{/board/RP/rport/UR_INV_REQ}} {{/board/RP/rport/UR_PRS_RESPONSE}} {{/board/RP/rport/USER_CLK2_DIV2}} {{/board/RP/rport/USER_CLK_FREQ}} {{/board/RP/rport/USE_RID_PINS}} {{/board/RP/rport/VC0_CPL_INFINITE}} {{/board/RP/rport/VC0_RX_RAM_LIMIT}} {{/board/RP/rport/VC0_TOTAL_CREDITS_CD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_CH}} {{/board/RP/rport/VC0_TOTAL_CREDITS_NPD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_NPH}} {{/board/RP/rport/VC0_TOTAL_CREDITS_PD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_PH}} {{/board/RP/rport/VC0_TX_LASTPACKET}} {{/board/RP/rport/VC_BASE_PTR}} {{/board/RP/rport/VC_CAP_ID}} {{/board/RP/rport/VC_CAP_NEXTPTR}} {{/board/RP/rport/VC_CAP_ON}} {{/board/RP/rport/VC_CAP_REJECT_SNOOP_TRANSACTIONS}} {{/board/RP/rport/VC_CAP_VERSION}} {{/board/RP/rport/VSEC_BASE_PTR}} {{/board/RP/rport/VSEC_CAP_HDR_ID}} {{/board/RP/rport/VSEC_CAP_HDR_LENGTH}} {{/board/RP/rport/VSEC_CAP_HDR_REVISION}} {{/board/RP/rport/VSEC_CAP_ID}} {{/board/RP/rport/VSEC_CAP_IS_LINK_VISIBLE}} {{/board/RP/rport/VSEC_CAP_NEXTPTR}} {{/board/RP/rport/VSEC_CAP_ON}} {{/board/RP/rport/VSEC_CAP_VERSION}} {{/board/RP/rport/PCIE_USE_MODE}} {{/board/RP/rport/PCIE_GT_DEVICE}} {{/board/RP/rport/PCIE_CHAN_BOND}} {{/board/RP/rport/PCIE_PLL_SEL}} {{/board/RP/rport/PCIE_ASYNC_EN}} {{/board/RP/rport/PCIE_TXBUF_EN}} {{/board/RP/rport/TCQ}} 
restart
run 10 us
run all
current_wave_config {Untitled 1}
add_wave {{/board/RP/tx_usrapp/trn_trem_n}} {{/board/RP/tx_usrapp/trn_clk}} {{/board/RP/tx_usrapp/trn_reset_n}} {{/board/RP/tx_usrapp/trn_lnk_up_n}} {{/board/RP/tx_usrapp/trn_tdst_rdy_n}} {{/board/RP/tx_usrapp/trn_tdst_dsc_n}} {{/board/RP/tx_usrapp/trn_tbuf_av}} {{/board/RP/tx_usrapp/speed_change_done_n}} {{/board/RP/tx_usrapp/trn_td}} {{/board/RP/tx_usrapp/trn_trem_ni}} {{/board/RP/tx_usrapp/trn_tsof_n}} {{/board/RP/tx_usrapp/trn_teof_n}} {{/board/RP/tx_usrapp/trn_terrfwd_n}} {{/board/RP/tx_usrapp/trn_tsrc_rdy_n}} {{/board/RP/tx_usrapp/trn_tsrc_dsc_n}} {{/board/RP/tx_usrapp/i}} {{/board/RP/tx_usrapp/j}} {{/board/RP/tx_usrapp/k}} {{/board/RP/tx_usrapp/DATA_STORE}} {{/board/RP/tx_usrapp/ADDRESS_32_L}} {{/board/RP/tx_usrapp/ADDRESS_32_H}} {{/board/RP/tx_usrapp/ADDRESS_64}} {{/board/RP/tx_usrapp/COMPLETER_ID}} {{/board/RP/tx_usrapp/COMPLETER_ID_CFG}} {{/board/RP/tx_usrapp/REQUESTER_ID}} {{/board/RP/tx_usrapp/DESTINATION_RID}} {{/board/RP/tx_usrapp/DEFAULT_TC}} {{/board/RP/tx_usrapp/DEFAULT_LENGTH}} {{/board/RP/tx_usrapp/DEFAULT_BE_LAST_DW}} {{/board/RP/tx_usrapp/DEFAULT_BE_FIRST_DW}} {{/board/RP/tx_usrapp/DEFAULT_ATTR}} {{/board/RP/tx_usrapp/DEFAULT_TAG}} {{/board/RP/tx_usrapp/DEFAULT_COMP}} {{/board/RP/tx_usrapp/EXT_REG_ADDR}} {{/board/RP/tx_usrapp/TD}} {{/board/RP/tx_usrapp/EP}} {{/board/RP/tx_usrapp/VENDOR_ID}} {{/board/RP/tx_usrapp/LENGTH}} {{/board/RP/tx_usrapp/RAND_}} {{/board/RP/tx_usrapp/CFG_DWADDR}} {{/board/RP/tx_usrapp/P_DEV_BDF}} {{/board/RP/tx_usrapp/P_IO_ADDR}} {{/board/RP/tx_usrapp/P_ADDRESS_1L}} {{/board/RP/tx_usrapp/P_ADDRESS_2L}} {{/board/RP/tx_usrapp/P_ADDRESS_3L}} {{/board/RP/tx_usrapp/P_ADDRESS_4L}} {{/board/RP/tx_usrapp/P_ADDRESS_H}} {{/board/RP/tx_usrapp/P_CFG_DWADDR}} {{/board/RP/tx_usrapp/P_ADDRESS_MASK}} {{/board/RP/tx_usrapp/P_READ_DATA}} {{/board/RP/tx_usrapp/data}} {{/board/RP/tx_usrapp/p_read_data_valid}} {{/board/RP/tx_usrapp/P_WRITE_DATA}} {{/board/RP/tx_usrapp/temp_register}} {{/board/RP/tx_usrapp/error_check}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR_RANGE}} {{/board/RP/tx_usrapp/BAR_INIT_P_BAR_ENABLED}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM64_HI_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM64_LO_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_MEM32_START}} {{/board/RP/tx_usrapp/BAR_INIT_P_IO_START}} {{/board/RP/tx_usrapp/BAR_INIT_MESSAGE}} {{/board/RP/tx_usrapp/BAR_INIT_TEMP}} {{/board/RP/tx_usrapp/OUT_OF_LO_MEM}} {{/board/RP/tx_usrapp/OUT_OF_IO}} {{/board/RP/tx_usrapp/OUT_OF_HI_MEM}} {{/board/RP/tx_usrapp/ii}} {{/board/RP/tx_usrapp/jj}} {{/board/RP/tx_usrapp/DEV_VEN_ID}} {{/board/RP/tx_usrapp/PIO_MAX_NUM_BLOCK_RAMS}} {{/board/RP/tx_usrapp/PIO_MAX_MEMORY}} {{/board/RP/tx_usrapp/PIO_ADDRESS}} {{/board/RP/tx_usrapp/pio_check_design}} {{/board/RP/tx_usrapp/cpld_to}} {{/board/RP/tx_usrapp/cpld_to_finish}} {{/board/RP/tx_usrapp/verbose}} {{/board/RP/tx_usrapp/NUMBER_OF_IO_BARS}} {{/board/RP/tx_usrapp/NUMBER_OF_MEM32_BARS}} {{/board/RP/tx_usrapp/NUMBER_OF_MEM64_BARS}} {{/board/RP/tx_usrapp/testname}} {{/board/RP/tx_usrapp/test_vars}} {{/board/RP/tx_usrapp/expect_cpld_payload}} {{/board/RP/tx_usrapp/expect_msgd_payload}} {{/board/RP/tx_usrapp/expect_memwr_payload}} {{/board/RP/tx_usrapp/expect_memwr64_payload}} {{/board/RP/tx_usrapp/expect_cfgwr_payload}} {{/board/RP/tx_usrapp/expect_status}} {{/board/RP/tx_usrapp/expect_finish_check}} {{/board/RP/tx_usrapp/test_failed_flag}} {{/board/RP/tx_usrapp/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/tx_usrapp/Tcq}} 
current_wave_config {Untitled 1}
add_wave {{/board/RP/rport/sys_clk}} {{/board/RP/rport/sys_rst_n}} {{/board/RP/rport/cfg_subsys_vend_id}} {{/board/RP/rport/cfg_subsys_id}} {{/board/RP/rport/sys_or_hot_rst}} {{/board/RP/rport/CFG_SUBSYS_VEND_ID}} {{/board/RP/rport/CFG_SUBSYS_ID}} 
set_property target_language VHDL [current_project]
create_ip -name pcie_7x -vendor xilinx.com -library ip -version 3.3 -module_name pcie_7x_1
set_property -dict [list CONFIG.pipe_mode_sim {None} CONFIG.Xlnx_Ref_Board {KC705_REVB} CONFIG.Ref_Clk_Freq {100_MHz} CONFIG.pipe_sim {false} CONFIG.Pcie_fast_config {None} CONFIG.en_ext_pipe_interface {false}] [get_ips pcie_7x_1]
generate_target {instantiation_template} [get_files /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci]
generate_target all [get_files  /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci]
catch { config_ip_cache -export [get_ips -all pcie_7x_1] }
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci]
launch_runs pcie_7x_1_synth_1 -jobs 8
wait_on_run pcie_7x_1_synth_1
export_simulation -of_objects [get_files /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci] -directory /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files -ipstatic_source_dir /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/modelsim} {questa=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/questa} {xcelium=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/xcelium} {vcs=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/vcs} {riviera=/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
open_example_project -force -dir /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim [get_ips  pcie_7x_1]
close_sim
close_project
open_project /tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/project_1/project_1.xpr
update_compile_order -fileset sources_1
close_project
source /tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/project_implement_all.tcl
upgrade_ip -vlnv xilinx.com:ip:pcie_7x:3.3 [get_ips  pcie_7x_gen2_id76] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips pcie_7x_gen2_id76] -no_script -sync -force -quiet
convert_ips [get_files  /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci]
export_ip_user_files -of_objects  [get_files  /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci] -sync -lib_map_path [list {modelsim=./.cache/compile_simlib/modelsim} {questa=./.cache/compile_simlib/questa} {xcelium=./.cache/compile_simlib/xcelium} {vcs=./.cache/compile_simlib/vcs} {riviera=./.cache/compile_simlib/riviera}] -force -quiet
set_property coreContainer.enable 1 [current_project]
generate_target all [get_files  /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci]
catch { config_ip_cache -export [get_ips -all pcie_7x_gen2_id76] }
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/C/research/pcie/kc705-pcie-dma-gen2/src/ip/pcie_7x_gen2_id76/pcie_7x_gen2_id76.xci]
launch_runs pcie_7x_gen2_id76_synth_1 -jobs 8
source /tools/C/research/pcie/kc705-pcie-dma-gen2/scripts/project_implement_all.tcl
current_project Project
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.xpr
update_compile_order -fileset sources_1
current_project Project(2)
close_project
generate_target Simulation [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci]
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.srcs/sources_1/ip/pcie_7x_1/pcie_7x_1.xci] -directory /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.ip_user_files/sim_scripts -ip_user_files_dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.ip_user_files -ipstatic_source_dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/modelsim} {questa=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/questa} {xcelium=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/xcelium} {vcs=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/vcs} {riviera=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source board.tcl
run 10 us
run 10 us
run all
close_sim
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.xpr
update_compile_order -fileset sources_1
launch_simulation
source board.tcl
run all
close_sim
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_1_ex/pcie_7x_1_ex.xpr
update_compile_order -fileset sources_1
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_3_ex/pcie_7x_3_ex.xpr
update_compile_order -fileset sources_1
add_files {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_cfg_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc32.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/Crc16Gen.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/pcie_to_axis_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/axis_to_pcie_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_sp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_dp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_cfg_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source board.tcl
run 10 us
run all
close_sim
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.xpr
update_compile_order -fileset sources_1
launch_simulation
source board.tcl
run all
add_files {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_cfg_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_raw.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc32.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/Crc16Gen.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/pcie_to_axis_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/axis_to_pcie_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_sp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_dp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv}
update_compile_order -fileset sources_1
relaunch_sim
run all
relaunch_sim
run all
restart
close_sim
launch_simulation
launch_simulation
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_ip -name ibert_7series_gtx -vendor xilinx.com -library ip -version 3.0 -module_name ibert_7series_gtx_0
set_property -dict [list CONFIG.C_SI_VER {General_ES/Production} CONFIG.C_PROTOCOL_1 {Custom_1} CONFIG.C_PROTOCOL_QUAD0 {Custom_1_/_3.125_Gbps} CONFIG.C_PROTOCOL_DATAWIDTH_1 {32} CONFIG.C_PROTOCOL_2 {Custom_2} CONFIG.C_PROTOCOL_DATAWIDTH_2 {32} CONFIG.C_PROTOCOL_3 {Custom_3} CONFIG.C_PROTOCOL_DATAWIDTH_3 {32} CONFIG.C_PROTOCOL_MAXLINERATE_1 {3.125} CONFIG.C_PROTOCOL_GT_COUNT_1 {1} CONFIG.C_PROTOCOL_RXREFCLK_FREQUENCY_1 {125.000} CONFIG.C_PROTOCOL_QUAD0 {Custom_1_/_3.125_Gbps} CONFIG.C_PROTOCOL_QUAD1 {None} CONFIG.C_PROTOCOL_QUAD2 {None} CONFIG.C_PROTOCOL_QUAD3 {None} CONFIG.C_PROTOCOL_QUAD4 {None} CONFIG.C_PROTOCOL_QUAD5 {None} CONFIG.C_PROTOCOL_QUAD6 {None} CONFIG.C_PROTOCOL_QUAD7 {None} CONFIG.C_PROTOCOL_QUAD8 {None} CONFIG.C_PROTOCOL_QUAD9 {None} CONFIG.C_PROTOCOL_QUAD10 {None} CONFIG.C_PROTOCOL_QUAD11 {None} CONFIG.C_PROTOCOL_QUAD12 {None} CONFIG.C_PROTOCOL_QUAD13 {None} CONFIG.C_PROTOCOL_QUAD14 {None} CONFIG.C_PROTOCOL_QUAD15 {None} CONFIG.C_REFCLK_SOURCE_QUAD_0 {MGTREFCLK0_115} CONFIG.C_REFCLK_SOURCE_QUAD_1 {None} CONFIG.C_REFCLK_SOURCE_QUAD_2 {None} CONFIG.C_REFCLK_SOURCE_QUAD_3 {None} CONFIG.C_REFCLK_SOURCE_QUAD_4 {None} CONFIG.C_REFCLK_SOURCE_QUAD_5 {None} CONFIG.C_REFCLK_SOURCE_QUAD_6 {None} CONFIG.C_REFCLK_SOURCE_QUAD_7 {None} CONFIG.C_REFCLK_SOURCE_QUAD_8 {None} CONFIG.C_REFCLK_SOURCE_QUAD_9 {None} CONFIG.C_REFCLK_SOURCE_QUAD_10 {None} CONFIG.C_REFCLK_SOURCE_QUAD_11 {None} CONFIG.C_REFCLK_SOURCE_QUAD_12 {None} CONFIG.C_REFCLK_SOURCE_QUAD_13 {None} CONFIG.C_REFCLK_SOURCE_QUAD_14 {None} CONFIG.C_REFCLK_SOURCE_QUAD_15 {None} CONFIG.C_CHANNEL_QUAD_0 {Channel_0} CONFIG.C_CHANNEL_QUAD_1 {Channel_0} CONFIG.C_CHANNEL_QUAD_2 {Channel_0} CONFIG.C_CHANNEL_QUAD_3 {Channel_0} CONFIG.C_CHANNEL_QUAD_4 {Channel_0} CONFIG.C_CHANNEL_QUAD_5 {Channel_0} CONFIG.C_CHANNEL_QUAD_6 {Channel_0} CONFIG.C_CHANNEL_QUAD_7 {Channel_0} CONFIG.C_CHANNEL_QUAD_8 {Channel_0} CONFIG.C_CHANNEL_QUAD_9 {Channel_0} CONFIG.C_CHANNEL_QUAD_10 {Channel_0} CONFIG.C_CHANNEL_QUAD_11 {Channel_0} CONFIG.C_CHANNEL_QUAD_12 {Channel_0} CONFIG.C_CHANNEL_QUAD_13 {Channel_0} CONFIG.C_CHANNEL_QUAD_14 {Channel_0} CONFIG.C_CHANNEL_QUAD_15 {Channel_0} CONFIG.C_RXOUTCLK_GT_LOCATION {QUAD_115} CONFIG.C_RXOUTCLK_PIN_STD {DIFF_SSTL15} CONFIG.C_SYSCLOCK_SOURCE_INT {External}] [get_ips ibert_7series_gtx_0]
generate_target {instantiation_template} [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0.xci]
export_ip_user_files -of_objects [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/ibert_7series_gtx_0/ibert_7series_gtx_0.xci] -directory /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.ip_user_files/sim_scripts -ip_user_files_dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.ip_user_files -ipstatic_source_dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/modelsim} {questa=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/questa} {xcelium=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/xcelium} {vcs=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/vcs} {riviera=/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.srcs/sources_1/ip/pcie_7x_2/pcie_7x_2.xci]
launch_runs pcie_7x_2_synth_1
wait_on_run pcie_7x_2_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pcie_top_kc705 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
refresh_design
open_example_project -force -dir /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware [get_ips  ibert_7series_gtx_0]
launch_simulation
close_project
open_project /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.xpr
update_compile_order -fileset sources_1
launch_simulation
add_files -norecurse {/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v] -no_script -reset -force -quiet
remove_files  {/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v}
update_compile_order -fileset sources_1
add_files -norecurse {/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_core_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source board.tcl
run all
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_raw.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_mux.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_core_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v] -no_script -reset -force -quiet
remove_files  {/tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_eq.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_rate.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_sync.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_user.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_drp.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_reset.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/imports/pcie_7x_2_pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_raw.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_core_top.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v /tools/C/research/pcie/pcie_datalink_layer/import_components/Xilinx/generated/kc705/pcie_7x_0/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v}
export_ip_user_files -of_objects  [get_files /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_7x_2_ex/pcie_7x_2_ex.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse {/tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/pipe_clock.v}
update_compile_order -fileset sources_1
add_files -norecurse /tools/C/research/pcie/pcie_datalink_layer/pcie_7x/src/xilinx_pcie_mmcm.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source board.tcl
run all
current_wave_config {Untitled 7}
add_wave {{/board/EP/pci_exp_txp}} {{/board/EP/pci_exp_txn}} {{/board/EP/pci_exp_rxp}} {{/board/EP/pci_exp_rxn}} {{/board/EP/led_0}} {{/board/EP/led_1}} {{/board/EP/led_2}} {{/board/EP/led_3}} {{/board/EP/sys_clk_p}} {{/board/EP/sys_clk_n}} {{/board/EP/sys_rst_n}} {{/board/EP/sys_clk}} {{/board/EP/icap_i}} {{/board/EP/icap_csib}} {{/board/EP/icap_rdwrb}} {{/board/EP/icap_o}} {{/board/EP/fc_initialized_o}} {{/board/EP/phy_txdata}} {{/board/EP/phy_txdata_valid}} {{/board/EP/phy_txdatak}} {{/board/EP/phy_txstart_block}} {{/board/EP/phy_txsync_header}} {{/board/EP/phy_rxdata}} {{/board/EP/phy_rxdata_valid}} {{/board/EP/phy_rxdatak}} {{/board/EP/phy_rxstart_block}} {{/board/EP/phy_rxsync_header}} {{/board/EP/phy_txdetectrx}} {{/board/EP/phy_txelecidle}} {{/board/EP/phy_txcompliance}} {{/board/EP/phy_rxpolarity}} {{/board/EP/phy_powerdown}} {{/board/EP/phy_rate}} {{/board/EP/phy_rxvalid}} {{/board/EP/phy_phystatus}} {{/board/EP/phy_phystatus_rst}} {{/board/EP/phy_rxelecidle}} {{/board/EP/phy_rxstatus}} {{/board/EP/phy_txmargin}} {{/board/EP/phy_txswing}} {{/board/EP/phy_txdeemph}} {{/board/EP/phy_txeq_ctrl}} {{/board/EP/phy_txeq_preset}} {{/board/EP/phy_txeq_coeff}} {{/board/EP/phy_txeq_fs}} {{/board/EP/phy_txeq_lf}} {{/board/EP/phy_txeq_new_coeff}} {{/board/EP/phy_txeq_done}} {{/board/EP/phy_rxeq_ctrl}} {{/board/EP/phy_rxeq_txpreset}} {{/board/EP/phy_rxeq_preset_sel}} {{/board/EP/phy_rxeq_new_txcoeff}} {{/board/EP/phy_rxeq_adapt_done}} {{/board/EP/phy_rxeq_done}} {{/board/EP/pipe_width_o}} {{/board/EP/as_mac_in_detect}} {{/board/EP/as_cdr_hold_req}} {{/board/EP/debug_state}} {{/board/EP/tx_elec_idle}} {{/board/EP/phy_ready_en}} {{/board/EP/s_tlp_axis_tdata}} {{/board/EP/s_tlp_axis_tkeep}} {{/board/EP/s_tlp_axis_tvalid}} {{/board/EP/s_tlp_axis_tlast}} {{/board/EP/s_tlp_axis_tuser}} {{/board/EP/s_tlp_axis_tready}} {{/board/EP/s_app_axis_tdata}} {{/board/EP/s_app_axis_tkeep}} {{/board/EP/s_app_axis_tvalid}} {{/board/EP/s_app_axis_tlast}} {{/board/EP/s_app_axis_tuser}} {{/board/EP/s_app_axis_tready}} {{/board/EP/m_app_axis_tdata}} {{/board/EP/m_app_axis_tkeep}} {{/board/EP/m_app_axis_tvalid}} {{/board/EP/m_app_axis_tlast}} {{/board/EP/m_app_axis_tuser}} {{/board/EP/m_app_axis_tready}} {{/board/EP/gtx_rx_init_Xxuserrdy0}} {{/board/EP/cfg_err_cor}} {{/board/EP/cfg_err_ur}} {{/board/EP/cfg_err_ecrc}} {{/board/EP/cfg_err_cpl_timeout}} {{/board/EP/cfg_err_cpl_abort}} {{/board/EP/cfg_err_cpl_unexpect}} {{/board/EP/cfg_err_posted}} {{/board/EP/cfg_err_locked}} {{/board/EP/cfg_err_tlp_cpl_header}} {{/board/EP/cfg_interrupt}} {{/board/EP/cfg_interrupt_assert}} {{/board/EP/cfg_interrupt_di}} {{/board/EP/cfg_interrupt_stat}} {{/board/EP/cfg_pciecap_interrupt_msgnum}} {{/board/EP/cfg_turnoff_ok}} {{/board/EP/cfg_to_turnoff}} {{/board/EP/cfg_trn_pending}} {{/board/EP/cfg_pm_halt_aspm_l0s}} {{/board/EP/cfg_pm_halt_aspm_l1}} {{/board/EP/cfg_pm_force_state_en}} {{/board/EP/cfg_pm_force_state}} {{/board/EP/cfg_pm_wake}} {{/board/EP/cfg_bus_number}} {{/board/EP/cfg_device_number}} {{/board/EP/cfg_function_number}} {{/board/EP/cfg_dsn}} {{/board/EP/cfg_err_aer_headerlog}} {{/board/EP/cfg_aer_interrupt_msgnum}} {{/board/EP/cfg_mgmt_di}} {{/board/EP/cfg_mgmt_byte_en}} {{/board/EP/cfg_mgmt_dwaddr}} {{/board/EP/cfg_mgmt_wr_en}} {{/board/EP/cfg_mgmt_rd_en}} {{/board/EP/cfg_mgmt_wr_readonly}} {{/board/EP/pl_directed_link_auton}} {{/board/EP/pl_directed_link_change}} {{/board/EP/pl_directed_link_speed}} {{/board/EP/pl_directed_link_width}} {{/board/EP/pl_upstream_prefer_deemph}} {{/board/EP/sys_rst_n_c}} {{/board/EP/pipe_pclk_in}} {{/board/EP/pipe_rxusrclk_in}} {{/board/EP/pipe_rxoutclk_in}} {{/board/EP/pipe_dclk_in}} {{/board/EP/pipe_userclk1_in}} {{/board/EP/pipe_userclk2_in}} {{/board/EP/pipe_mmcm_lock_in}} {{/board/EP/pipe_txoutclk_out}} {{/board/EP/pipe_rxoutclk_out}} {{/board/EP/pipe_pclk_sel_out}} {{/board/EP/pipe_gen3_out}} {{/board/EP/pipe_oobclk_in}} {{/board/EP/rx_np_req}} {{/board/EP/fc_sel}} {{/board/EP/link_up}} {{/board/EP/tx_cfg_gnt}} {{/board/EP/rx_np_ok}} {{/board/EP/cfg_err_atomic_egress_blocked}} {{/board/EP/cfg_err_malformed}} {{/board/EP/cfg_err_mc_blocked}} {{/board/EP/cfg_err_poisoned}} {{/board/EP/cfg_err_norecovery}} {{/board/EP/cfg_err_acs}} {{/board/EP/cfg_err_internal_uncor}} {{/board/EP/cfg_err_internal_cor}} {{/board/EP/trn_lnk_up}} {{/board/EP/user_reset_int}} {{/board/EP/bridge_reset_int}} {{/board/EP/bridge_reset_d}} {{/board/EP/phy_rdy_n}} {{/board/EP/user_clk_out}} {{/board/EP/user_reset_out}} {{/board/EP/user_lnk_up}} {{/board/EP/PIPE_PCLK_IN}} {{/board/EP/PIPE_USERCLK1_IN}} {{/board/EP/PIPE_USERCLK2_IN}} {{/board/EP/gt_reset_fsm}} {{/board/EP/reg_clock_locked}} {{/board/EP/clock_locked}} {{/board/EP/pipe_mmcm_rst_n}} {{/board/EP/PIPE_TXOUTCLK_OUT}} {{/board/EP/PIPE_DCLK_IN}} {{/board/EP/PIPE_MMCM_LOCK_IN}} {{/board/EP/PIPE_RXUSRCLK_IN}} {{/board/EP/PIPE_OOBCLK_IN}} {{/board/EP/m_tlp_axis_tdata}} {{/board/EP/m_tlp_axis_tkeep}} {{/board/EP/m_tlp_axis_tvalid}} {{/board/EP/m_tlp_axis_tlast}} {{/board/EP/m_tlp_axis_tuser}} {{/board/EP/m_tlp_axis_tready}} {{/board/EP/pipe_mmcm_lock}} {{/board/EP/sysclk}} {{/board/EP/PL_LINK_CAP_MAX_LINK_WIDTH}} {{/board/EP/EXTERNAL_MMCM}} {{/board/EP/LANES}} {{/board/EP/DW}} {{/board/EP/CRM_USER_CLK_FREQ}} {{/board/EP/CRM_MCAP_CLK_FREQ}} {{/board/EP/CRM_CORE_CLK_FREQ_500}} {{/board/EP/RBAR_CAP_ID}} {{/board/EP/RBAR_CAP_NEXTPTR}} {{/board/EP/RBAR_CAP_VERSION}} {{/board/EP/PCIE_USE_MODE}} {{/board/EP/PCIE_GT_DEVICE}} {{/board/EP/PL_AUTO_CONFIG}} {{/board/EP/ENABLE_JTAG_DBG}} {{/board/EP/PL_FAST_TRAIN}} {{/board/EP/PCIE_EXT_CLK}} {{/board/EP/PCIE_EXT_GT_COMMON}} {{/board/EP/EXT_CH_GT_DRP}} {{/board/EP/TRANSCEIVER_CTRL_STATUS_PORTS}} {{/board/EP/SHARED_LOGIC_IN_CORE}} {{/board/EP/PCIE_CHAN_BOND}} {{/board/EP/TX_MARGIN_FULL_0}} {{/board/EP/TX_MARGIN_FULL_1}} {{/board/EP/TX_MARGIN_FULL_2}} {{/board/EP/TX_MARGIN_FULL_3}} {{/board/EP/TX_MARGIN_FULL_4}} {{/board/EP/TX_MARGIN_LOW_0}} {{/board/EP/TX_MARGIN_LOW_1}} {{/board/EP/TX_MARGIN_LOW_2}} {{/board/EP/TX_MARGIN_LOW_3}} {{/board/EP/TX_MARGIN_LOW_4}} {{/board/EP/REF_CLK_FREQ}} {{/board/EP/USER_CLK_FREQ}} {{/board/EP/USER_CLK2_DIV2}} {{/board/EP/PCIE_PLL_SEL}} {{/board/EP/PCIE_ASYNC_EN}} {{/board/EP/PCIE_TXBUF_EN}} {{/board/EP/PL_INTERFACE}} {{/board/EP/CFG_MGMT_IF}} {{/board/EP/CFG_CTL_IF}} {{/board/EP/CFG_STATUS_IF}} {{/board/EP/RCV_MSG_IF}} {{/board/EP/CFG_FC_IF}} {{/board/EP/EXT_PIPE_INTERFACE}} {{/board/EP/LINK_CAP_MAX_LINK_WIDTH}} {{/board/EP/CLK_RATE}} {{/board/EP/MAX_NUM_LANES}} {{/board/EP/DATA_WIDTH}} {{/board/EP/STRB_WIDTH}} {{/board/EP/KEEP_WIDTH}} {{/board/EP/USER_WIDTH}} {{/board/EP/IS_ROOT_PORT}} {{/board/EP/LINK_NUM}} {{/board/EP/IS_UPSTREAM}} {{/board/EP/CROSSLINK_EN}} {{/board/EP/UPCONFIG_EN}} {{/board/EP/APP_DATA_WIDTH}} {{/board/EP/APP_STRB_WIDTH}} {{/board/EP/APP_KEEP_WIDTH}} {{/board/EP/APP_USER_WIDTH}} {{/board/EP/USERCLK2_FREQ}} 
restart
run 10 us
current_wave_config {Untitled 7}
add_wave {{/board/EP/pipe_wrapper_i/PIPE_CLK}} {{/board/EP/pipe_wrapper_i/PIPE_RESET_N}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK}} {{/board/EP/pipe_wrapper_i/PIPE_TXDATA}} {{/board/EP/pipe_wrapper_i/PIPE_TXDATAK}} {{/board/EP/pipe_wrapper_i/PIPE_TXP}} {{/board/EP/pipe_wrapper_i/PIPE_TXN}} {{/board/EP/pipe_wrapper_i/PIPE_RXP}} {{/board/EP/pipe_wrapper_i/PIPE_RXN}} {{/board/EP/pipe_wrapper_i/PIPE_RXDATA}} {{/board/EP/pipe_wrapper_i/PIPE_RXDATAK}} {{/board/EP/pipe_wrapper_i/PIPE_TXDETECTRX}} {{/board/EP/pipe_wrapper_i/PIPE_TXELECIDLE}} {{/board/EP/pipe_wrapper_i/PIPE_TXCOMPLIANCE}} {{/board/EP/pipe_wrapper_i/PIPE_RXPOLARITY}} {{/board/EP/pipe_wrapper_i/PIPE_POWERDOWN}} {{/board/EP/pipe_wrapper_i/PIPE_RATE}} {{/board/EP/pipe_wrapper_i/PIPE_TXMARGIN}} {{/board/EP/pipe_wrapper_i/PIPE_TXSWING}} {{/board/EP/pipe_wrapper_i/PIPE_TXDEEMPH}} {{/board/EP/pipe_wrapper_i/PIPE_RXVALID}} {{/board/EP/pipe_wrapper_i/PIPE_PHYSTATUS}} {{/board/EP/pipe_wrapper_i/PIPE_PHYSTATUS_RST}} {{/board/EP/pipe_wrapper_i/PIPE_RXELECIDLE}} {{/board/EP/pipe_wrapper_i/PIPE_EYESCANDATAERROR}} {{/board/EP/pipe_wrapper_i/PIPE_RXSTATUS}} {{/board/EP/pipe_wrapper_i/PIPE_MMCM_RST_N}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK_LOCK}} {{/board/EP/pipe_wrapper_i/PIPE_RXCHANISALIGNED}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_RXUSRCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_DCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_OOBCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_MMCM_LOCK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_TXOUTCLK_OUT}} {{/board/EP/pipe_wrapper_i/gt_reset_fsm}} {{/board/EP/pipe_wrapper_i/rst_cpllreset}} {{/board/EP/pipe_wrapper_i/rst_rxusrclk_reset}} {{/board/EP/pipe_wrapper_i/rst_dclk_reset}} {{/board/EP/pipe_wrapper_i/rst_gtreset}} {{/board/EP/pipe_wrapper_i/rst_drp_start}} {{/board/EP/pipe_wrapper_i/rst_drp_x16}} {{/board/EP/pipe_wrapper_i/rst_userrdy}} {{/board/EP/pipe_wrapper_i/rst_txsync_start}} {{/board/EP/pipe_wrapper_i/rst_idle}} {{/board/EP/pipe_wrapper_i/sync_txphalign}} {{/board/EP/pipe_wrapper_i/sync_txphinit}} {{/board/EP/pipe_wrapper_i/sync_txdlysreset}} {{/board/EP/pipe_wrapper_i/sync_txdlyen}} {{/board/EP/pipe_wrapper_i/sync_txsync_done}} {{/board/EP/pipe_wrapper_i/drp_en}} {{/board/EP/pipe_wrapper_i/drp_di}} {{/board/EP/pipe_wrapper_i/drp_we}} {{/board/EP/pipe_wrapper_i/drp_done}} {{/board/EP/pipe_wrapper_i/qpll_qplloutclk}} {{/board/EP/pipe_wrapper_i/qpll_qplloutrefclk}} {{/board/EP/pipe_wrapper_i/qpll_qplllock}} {{/board/EP/pipe_wrapper_i/qpll_do}} {{/board/EP/pipe_wrapper_i/qpll_rdy}} {{/board/EP/pipe_wrapper_i/gt_txresetdone}} {{/board/EP/pipe_wrapper_i/gt_rxresetdone}} {{/board/EP/pipe_wrapper_i/gt_rxvalid}} {{/board/EP/pipe_wrapper_i/gt_phystatus}} {{/board/EP/pipe_wrapper_i/gt_txratedone}} {{/board/EP/pipe_wrapper_i/gt_rxratedone}} {{/board/EP/pipe_wrapper_i/drp_do}} {{/board/EP/pipe_wrapper_i/drp_rdy}} {{/board/EP/pipe_wrapper_i/gt_txsyncout}} {{/board/EP/pipe_wrapper_i/gt_txsyncdone}} {{/board/EP/pipe_wrapper_i/gt_rxsyncout}} {{/board/EP/pipe_wrapper_i/gt_rxchariscomma}} {{/board/EP/pipe_wrapper_i/gt_rxbyteisaligned}} {{/board/EP/pipe_wrapper_i/gt_rxbyterealign}} {{/board/EP/pipe_wrapper_i/reset_n_reg1}} {{/board/EP/pipe_wrapper_i/reset_n_reg2}} {{/board/EP/pipe_wrapper_i/fsm}} {{/board/EP/pipe_wrapper_i/rxdet}} {{/board/EP/pipe_wrapper_i/drp_done_reg2}} {{/board/EP/pipe_wrapper_i/rxpmaresetdone_reg2}} {{/board/EP/pipe_wrapper_i/plllock_reg2}} {{/board/EP/pipe_wrapper_i/mmcm_lock_reg2}} {{/board/EP/pipe_wrapper_i/resetdone_reg2}} {{/board/EP/pipe_wrapper_i/phystatus_reg2}} {{/board/EP/pipe_wrapper_i/PIPE_TXDLYSRESETDONE}} {{/board/EP/pipe_wrapper_i/PIPE_TXPHINITDONE}} {{/board/EP/pipe_wrapper_i/PIPE_TXPHALIGNDONE}} {{/board/EP/pipe_wrapper_i/txdlysresetdone_reg2}} {{/board/EP/pipe_wrapper_i/txphinitdone_reg2}} {{/board/EP/pipe_wrapper_i/txphaligndone_reg2}} {{/board/EP/pipe_wrapper_i/txdlysresetdone_reg3}} {{/board/EP/pipe_wrapper_i/txphinitdone_reg3}} {{/board/EP/pipe_wrapper_i/txphaligndone_reg3}} {{/board/EP/pipe_wrapper_i/pipe_rate_reg2}} {{/board/EP/pipe_wrapper_i/pipe_rate_reg3}} {{/board/EP/pipe_wrapper_i/gt_txratedone_reg3}} {{/board/EP/pipe_wrapper_i/gt_rxratedone_reg3}} {{/board/EP/pipe_wrapper_i/gt_txsyncdone_reg3}} {{/board/EP/pipe_wrapper_i/txratedone_latch}} {{/board/EP/pipe_wrapper_i/rxratedone_latch}} {{/board/EP/pipe_wrapper_i/phystatus_latch}} {{/board/EP/pipe_wrapper_i/rate_txsync}} {{/board/EP/pipe_wrapper_i/rate_done}} {{/board/EP/pipe_wrapper_i/rate_idle}} {{/board/EP/pipe_wrapper_i/cfg_wait_cnt}} {{/board/EP/pipe_wrapper_i/txdlyen}} {{/board/EP/pipe_wrapper_i/rxusrclk_rst_reg}} {{/board/EP/pipe_wrapper_i/gt_txresetdone_reg}} {{/board/EP/pipe_wrapper_i/gt_rxresetdone_reg}} {{/board/EP/pipe_wrapper_i/rst_idle_reg}} {{/board/EP/pipe_wrapper_i/rxvalid_cnt}} {{/board/EP/pipe_wrapper_i/user_oobclk}} {{/board/EP/pipe_wrapper_i/PIPE_RXPMARESETDONE}} {{/board/EP/pipe_wrapper_i/qpll_qplloutclk1}} {{/board/EP/pipe_wrapper_i/qpll_qplloutrefclk1}} {{/board/EP/pipe_wrapper_i/refclkoutmon0}} {{/board/EP/pipe_wrapper_i/gt_rxphaligndone}} {{/board/EP/pipe_wrapper_i/PIPE_RXCOMMADET}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_SPEEDUP}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_TX_EIDLE_DRIVE_LEVEL}} {{/board/EP/pipe_wrapper_i/PCIE_GT_DEVICE}} {{/board/EP/pipe_wrapper_i/PCIE_USE_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_PLL_SEL}} {{/board/EP/pipe_wrapper_i/PCIE_AUX_CDR_GEN3_EN}} {{/board/EP/pipe_wrapper_i/PCIE_LPM_DFE}} {{/board/EP/pipe_wrapper_i/PCIE_LPM_DFE_GEN3}} {{/board/EP/pipe_wrapper_i/PCIE_EXT_CLK}} {{/board/EP/pipe_wrapper_i/PCIE_EXT_GT_COMMON}} {{/board/EP/pipe_wrapper_i/EXT_CH_GT_DRP}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_0}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_1}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_2}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_3}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_4}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_0}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_1}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_2}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_3}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_4}} {{/board/EP/pipe_wrapper_i/PCIE_POWER_SAVING}} {{/board/EP/pipe_wrapper_i/PCIE_ASYNC_EN}} {{/board/EP/pipe_wrapper_i/PCIE_TXBUF_EN}} {{/board/EP/pipe_wrapper_i/PCIE_RXBUF_EN}} {{/board/EP/pipe_wrapper_i/PCIE_TXSYNC_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_RXSYNC_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_CHAN_BOND}} {{/board/EP/pipe_wrapper_i/PCIE_CHAN_BOND_EN}} {{/board/EP/pipe_wrapper_i/PCIE_LANE}} {{/board/EP/pipe_wrapper_i/PCIE_LINK_SPEED}} {{/board/EP/pipe_wrapper_i/PCIE_REFCLK_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_USERCLK1_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_USERCLK2_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_TX_EIDLE_ASSERT_DELAY}} {{/board/EP/pipe_wrapper_i/PCIE_RXEQ_MODE_GEN3}} {{/board/EP/pipe_wrapper_i/PCIE_OOBCLK_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_JTAG_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_DEBUG_MODE}} {{/board/EP/pipe_wrapper_i/i}} {{/board/EP/pipe_wrapper_i/FSM_IDLE}} {{/board/EP/pipe_wrapper_i/FSM_CFG_WAIT}} {{/board/EP/pipe_wrapper_i/FSM_PLLRESET}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X16_START}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X16_DONE}} {{/board/EP/pipe_wrapper_i/FSM_PLLLOCK}} {{/board/EP/pipe_wrapper_i/FSM_GTRESET}} {{/board/EP/pipe_wrapper_i/FSM_RXPMARESETDONE_1}} {{/board/EP/pipe_wrapper_i/FSM_RXPMARESETDONE_2}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X20_START}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X20_DONE}} {{/board/EP/pipe_wrapper_i/FSM_MMCM_LOCK}} {{/board/EP/pipe_wrapper_i/FSM_RESETDONE}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_START}} {{/board/EP/pipe_wrapper_i/FSM_TXPHINITDONE}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_DONE1}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_DONE}} 
restart
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/board/sys_rst_n}} {{/board/ep_sys_clk_p}} {{/board/ep_sys_clk_n}} {{/board/rp_sys_clk}} {{/board/cor_pci_exp_txn}} {{/board/cor_pci_exp_txp}} {{/board/cor_pci_exp_rxn}} {{/board/cor_pci_exp_rxp}} {{/board/REF_CLK_FREQ}} 
run all
current_wave_config {Untitled 7}
add_wave {{/board/EP/pci_exp_txp}} {{/board/EP/pci_exp_txn}} {{/board/EP/pci_exp_rxp}} {{/board/EP/pci_exp_rxn}} {{/board/EP/led_0}} {{/board/EP/led_1}} {{/board/EP/led_2}} {{/board/EP/led_3}} {{/board/EP/sys_clk_p}} {{/board/EP/sys_clk_n}} {{/board/EP/sys_rst_n}} {{/board/EP/sys_clk}} {{/board/EP/icap_i}} {{/board/EP/icap_csib}} {{/board/EP/icap_rdwrb}} {{/board/EP/icap_o}} {{/board/EP/fc_initialized_o}} {{/board/EP/phy_txdata}} {{/board/EP/phy_txdata_valid}} {{/board/EP/phy_txdatak}} {{/board/EP/phy_txstart_block}} {{/board/EP/phy_txsync_header}} {{/board/EP/phy_rxdata}} {{/board/EP/phy_rxdata_valid}} {{/board/EP/phy_rxdatak}} {{/board/EP/phy_rxstart_block}} {{/board/EP/phy_rxsync_header}} {{/board/EP/phy_txdetectrx}} {{/board/EP/phy_txelecidle}} {{/board/EP/phy_txcompliance}} {{/board/EP/phy_rxpolarity}} {{/board/EP/phy_powerdown}} {{/board/EP/phy_rate}} {{/board/EP/phy_rxvalid}} {{/board/EP/phy_phystatus}} {{/board/EP/phy_phystatus_rst}} {{/board/EP/phy_rxelecidle}} {{/board/EP/phy_rxstatus}} {{/board/EP/phy_txmargin}} {{/board/EP/phy_txswing}} {{/board/EP/phy_txdeemph}} {{/board/EP/phy_txeq_ctrl}} {{/board/EP/phy_txeq_preset}} {{/board/EP/phy_txeq_coeff}} {{/board/EP/phy_txeq_fs}} {{/board/EP/phy_txeq_lf}} {{/board/EP/phy_txeq_new_coeff}} {{/board/EP/phy_txeq_done}} {{/board/EP/phy_rxeq_ctrl}} {{/board/EP/phy_rxeq_txpreset}} {{/board/EP/phy_rxeq_preset_sel}} {{/board/EP/phy_rxeq_new_txcoeff}} {{/board/EP/phy_rxeq_adapt_done}} {{/board/EP/phy_rxeq_done}} {{/board/EP/pipe_width_o}} {{/board/EP/as_mac_in_detect}} {{/board/EP/as_cdr_hold_req}} {{/board/EP/debug_state}} {{/board/EP/tx_elec_idle}} {{/board/EP/phy_ready_en}} {{/board/EP/s_tlp_axis_tdata}} {{/board/EP/s_tlp_axis_tkeep}} {{/board/EP/s_tlp_axis_tvalid}} {{/board/EP/s_tlp_axis_tlast}} {{/board/EP/s_tlp_axis_tuser}} {{/board/EP/s_tlp_axis_tready}} {{/board/EP/s_app_axis_tdata}} {{/board/EP/s_app_axis_tkeep}} {{/board/EP/s_app_axis_tvalid}} {{/board/EP/s_app_axis_tlast}} {{/board/EP/s_app_axis_tuser}} {{/board/EP/s_app_axis_tready}} {{/board/EP/m_app_axis_tdata}} {{/board/EP/m_app_axis_tkeep}} {{/board/EP/m_app_axis_tvalid}} {{/board/EP/m_app_axis_tlast}} {{/board/EP/m_app_axis_tuser}} {{/board/EP/m_app_axis_tready}} {{/board/EP/gtx_rx_init_Xxuserrdy0}} {{/board/EP/cfg_err_cor}} {{/board/EP/cfg_err_ur}} {{/board/EP/cfg_err_ecrc}} {{/board/EP/cfg_err_cpl_timeout}} {{/board/EP/cfg_err_cpl_abort}} {{/board/EP/cfg_err_cpl_unexpect}} {{/board/EP/cfg_err_posted}} {{/board/EP/cfg_err_locked}} {{/board/EP/cfg_err_tlp_cpl_header}} {{/board/EP/cfg_interrupt}} {{/board/EP/cfg_interrupt_assert}} {{/board/EP/cfg_interrupt_di}} {{/board/EP/cfg_interrupt_stat}} {{/board/EP/cfg_pciecap_interrupt_msgnum}} {{/board/EP/cfg_turnoff_ok}} {{/board/EP/cfg_to_turnoff}} {{/board/EP/cfg_trn_pending}} {{/board/EP/cfg_pm_halt_aspm_l0s}} {{/board/EP/cfg_pm_halt_aspm_l1}} {{/board/EP/cfg_pm_force_state_en}} {{/board/EP/cfg_pm_force_state}} {{/board/EP/cfg_pm_wake}} {{/board/EP/cfg_bus_number}} {{/board/EP/cfg_device_number}} {{/board/EP/cfg_function_number}} {{/board/EP/cfg_dsn}} {{/board/EP/cfg_err_aer_headerlog}} {{/board/EP/cfg_aer_interrupt_msgnum}} {{/board/EP/cfg_mgmt_di}} {{/board/EP/cfg_mgmt_byte_en}} {{/board/EP/cfg_mgmt_dwaddr}} {{/board/EP/cfg_mgmt_wr_en}} {{/board/EP/cfg_mgmt_rd_en}} {{/board/EP/cfg_mgmt_wr_readonly}} {{/board/EP/pl_directed_link_auton}} {{/board/EP/pl_directed_link_change}} {{/board/EP/pl_directed_link_speed}} {{/board/EP/pl_directed_link_width}} {{/board/EP/pl_upstream_prefer_deemph}} {{/board/EP/sys_rst_n_c}} {{/board/EP/pipe_pclk_in}} {{/board/EP/pipe_rxusrclk_in}} {{/board/EP/pipe_rxoutclk_in}} {{/board/EP/pipe_dclk_in}} {{/board/EP/pipe_userclk1_in}} {{/board/EP/pipe_userclk2_in}} {{/board/EP/pipe_mmcm_lock_in}} {{/board/EP/pipe_txoutclk_out}} {{/board/EP/pipe_rxoutclk_out}} {{/board/EP/pipe_pclk_sel_out}} {{/board/EP/pipe_gen3_out}} {{/board/EP/pipe_oobclk_in}} {{/board/EP/rx_np_req}} {{/board/EP/fc_sel}} {{/board/EP/link_up}} {{/board/EP/tx_cfg_gnt}} {{/board/EP/rx_np_ok}} {{/board/EP/cfg_err_atomic_egress_blocked}} {{/board/EP/cfg_err_malformed}} {{/board/EP/cfg_err_mc_blocked}} {{/board/EP/cfg_err_poisoned}} {{/board/EP/cfg_err_norecovery}} {{/board/EP/cfg_err_acs}} {{/board/EP/cfg_err_internal_uncor}} {{/board/EP/cfg_err_internal_cor}} {{/board/EP/trn_lnk_up}} {{/board/EP/user_reset_int}} {{/board/EP/bridge_reset_int}} {{/board/EP/bridge_reset_d}} {{/board/EP/phy_rdy_n}} {{/board/EP/user_clk_out}} {{/board/EP/user_reset_out}} {{/board/EP/user_lnk_up}} {{/board/EP/PIPE_PCLK_IN}} {{/board/EP/PIPE_USERCLK1_IN}} {{/board/EP/PIPE_USERCLK2_IN}} {{/board/EP/gt_reset_fsm}} {{/board/EP/reg_clock_locked}} {{/board/EP/clock_locked}} {{/board/EP/pipe_mmcm_rst_n}} {{/board/EP/PIPE_TXOUTCLK_OUT}} {{/board/EP/PIPE_DCLK_IN}} {{/board/EP/PIPE_MMCM_LOCK_IN}} {{/board/EP/PIPE_RXUSRCLK_IN}} {{/board/EP/PIPE_OOBCLK_IN}} {{/board/EP/m_tlp_axis_tdata}} {{/board/EP/m_tlp_axis_tkeep}} {{/board/EP/m_tlp_axis_tvalid}} {{/board/EP/m_tlp_axis_tlast}} {{/board/EP/m_tlp_axis_tuser}} {{/board/EP/m_tlp_axis_tready}} {{/board/EP/pipe_mmcm_lock}} {{/board/EP/PL_LINK_CAP_MAX_LINK_WIDTH}} {{/board/EP/EXTERNAL_MMCM}} {{/board/EP/LANES}} {{/board/EP/DW}} {{/board/EP/CRM_USER_CLK_FREQ}} {{/board/EP/CRM_MCAP_CLK_FREQ}} {{/board/EP/CRM_CORE_CLK_FREQ_500}} {{/board/EP/RBAR_CAP_ID}} {{/board/EP/RBAR_CAP_NEXTPTR}} {{/board/EP/RBAR_CAP_VERSION}} {{/board/EP/PCIE_USE_MODE}} {{/board/EP/PCIE_GT_DEVICE}} {{/board/EP/PL_AUTO_CONFIG}} {{/board/EP/ENABLE_JTAG_DBG}} {{/board/EP/PL_FAST_TRAIN}} {{/board/EP/PCIE_EXT_CLK}} {{/board/EP/PCIE_EXT_GT_COMMON}} {{/board/EP/EXT_CH_GT_DRP}} {{/board/EP/TRANSCEIVER_CTRL_STATUS_PORTS}} {{/board/EP/SHARED_LOGIC_IN_CORE}} {{/board/EP/PCIE_CHAN_BOND}} {{/board/EP/TX_MARGIN_FULL_0}} {{/board/EP/TX_MARGIN_FULL_1}} {{/board/EP/TX_MARGIN_FULL_2}} {{/board/EP/TX_MARGIN_FULL_3}} {{/board/EP/TX_MARGIN_FULL_4}} {{/board/EP/TX_MARGIN_LOW_0}} {{/board/EP/TX_MARGIN_LOW_1}} {{/board/EP/TX_MARGIN_LOW_2}} {{/board/EP/TX_MARGIN_LOW_3}} {{/board/EP/TX_MARGIN_LOW_4}} {{/board/EP/REF_CLK_FREQ}} {{/board/EP/USER_CLK_FREQ}} {{/board/EP/USER_CLK2_DIV2}} {{/board/EP/PCIE_PLL_SEL}} {{/board/EP/PCIE_ASYNC_EN}} {{/board/EP/PCIE_TXBUF_EN}} {{/board/EP/PL_INTERFACE}} {{/board/EP/CFG_MGMT_IF}} {{/board/EP/CFG_CTL_IF}} {{/board/EP/CFG_STATUS_IF}} {{/board/EP/RCV_MSG_IF}} {{/board/EP/CFG_FC_IF}} {{/board/EP/EXT_PIPE_INTERFACE}} {{/board/EP/LINK_CAP_MAX_LINK_WIDTH}} {{/board/EP/CLK_RATE}} {{/board/EP/MAX_NUM_LANES}} {{/board/EP/DATA_WIDTH}} {{/board/EP/STRB_WIDTH}} {{/board/EP/KEEP_WIDTH}} {{/board/EP/USER_WIDTH}} {{/board/EP/IS_ROOT_PORT}} {{/board/EP/LINK_NUM}} {{/board/EP/IS_UPSTREAM}} {{/board/EP/CROSSLINK_EN}} {{/board/EP/UPCONFIG_EN}} {{/board/EP/APP_DATA_WIDTH}} {{/board/EP/APP_STRB_WIDTH}} {{/board/EP/APP_KEEP_WIDTH}} {{/board/EP/APP_USER_WIDTH}} {{/board/EP/USERCLK2_FREQ}} 
restart
run all
restart
relaunch_sim
run all
current_wave_config {Untitled 7}
add_wave {{/board/EP/pcie_phy_top_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/en_i}} {{/board/EP/pcie_phy_top_inst/fc_initialized_o}} {{/board/EP/pcie_phy_top_inst/phy_txdata}} {{/board/EP/pcie_phy_top_inst/phy_txdata_valid}} {{/board/EP/pcie_phy_top_inst/phy_txdatak}} {{/board/EP/pcie_phy_top_inst/phy_txstart_block}} {{/board/EP/pcie_phy_top_inst/phy_txsync_header}} {{/board/EP/pcie_phy_top_inst/phy_rxdata}} {{/board/EP/pcie_phy_top_inst/phy_rxdata_valid}} {{/board/EP/pcie_phy_top_inst/phy_rxdatak}} {{/board/EP/pcie_phy_top_inst/phy_rxstart_block}} {{/board/EP/pcie_phy_top_inst/phy_rxsync_header}} {{/board/EP/pcie_phy_top_inst/phy_txdetectrx}} {{/board/EP/pcie_phy_top_inst/phy_txelecidle}} {{/board/EP/pcie_phy_top_inst/phy_txcompliance}} {{/board/EP/pcie_phy_top_inst/phy_rxpolarity}} {{/board/EP/pcie_phy_top_inst/phy_powerdown}} {{/board/EP/pcie_phy_top_inst/phy_rate}} {{/board/EP/pcie_phy_top_inst/phy_rxvalid}} {{/board/EP/pcie_phy_top_inst/phy_phystatus}} {{/board/EP/pcie_phy_top_inst/phy_phystatus_rst}} {{/board/EP/pcie_phy_top_inst/phy_rxelecidle}} {{/board/EP/pcie_phy_top_inst/phy_rxstatus}} {{/board/EP/pcie_phy_top_inst/phy_txmargin}} {{/board/EP/pcie_phy_top_inst/phy_txswing}} {{/board/EP/pcie_phy_top_inst/phy_txdeemph}} {{/board/EP/pcie_phy_top_inst/phy_txeq_ctrl}} {{/board/EP/pcie_phy_top_inst/phy_txeq_preset}} {{/board/EP/pcie_phy_top_inst/phy_txeq_coeff}} {{/board/EP/pcie_phy_top_inst/phy_txeq_fs}} {{/board/EP/pcie_phy_top_inst/phy_txeq_lf}} {{/board/EP/pcie_phy_top_inst/phy_txeq_new_coeff}} {{/board/EP/pcie_phy_top_inst/phy_txeq_done}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_ctrl}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_txpreset}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_preset_sel}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_new_txcoeff}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_adapt_done}} {{/board/EP/pcie_phy_top_inst/phy_rxeq_done}} {{/board/EP/pcie_phy_top_inst/pipe_width_o}} {{/board/EP/pcie_phy_top_inst/as_mac_in_detect}} {{/board/EP/pcie_phy_top_inst/as_cdr_hold_req}} {{/board/EP/pcie_phy_top_inst/debug_state}} {{/board/EP/pcie_phy_top_inst/tx_elec_idle}} {{/board/EP/pcie_phy_top_inst/phy_ready_en}} {{/board/EP/pcie_phy_top_inst/link_up_o}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/s_tlp_axis_tready}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/m_tlp_axis_tready}} {{/board/EP/pcie_phy_top_inst/link_up}} {{/board/EP/pcie_phy_top_inst/symbol6}} {{/board/EP/pcie_phy_top_inst/lane_number}} {{/board/EP/pcie_phy_top_inst/link_number}} {{/board/EP/pcie_phy_top_inst/ts1_valid}} {{/board/EP/pcie_phy_top_inst/ts2_valid}} {{/board/EP/pcie_phy_top_inst/idle_valid}} {{/board/EP/pcie_phy_top_inst/training_ctrl}} {{/board/EP/pcie_phy_top_inst/curr_data_rate}} {{/board/EP/pcie_phy_top_inst/ordered_set}} {{/board/EP/pcie_phy_top_inst/ordered_set_tranmitted}} {{/board/EP/pcie_phy_top_inst/send_ordered_set}} {{/board/EP/pcie_phy_top_inst/rate_id}} {{/board/EP/pcie_phy_top_inst/pipe_width}} {{/board/EP/pcie_phy_top_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/rx_ordered_set}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/m_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/s_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/gen_os_ctrl}} {{/board/EP/pcie_phy_top_inst/active_lanes}} {{/board/EP/pcie_phy_top_inst/lane_status}} {{/board/EP/pcie_phy_top_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/IS_ROOT_PORT}} {{/board/EP/pcie_phy_top_inst/LINK_NUM}} {{/board/EP/pcie_phy_top_inst/IS_UPSTREAM}} {{/board/EP/pcie_phy_top_inst/CROSSLINK_EN}} {{/board/EP/pcie_phy_top_inst/UPCONFIG_EN}} {{/board/EP/pcie_phy_top_inst/RX_FIFO_SIZE}} {{/board/EP/pcie_phy_top_inst/RETRY_TLP_SIZE}} {{/board/EP/pcie_phy_top_inst/MAX_PAYLOAD_SIZE}} 
current_wave_config {Untitled 7}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/en_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/link_up_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_k_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_sync_header_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_block_start_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ordered_set_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ts1_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ts2_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/idle_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/wr_en}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/rd_en}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/PcieDataSize}} 
restart
run 10 us
run all
current_wave_config {Untitled 7}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/en_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/link_up_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_data_k_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_sync_header_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_block_start_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ordered_set_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ts1_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/ts2_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/idle_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/m_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/descrambler_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/block_alignment_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/packer_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/wr_en}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/rd_en}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/PcieDataSize}} 
current_wave_config {Untitled 7}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst }} 
current_wave_config {Untitled 7}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst }} 
restart
run all
restart
relaunch_sim
run all
current_wave_config {Untitled 7}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /lane_number}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /sync_header_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /block_start_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /sync_header_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /block_start_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_valid}} 
current_wave_config {Untitled 7}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_out}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/scramble_reset}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/disable_scrambling}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/disable_scrambling_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/scrambled_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_swapped}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_in_swapped}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/byte_idx}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_r}} 
restart
run 10 us
run all
relaunch_sim
run all
current_wave_config {Untitled 7}
log_wave {/board/sys_rst_n} {/board/ep_sys_clk_p} {/board/ep_sys_clk_n} {/board/rp_sys_clk} {/board/cor_pci_exp_txn} {/board/cor_pci_exp_txp} {/board/cor_pci_exp_rxn} {/board/cor_pci_exp_rxp} {/board/REF_CLK_FREQ} 
current_wave_config {Untitled 7}
add_wave {{/board/sys_rst_n}} {{/board/ep_sys_clk_p}} {{/board/ep_sys_clk_n}} {{/board/rp_sys_clk}} {{/board/cor_pci_exp_txn}} {{/board/cor_pci_exp_txp}} {{/board/cor_pci_exp_rxn}} {{/board/cor_pci_exp_rxp}} {{/board/REF_CLK_FREQ}} 
run all
relaunch_sim
run all
current_wave_config {Untitled 7}
add_wave {{/board/RP/sys_clk}} {{/board/RP/sys_rst_n}} {{/board/RP/pci_exp_rxn}} {{/board/RP/pci_exp_rxp}} {{/board/RP/pci_exp_txn}} {{/board/RP/pci_exp_txp}} {{/board/RP/trn_reset_n}} {{/board/RP/trn_lnk_up_n}} {{/board/RP/trn_td}} {{/board/RP/trn_trem_n}} {{/board/RP/trn_tsof_n}} {{/board/RP/trn_teof_n}} {{/board/RP/trn_tsrc_rdy_n}} {{/board/RP/trn_tdst_rdy}} {{/board/RP/trn_tsrc_dsc_n}} {{/board/RP/trn_terrfwd_n}} {{/board/RP/trn_tdst_dsc}} {{/board/RP/trn_tbuf_av}} {{/board/RP/trn_rd}} {{/board/RP/trn_rrem}} {{/board/RP/trn_rsof}} {{/board/RP/trn_reof}} {{/board/RP/trn_rsrc_rdy}} {{/board/RP/trn_rsrc_dsc}} {{/board/RP/trn_rdst_rdy_n}} {{/board/RP/trn_rerrfwd}} {{/board/RP/trn_rnp_ok_n}} {{/board/RP/trn_rbar_hit}} {{/board/RP/trn_rfc_nph_av}} {{/board/RP/trn_rfc_npd_av}} {{/board/RP/trn_rfc_ph_av}} {{/board/RP/trn_rfc_pd_av}} {{/board/RP/trn_rfc_cplh_av}} {{/board/RP/trn_rfc_cpld_av}} {{/board/RP/cfg_do}} {{/board/RP/cfg_di}} {{/board/RP/cfg_byte_en_n}} {{/board/RP/cfg_dwaddr}} {{/board/RP/cfg_err_tlp_cpl_header}} {{/board/RP/cfg_wr_en_n}} {{/board/RP/cfg_rd_wr_done}} {{/board/RP/cfg_rd_en_n}} {{/board/RP/cfg_err_cor_n}} {{/board/RP/cfg_err_ur_n}} {{/board/RP/cfg_err_ecrc_n}} {{/board/RP/cfg_err_cpl_timeout_n}} {{/board/RP/cfg_err_cpl_abort_n}} {{/board/RP/cfg_err_cpl_unexpect_n}} {{/board/RP/cfg_err_posted_n}} {{/board/RP/cfg_interrupt_n}} {{/board/RP/cfg_interrupt_rdy}} {{/board/RP/cfg_status}} {{/board/RP/cfg_command}} {{/board/RP/cfg_dstatus}} {{/board/RP/cfg_dcommand}} {{/board/RP/cfg_lstatus}} {{/board/RP/cfg_lcommand}} {{/board/RP/cfg_rdy_n}} {{/board/RP/cfg_pcie_link_state}} {{/board/RP/cfg_trn_pending_n}} {{/board/RP/cfg_turnoff_ok_n}} {{/board/RP/cfg_to_turnoff}} {{/board/RP/pl_initial_link_width}} {{/board/RP/pl_lane_reversal_mode}} {{/board/RP/pl_link_gen2_cap}} {{/board/RP/pl_link_partner_gen2_supported}} {{/board/RP/pl_link_upcfg_cap}} {{/board/RP/pl_ltssm_state}} {{/board/RP/pl_sel_lnk_rate}} {{/board/RP/pl_sel_lnk_width}} {{/board/RP/pl_directed_link_auton}} {{/board/RP/pl_directed_link_change}} {{/board/RP/pl_directed_link_speed}} {{/board/RP/pl_directed_link_width}} {{/board/RP/pl_received_hot_rst}} {{/board/RP/pl_upstream_prefer_deemph}} {{/board/RP/speed_change_done_n}} {{/board/RP/trn_tstr}} {{/board/RP/trn_tecrc_gen}} {{/board/RP/s_axis_tx_tdata}} {{/board/RP/s_axis_tx_tvalid}} {{/board/RP/s_axis_tx_tready}} {{/board/RP/s_axis_tx_tkeep}} {{/board/RP/s_axis_tx_tlast}} {{/board/RP/s_axis_tx_tuser}} {{/board/RP/m_axis_rx_tdata}} {{/board/RP/m_axis_rx_tvalid}} {{/board/RP/m_axis_rx_tready}} {{/board/RP/m_axis_rx_tkeep}} {{/board/RP/m_axis_rx_tlast}} {{/board/RP/m_axis_rx_tuser}} {{/board/RP/trn_trem}} {{/board/RP/trn_tsof}} {{/board/RP/trn_teof}} {{/board/RP/trn_tsrc_rdy}} {{/board/RP/trn_tsrc_dsc}} {{/board/RP/trn_terrfwd}} {{/board/RP/trn_rnp_ok}} {{/board/RP/trn_rdst_rdy}} {{/board/RP/trn_rrem_n}} {{/board/RP/trn_rsof_n}} {{/board/RP/trn_reof_n}} {{/board/RP/trn_rsrc_rdy_n}} {{/board/RP/trn_rsrc_dsc_n}} {{/board/RP/trn_rerrfwd_n}} {{/board/RP/trn_rbar_hit_n}} {{/board/RP/cfg_pcie_link_state_n}} {{/board/RP/rx_tx_read_data}} {{/board/RP/rx_tx_read_data_valid}} {{/board/RP/tx_rx_read_data_valid}} {{/board/RP/trn_trem_n_out}} {{/board/RP/trn_rrem_n_in}} {{/board/RP/user_clk}} {{/board/RP/user_reset}} {{/board/RP/user_lnk_up}} {{/board/RP/tx_buf_av}} {{/board/RP/cfg_mgmt_byte_en}} {{/board/RP/cfg_mgmt_wr_en}} {{/board/RP/cfg_mgmt_rd_en}} {{/board/RP/cfg_err_ecrc}} {{/board/RP/cfg_err_ur}} {{/board/RP/cfg_err_cpl_timeout}} {{/board/RP/cfg_err_cpl_unexpect}} {{/board/RP/cfg_err_cpl_abort}} {{/board/RP/cfg_err_posted}} {{/board/RP/cfg_err_cor}} {{/board/RP/cfg_trn_pending}} {{/board/RP/cfg_interrupt}} {{/board/RP/cfg_turnoff_ok}} {{/board/RP/cfg_pm_wake}} {{/board/RP/cfg_pm_wake_n}} {{/board/RP/cfg_bus_number}} {{/board/RP/cfg_device_number}} {{/board/RP/cfg_function_number}} {{/board/RP/trn_tdst_rdy_n}} {{/board/RP/trn_tdst_dsc_n}} {{/board/RP/cfg_interrupt_rdy_n}} {{/board/RP/cfg_to_turnoff_n}} {{/board/RP/cfg_rd_wr_done_n}} {{/board/RP/pipe_pclk_in}} {{/board/RP/pipe_rxusrclk_in}} {{/board/RP/pipe_rxoutclk_in}} {{/board/RP/pipe_dclk_in}} {{/board/RP/pipe_userclk1_in}} {{/board/RP/pipe_userclk2_in}} {{/board/RP/pipe_oobclk_in}} {{/board/RP/pipe_mmcm_lock_in}} {{/board/RP/pipe_txoutclk_out}} {{/board/RP/pipe_rxoutclk_out}} {{/board/RP/pipe_pclk_sel_out}} {{/board/RP/pipe_gen3_out}} {{/board/RP/sys_reset_c}} {{/board/RP/REF_CLK_FREQ}} {{/board/RP/PL_FAST_TRAIN}} {{/board/RP/ALLOW_X8_GEN2}} {{/board/RP/C_DATA_WIDTH}} {{/board/RP/PCIE_EXT_CLK}} {{/board/RP/LINK_CAP_MAX_LINK_WIDTH}} {{/board/RP/PIPE_PIPELINE_STAGES}} {{/board/RP/DEVICE_ID}} {{/board/RP/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/LINK_CTRL2_TARGET_LINK_SPEED}} {{/board/RP/LTSSM_MAX_LINK_WIDTH}} {{/board/RP/DEV_CAP_MAX_PAYLOAD_SUPPORTED}} {{/board/RP/USER_CLK_FREQ}} {{/board/RP/USER_CLK2_DIV2}} {{/board/RP/TRN_DW}} {{/board/RP/VC0_TX_LASTPACKET}} {{/board/RP/VC0_RX_RAM_LIMIT}} {{/board/RP/VC0_CPL_INFINITE}} {{/board/RP/VC0_TOTAL_CREDITS_PD}} {{/board/RP/VC0_TOTAL_CREDITS_CD}} {{/board/RP/USERCLK2_FREQ}} {{/board/RP/LNK_SPD}} {{/board/RP/REM_WIDTH}} {{/board/RP/REM_WIDTH_RX_APP}} {{/board/RP/RBAR_WIDTH}} 
run all
current_wave_config {Untitled 7}
add_wave {{/board/RP/rport/pci_exp_txp}} {{/board/RP/rport/pci_exp_txn}} {{/board/RP/rport/pci_exp_rxp}} {{/board/RP/rport/pci_exp_rxn}} {{/board/RP/rport/pipe_pclk_in}} {{/board/RP/rport/pipe_rxusrclk_in}} {{/board/RP/rport/pipe_rxoutclk_in}} {{/board/RP/rport/pipe_dclk_in}} {{/board/RP/rport/pipe_userclk1_in}} {{/board/RP/rport/pipe_userclk2_in}} {{/board/RP/rport/pipe_oobclk_in}} {{/board/RP/rport/pipe_mmcm_lock_in}} {{/board/RP/rport/pipe_txoutclk_out}} {{/board/RP/rport/pipe_rxoutclk_out}} {{/board/RP/rport/pipe_pclk_sel_out}} {{/board/RP/rport/pipe_gen3_out}} {{/board/RP/rport/user_clk_out}} {{/board/RP/rport/user_reset_out}} {{/board/RP/rport/user_lnk_up}} {{/board/RP/rport/tx_buf_av}} {{/board/RP/rport/tx_cfg_req}} {{/board/RP/rport/tx_err_drop}} {{/board/RP/rport/s_axis_tx_tready}} {{/board/RP/rport/s_axis_tx_tdata}} {{/board/RP/rport/s_axis_tx_tkeep}} {{/board/RP/rport/s_axis_tx_tlast}} {{/board/RP/rport/s_axis_tx_tvalid}} {{/board/RP/rport/s_axis_tx_tuser}} {{/board/RP/rport/tx_cfg_gnt}} {{/board/RP/rport/m_axis_rx_tdata}} {{/board/RP/rport/m_axis_rx_tkeep}} {{/board/RP/rport/m_axis_rx_tlast}} {{/board/RP/rport/m_axis_rx_tvalid}} {{/board/RP/rport/m_axis_rx_tready}} {{/board/RP/rport/m_axis_rx_tuser}} {{/board/RP/rport/rx_np_ok}} {{/board/RP/rport/rx_np_req}} {{/board/RP/rport/fc_cpld}} {{/board/RP/rport/fc_cplh}} {{/board/RP/rport/fc_npd}} {{/board/RP/rport/fc_nph}} {{/board/RP/rport/fc_pd}} {{/board/RP/rport/fc_ph}} {{/board/RP/rport/fc_sel}} {{/board/RP/rport/cfg_mgmt_do}} {{/board/RP/rport/cfg_mgmt_rd_wr_done}} {{/board/RP/rport/cfg_status}} {{/board/RP/rport/cfg_command}} {{/board/RP/rport/cfg_dstatus}} {{/board/RP/rport/cfg_dcommand}} {{/board/RP/rport/cfg_lstatus}} {{/board/RP/rport/cfg_lcommand}} {{/board/RP/rport/cfg_dcommand2}} {{/board/RP/rport/cfg_pcie_link_state}} {{/board/RP/rport/cfg_pmcsr_pme_en}} {{/board/RP/rport/cfg_pmcsr_powerstate}} {{/board/RP/rport/cfg_pmcsr_pme_status}} {{/board/RP/rport/cfg_received_func_lvl_rst}} {{/board/RP/rport/cfg_mgmt_di}} {{/board/RP/rport/cfg_mgmt_byte_en}} {{/board/RP/rport/cfg_mgmt_dwaddr}} {{/board/RP/rport/cfg_mgmt_wr_en}} {{/board/RP/rport/cfg_mgmt_rd_en}} {{/board/RP/rport/cfg_mgmt_wr_readonly}} {{/board/RP/rport/cfg_err_ecrc}} {{/board/RP/rport/cfg_err_ur}} {{/board/RP/rport/cfg_err_cpl_timeout}} {{/board/RP/rport/cfg_err_cpl_unexpect}} {{/board/RP/rport/cfg_err_cpl_abort}} {{/board/RP/rport/cfg_err_posted}} {{/board/RP/rport/cfg_err_cor}} {{/board/RP/rport/cfg_err_atomic_egress_blocked}} {{/board/RP/rport/cfg_err_internal_cor}} {{/board/RP/rport/cfg_err_malformed}} {{/board/RP/rport/cfg_err_mc_blocked}} {{/board/RP/rport/cfg_err_poisoned}} {{/board/RP/rport/cfg_err_norecovery}} {{/board/RP/rport/cfg_err_tlp_cpl_header}} {{/board/RP/rport/cfg_err_cpl_rdy}} {{/board/RP/rport/cfg_err_locked}} {{/board/RP/rport/cfg_err_acs}} {{/board/RP/rport/cfg_err_internal_uncor}} {{/board/RP/rport/cfg_trn_pending}} {{/board/RP/rport/cfg_pm_halt_aspm_l0s}} {{/board/RP/rport/cfg_pm_halt_aspm_l1}} {{/board/RP/rport/cfg_pm_force_state_en}} {{/board/RP/rport/cfg_pm_force_state}} {{/board/RP/rport/cfg_dsn}} {{/board/RP/rport/cfg_interrupt}} {{/board/RP/rport/cfg_interrupt_rdy}} {{/board/RP/rport/cfg_interrupt_assert}} {{/board/RP/rport/cfg_interrupt_di}} {{/board/RP/rport/cfg_interrupt_do}} {{/board/RP/rport/cfg_interrupt_mmenable}} {{/board/RP/rport/cfg_interrupt_msienable}} {{/board/RP/rport/cfg_interrupt_msixenable}} {{/board/RP/rport/cfg_interrupt_msixfm}} {{/board/RP/rport/cfg_interrupt_stat}} {{/board/RP/rport/cfg_pciecap_interrupt_msgnum}} {{/board/RP/rport/cfg_to_turnoff}} {{/board/RP/rport/cfg_turnoff_ok}} {{/board/RP/rport/cfg_bus_number}} {{/board/RP/rport/cfg_device_number}} {{/board/RP/rport/cfg_function_number}} {{/board/RP/rport/cfg_pm_wake}} {{/board/RP/rport/cfg_pm_send_pme_to}} {{/board/RP/rport/cfg_ds_bus_number}} {{/board/RP/rport/cfg_ds_device_number}} {{/board/RP/rport/cfg_ds_function_number}} {{/board/RP/rport/cfg_mgmt_wr_rw1c_as_rw}} {{/board/RP/rport/cfg_msg_received}} {{/board/RP/rport/cfg_msg_data}} {{/board/RP/rport/cfg_bridge_serr_en}} {{/board/RP/rport/cfg_slot_control_electromech_il_ctl_pulse}} {{/board/RP/rport/cfg_root_control_syserr_corr_err_en}} {{/board/RP/rport/cfg_root_control_syserr_non_fatal_err_en}} {{/board/RP/rport/cfg_root_control_syserr_fatal_err_en}} {{/board/RP/rport/cfg_root_control_pme_int_en}} {{/board/RP/rport/cfg_aer_rooterr_corr_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_non_fatal_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_fatal_err_reporting_en}} {{/board/RP/rport/cfg_aer_rooterr_corr_err_received}} {{/board/RP/rport/cfg_aer_rooterr_non_fatal_err_received}} {{/board/RP/rport/cfg_aer_rooterr_fatal_err_received}} {{/board/RP/rport/cfg_msg_received_err_cor}} {{/board/RP/rport/cfg_msg_received_err_non_fatal}} {{/board/RP/rport/cfg_msg_received_err_fatal}} {{/board/RP/rport/cfg_msg_received_pm_as_nak}} {{/board/RP/rport/cfg_msg_received_pm_pme}} {{/board/RP/rport/cfg_msg_received_pme_to_ack}} {{/board/RP/rport/cfg_msg_received_assert_int_a}} {{/board/RP/rport/cfg_msg_received_assert_int_b}} {{/board/RP/rport/cfg_msg_received_assert_int_c}} {{/board/RP/rport/cfg_msg_received_assert_int_d}} {{/board/RP/rport/cfg_msg_received_deassert_int_a}} {{/board/RP/rport/cfg_msg_received_deassert_int_b}} {{/board/RP/rport/cfg_msg_received_deassert_int_c}} {{/board/RP/rport/cfg_msg_received_deassert_int_d}} {{/board/RP/rport/cfg_msg_received_setslotpowerlimit}} {{/board/RP/rport/pl_directed_link_change}} {{/board/RP/rport/pl_directed_link_width}} {{/board/RP/rport/pl_directed_link_speed}} {{/board/RP/rport/pl_directed_link_auton}} {{/board/RP/rport/pl_upstream_prefer_deemph}} {{/board/RP/rport/pl_sel_lnk_rate}} {{/board/RP/rport/pl_sel_lnk_width}} {{/board/RP/rport/pl_ltssm_state}} {{/board/RP/rport/pl_lane_reversal_mode}} {{/board/RP/rport/pl_phy_lnk_up}} {{/board/RP/rport/pl_tx_pm_state}} {{/board/RP/rport/pl_rx_pm_state}} {{/board/RP/rport/pl_link_upcfg_cap}} {{/board/RP/rport/pl_link_gen2_cap}} {{/board/RP/rport/pl_link_partner_gen2_supported}} {{/board/RP/rport/pl_initial_link_width}} {{/board/RP/rport/pl_directed_change_done}} {{/board/RP/rport/pl_received_hot_rst}} {{/board/RP/rport/pl_transmit_hot_rst}} {{/board/RP/rport/pl_downstream_deemph_source}} {{/board/RP/rport/cfg_err_aer_headerlog}} {{/board/RP/rport/cfg_aer_interrupt_msgnum}} {{/board/RP/rport/cfg_err_aer_headerlog_set}} {{/board/RP/rport/cfg_aer_ecrc_check_en}} {{/board/RP/rport/cfg_aer_ecrc_gen_en}} {{/board/RP/rport/cfg_vc_tcvc_map}} {{/board/RP/rport/common_commands_in}} {{/board/RP/rport/pipe_rx_0_sigs}} {{/board/RP/rport/pipe_rx_1_sigs}} {{/board/RP/rport/pipe_rx_2_sigs}} {{/board/RP/rport/pipe_rx_3_sigs}} {{/board/RP/rport/pipe_rx_4_sigs}} {{/board/RP/rport/pipe_rx_5_sigs}} {{/board/RP/rport/pipe_rx_6_sigs}} {{/board/RP/rport/pipe_rx_7_sigs}} {{/board/RP/rport/common_commands_out}} {{/board/RP/rport/pipe_tx_0_sigs}} {{/board/RP/rport/pipe_tx_1_sigs}} {{/board/RP/rport/pipe_tx_2_sigs}} {{/board/RP/rport/pipe_tx_3_sigs}} {{/board/RP/rport/pipe_tx_4_sigs}} {{/board/RP/rport/pipe_tx_5_sigs}} {{/board/RP/rport/pipe_tx_6_sigs}} {{/board/RP/rport/pipe_tx_7_sigs}} {{/board/RP/rport/pipe_mmcm_rst_n}} {{/board/RP/rport/sys_clk}} {{/board/RP/rport/sys_rst_n}} {{/board/RP/rport/user_clk}} {{/board/RP/rport/user_clk2}} {{/board/RP/rport/pipe_clk}} {{/board/RP/rport/cfg_vend_id_wire}} {{/board/RP/rport/cfg_dev_id_wire}} {{/board/RP/rport/cfg_rev_id_wire}} {{/board/RP/rport/cfg_subsys_vend_id_wire}} {{/board/RP/rport/cfg_subsys_id_wire}} {{/board/RP/rport/phy_rdy_n}} {{/board/RP/rport/pipe_rx0_polarity_gt}} {{/board/RP/rport/pipe_rx1_polarity_gt}} {{/board/RP/rport/pipe_rx2_polarity_gt}} {{/board/RP/rport/pipe_rx3_polarity_gt}} {{/board/RP/rport/pipe_rx4_polarity_gt}} {{/board/RP/rport/pipe_rx5_polarity_gt}} {{/board/RP/rport/pipe_rx6_polarity_gt}} {{/board/RP/rport/pipe_rx7_polarity_gt}} {{/board/RP/rport/pipe_tx_deemph_gt}} {{/board/RP/rport/pipe_tx_margin_gt}} {{/board/RP/rport/pipe_tx_rate_gt}} {{/board/RP/rport/pipe_tx_rcvr_det_gt}} {{/board/RP/rport/pipe_tx0_char_is_k_gt}} {{/board/RP/rport/pipe_tx0_compliance_gt}} {{/board/RP/rport/pipe_tx0_data_gt}} {{/board/RP/rport/pipe_tx0_elec_idle_gt}} {{/board/RP/rport/pipe_tx0_powerdown_gt}} {{/board/RP/rport/pipe_tx1_char_is_k_gt}} {{/board/RP/rport/pipe_tx1_compliance_gt}} {{/board/RP/rport/pipe_tx1_data_gt}} {{/board/RP/rport/pipe_tx1_elec_idle_gt}} {{/board/RP/rport/pipe_tx1_powerdown_gt}} {{/board/RP/rport/pipe_tx2_char_is_k_gt}} {{/board/RP/rport/pipe_tx2_compliance_gt}} {{/board/RP/rport/pipe_tx2_data_gt}} {{/board/RP/rport/pipe_tx2_elec_idle_gt}} {{/board/RP/rport/pipe_tx2_powerdown_gt}} {{/board/RP/rport/pipe_tx3_char_is_k_gt}} {{/board/RP/rport/pipe_tx3_compliance_gt}} {{/board/RP/rport/pipe_tx3_data_gt}} {{/board/RP/rport/pipe_tx3_elec_idle_gt}} {{/board/RP/rport/pipe_tx3_powerdown_gt}} {{/board/RP/rport/pipe_tx4_char_is_k_gt}} {{/board/RP/rport/pipe_tx4_compliance_gt}} {{/board/RP/rport/pipe_tx4_data_gt}} {{/board/RP/rport/pipe_tx4_elec_idle_gt}} {{/board/RP/rport/pipe_tx4_powerdown_gt}} {{/board/RP/rport/pipe_tx5_char_is_k_gt}} {{/board/RP/rport/pipe_tx5_compliance_gt}} {{/board/RP/rport/pipe_tx5_data_gt}} {{/board/RP/rport/pipe_tx5_elec_idle_gt}} {{/board/RP/rport/pipe_tx5_powerdown_gt}} {{/board/RP/rport/pipe_tx6_char_is_k_gt}} {{/board/RP/rport/pipe_tx6_compliance_gt}} {{/board/RP/rport/pipe_tx6_data_gt}} {{/board/RP/rport/pipe_tx6_elec_idle_gt}} {{/board/RP/rport/pipe_tx6_powerdown_gt}} {{/board/RP/rport/pipe_tx7_char_is_k_gt}} {{/board/RP/rport/pipe_tx7_compliance_gt}} {{/board/RP/rport/pipe_tx7_data_gt}} {{/board/RP/rport/pipe_tx7_elec_idle_gt}} {{/board/RP/rport/pipe_tx7_powerdown_gt}} {{/board/RP/rport/pipe_rx0_chanisaligned_gt}} {{/board/RP/rport/pipe_rx0_char_is_k_gt}} {{/board/RP/rport/pipe_rx0_data_gt}} {{/board/RP/rport/pipe_rx0_elec_idle_gt}} {{/board/RP/rport/pipe_rx0_phy_status_gt}} {{/board/RP/rport/pipe_rx0_status_gt}} {{/board/RP/rport/pipe_rx0_valid_gt}} {{/board/RP/rport/pipe_rx1_chanisaligned_gt}} {{/board/RP/rport/pipe_rx1_char_is_k_gt}} {{/board/RP/rport/pipe_rx1_data_gt}} {{/board/RP/rport/pipe_rx1_elec_idle_gt}} {{/board/RP/rport/pipe_rx1_phy_status_gt}} {{/board/RP/rport/pipe_rx1_status_gt}} {{/board/RP/rport/pipe_rx1_valid_gt}} {{/board/RP/rport/pipe_rx2_chanisaligned_gt}} {{/board/RP/rport/pipe_rx2_char_is_k_gt}} {{/board/RP/rport/pipe_rx2_data_gt}} {{/board/RP/rport/pipe_rx2_elec_idle_gt}} {{/board/RP/rport/pipe_rx2_phy_status_gt}} {{/board/RP/rport/pipe_rx2_status_gt}} {{/board/RP/rport/pipe_rx2_valid_gt}} {{/board/RP/rport/pipe_rx3_chanisaligned_gt}} {{/board/RP/rport/pipe_rx3_char_is_k_gt}} {{/board/RP/rport/pipe_rx3_data_gt}} {{/board/RP/rport/pipe_rx3_elec_idle_gt}} {{/board/RP/rport/pipe_rx3_phy_status_gt}} {{/board/RP/rport/pipe_rx3_status_gt}} {{/board/RP/rport/pipe_rx3_valid_gt}} {{/board/RP/rport/pipe_rx4_chanisaligned_gt}} {{/board/RP/rport/pipe_rx4_char_is_k_gt}} {{/board/RP/rport/pipe_rx4_data_gt}} {{/board/RP/rport/pipe_rx4_elec_idle_gt}} {{/board/RP/rport/pipe_rx4_phy_status_gt}} {{/board/RP/rport/pipe_rx4_status_gt}} {{/board/RP/rport/pipe_rx4_valid_gt}} {{/board/RP/rport/pipe_rx5_chanisaligned_gt}} {{/board/RP/rport/pipe_rx5_char_is_k_gt}} {{/board/RP/rport/pipe_rx5_data_gt}} {{/board/RP/rport/pipe_rx5_elec_idle_gt}} {{/board/RP/rport/pipe_rx5_phy_status_gt}} {{/board/RP/rport/pipe_rx5_status_gt}} {{/board/RP/rport/pipe_rx5_valid_gt}} {{/board/RP/rport/pipe_rx6_chanisaligned_gt}} {{/board/RP/rport/pipe_rx6_char_is_k_gt}} {{/board/RP/rport/pipe_rx6_data_gt}} {{/board/RP/rport/pipe_rx6_elec_idle_gt}} {{/board/RP/rport/pipe_rx6_phy_status_gt}} {{/board/RP/rport/pipe_rx6_status_gt}} {{/board/RP/rport/pipe_rx6_valid_gt}} {{/board/RP/rport/pipe_rx7_chanisaligned_gt}} {{/board/RP/rport/pipe_rx7_char_is_k_gt}} {{/board/RP/rport/pipe_rx7_data_gt}} {{/board/RP/rport/pipe_rx7_elec_idle_gt}} {{/board/RP/rport/pipe_rx7_phy_status_gt}} {{/board/RP/rport/pipe_rx7_status_gt}} {{/board/RP/rport/pipe_rx7_valid_gt}} {{/board/RP/rport/user_lnk_up_d}} {{/board/RP/rport/user_lnk_up_int}} {{/board/RP/rport/user_reset_int}} {{/board/RP/rport/user_rst_n}} {{/board/RP/rport/sys_or_hot_rst}} {{/board/RP/rport/trn_lnk_up}} {{/board/RP/rport/cfg_mgmt_byte_en_int_n}} {{/board/RP/rport/cfg_err_cor_int_n}} {{/board/RP/rport/cfg_err_cpl_abort_int_n}} {{/board/RP/rport/cfg_err_cpl_timeout_int_n}} {{/board/RP/rport/cfg_err_cpl_unexpect_int_n}} {{/board/RP/rport/cfg_err_ecrc_int_n}} {{/board/RP/rport/cfg_err_locked_int_n}} {{/board/RP/rport/cfg_err_posted_int_n}} {{/board/RP/rport/cfg_err_ur_int_n}} {{/board/RP/rport/cfg_err_malformed_int_n}} {{/board/RP/rport/cfg_err_poisoned_int_n}} {{/board/RP/rport/cfg_err_atomic_egress_blocked_int_n}} {{/board/RP/rport/cfg_err_mc_blocked_int_n}} {{/board/RP/rport/cfg_err_internal_uncor_int_n}} {{/board/RP/rport/cfg_err_internal_cor_int_n}} {{/board/RP/rport/cfg_err_norecovery_int_n}} {{/board/RP/rport/cfg_interrupt_assert_int_n}} {{/board/RP/rport/cfg_interrupt_int_n}} {{/board/RP/rport/cfg_interrupt_stat_int_n}} {{/board/RP/rport/cfg_pm_wake_int_n}} {{/board/RP/rport/cfg_pm_halt_aspm_l0s_int_n}} {{/board/RP/rport/cfg_pm_halt_aspm_l1_int_n}} {{/board/RP/rport/cfg_pm_force_state_en_int_n}} {{/board/RP/rport/cfg_mgmt_rd_en_int_n}} {{/board/RP/rport/cfg_mgmt_wr_en_int_n}} {{/board/RP/rport/cfg_mgmt_wr_readonly_int_n}} {{/board/RP/rport/cfg_mgmt_wr_rw1c_as_rw_int_n}} {{/board/RP/rport/pl_received_hot_rst_int}} {{/board/RP/rport/pl_received_hot_rst_q}} {{/board/RP/rport/user_clk_out_int}} {{/board/RP/rport/pl_phy_lnk_up_int}} {{/board/RP/rport/pl_phy_lnk_up_q}} {{/board/RP/rport/user_reset_out_int}} {{/board/RP/rport/pl_ltssm_state_int}} {{/board/RP/rport/CFG_VEND_ID}} {{/board/RP/rport/CFG_DEV_ID}} {{/board/RP/rport/CFG_REV_ID}} {{/board/RP/rport/CFG_SUBSYS_VEND_ID}} {{/board/RP/rport/CFG_SUBSYS_ID}} {{/board/RP/rport/DS_PORT_HOT_RST}} {{/board/RP/rport/REF_CLK_FREQ}} {{/board/RP/rport/C_DATA_WIDTH}} {{/board/RP/rport/REM_WIDTH}} {{/board/RP/rport/PIPE_PIPELINE_STAGES}} {{/board/RP/rport/PCIE_EXT_CLK}} {{/board/RP/rport/EXT_PIPE_SIM}} {{/board/RP/rport/AER_BASE_PTR}} {{/board/RP/rport/AER_CAP_ECRC_CHECK_CAPABLE}} {{/board/RP/rport/AER_CAP_ECRC_GEN_CAPABLE}} {{/board/RP/rport/AER_CAP_ID}} {{/board/RP/rport/AER_CAP_MULTIHEADER}} {{/board/RP/rport/AER_CAP_NEXTPTR}} {{/board/RP/rport/AER_CAP_ON}} {{/board/RP/rport/AER_CAP_OPTIONAL_ERR_SUPPORT}} {{/board/RP/rport/AER_CAP_PERMIT_ROOTERR_UPDATE}} {{/board/RP/rport/AER_CAP_VERSION}} {{/board/RP/rport/ALLOW_X8_GEN2}} {{/board/RP/rport/BAR0}} {{/board/RP/rport/BAR1}} {{/board/RP/rport/BAR2}} {{/board/RP/rport/BAR3}} {{/board/RP/rport/BAR4}} {{/board/RP/rport/BAR5}} {{/board/RP/rport/CAPABILITIES_PTR}} {{/board/RP/rport/CARDBUS_CIS_POINTER}} {{/board/RP/rport/CFG_ECRC_ERR_CPLSTAT}} {{/board/RP/rport/CLASS_CODE}} {{/board/RP/rport/CMD_INTX_IMPLEMENTED}} {{/board/RP/rport/CPL_TIMEOUT_DISABLE_SUPPORTED}} {{/board/RP/rport/CPL_TIMEOUT_RANGES_SUPPORTED}} {{/board/RP/rport/CRM_MODULE_RSTS}} {{/board/RP/rport/DEV_CAP2_ARI_FORWARDING_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_CAS128_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_LTR_MECHANISM_SUPPORTED}} {{/board/RP/rport/DEV_CAP2_MAX_ENDEND_TLP_PREFIXES}} {{/board/RP/rport/DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING}} {{/board/RP/rport/DEV_CAP2_TPH_COMPLETER_SUPPORTED}} {{/board/RP/rport/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE}} {{/board/RP/rport/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE}} {{/board/RP/rport/DEV_CAP_ENDPOINT_L0S_LATENCY}} {{/board/RP/rport/DEV_CAP_ENDPOINT_L1_LATENCY}} {{/board/RP/rport/DEV_CAP_EXT_TAG_SUPPORTED}} {{/board/RP/rport/DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE}} {{/board/RP/rport/DEV_CAP_MAX_PAYLOAD_SUPPORTED}} {{/board/RP/rport/DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT}} {{/board/RP/rport/DEV_CAP_ROLE_BASED_ERROR}} {{/board/RP/rport/DEV_CAP_RSVD_14_12}} {{/board/RP/rport/DEV_CAP_RSVD_17_16}} {{/board/RP/rport/DEV_CAP_RSVD_31_29}} {{/board/RP/rport/DEV_CONTROL_AUX_POWER_SUPPORTED}} {{/board/RP/rport/DEV_CONTROL_EXT_TAG_DEFAULT}} {{/board/RP/rport/DISABLE_ASPM_L1_TIMER}} {{/board/RP/rport/DISABLE_BAR_FILTERING}} {{/board/RP/rport/DISABLE_ERR_MSG}} {{/board/RP/rport/DISABLE_ID_CHECK}} {{/board/RP/rport/DISABLE_LANE_REVERSAL}} {{/board/RP/rport/DISABLE_LOCKED_FILTER}} {{/board/RP/rport/DISABLE_PPM_FILTER}} {{/board/RP/rport/DISABLE_RX_POISONED_RESP}} {{/board/RP/rport/DISABLE_RX_TC_FILTER}} {{/board/RP/rport/DISABLE_SCRAMBLING}} {{/board/RP/rport/DNSTREAM_LINK_NUM}} {{/board/RP/rport/DSN_BASE_PTR}} {{/board/RP/rport/DSN_CAP_ID}} {{/board/RP/rport/DSN_CAP_NEXTPTR}} {{/board/RP/rport/DSN_CAP_ON}} {{/board/RP/rport/DSN_CAP_VERSION}} {{/board/RP/rport/ENABLE_MSG_ROUTE}} {{/board/RP/rport/ENABLE_RX_TD_ECRC_TRIM}} {{/board/RP/rport/ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED}} {{/board/RP/rport/ENTER_RVRY_EI_L0}} {{/board/RP/rport/EXIT_LOOPBACK_ON_EI}} {{/board/RP/rport/EXPANSION_ROM}} {{/board/RP/rport/EXT_CFG_CAP_PTR}} {{/board/RP/rport/EXT_CFG_XP_CAP_PTR}} {{/board/RP/rport/HEADER_TYPE}} {{/board/RP/rport/INFER_EI}} {{/board/RP/rport/INTERRUPT_PIN}} {{/board/RP/rport/INTERRUPT_STAT_AUTO}} {{/board/RP/rport/IS_SWITCH}} {{/board/RP/rport/LAST_CONFIG_DWORD}} {{/board/RP/rport/LINK_CAP_ASPM_OPTIONALITY}} {{/board/RP/rport/LINK_CAP_ASPM_SUPPORT}} {{/board/RP/rport/LINK_CAP_CLOCK_POWER_MANAGEMENT}} {{/board/RP/rport/LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_GEN1}} {{/board/RP/rport/LINK_CAP_L0S_EXIT_LATENCY_GEN2}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_GEN1}} {{/board/RP/rport/LINK_CAP_L1_EXIT_LATENCY_GEN2}} {{/board/RP/rport/LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP}} {{/board/RP/rport/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/rport/LINK_CAP_MAX_LINK_WIDTH}} {{/board/RP/rport/LINK_CAP_RSVD_23}} {{/board/RP/rport/LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE}} {{/board/RP/rport/LINK_CONTROL_RCB}} {{/board/RP/rport/LINK_CTRL2_DEEMPHASIS}} {{/board/RP/rport/LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE}} {{/board/RP/rport/LINK_CTRL2_TARGET_LINK_SPEED}} {{/board/RP/rport/LINK_STATUS_SLOT_CLOCK_CONFIG}} {{/board/RP/rport/LL_ACK_TIMEOUT}} {{/board/RP/rport/LL_ACK_TIMEOUT_EN}} {{/board/RP/rport/LL_ACK_TIMEOUT_FUNC}} {{/board/RP/rport/LL_REPLAY_TIMEOUT}} {{/board/RP/rport/LL_REPLAY_TIMEOUT_EN}} {{/board/RP/rport/LL_REPLAY_TIMEOUT_FUNC}} {{/board/RP/rport/LTSSM_MAX_LINK_WIDTH}} {{/board/RP/rport/MPS_FORCE}} {{/board/RP/rport/MSIX_BASE_PTR}} {{/board/RP/rport/MSIX_CAP_ID}} {{/board/RP/rport/MSIX_CAP_NEXTPTR}} {{/board/RP/rport/MSIX_CAP_ON}} {{/board/RP/rport/MSIX_CAP_PBA_BIR}} {{/board/RP/rport/MSIX_CAP_PBA_OFFSET}} {{/board/RP/rport/MSIX_CAP_TABLE_BIR}} {{/board/RP/rport/MSIX_CAP_TABLE_OFFSET}} {{/board/RP/rport/MSIX_CAP_TABLE_SIZE}} {{/board/RP/rport/MSI_BASE_PTR}} {{/board/RP/rport/MSI_CAP_64_BIT_ADDR_CAPABLE}} {{/board/RP/rport/MSI_CAP_ID}} {{/board/RP/rport/MSI_CAP_MULTIMSGCAP}} {{/board/RP/rport/MSI_CAP_MULTIMSG_EXTENSION}} {{/board/RP/rport/MSI_CAP_NEXTPTR}} {{/board/RP/rport/MSI_CAP_ON}} {{/board/RP/rport/MSI_CAP_PER_VECTOR_MASKING_CAPABLE}} {{/board/RP/rport/N_FTS_COMCLK_GEN1}} {{/board/RP/rport/N_FTS_COMCLK_GEN2}} {{/board/RP/rport/N_FTS_GEN1}} {{/board/RP/rport/N_FTS_GEN2}} {{/board/RP/rport/PCIE_BASE_PTR}} {{/board/RP/rport/PCIE_CAP_CAPABILITY_ID}} {{/board/RP/rport/PCIE_CAP_CAPABILITY_VERSION}} {{/board/RP/rport/PCIE_CAP_DEVICE_PORT_TYPE}} {{/board/RP/rport/PCIE_CAP_NEXTPTR}} {{/board/RP/rport/PCIE_CAP_ON}} {{/board/RP/rport/PCIE_CAP_RSVD_15_14}} {{/board/RP/rport/PCIE_CAP_SLOT_IMPLEMENTED}} {{/board/RP/rport/PCIE_REVISION}} {{/board/RP/rport/PL_AUTO_CONFIG}} {{/board/RP/rport/PL_FAST_TRAIN}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT_EN}} {{/board/RP/rport/PM_ASPML0S_TIMEOUT_FUNC}} {{/board/RP/rport/PM_ASPM_FASTEXIT}} {{/board/RP/rport/EXT_PIPE_INTERFACE}} {{/board/RP/rport/PM_BASE_PTR}} {{/board/RP/rport/PM_CAP_AUXCURRENT}} {{/board/RP/rport/PM_CAP_D1SUPPORT}} {{/board/RP/rport/PM_CAP_D2SUPPORT}} {{/board/RP/rport/PM_CAP_DSI}} {{/board/RP/rport/PM_CAP_ID}} {{/board/RP/rport/PM_CAP_NEXTPTR}} {{/board/RP/rport/PM_CAP_ON}} {{/board/RP/rport/PM_CAP_PMESUPPORT}} {{/board/RP/rport/PM_CAP_PME_CLOCK}} {{/board/RP/rport/PM_CAP_RSVD_04}} {{/board/RP/rport/PM_CAP_VERSION}} {{/board/RP/rport/PM_CSR_B2B3}} {{/board/RP/rport/PM_CSR_BPCCEN}} {{/board/RP/rport/PM_CSR_NOSOFTRST}} {{/board/RP/rport/PM_DATA0}} {{/board/RP/rport/PM_DATA1}} {{/board/RP/rport/PM_DATA2}} {{/board/RP/rport/PM_DATA3}} {{/board/RP/rport/PM_DATA4}} {{/board/RP/rport/PM_DATA5}} {{/board/RP/rport/PM_DATA6}} {{/board/RP/rport/PM_DATA7}} {{/board/RP/rport/PM_DATA_SCALE0}} {{/board/RP/rport/PM_DATA_SCALE1}} {{/board/RP/rport/PM_DATA_SCALE2}} {{/board/RP/rport/PM_DATA_SCALE3}} {{/board/RP/rport/PM_DATA_SCALE4}} {{/board/RP/rport/PM_DATA_SCALE5}} {{/board/RP/rport/PM_DATA_SCALE6}} {{/board/RP/rport/PM_DATA_SCALE7}} {{/board/RP/rport/PM_MF}} {{/board/RP/rport/RBAR_BASE_PTR}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR0}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR1}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR2}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR3}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR4}} {{/board/RP/rport/RBAR_CAP_CONTROL_ENCODEDBAR5}} {{/board/RP/rport/RBAR_CAP_ID}} {{/board/RP/rport/RBAR_CAP_INDEX0}} {{/board/RP/rport/RBAR_CAP_INDEX1}} {{/board/RP/rport/RBAR_CAP_INDEX2}} {{/board/RP/rport/RBAR_CAP_INDEX3}} {{/board/RP/rport/RBAR_CAP_INDEX4}} {{/board/RP/rport/RBAR_CAP_INDEX5}} {{/board/RP/rport/RBAR_CAP_NEXTPTR}} {{/board/RP/rport/RBAR_CAP_ON}} {{/board/RP/rport/RBAR_CAP_SUP0}} {{/board/RP/rport/RBAR_CAP_SUP1}} {{/board/RP/rport/RBAR_CAP_SUP2}} {{/board/RP/rport/RBAR_CAP_SUP3}} {{/board/RP/rport/RBAR_CAP_SUP4}} {{/board/RP/rport/RBAR_CAP_SUP5}} {{/board/RP/rport/RBAR_CAP_VERSION}} {{/board/RP/rport/RBAR_NUM}} {{/board/RP/rport/RECRC_CHK}} {{/board/RP/rport/RECRC_CHK_TRIM}} {{/board/RP/rport/ROOT_CAP_CRS_SW_VISIBILITY}} {{/board/RP/rport/RP_AUTO_SPD}} {{/board/RP/rport/RP_AUTO_SPD_LOOPCNT}} {{/board/RP/rport/SELECT_DLL_IF}} {{/board/RP/rport/SIM_VERSION}} {{/board/RP/rport/SLOT_CAP_ATT_BUTTON_PRESENT}} {{/board/RP/rport/SLOT_CAP_ATT_INDICATOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_ELEC_INTERLOCK_PRESENT}} {{/board/RP/rport/SLOT_CAP_HOTPLUG_CAPABLE}} {{/board/RP/rport/SLOT_CAP_HOTPLUG_SURPRISE}} {{/board/RP/rport/SLOT_CAP_MRL_SENSOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_NO_CMD_COMPLETED_SUPPORT}} {{/board/RP/rport/SLOT_CAP_PHYSICAL_SLOT_NUM}} {{/board/RP/rport/SLOT_CAP_POWER_CONTROLLER_PRESENT}} {{/board/RP/rport/SLOT_CAP_POWER_INDICATOR_PRESENT}} {{/board/RP/rport/SLOT_CAP_SLOT_POWER_LIMIT_SCALE}} {{/board/RP/rport/SLOT_CAP_SLOT_POWER_LIMIT_VALUE}} {{/board/RP/rport/SPARE_BIT0}} {{/board/RP/rport/SPARE_BIT1}} {{/board/RP/rport/SPARE_BIT2}} {{/board/RP/rport/SPARE_BIT3}} {{/board/RP/rport/SPARE_BIT4}} {{/board/RP/rport/SPARE_BIT5}} {{/board/RP/rport/SPARE_BIT6}} {{/board/RP/rport/SPARE_BIT7}} {{/board/RP/rport/SPARE_BIT8}} {{/board/RP/rport/SPARE_BYTE0}} {{/board/RP/rport/SPARE_BYTE1}} {{/board/RP/rport/SPARE_BYTE2}} {{/board/RP/rport/SPARE_BYTE3}} {{/board/RP/rport/SPARE_WORD0}} {{/board/RP/rport/SPARE_WORD1}} {{/board/RP/rport/SPARE_WORD2}} {{/board/RP/rport/SPARE_WORD3}} {{/board/RP/rport/SSL_MESSAGE_AUTO}} {{/board/RP/rport/TECRC_EP_INV}} {{/board/RP/rport/TL_RBYPASS}} {{/board/RP/rport/TL_RX_RAM_RADDR_LATENCY}} {{/board/RP/rport/TL_RX_RAM_RDATA_LATENCY}} {{/board/RP/rport/TL_RX_RAM_WRITE_LATENCY}} {{/board/RP/rport/TL_TFC_DISABLE}} {{/board/RP/rport/TL_TX_CHECKS_DISABLE}} {{/board/RP/rport/TL_TX_RAM_RADDR_LATENCY}} {{/board/RP/rport/TL_TX_RAM_RDATA_LATENCY}} {{/board/RP/rport/TL_TX_RAM_WRITE_LATENCY}} {{/board/RP/rport/TRN_DW}} {{/board/RP/rport/TRN_NP_FC}} {{/board/RP/rport/UPCONFIG_CAPABLE}} {{/board/RP/rport/UPSTREAM_FACING}} {{/board/RP/rport/UR_ATOMIC}} {{/board/RP/rport/UR_CFG1}} {{/board/RP/rport/UR_INV_REQ}} {{/board/RP/rport/UR_PRS_RESPONSE}} {{/board/RP/rport/USER_CLK2_DIV2}} {{/board/RP/rport/USER_CLK_FREQ}} {{/board/RP/rport/USE_RID_PINS}} {{/board/RP/rport/VC0_CPL_INFINITE}} {{/board/RP/rport/VC0_RX_RAM_LIMIT}} {{/board/RP/rport/VC0_TOTAL_CREDITS_CD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_CH}} {{/board/RP/rport/VC0_TOTAL_CREDITS_NPD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_NPH}} {{/board/RP/rport/VC0_TOTAL_CREDITS_PD}} {{/board/RP/rport/VC0_TOTAL_CREDITS_PH}} {{/board/RP/rport/VC0_TX_LASTPACKET}} {{/board/RP/rport/VC_BASE_PTR}} {{/board/RP/rport/VC_CAP_ID}} {{/board/RP/rport/VC_CAP_NEXTPTR}} {{/board/RP/rport/VC_CAP_ON}} {{/board/RP/rport/VC_CAP_REJECT_SNOOP_TRANSACTIONS}} {{/board/RP/rport/VC_CAP_VERSION}} {{/board/RP/rport/VSEC_BASE_PTR}} {{/board/RP/rport/VSEC_CAP_HDR_ID}} {{/board/RP/rport/VSEC_CAP_HDR_LENGTH}} {{/board/RP/rport/VSEC_CAP_HDR_REVISION}} {{/board/RP/rport/VSEC_CAP_ID}} {{/board/RP/rport/VSEC_CAP_IS_LINK_VISIBLE}} {{/board/RP/rport/VSEC_CAP_NEXTPTR}} {{/board/RP/rport/VSEC_CAP_ON}} {{/board/RP/rport/VSEC_CAP_VERSION}} {{/board/RP/rport/PCIE_USE_MODE}} {{/board/RP/rport/PCIE_GT_DEVICE}} {{/board/RP/rport/PCIE_CHAN_BOND}} {{/board/RP/rport/PCIE_PLL_SEL}} {{/board/RP/rport/PCIE_ASYNC_EN}} {{/board/RP/rport/PCIE_TXBUF_EN}} {{/board/RP/rport/C_REM_WIDTH}} {{/board/RP/rport/TCQ}} {{/board/RP/rport/LINK_CAP_MAX_LINK_WIDTH_BV}} {{/board/RP/rport/LINK_CAP_MAX_LINK_SPEED_BV}} {{/board/RP/rport/LTSSM_MAX_LINK_WIDTH_BV}} 
run all
