[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefParamFromParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 103
LIB: work
FILE: ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv
n<> u<102> t<Top_level_rule> c<1> l<1:1> el<14:1>
  n<> u<1> t<Null_rule> p<102> s<101> l<1:1>
  n<> u<101> t<Source_text> p<102> c<33> l<1:1> el<13:10>
    n<> u<33> t<Description> p<101> c<32> s<100> l<1:1> el<5:10>
      n<> u<32> t<Module_declaration> p<33> c<30> l<1:1> el<5:10>
        n<> u<30> t<Module_ansi_header> p<32> c<2> s<31> l<1:1> el<4:3>
          n<module> u<2> t<Module_keyword> p<30> s<3> l<1:1> el<1:7>
          n<fifo> u<3> t<STRING_CONST> p<30> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<30> s<29> l<1:13> el<1:13>
          n<> u<29> t<Parameter_port_list> p<30> c<16> l<1:13> el<4:2>
            n<> u<16> t<Parameter_port_declaration> p<29> c<15> s<28> l<2:5> el<2:25>
              n<> u<15> t<Parameter_declaration> p<16> c<5> l<2:5> el<2:25>
                n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<2:15> el<2:15>
                n<> u<14> t<Param_assignment_list> p<15> c<13> l<2:15> el<2:25>
                  n<> u<13> t<Param_assignment> p<14> c<6> l<2:15> el<2:25>
                    n<width1> u<6> t<STRING_CONST> p<13> s<12> l<2:15> el<2:21>
                    n<> u<12> t<Constant_param_expression> p<13> c<11> l<2:24> el<2:25>
                      n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<2:24> el<2:25>
                        n<> u<10> t<Constant_expression> p<11> c<9> l<2:24> el<2:25>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<2:24> el<2:25>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<2:24> el<2:25>
                              n<9> u<7> t<INT_CONST> p<8> l<2:24> el<2:25>
            n<> u<28> t<Parameter_port_declaration> p<29> c<27> l<3:5> el<3:25>
              n<> u<27> t<Parameter_declaration> p<28> c<17> l<3:5> el<3:25>
                n<> u<17> t<Data_type_or_implicit> p<27> s<26> l<3:15> el<3:15>
                n<> u<26> t<Param_assignment_list> p<27> c<25> l<3:15> el<3:25>
                  n<> u<25> t<Param_assignment> p<26> c<18> l<3:15> el<3:25>
                    n<width2> u<18> t<STRING_CONST> p<25> s<24> l<3:15> el<3:21>
                    n<> u<24> t<Constant_param_expression> p<25> c<23> l<3:24> el<3:25>
                      n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3:24> el<3:25>
                        n<> u<22> t<Constant_expression> p<23> c<21> l<3:24> el<3:25>
                          n<> u<21> t<Constant_primary> p<22> c<20> l<3:24> el<3:25>
                            n<> u<20> t<Primary_literal> p<21> c<19> l<3:24> el<3:25>
                              n<8> u<19> t<INT_CONST> p<20> l<3:24> el<3:25>
        n<> u<31> t<ENDMODULE> p<32> l<5:1> el<5:10>
    n<> u<100> t<Description> p<101> c<99> l<6:1> el<13:10>
      n<> u<99> t<Module_declaration> p<100> c<62> l<6:1> el<13:10>
        n<> u<62> t<Module_ansi_header> p<99> c<34> s<71> l<6:1> el<9:3>
          n<module> u<34> t<Module_keyword> p<62> s<35> l<6:1> el<6:7>
          n<top> u<35> t<STRING_CONST> p<62> s<36> l<6:8> el<6:11>
          n<> u<36> t<Package_import_declaration_list> p<62> s<61> l<6:12> el<6:12>
          n<> u<61> t<Parameter_port_list> p<62> c<48> l<6:12> el<9:2>
            n<> u<48> t<Parameter_port_declaration> p<61> c<47> s<60> l<7:5> el<7:27>
              n<> u<47> t<Parameter_declaration> p<48> c<37> l<7:5> el<7:27>
                n<> u<37> t<Data_type_or_implicit> p<47> s<46> l<7:15> el<7:15>
                n<> u<46> t<Param_assignment_list> p<47> c<45> l<7:15> el<7:27>
                  n<> u<45> t<Param_assignment> p<46> c<38> l<7:15> el<7:27>
                    n<width_a> u<38> t<STRING_CONST> p<45> s<44> l<7:15> el<7:22>
                    n<> u<44> t<Constant_param_expression> p<45> c<43> l<7:25> el<7:27>
                      n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<7:25> el<7:27>
                        n<> u<42> t<Constant_expression> p<43> c<41> l<7:25> el<7:27>
                          n<> u<41> t<Constant_primary> p<42> c<40> l<7:25> el<7:27>
                            n<> u<40> t<Primary_literal> p<41> c<39> l<7:25> el<7:27>
                              n<10> u<39> t<INT_CONST> p<40> l<7:25> el<7:27>
            n<> u<60> t<Parameter_port_declaration> p<61> c<59> l<8:5> el<8:32>
              n<> u<59> t<Parameter_declaration> p<60> c<49> l<8:5> el<8:32>
                n<> u<49> t<Data_type_or_implicit> p<59> s<58> l<8:15> el<8:15>
                n<> u<58> t<Param_assignment_list> p<59> c<57> l<8:15> el<8:32>
                  n<> u<57> t<Param_assignment> p<58> c<50> l<8:15> el<8:32>
                    n<width_b> u<50> t<STRING_CONST> p<57> s<56> l<8:15> el<8:22>
                    n<> u<56> t<Constant_param_expression> p<57> c<55> l<8:25> el<8:32>
                      n<> u<55> t<Constant_mintypmax_expression> p<56> c<54> l<8:25> el<8:32>
                        n<> u<54> t<Constant_expression> p<55> c<53> l<8:25> el<8:32>
                          n<> u<53> t<Constant_primary> p<54> c<52> l<8:25> el<8:32>
                            n<> u<52> t<Primary_literal> p<53> c<51> l<8:25> el<8:32>
                              n<width_a> u<51> t<STRING_CONST> p<52> l<8:25> el<8:32>
        n<> u<71> t<Non_port_module_item> p<99> c<70> s<84> l<10:5> el<10:23>
          n<> u<70> t<Module_or_generate_item> p<71> c<69> l<10:5> el<10:23>
            n<> u<69> t<Module_instantiation> p<70> c<63> l<10:5> el<10:23>
              n<fifo> u<63> t<STRING_CONST> p<69> s<68> l<10:5> el<10:9>
              n<> u<68> t<Hierarchical_instance> p<69> c<65> l<10:10> el<10:22>
                n<> u<65> t<Name_of_instance> p<68> c<64> s<67> l<10:10> el<10:19>
                  n<fifo_inst> u<64> t<STRING_CONST> p<65> l<10:10> el<10:19>
                n<> u<67> t<Port_connection_list> p<68> c<66> l<10:21> el<10:21>
                  n<> u<66> t<Ordered_port_connection> p<67> l<10:21> el<10:21>
        n<> u<84> t<Non_port_module_item> p<99> c<83> s<97> l<11:5> el<11:41>
          n<> u<83> t<Module_or_generate_item> p<84> c<82> l<11:5> el<11:41>
            n<> u<82> t<Parameter_override> p<83> c<81> l<11:5> el<11:41>
              n<> u<81> t<Defparam_assignment_list> p<82> c<80> l<11:14> el<11:40>
                n<> u<80> t<Defparam_assignment> p<81> c<74> l<11:14> el<11:40>
                  n<> u<74> t<Hierarchical_identifier> p<80> c<72> s<79> l<11:14> el<11:30>
                    n<fifo_inst> u<72> t<STRING_CONST> p<74> s<73> l<11:14> el<11:23>
                    n<width1> u<73> t<STRING_CONST> p<74> l<11:24> el<11:30>
                  n<> u<79> t<Constant_mintypmax_expression> p<80> c<78> l<11:33> el<11:40>
                    n<> u<78> t<Constant_expression> p<79> c<77> l<11:33> el<11:40>
                      n<> u<77> t<Constant_primary> p<78> c<76> l<11:33> el<11:40>
                        n<> u<76> t<Primary_literal> p<77> c<75> l<11:33> el<11:40>
                          n<width_a> u<75> t<STRING_CONST> p<76> l<11:33> el<11:40>
        n<> u<97> t<Non_port_module_item> p<99> c<96> s<98> l<12:5> el<12:41>
          n<> u<96> t<Module_or_generate_item> p<97> c<95> l<12:5> el<12:41>
            n<> u<95> t<Parameter_override> p<96> c<94> l<12:5> el<12:41>
              n<> u<94> t<Defparam_assignment_list> p<95> c<93> l<12:14> el<12:40>
                n<> u<93> t<Defparam_assignment> p<94> c<87> l<12:14> el<12:40>
                  n<> u<87> t<Hierarchical_identifier> p<93> c<85> s<92> l<12:14> el<12:30>
                    n<fifo_inst> u<85> t<STRING_CONST> p<87> s<86> l<12:14> el<12:23>
                    n<width2> u<86> t<STRING_CONST> p<87> l<12:24> el<12:30>
                  n<> u<92> t<Constant_mintypmax_expression> p<93> c<91> l<12:33> el<12:40>
                    n<> u<91> t<Constant_expression> p<92> c<90> l<12:33> el<12:40>
                      n<> u<90> t<Constant_primary> p<91> c<89> l<12:33> el<12:40>
                        n<> u<89> t<Primary_literal> p<90> c<88> l<12:33> el<12:40>
                          n<width_b> u<88> t<STRING_CONST> p<89> l<12:33> el<12:40>
        n<> u<98> t<ENDMODULE> p<99> l<13:1> el<13:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:1:1: No timescale set for "fifo".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:6:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:1:1: Compile module "work@fifo".
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamFromParam/dut.sv:6:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
Design                                                 1
Identifier                                             2
Module                                                 2
ModuleTypespec                                         1
ParamAssign                                            4
Parameter                                              4
RefModule                                              1
RefObj                                                 1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefParamFromParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@fifo)
    |vpiParent:
    \_Module: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |vpiName:work@fifo
  |vpiParameter:
  \_Parameter: (work@fifo.width1), line:2:15, endln:2:25
    |vpiParent:
    \_Module: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |UINT:9
    |vpiName:width1
    |vpiFullName:work@fifo.width1
  |vpiParameter:
  \_Parameter: (work@fifo.width2), line:3:15, endln:3:25
    |vpiParent:
    \_Module: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |UINT:8
    |vpiName:width2
    |vpiFullName:work@fifo.width2
  |vpiParamAssign:
  \_ParamAssign: , line:2:15, endln:2:25
    |vpiParent:
    \_Module: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:2:24, endln:2:25
      |vpiParent:
      \_ParamAssign: , line:2:15, endln:2:25
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@fifo.width1), line:2:15, endln:2:25
  |vpiParamAssign:
  \_ParamAssign: , line:3:15, endln:3:25
    |vpiParent:
    \_Module: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:3:24, endln:3:25
      |vpiParent:
      \_ParamAssign: , line:3:15, endln:3:25
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@fifo.width2), line:3:15, endln:3:25
  |vpiDefName:work@fifo
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.width_a), line:7:15, endln:7:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |UINT:10
    |vpiName:width_a
    |vpiFullName:work@top.width_a
  |vpiParameter:
  \_Parameter: (work@top.width_b), line:8:15, endln:8:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiName:width_b
    |vpiFullName:work@top.width_b
  |vpiParamAssign:
  \_ParamAssign: , line:7:15, endln:7:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:7:25, endln:7:27
      |vpiParent:
      \_ParamAssign: , line:7:15, endln:7:27
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.width_a), line:7:15, endln:7:27
  |vpiParamAssign:
  \_ParamAssign: , line:8:15, endln:8:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_RefObj: (work@top.width_a), line:8:25, endln:8:32
      |vpiParent:
      \_ParamAssign: , line:8:15, endln:8:32
      |vpiName:width_a
      |vpiFullName:work@top.width_a
      |vpiActual:
      \_Parameter: (work@top.width_a), line:7:15, endln:7:27
    |vpiLhs:
    \_Parameter: (work@top.width_b), line:8:15, endln:8:32
  |vpiTypedef:
  \_ModuleTypespec: (fifo)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiName:fifo
  |vpiImportTypespec:
  \_ModuleTypespec: (fifo)
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@fifo (fifo_inst), line:10:5, endln:10:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:6:1, endln:13:10
    |vpiName:fifo_inst
    |vpiDefName:work@fifo
    |vpiActual:
    \_Module: work@fifo (work@fifo), file:${SURELOG_DIR}/tests/DefParamFromParam/dut.sv, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
