// Seed: 2495890802
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    output wor id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri id_14
);
  always @(posedge "") begin
    if (1) id_3 = 1 * 1;
  end
  wire id_16, id_17;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    input tri1 id_10,
    output tri1 id_11,
    output tri id_12,
    input tri0 id_13,
    input wor id_14,
    output tri id_15
);
  tri id_17 = 1;
  module_0(
      id_6, id_5, id_13, id_17, id_4, id_17, id_8, id_4, id_17, id_7, id_9, id_15, id_10, id_0, id_1
  );
  wire id_18;
  assign id_1 = id_6;
  assign {id_5, 1, id_9, 1'h0, 1, ~id_6, id_0, 1, 1} = id_17;
  wire id_19;
endmodule
