<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7vx485t-ffg1761-2</Part>
        <TopModelName>viterbi</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.150</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>703943</Best-caseLatency>
            <Average-caseLatency>703943</Average-caseLatency>
            <Worst-caseLatency>703943</Worst-caseLatency>
            <Best-caseRealTimeLatency>7.039 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>7.039 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.039 ms</Worst-caseRealTimeLatency>
            <Interval-min>703944</Interval-min>
            <Interval-max>703944</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>60</BRAM_18K>
            <DSP>6</DSP>
            <FF>29688</FF>
            <LUT>145874</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2060</BRAM_18K>
            <DSP>2800</DSP>
            <FF>607200</FF>
            <LUT>303600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>viterbi</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>obs_address0</name>
            <Object>obs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obs_ce0</name>
            <Object>obs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>obs_q0</name>
            <Object>obs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_0_address0</name>
            <Object>init_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_0_ce0</name>
            <Object>init_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_0_q0</name>
            <Object>init_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_1_address0</name>
            <Object>init_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_1_ce0</name>
            <Object>init_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_1_q0</name>
            <Object>init_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_0_address0</name>
            <Object>transition_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_0_ce0</name>
            <Object>transition_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_0_q0</name>
            <Object>transition_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_0_address1</name>
            <Object>transition_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_0_ce1</name>
            <Object>transition_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_0_q1</name>
            <Object>transition_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_1_address0</name>
            <Object>transition_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_1_ce0</name>
            <Object>transition_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_1_q0</name>
            <Object>transition_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_1_address1</name>
            <Object>transition_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_1_ce1</name>
            <Object>transition_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>transition_1_q1</name>
            <Object>transition_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_0_address0</name>
            <Object>emission_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_0_ce0</name>
            <Object>emission_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_0_q0</name>
            <Object>emission_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_1_address0</name>
            <Object>emission_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_1_ce0</name>
            <Object>emission_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>emission_1_q0</name>
            <Object>emission_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_address0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_ce0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_we0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_d0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>path_q0</name>
            <Object>path</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>viterbi</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_viterbi_Pipeline_L_init_fu_123</InstName>
                    <ModuleName>viterbi_Pipeline_L_init</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>123</ID>
                    <BindInstances>add_ln13_fu_208_p2 add_ln14_fu_358_p2 add_ln14_1_fu_244_p2 add_ln14_2_fu_250_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139</InstName>
                    <ModuleName>viterbi_Pipeline_L_timestep_L_curr_state</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>139</ID>
                    <BindInstances>add_ln18_1_fu_1909_p2 add_ln18_fu_1921_p2 empty_151_fu_1949_p2 mul_8ns_10ns_17_1_1_U17 mul_7ns_9ns_15_1_1_U21 mul_8ns_10ns_17_1_1_U19 mul_7ns_9ns_15_1_1_U23 add_ln33_fu_12086_p2 add_ln24_fu_2482_p2 add_ln24_1_fu_2488_p2 add_ln24_2_fu_2494_p2 add_ln19_fu_9761_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_viterbi_Pipeline_L_end_fu_155</InstName>
                    <ModuleName>viterbi_Pipeline_L_end</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>155</ID>
                    <BindInstances>add_ln40_fu_159_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_viterbi_Pipeline_L_backtrack_fu_162</InstName>
                    <ModuleName>viterbi_Pipeline_L_backtrack</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>162</ID>
                    <BindInstances>mul_8ns_10ns_17_1_1_U111 add_ln52_1_fu_2019_p2 mul_7ns_9ns_15_1_1_U113 add_ln52_fu_2038_p2 mul_8ns_10ns_17_1_1_U109 add_ln54_fu_2309_p2 add_ln54_1_fu_2428_p2 add_ln54_2_fu_2438_p2 add_ln54_3_fu_2600_p2 add_ln54_4_fu_2770_p2 add_ln54_5_fu_2780_p2 add_ln54_6_fu_2917_p2 add_ln54_7_fu_3001_p2 add_ln54_8_fu_3011_p2 add_ln54_9_fu_2611_p2 add_ln54_12_fu_2320_p2 add_ln54_10_fu_2633_p2 add_ln54_11_fu_2647_p2 add_ln54_13_fu_2448_p2 add_ln54_14_fu_3192_p2 add_ln54_15_fu_3236_p2 add_ln54_16_fu_3250_p2 add_ln54_17_fu_3272_p2 add_ln54_18_fu_3298_p2 add_ln54_19_fu_3314_p2 add_ln50_fu_11374_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>llike_U llike_1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>viterbi_Pipeline_L_init</Name>
            <Loops>
                <L_init/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.865</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>72</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_init>
                        <Name>L_init</Name>
                        <TripCount>64</TripCount>
                        <Latency>70</Latency>
                        <AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L_init>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>294</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1869</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_208_p2" SOURCE="viterbi.c:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_358_p2" SOURCE="viterbi.c:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_244_p2" SOURCE="viterbi.c:14" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_250_p2" SOURCE="viterbi.c:14" URAM="0" VARIABLE="add_ln14_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>viterbi_Pipeline_L_timestep_L_curr_state</Name>
            <Loops>
                <L_timestep_L_curr_state/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>693910</Best-caseLatency>
                    <Average-caseLatency>693910</Average-caseLatency>
                    <Worst-caseLatency>693910</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.939 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.939 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.939 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>693910</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_timestep_L_curr_state>
                        <Name>L_timestep_L_curr_state</Name>
                        <TripCount>8896</TripCount>
                        <Latency>693908</Latency>
                        <AbsoluteTimeLatency>6.939 ms</AbsoluteTimeLatency>
                        <PipelineII>78</PipelineII>
                        <PipelineDepth>99</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L_timestep_L_curr_state>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>13979</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>68762</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_1909_p2" SOURCE="viterbi.c:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_1921_p2" SOURCE="viterbi.c:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_1949_p2" SOURCE="viterbi.c:18" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U17" SOURCE="viterbi.c:18" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U21" SOURCE="viterbi.c:18" URAM="0" VARIABLE="mul6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U19" SOURCE="viterbi.c:18" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U23" SOURCE="viterbi.c:18" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_12086_p2" SOURCE="viterbi.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_2482_p2" SOURCE="viterbi.c:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_2488_p2" SOURCE="viterbi.c:24" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_2494_p2" SOURCE="viterbi.c:24" URAM="0" VARIABLE="add_ln24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_timestep_L_curr_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_9761_p2" SOURCE="viterbi.c:19" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>viterbi_Pipeline_L_end</Name>
            <Loops>
                <L_end/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.286</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_end>
                        <Name>L_end</Name>
                        <TripCount>63</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L_end>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>227</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>240</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_end" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_159_p2" SOURCE="viterbi.c:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>viterbi_Pipeline_L_backtrack</Name>
            <Loops>
                <L_backtrack/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9884</Best-caseLatency>
                    <Average-caseLatency>9884</Average-caseLatency>
                    <Worst-caseLatency>9884</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9884</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_backtrack>
                        <Name>L_backtrack</Name>
                        <TripCount>139</TripCount>
                        <Latency>9882</Latency>
                        <AbsoluteTimeLatency>98.820 us</AbsoluteTimeLatency>
                        <PipelineII>71</PipelineII>
                        <PipelineDepth>85</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L_backtrack>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>14146</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>72879</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_backtrack" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U111" SOURCE="viterbi.c:52" URAM="0" VARIABLE="mul_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_2019_p2" SOURCE="viterbi.c:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_backtrack" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U113" SOURCE="viterbi.c:52" URAM="0" VARIABLE="mul_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_2038_p2" SOURCE="viterbi.c:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_backtrack" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U109" SOURCE="viterbi.c:52" URAM="0" VARIABLE="mul_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_2309_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_2428_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_2438_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_2600_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_2770_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_2780_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_6_fu_2917_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_7_fu_3001_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_8_fu_3011_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_9_fu_2611_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_12_fu_2320_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_10_fu_2633_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_11_fu_2647_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_13_fu_2448_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_14_fu_3192_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_15_fu_3236_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_16_fu_3250_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_17_fu_3272_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_18_fu_3298_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_19_fu_3314_p2" SOURCE="viterbi.c:54" URAM="0" VARIABLE="add_ln54_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_backtrack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_11374_p2" SOURCE="viterbi.c:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>viterbi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>703943</Best-caseLatency>
                    <Average-caseLatency>703943</Average-caseLatency>
                    <Worst-caseLatency>703943</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.039 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.039 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.039 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>703944</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>60</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>29688</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>145874</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>48</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="llike_U" SOURCE="viterbi.c:5" URAM="0" VARIABLE="llike"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="llike_1_U" SOURCE="viterbi.c:5" URAM="0" VARIABLE="llike_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="obs" index="0" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="obs_address0" name="obs_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="obs_ce0" name="obs_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="obs_q0" name="obs_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="init" index="1" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="init_0_address0" name="init_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="init_0_ce0" name="init_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="init_0_q0" name="init_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="init_1_address0" name="init_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="init_1_ce0" name="init_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="init_1_q0" name="init_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="transition" index="2" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="transition_0_address0" name="transition_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="transition_0_ce0" name="transition_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="transition_0_q0" name="transition_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="transition_0_address1" name="transition_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="transition_0_ce1" name="transition_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="transition_0_q1" name="transition_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="transition_1_address0" name="transition_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="transition_1_ce0" name="transition_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="transition_1_q0" name="transition_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="transition_1_address1" name="transition_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="transition_1_ce1" name="transition_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="transition_1_q1" name="transition_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="emission" index="3" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="emission_0_address0" name="emission_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="emission_0_ce0" name="emission_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="emission_0_q0" name="emission_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="emission_1_address0" name="emission_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="emission_1_ce0" name="emission_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="emission_1_q0" name="emission_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="path" index="4" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="path_address0" name="path_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="path_ce0" name="path_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="path_we0" name="path_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="path_d0" name="path_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="path_q0" name="path_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="obs_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="obs_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obs_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="obs_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="obs_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>obs_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="obs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="init_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="init_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="init_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="init_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="init"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="transition_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="transition_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="transition_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="transition_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="transition_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="transition_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="transition_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="transition_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="transition_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>transition_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="transition"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="emission_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="emission_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>emission_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="emission"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="emission_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="emission_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>emission_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="emission"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="emission_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="emission_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>emission_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="emission"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="emission_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="emission_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>emission_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="emission"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="path_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="path_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>path_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="path"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="path_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="path_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>path_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="path"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="path_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="path_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>path_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="path"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="emission_0_address0">10, , </column>
                    <column name="emission_0_q0">128, , </column>
                    <column name="emission_1_address0">10, , </column>
                    <column name="emission_1_q0">128, , </column>
                    <column name="init_0_address0">4, , </column>
                    <column name="init_0_q0">128, , </column>
                    <column name="init_1_address0">4, , </column>
                    <column name="init_1_q0">128, , </column>
                    <column name="obs_address0">7, , </column>
                    <column name="obs_q0">16, , </column>
                    <column name="path_address0">7, , </column>
                    <column name="path_d0">16, , </column>
                    <column name="path_q0">16, , </column>
                    <column name="transition_0_address0">10, , </column>
                    <column name="transition_0_address1">10, , </column>
                    <column name="transition_0_q0">128, , </column>
                    <column name="transition_0_q1">128, , </column>
                    <column name="transition_1_address0">10, , </column>
                    <column name="transition_1_address1">10, , </column>
                    <column name="transition_1_q0">128, , </column>
                    <column name="transition_1_q1">128, , </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ap_return">32, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="obs">in, unsigned char*</column>
                    <column name="init">in, double*</column>
                    <column name="transition">in, double*</column>
                    <column name="emission">in, double*</column>
                    <column name="path">inout, unsigned char*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="obs">obs_address0, port, offset, </column>
                    <column name="obs">obs_ce0, port, , </column>
                    <column name="obs">obs_q0, port, , </column>
                    <column name="init">init_0_address0, port, offset, </column>
                    <column name="init">init_0_ce0, port, , </column>
                    <column name="init">init_0_q0, port, , </column>
                    <column name="init">init_1_address0, port, offset, </column>
                    <column name="init">init_1_ce0, port, , </column>
                    <column name="init">init_1_q0, port, , </column>
                    <column name="transition">transition_0_address0, port, offset, </column>
                    <column name="transition">transition_0_ce0, port, , </column>
                    <column name="transition">transition_0_q0, port, , </column>
                    <column name="transition">transition_0_address1, port, offset, </column>
                    <column name="transition">transition_0_ce1, port, , </column>
                    <column name="transition">transition_0_q1, port, , </column>
                    <column name="transition">transition_1_address0, port, offset, </column>
                    <column name="transition">transition_1_ce0, port, , </column>
                    <column name="transition">transition_1_q0, port, , </column>
                    <column name="transition">transition_1_address1, port, offset, </column>
                    <column name="transition">transition_1_ce1, port, , </column>
                    <column name="transition">transition_1_q1, port, , </column>
                    <column name="emission">emission_0_address0, port, offset, </column>
                    <column name="emission">emission_0_ce0, port, , </column>
                    <column name="emission">emission_0_q0, port, , </column>
                    <column name="emission">emission_1_address0, port, offset, </column>
                    <column name="emission">emission_1_ce0, port, , </column>
                    <column name="emission">emission_1_q0, port, , </column>
                    <column name="path">path_address0, port, offset, </column>
                    <column name="path">path_ce0, port, , </column>
                    <column name="path">path_we0, port, , </column>
                    <column name="path">path_d0, port, , </column>
                    <column name="path">path_q0, port, , </column>
                    <column name="return">ap_return, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="dir_test.tcl:14" status="valid" parentFunction="viterbi" variable="emission" isDirective="1" options="variable=emission block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:10" status="valid" parentFunction="viterbi" variable="init" isDirective="1" options="variable=init block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:6" status="valid" parentFunction="viterbi" variable="llike" isDirective="1" options="variable=llike block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:12" status="valid" parentFunction="viterbi" variable="transition" isDirective="1" options="variable=transition block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:15" status="valid" parentFunction="viterbi" variable="emission" isDirective="1" options="variable=emission block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:11" status="valid" parentFunction="viterbi" variable="init" isDirective="1" options="variable=init block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:7" status="valid" parentFunction="viterbi" variable="llike" isDirective="1" options="variable=llike block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:9" status="valid" parentFunction="viterbi" variable="obs" isDirective="1" options="variable=obs block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:16" status="valid" parentFunction="viterbi" variable="path" isDirective="1" options="variable=path block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:13" status="valid" parentFunction="viterbi" variable="transition" isDirective="1" options="variable=transition block factor=2 dim=1"/>
        <Pragma type="bind_op" location="dir_test.tcl:20" status="valid" parentFunction="viterbi" variable="curr" isDirective="1" options="variable=curr op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:25" status="valid" parentFunction="viterbi" variable="min_p" isDirective="1" options="variable=min_p op=dadd impl=fulldsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:27" status="valid" parentFunction="viterbi" variable="p" isDirective="1" options="variable=p op=dadd impl=fulldsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:19" status="valid" parentFunction="viterbi" variable="prev" isDirective="1" options="variable=prev op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:23" status="valid" parentFunction="viterbi" variable="s" isDirective="1" options="variable=s op=add impl=dsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:18" status="valid" parentFunction="viterbi" variable="t" isDirective="1" options="variable=t op=sub impl=dsp latency=-1"/>
        <Pragma type="bind_storage" location="dir_test.tcl:8" status="valid" parentFunction="viterbi" variable="llike" isDirective="1" options="variable=llike type=ram_1wnr impl=bram latency=-1"/>
        <Pragma type="loop_flatten" location="dir_test.tcl:4" status="valid" parentFunction="viterbi" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="dir_test.tcl:3" status="valid" parentFunction="viterbi" variable="" isDirective="1" options="style=stp"/>
    </PragmaReport>
</profile>

