<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="11.2" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="main.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="pinouts.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="ut_read_01.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:name="ut_write_01.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false"/>
    <property xil_pn:name="Constraints Entry" xil_pn:value="Constraints Editor"/>
    <property xil_pn:name="Device" xil_pn:value="xc2c64a"/>
    <property xil_pn:name="Device Family" xil_pn:value="CoolRunner2 CPLDs"/>
    <property xil_pn:name="Fitter Report Format" xil_pn:value="HTML"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Module|main"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/main"/>
    <property xil_pn:name="Optimization Effort" xil_pn:value="High"/>
    <property xil_pn:name="Optimization Goal" xil_pn:value="Area"/>
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Module|ut_write_01"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="cpld"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="xbr"/>
    <property xil_pn:name="Package" xil_pn:value="VQ44"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store non-default values only"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="Module|ut_write_01"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="Module|unit_test1"/>
    <property xil_pn:name="Selected Simulation Source Node" xil_pn:value="uut1"/>
    <property xil_pn:name="Simulation Run Time ISim" xil_pn:value="100 ns"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-7"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
  </properties>

  <bindings>
    <binding xil_pn:location="/main" xil_pn:name="pinouts.ucf"/>
  </bindings>

  <libraries/>

  <partitions/>

</project>
