
nock_box.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000b96  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000aa  00800060  00000b96  00000c2a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000019f  0080010a  0080010a  00000cd4  2**0
                  ALLOC
  3 .stab         00000948  00000000  00000000  00000cd4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001b0  00000000  00000000  0000161c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000e0  00000000  00000000  000017cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000440  00000000  00000000  000018ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000017e1  00000000  00000000  00001cec  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a4b  00000000  00000000  000034cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000131d  00000000  00000000  00003f18  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000350  00000000  00000000  00005238  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000007bf  00000000  00000000  00005588  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000c62  00000000  00000000  00005d47  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 0000015d  00000000  00000000  000069a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000030  00000000  00000000  00006b06  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	f3 c2       	rjmp	.+1510   	; 0x5f8 <__vector_8>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	8f c3       	rjmp	.+1822   	; 0x736 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	11 e0       	ldi	r17, 0x01	; 1
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e6 e9       	ldi	r30, 0x96	; 150
  3a:	fb e0       	ldi	r31, 0x0B	; 11
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	aa 30       	cpi	r26, 0x0A	; 10
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	12 e0       	ldi	r17, 0x02	; 2
  4a:	aa e0       	ldi	r26, 0x0A	; 10
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a9 3a       	cpi	r26, 0xA9	; 169
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	a0 d0       	rcall	.+320    	; 0x19a <main>
  5a:	9b c5       	rjmp	.+2870   	; 0xb92 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <eepromInit>:
#include <avr/eeprom.h>

//=============================================================================
void eepromInit(){

}
  5e:	08 95       	ret

00000060 <eepromWrite>:
//=============================================================================
void eepromWrite(char * data, char len, unsigned int address){
  60:	e6 2f       	mov	r30, r22
	eeprom_write_block(data, address, len);
  62:	ba 01       	movw	r22, r20
  64:	4e 2f       	mov	r20, r30
  66:	50 e0       	ldi	r21, 0x00	; 0
  68:	7e d5       	rcall	.+2812   	; 0xb66 <__eewr_block_m8>
}
  6a:	08 95       	ret

0000006c <eepromRead>:
//=============================================================================
void eepromRead(char * buffer, char len, unsigned int address){
  6c:	e6 2f       	mov	r30, r22

	eeprom_read_block(buffer, address, len);
  6e:	ba 01       	movw	r22, r20
  70:	4e 2f       	mov	r20, r30
  72:	50 e0       	ldi	r21, 0x00	; 0
  74:	68 d5       	rcall	.+2768   	; 0xb46 <__eerd_block_m8>
}
  76:	08 95       	ret

00000078 <eepromReadToMark>:
//=============================================================================
void eepromReadToMark(char * buffer, char * len, char marker, unsigned int address){
  78:	af 92       	push	r10
  7a:	bf 92       	push	r11
  7c:	cf 92       	push	r12
  7e:	df 92       	push	r13
  80:	ef 92       	push	r14
  82:	ff 92       	push	r15
  84:	0f 93       	push	r16
  86:	1f 93       	push	r17
  88:	cf 93       	push	r28
  8a:	df 93       	push	r29
  8c:	7c 01       	movw	r14, r24
  8e:	eb 01       	movw	r28, r22
  90:	c4 2e       	mov	r12, r20
  92:	59 01       	movw	r10, r18
	char i;
	for (i = 0; i < *len; i++) {
  94:	dd 24       	eor	r13, r13
  96:	11 c0       	rjmp	.+34     	; 0xba <eepromReadToMark+0x42>
		eeprom_read_block(buffer + i, address + i, len);
  98:	6d 2d       	mov	r22, r13
  9a:	70 e0       	ldi	r23, 0x00	; 0
  9c:	87 01       	movw	r16, r14
  9e:	06 0f       	add	r16, r22
  a0:	17 1f       	adc	r17, r23
  a2:	6a 0d       	add	r22, r10
  a4:	7b 1d       	adc	r23, r11
  a6:	c8 01       	movw	r24, r16
  a8:	ae 01       	movw	r20, r28
  aa:	4d d5       	rcall	.+2714   	; 0xb46 <__eerd_block_m8>
		if (buffer[i] == marker){
  ac:	f8 01       	movw	r30, r16
  ae:	80 81       	ld	r24, Z
  b0:	d3 94       	inc	r13
  b2:	8c 15       	cp	r24, r12
  b4:	11 f4       	brne	.+4      	; 0xba <eepromReadToMark+0x42>
			*len = i + 1;
  b6:	d8 82       	st	Y, r13
			return;
  b8:	03 c0       	rjmp	.+6      	; 0xc0 <eepromReadToMark+0x48>
	eeprom_read_block(buffer, address, len);
}
//=============================================================================
void eepromReadToMark(char * buffer, char * len, char marker, unsigned int address){
	char i;
	for (i = 0; i < *len; i++) {
  ba:	88 81       	ld	r24, Y
  bc:	d8 16       	cp	r13, r24
  be:	60 f3       	brcs	.-40     	; 0x98 <eepromReadToMark+0x20>
		if (buffer[i] == marker){
			*len = i + 1;
			return;
		}
	}
}
  c0:	df 91       	pop	r29
  c2:	cf 91       	pop	r28
  c4:	1f 91       	pop	r17
  c6:	0f 91       	pop	r16
  c8:	ff 90       	pop	r15
  ca:	ef 90       	pop	r14
  cc:	df 90       	pop	r13
  ce:	cf 90       	pop	r12
  d0:	bf 90       	pop	r11
  d2:	af 90       	pop	r10
  d4:	08 95       	ret

000000d6 <ledInit>:

//=============================================================================
void ledInit(){
	char i;
	for (i  = 0; i < LEDTOTAL; i++){
		UPBIT(LEDDDRPORT, led_pins[i]);	
  d6:	41 b3       	in	r20, 0x11	; 17
  d8:	20 91 60 00 	lds	r18, 0x0060
  dc:	81 e0       	ldi	r24, 0x01	; 1
  de:	90 e0       	ldi	r25, 0x00	; 0
  e0:	bc 01       	movw	r22, r24
  e2:	02 c0       	rjmp	.+4      	; 0xe8 <ledInit+0x12>
  e4:	66 0f       	add	r22, r22
  e6:	77 1f       	adc	r23, r23
  e8:	2a 95       	dec	r18
  ea:	e2 f7       	brpl	.-8      	; 0xe4 <ledInit+0xe>
  ec:	46 2b       	or	r20, r22
  ee:	41 bb       	out	0x11, r20	; 17
		DOWNBIT(LEDPORT, led_pins[i]);	
  f0:	42 b3       	in	r20, 0x12	; 18
  f2:	20 91 60 00 	lds	r18, 0x0060
  f6:	bc 01       	movw	r22, r24
  f8:	02 c0       	rjmp	.+4      	; 0xfe <ledInit+0x28>
  fa:	66 0f       	add	r22, r22
  fc:	77 1f       	adc	r23, r23
  fe:	2a 95       	dec	r18
 100:	e2 f7       	brpl	.-8      	; 0xfa <ledInit+0x24>
 102:	9b 01       	movw	r18, r22
 104:	20 95       	com	r18
 106:	24 23       	and	r18, r20
 108:	22 bb       	out	0x12, r18	; 18

//=============================================================================
void ledInit(){
	char i;
	for (i  = 0; i < LEDTOTAL; i++){
		UPBIT(LEDDDRPORT, led_pins[i]);	
 10a:	41 b3       	in	r20, 0x11	; 17
 10c:	20 91 61 00 	lds	r18, 0x0061
 110:	bc 01       	movw	r22, r24
 112:	02 c0       	rjmp	.+4      	; 0x118 <ledInit+0x42>
 114:	66 0f       	add	r22, r22
 116:	77 1f       	adc	r23, r23
 118:	2a 95       	dec	r18
 11a:	e2 f7       	brpl	.-8      	; 0x114 <ledInit+0x3e>
 11c:	46 2b       	or	r20, r22
 11e:	41 bb       	out	0x11, r20	; 17
		DOWNBIT(LEDPORT, led_pins[i]);	
 120:	22 b3       	in	r18, 0x12	; 18
 122:	30 91 61 00 	lds	r19, 0x0061
 126:	02 c0       	rjmp	.+4      	; 0x12c <ledInit+0x56>
 128:	88 0f       	add	r24, r24
 12a:	99 1f       	adc	r25, r25
 12c:	3a 95       	dec	r19
 12e:	e2 f7       	brpl	.-8      	; 0x128 <ledInit+0x52>
 130:	80 95       	com	r24
 132:	82 23       	and	r24, r18
 134:	82 bb       	out	0x12, r24	; 18
	}
}
 136:	08 95       	ret

00000138 <ledOn>:
//=============================================================================
void ledOn(char led_name){
	UPBIT(LEDDDRPORT, led_pins[led_name]);
 138:	21 b3       	in	r18, 0x11	; 17
 13a:	e8 2f       	mov	r30, r24
 13c:	f0 e0       	ldi	r31, 0x00	; 0
 13e:	e0 5a       	subi	r30, 0xA0	; 160
 140:	ff 4f       	sbci	r31, 0xFF	; 255
 142:	30 81       	ld	r19, Z
 144:	81 e0       	ldi	r24, 0x01	; 1
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	02 c0       	rjmp	.+4      	; 0x14e <ledOn+0x16>
 14a:	88 0f       	add	r24, r24
 14c:	99 1f       	adc	r25, r25
 14e:	3a 95       	dec	r19
 150:	e2 f7       	brpl	.-8      	; 0x14a <ledOn+0x12>
 152:	28 2b       	or	r18, r24
 154:	21 bb       	out	0x11, r18	; 17
}
 156:	08 95       	ret

00000158 <ledOff>:
//=============================================================================
void ledOff(char led_name){
	DOWNBIT(LEDDDRPORT, led_pins[led_name]);
 158:	21 b3       	in	r18, 0x11	; 17
 15a:	e8 2f       	mov	r30, r24
 15c:	f0 e0       	ldi	r31, 0x00	; 0
 15e:	e0 5a       	subi	r30, 0xA0	; 160
 160:	ff 4f       	sbci	r31, 0xFF	; 255
 162:	30 81       	ld	r19, Z
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	02 c0       	rjmp	.+4      	; 0x16e <ledOff+0x16>
 16a:	88 0f       	add	r24, r24
 16c:	99 1f       	adc	r25, r25
 16e:	3a 95       	dec	r19
 170:	e2 f7       	brpl	.-8      	; 0x16a <ledOff+0x12>
 172:	80 95       	com	r24
 174:	82 23       	and	r24, r18
 176:	81 bb       	out	0x11, r24	; 17
}//=============================================================================
 178:	08 95       	ret

0000017a <ledTaggle>:
void ledTaggle(char led_name){
	INVBIT(LEDDDRPORT, led_pins[led_name]);
 17a:	21 b3       	in	r18, 0x11	; 17
 17c:	e8 2f       	mov	r30, r24
 17e:	f0 e0       	ldi	r31, 0x00	; 0
 180:	e0 5a       	subi	r30, 0xA0	; 160
 182:	ff 4f       	sbci	r31, 0xFF	; 255
 184:	30 81       	ld	r19, Z
 186:	81 e0       	ldi	r24, 0x01	; 1
 188:	90 e0       	ldi	r25, 0x00	; 0
 18a:	02 c0       	rjmp	.+4      	; 0x190 <ledTaggle+0x16>
 18c:	88 0f       	add	r24, r24
 18e:	99 1f       	adc	r25, r25
 190:	3a 95       	dec	r19
 192:	e2 f7       	brpl	.-8      	; 0x18c <ledTaggle+0x12>
 194:	28 27       	eor	r18, r24
 196:	21 bb       	out	0x11, r18	; 17
}//=============================================================================
 198:	08 95       	ret

0000019a <main>:
#endif

void initMyExtIRQ();

int main(void)
{
 19a:	1f 93       	push	r17

	eepromInit();
 19c:	60 df       	rcall	.-320    	; 0x5e <eepromInit>
	timerInit();
 19e:	16 d2       	rcall	.+1068   	; 0x5cc <timerInit>



	#ifdef LOGG
	loggerInit();
 1a0:	81 d2       	rcall	.+1282   	; 0x6a4 <loggerInit>
	loggerWriteToMarker((LogMesT)"\r\r Starting program \r*", '*');
 1a2:	82 e6       	ldi	r24, 0x62	; 98
 1a4:	90 e0       	ldi	r25, 0x00	; 0
 1a6:	6a e2       	ldi	r22, 0x2A	; 42
 1a8:	bb d2       	rcall	.+1398   	; 0x720 <loggerWriteToMarker>
	#endif

	initNockMachine();
 1aa:	bf d0       	rcall	.+382    	; 0x32a <initNockMachine>
	initSendMachine();
 1ac:	d5 d0       	rcall	.+426    	; 0x358 <initSendMachine>

	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" start main\r*", '*');
 1ae:	89 e7       	ldi	r24, 0x79	; 121
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	6a e2       	ldi	r22, 0x2A	; 42
 1b4:	b5 d2       	rcall	.+1386   	; 0x720 <loggerWriteToMarker>
 1b6:	1a e0       	ldi	r17, 0x0A	; 10
	#endif

	for (char ff = 0; ff < 10; ff++){
					makeNock();
 1b8:	0b d0       	rcall	.+22     	; 0x1d0 <makeNock>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1ba:	8f e4       	ldi	r24, 0x4F	; 79
 1bc:	93 ec       	ldi	r25, 0xC3	; 195
 1be:	01 97       	sbiw	r24, 0x01	; 1
 1c0:	f1 f7       	brne	.-4      	; 0x1be <main+0x24>
 1c2:	00 c0       	rjmp	.+0      	; 0x1c4 <main+0x2a>
 1c4:	00 00       	nop
 1c6:	11 50       	subi	r17, 0x01	; 1

	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" start main\r*", '*');
	#endif

	for (char ff = 0; ff < 10; ff++){
 1c8:	b9 f7       	brne	.-18     	; 0x1b8 <main+0x1e>
					_delay_ms(200);
				}

    while(1)
    {
    	nockMachine_2();
 1ca:	41 d0       	rcall	.+130    	; 0x24e <nockMachine_2>
    	sendMachine_3();
 1cc:	cb d0       	rcall	.+406    	; 0x364 <sendMachine_3>
 1ce:	fd cf       	rjmp	.-6      	; 0x1ca <main+0x30>

000001d0 <makeNock>:
#endif

#define DEBUG

//=============================================================================
void makeNock(){
 1d0:	8a ef       	ldi	r24, 0xFA	; 250
	for(char i = 0; i < 250; i++){
		INVBIT(PORTD, 3);
 1d2:	28 e0       	ldi	r18, 0x08	; 8
 1d4:	92 b3       	in	r25, 0x12	; 18
 1d6:	92 27       	eor	r25, r18
 1d8:	92 bb       	out	0x12, r25	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1da:	94 e6       	ldi	r25, 0x64	; 100
 1dc:	9a 95       	dec	r25
 1de:	f1 f7       	brne	.-4      	; 0x1dc <makeNock+0xc>
 1e0:	81 50       	subi	r24, 0x01	; 1

#define DEBUG

//=============================================================================
void makeNock(){
	for(char i = 0; i < 250; i++){
 1e2:	c1 f7       	brne	.-16     	; 0x1d4 <makeNock+0x4>
		INVBIT(PORTD, 3);
		_delay_us(300);
	}
}
 1e4:	08 95       	ret

000001e6 <initGVals>:
//=============================================================================
volatile
Nock g_nocks[NOCK_G_NOCK_TOTAL_COUNT];
//=============================================================================
//inline
void initGVals(){
 1e6:	80 e0       	ldi	r24, 0x00	; 0
 1e8:	90 e0       	ldi	r25, 0x00	; 0
	loggerWriteToMarker((LogMesT)" initGVals() \r*", '*');
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
		g_nocks[j].count = NOCK_NO_NOCK;
 1ea:	6d e3       	ldi	r22, 0x3D	; 61
 1ec:	70 e0       	ldi	r23, 0x00	; 0
 1ee:	86 9f       	mul	r24, r22
 1f0:	a0 01       	movw	r20, r0
 1f2:	87 9f       	mul	r24, r23
 1f4:	50 0d       	add	r21, r0
 1f6:	96 9f       	mul	r25, r22
 1f8:	50 0d       	add	r21, r0
 1fa:	11 24       	eor	r1, r1
 1fc:	fa 01       	movw	r30, r20
 1fe:	e2 5b       	subi	r30, 0xB2	; 178
 200:	fe 4f       	sbci	r31, 0xFE	; 254
 202:	14 ae       	std	Z+60, r1	; 0x3c
 204:	20 e0       	ldi	r18, 0x00	; 0
 206:	30 e0       	ldi	r19, 0x00	; 0
		for (i = 0; i < NOCK_MAX_COUNT; i++){
			g_nocks[j].nock[i] = NOCK_NO_NOCK;
 208:	f9 01       	movw	r30, r18
 20a:	ee 0f       	add	r30, r30
 20c:	ff 1f       	adc	r31, r31
 20e:	e4 0f       	add	r30, r20
 210:	f5 1f       	adc	r31, r21
 212:	e2 5b       	subi	r30, 0xB2	; 178
 214:	fe 4f       	sbci	r31, 0xFE	; 254
 216:	11 82       	std	Z+1, r1	; 0x01
 218:	10 82       	st	Z, r1
 21a:	2f 5f       	subi	r18, 0xFF	; 255
 21c:	3f 4f       	sbci	r19, 0xFF	; 255
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
		g_nocks[j].count = NOCK_NO_NOCK;
		for (i = 0; i < NOCK_MAX_COUNT; i++){
 21e:	2e 31       	cpi	r18, 0x1E	; 30
 220:	31 05       	cpc	r19, r1
 222:	91 f7       	brne	.-28     	; 0x208 <initGVals+0x22>
 224:	01 96       	adiw	r24, 0x01	; 1
	#ifdef LOGG	
	loggerWriteToMarker((LogMesT)" initGVals() \r*", '*');
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
 226:	83 30       	cpi	r24, 0x03	; 3
 228:	91 05       	cpc	r25, r1
 22a:	09 f7       	brne	.-62     	; 0x1ee <initGVals+0x8>
			g_nocks[j].nock[i] = NOCK_NO_NOCK;
		}
	}
	//========================================
	for (i = 0; i < FLAG_TOTAL_COUNT; i++){
		g_flags[i] = FALSE;
 22c:	10 92 05 02 	sts	0x0205, r1
 230:	10 92 06 02 	sts	0x0206, r1
 234:	10 92 07 02 	sts	0x0207, r1
 238:	10 92 08 02 	sts	0x0208, r1
 23c:	10 92 09 02 	sts	0x0209, r1
	}
}
 240:	08 95       	ret

00000242 <changeFlag>:
//=============================================================================
void changeFlag(unsigned char name, char state){
	g_flags[(unsigned char)name] = state;
 242:	e5 e0       	ldi	r30, 0x05	; 5
 244:	f2 e0       	ldi	r31, 0x02	; 2
 246:	e8 0f       	add	r30, r24
 248:	f1 1d       	adc	r31, r1
 24a:	60 83       	st	Z, r22
}
 24c:	08 95       	ret

0000024e <nockMachine_2>:
void nockMachine_2(){
	enum {RESSET,PLAY_NOCK, TIMER_NOCK_DELAY, NEXT_LOOP, NEXT_LOOP_PAUSE};
	static char state = RESSET;
	static unsigned char nock_pos = 0;

	if (g_flags[FLAG_NEW_NOCK] == TRUE){
 24e:	80 91 07 02 	lds	r24, 0x0207
 252:	81 30       	cpi	r24, 0x01	; 1
 254:	29 f4       	brne	.+10     	; 0x260 <nockMachine_2+0x12>
		g_flags[FLAG_NEW_NOCK] = FALSE;
 256:	10 92 07 02 	sts	0x0207, r1
		state = NEXT_LOOP;
 25a:	83 e0       	ldi	r24, 0x03	; 3
 25c:	80 93 4c 01 	sts	0x014C, r24

	}



	switch (state){
 260:	80 91 4c 01 	lds	r24, 0x014C
 264:	82 30       	cpi	r24, 0x02	; 2
 266:	69 f1       	breq	.+90     	; 0x2c2 <nockMachine_2+0x74>
 268:	83 30       	cpi	r24, 0x03	; 3
 26a:	28 f4       	brcc	.+10     	; 0x276 <nockMachine_2+0x28>
 26c:	88 23       	and	r24, r24
 26e:	41 f0       	breq	.+16     	; 0x280 <nockMachine_2+0x32>
 270:	81 30       	cpi	r24, 0x01	; 1
 272:	e1 f5       	brne	.+120    	; 0x2ec <nockMachine_2+0x9e>
 274:	09 c0       	rjmp	.+18     	; 0x288 <nockMachine_2+0x3a>
 276:	83 30       	cpi	r24, 0x03	; 3
 278:	49 f1       	breq	.+82     	; 0x2cc <nockMachine_2+0x7e>
 27a:	84 30       	cpi	r24, 0x04	; 4
 27c:	b9 f5       	brne	.+110    	; 0x2ec <nockMachine_2+0x9e>
 27e:	30 c0       	rjmp	.+96     	; 0x2e0 <nockMachine_2+0x92>
		//=========================
		case RESSET:
		//=========================
			nock_pos = 0;
 280:	10 92 4b 01 	sts	0x014B, r1
			state = PLAY_NOCK;
 284:	81 e0       	ldi	r24, 0x01	; 1
 286:	29 c0       	rjmp	.+82     	; 0x2da <nockMachine_2+0x8c>
			break;
		//=========================
		case PLAY_NOCK:
		//=========================
			if (nock_pos == g_nocks[NOCK_PATTERN].count){
 288:	80 91 8a 01 	lds	r24, 0x018A
 28c:	90 91 4b 01 	lds	r25, 0x014B
 290:	98 17       	cp	r25, r24
 292:	19 f4       	brne	.+6      	; 0x29a <nockMachine_2+0x4c>
				makeNock();
 294:	9d df       	rcall	.-198    	; 0x1d0 <makeNock>
				state = NEXT_LOOP;
 296:	83 e0       	ldi	r24, 0x03	; 3
 298:	20 c0       	rjmp	.+64     	; 0x2da <nockMachine_2+0x8c>
				break;
			}
				
			makeNock();
 29a:	9a df       	rcall	.-204    	; 0x1d0 <makeNock>
			timerSet(TIMER_NOCK, 0, g_nocks[NOCK_PATTERN].nock[nock_pos++]);
 29c:	80 91 4b 01 	lds	r24, 0x014B
 2a0:	e8 2f       	mov	r30, r24
 2a2:	f0 e0       	ldi	r31, 0x00	; 0
 2a4:	ee 0f       	add	r30, r30
 2a6:	ff 1f       	adc	r31, r31
 2a8:	e2 5b       	subi	r30, 0xB2	; 178
 2aa:	fe 4f       	sbci	r31, 0xFE	; 254
 2ac:	40 81       	ld	r20, Z
 2ae:	51 81       	ldd	r21, Z+1	; 0x01
 2b0:	8f 5f       	subi	r24, 0xFF	; 255
 2b2:	80 93 4b 01 	sts	0x014B, r24
 2b6:	80 e0       	ldi	r24, 0x00	; 0
 2b8:	60 e0       	ldi	r22, 0x00	; 0
 2ba:	70 e0       	ldi	r23, 0x00	; 0
 2bc:	54 d1       	rcall	.+680    	; 0x566 <timerSet>
			state = TIMER_NOCK_DELAY;
 2be:	82 e0       	ldi	r24, 0x02	; 2
 2c0:	0c c0       	rjmp	.+24     	; 0x2da <nockMachine_2+0x8c>
			break;
		//=========================
		case TIMER_NOCK_DELAY:
		//=========================
			if (timerIsElapsed(TIMER_NOCK) == TRUE){
 2c2:	80 e0       	ldi	r24, 0x00	; 0
 2c4:	61 d1       	rcall	.+706    	; 0x588 <timerIsElapsed>
 2c6:	81 30       	cpi	r24, 0x01	; 1
 2c8:	89 f4       	brne	.+34     	; 0x2ec <nockMachine_2+0x9e>
 2ca:	07 c0       	rjmp	.+14     	; 0x2da <nockMachine_2+0x8c>
			}
			break;
		//=========================
		case NEXT_LOOP:
		//=========================
			timerSet(TIMER_NOCK, 0, TIMER_VALUE_LOOP_PAUSE_DELAY);
 2cc:	80 e0       	ldi	r24, 0x00	; 0
 2ce:	60 e0       	ldi	r22, 0x00	; 0
 2d0:	70 e0       	ldi	r23, 0x00	; 0
 2d2:	48 ee       	ldi	r20, 0xE8	; 232
 2d4:	53 e0       	ldi	r21, 0x03	; 3
 2d6:	47 d1       	rcall	.+654    	; 0x566 <timerSet>
			state = NEXT_LOOP_PAUSE;
 2d8:	84 e0       	ldi	r24, 0x04	; 4
 2da:	80 93 4c 01 	sts	0x014C, r24
			break;
 2de:	08 95       	ret
		//=========================
		case NEXT_LOOP_PAUSE:
		//=========================
			if (timerIsElapsed(TIMER_NOCK) == TRUE){
 2e0:	80 e0       	ldi	r24, 0x00	; 0
 2e2:	52 d1       	rcall	.+676    	; 0x588 <timerIsElapsed>
 2e4:	81 30       	cpi	r24, 0x01	; 1
 2e6:	11 f4       	brne	.+4      	; 0x2ec <nockMachine_2+0x9e>
				state = RESSET;
 2e8:	10 92 4c 01 	sts	0x014C, r1
 2ec:	08 95       	ret

000002ee <nockReadFromEEPROM>:
		break;
	}
}
//=======================================================================================
//inline
void nockReadFromEEPROM(Nock * nock){
 2ee:	cf 93       	push	r28
 2f0:	df 93       	push	r29
 2f2:	ec 01       	movw	r28, r24
	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" in nockReadFromEEPROM\r*", '*'); 
	#endif


	eepromRead(&(nock->count), 1, EEPROM_NOCK_START_ADDRESS);
 2f4:	cc 96       	adiw	r24, 0x3c	; 60
 2f6:	61 e0       	ldi	r22, 0x01	; 1
 2f8:	4c e0       	ldi	r20, 0x0C	; 12
 2fa:	50 e0       	ldi	r21, 0x00	; 0
 2fc:	b7 de       	rcall	.-658    	; 0x6c <eepromRead>
	if (nock->count < 0 || nock->count > NOCK_MAX_COUNT){
 2fe:	6c ad       	ldd	r22, Y+60	; 0x3c
 300:	6f 31       	cpi	r22, 0x1F	; 31
 302:	58 f0       	brcs	.+22     	; 0x31a <nockReadFromEEPROM+0x2c>
		#endif
		nock->count = 0;

		
	#ifdef DEBUG
	nock->nock[0] = 50;
 304:	82 e3       	ldi	r24, 0x32	; 50
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	99 83       	std	Y+1, r25	; 0x01
 30a:	88 83       	st	Y, r24
	nock->nock[1] = 50;
 30c:	9b 83       	std	Y+3, r25	; 0x03
 30e:	8a 83       	std	Y+2, r24	; 0x02
	nock->nock[2] = 50;
 310:	9d 83       	std	Y+5, r25	; 0x05
 312:	8c 83       	std	Y+4, r24	; 0x04

	nock->count = 3;
 314:	83 e0       	ldi	r24, 0x03	; 3
 316:	8c af       	std	Y+60, r24	; 0x3c
	return;
 318:	05 c0       	rjmp	.+10     	; 0x324 <nockReadFromEEPROM+0x36>
	#endif

		return;
	}
	eepromRead((char *)nock->nock, nock->count * 2, EEPROM_NOCK_START_ADDRESS + 1);
 31a:	66 0f       	add	r22, r22
 31c:	ce 01       	movw	r24, r28
 31e:	4d e0       	ldi	r20, 0x0D	; 13
 320:	50 e0       	ldi	r21, 0x00	; 0
 322:	a4 de       	rcall	.-696    	; 0x6c <eepromRead>
}
 324:	df 91       	pop	r29
 326:	cf 91       	pop	r28
 328:	08 95       	ret

0000032a <initNockMachine>:
//=============================================================================
void nockReadFromEEPROM(Nock * nock);
void nockWriteToEEPROM(Nock * nock);
//=============================================================================
void initNockMachine(){
	DDRD |= (1 << 3);
 32a:	8b 9a       	sbi	0x11, 3	; 17
	#ifdef LOGG	
	loggerWriteToMarker((LogMesT)" initNockMachine_0() \r*", '*');
	#endif
	initGVals();
 32c:	5c df       	rcall	.-328    	; 0x1e6 <initGVals>
	nockReadFromEEPROM(&g_nocks[NOCK_PATTERN]);
 32e:	8e e4       	ldi	r24, 0x4E	; 78
 330:	91 e0       	ldi	r25, 0x01	; 1
 332:	dd df       	rcall	.-70     	; 0x2ee <nockReadFromEEPROM>
}
 334:	08 95       	ret

00000336 <nockWriteToEEPROM>:
	}
	eepromRead((char *)nock->nock, nock->count * 2, EEPROM_NOCK_START_ADDRESS + 1);
}
//=======================================================================================
//inline
void nockWriteToEEPROM(Nock * nock){
 336:	cf 93       	push	r28
 338:	df 93       	push	r29
 33a:	ec 01       	movw	r28, r24
	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" in nockWriteToEEPROM\r*", '*'); 
	#endif
	eepromWrite(&(nock->count), 1, EEPROM_NOCK_START_ADDRESS);
 33c:	cc 96       	adiw	r24, 0x3c	; 60
 33e:	61 e0       	ldi	r22, 0x01	; 1
 340:	4c e0       	ldi	r20, 0x0C	; 12
 342:	50 e0       	ldi	r21, 0x00	; 0
 344:	8d de       	rcall	.-742    	; 0x60 <eepromWrite>
	eepromWrite((char *)nock->nock, nock->count * 2, EEPROM_NOCK_START_ADDRESS + 1);
 346:	6c ad       	ldd	r22, Y+60	; 0x3c
 348:	66 0f       	add	r22, r22
 34a:	ce 01       	movw	r24, r28
 34c:	4d e0       	ldi	r20, 0x0D	; 13
 34e:	50 e0       	ldi	r21, 0x00	; 0
 350:	87 de       	rcall	.-754    	; 0x60 <eepromWrite>
}
 352:	df 91       	pop	r29
 354:	cf 91       	pop	r28
 356:	08 95       	ret

00000358 <initSendMachine>:
char processWaitSender();
void initSendMachine();
//=======================================================================================
void initSendMachine(){
	//senderInit();
	Init_Spi();
 358:	33 d2       	rcall	.+1126   	; 0x7c0 <Init_Spi>
	RFM73_Initialize();
 35a:	d5 d2       	rcall	.+1450   	; 0x906 <RFM73_Initialize>
	RFM73_SetPower(0x03);
 35c:	83 e0       	ldi	r24, 0x03	; 3
 35e:	a3 d3       	rcall	.+1862   	; 0xaa6 <RFM73_SetPower>
	SwitchToRxMode();
 360:	a1 d2       	rcall	.+1346   	; 0x8a4 <SwitchToRxMode>
}
 362:	08 95       	ret

00000364 <sendMachine_3>:
//=======================================================================================
//inline
void sendMachine_3(){
 364:	cf 92       	push	r12
 366:	df 92       	push	r13
 368:	ef 92       	push	r14
 36a:	ff 92       	push	r15
 36c:	0f 93       	push	r16
 36e:	1f 93       	push	r17
 370:	df 93       	push	r29
 372:	cf 93       	push	r28
 374:	cd b7       	in	r28, 0x3d	; 61
 376:	de b7       	in	r29, 0x3e	; 62
 378:	27 97       	sbiw	r28, 0x07	; 7
 37a:	0f b6       	in	r0, 0x3f	; 63
 37c:	f8 94       	cli
 37e:	de bf       	out	0x3e, r29	; 62
 380:	0f be       	out	0x3f, r0	; 63
 382:	cd bf       	out	0x3d, r28	; 61
			DATAMARKERPOSITION = 0, DATAMARKER = '?',
			DATACODELENPOSITION = 1,
			DATACODEPOSION = 2		};

	#define ASKDATALEN 3
	char ASKDATA[ASKDATALEN] = "***";
 384:	de 01       	movw	r26, r28
 386:	11 96       	adiw	r26, 0x01	; 1
 388:	e7 e8       	ldi	r30, 0x87	; 135
 38a:	f0 e0       	ldi	r31, 0x00	; 0
 38c:	83 e0       	ldi	r24, 0x03	; 3
 38e:	01 90       	ld	r0, Z+
 390:	0d 92       	st	X+, r0
 392:	81 50       	subi	r24, 0x01	; 1
 394:	e1 f7       	brne	.-8      	; 0x38e <sendMachine_3+0x2a>
	#define ANSWERDATALEN 3
	char ANSWERDATA[ANSWERDATALEN] = "+++";
 396:	de 01       	movw	r26, r28
 398:	14 96       	adiw	r26, 0x04	; 4
 39a:	eb e8       	ldi	r30, 0x8B	; 139
 39c:	f0 e0       	ldi	r31, 0x00	; 0
 39e:	83 e0       	ldi	r24, 0x03	; 3
 3a0:	01 90       	ld	r0, Z+
 3a2:	0d 92       	st	X+, r0
 3a4:	81 50       	subi	r24, 0x01	; 1
 3a6:	e1 f7       	brne	.-8      	; 0x3a0 <sendMachine_3+0x3c>


	enum {INITWAITNEWCODE, WAITDOOR, ANSWERDOOR, WAITCODE};
	static char state = INITWAITNEWCODE;

	switch (state){
 3a8:	80 91 0a 01 	lds	r24, 0x010A
 3ac:	81 30       	cpi	r24, 0x01	; 1
 3ae:	59 f0       	breq	.+22     	; 0x3c6 <sendMachine_3+0x62>
 3b0:	81 30       	cpi	r24, 0x01	; 1
 3b2:	30 f0       	brcs	.+12     	; 0x3c0 <sendMachine_3+0x5c>
 3b4:	82 30       	cpi	r24, 0x02	; 2
 3b6:	a9 f1       	breq	.+106    	; 0x422 <sendMachine_3+0xbe>
 3b8:	83 30       	cpi	r24, 0x03	; 3
 3ba:	09 f0       	breq	.+2      	; 0x3be <sendMachine_3+0x5a>
 3bc:	ba c0       	rjmp	.+372    	; 0x532 <__stack+0xd3>
 3be:	42 c0       	rjmp	.+132    	; 0x444 <sendMachine_3+0xe0>
		//========================
			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" INITWAITNEWCODE\r*", '*'); 
			#endif

			SwitchToRxMode();
 3c0:	71 d2       	rcall	.+1250   	; 0x8a4 <SwitchToRxMode>
			state = WAITDOOR;
 3c2:	81 e0       	ldi	r24, 0x01	; 1
 3c4:	26 c0       	rjmp	.+76     	; 0x412 <sendMachine_3+0xae>
			timerSet(TIMER_RADIO_WAIT, 0, 50);
			break;
		//========================
		case WAITDOOR:{
		//========================
			if (timerIsElapsed(TIMER_RADIO_WAIT) == FALSE)
 3c6:	83 e0       	ldi	r24, 0x03	; 3
 3c8:	df d0       	rcall	.+446    	; 0x588 <timerIsElapsed>
 3ca:	88 23       	and	r24, r24
 3cc:	09 f4       	brne	.+2      	; 0x3d0 <sendMachine_3+0x6c>
 3ce:	b1 c0       	rjmp	.+354    	; 0x532 <__stack+0xd3>
				break;

			int len = Receive_Packet(data, DATAMAXLEN);
 3d0:	8b e0       	ldi	r24, 0x0B	; 11
 3d2:	91 e0       	ldi	r25, 0x01	; 1
 3d4:	60 e4       	ldi	r22, 0x40	; 64
 3d6:	91 d3       	rcall	.+1826   	; 0xafa <Receive_Packet>
			if (len > 0){
 3d8:	88 23       	and	r24, r24
 3da:	e9 f0       	breq	.+58     	; 0x416 <sendMachine_3+0xb2>
 3dc:	00 e0       	ldi	r16, 0x00	; 0
				loggerWrite(data, len);
				loggerWrite("\r", 1);
				#endif

				for (char ff = 0; ff < 10; ff++){
					makeNock();
 3de:	f8 de       	rcall	.-528    	; 0x1d0 <makeNock>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3e0:	8f e4       	ldi	r24, 0x4F	; 79
 3e2:	93 ec       	ldi	r25, 0xC3	; 195
 3e4:	01 97       	sbiw	r24, 0x01	; 1
 3e6:	f1 f7       	brne	.-4      	; 0x3e4 <sendMachine_3+0x80>
 3e8:	00 c0       	rjmp	.+0      	; 0x3ea <sendMachine_3+0x86>
 3ea:	00 00       	nop
				loggerWriteToMarker((LogMesT)" get some data*", '*'); 
				loggerWrite(data, len);
				loggerWrite("\r", 1);
				#endif

				for (char ff = 0; ff < 10; ff++){
 3ec:	0f 5f       	subi	r16, 0xFF	; 255
 3ee:	0a 30       	cpi	r16, 0x0A	; 10
 3f0:	b1 f7       	brne	.-20     	; 0x3de <sendMachine_3+0x7a>
					makeNock();
					_delay_ms(200);
				}

				for (char i = 0; i < ASKDATALEN; i++)
					if (data[i] != ASKDATA[i]){
 3f2:	90 91 0b 01 	lds	r25, 0x010B
 3f6:	89 81       	ldd	r24, Y+1	; 0x01
 3f8:	98 17       	cp	r25, r24
 3fa:	69 f4       	brne	.+26     	; 0x416 <sendMachine_3+0xb2>
 3fc:	90 91 0c 01 	lds	r25, 0x010C
 400:	8a 81       	ldd	r24, Y+2	; 0x02
 402:	98 17       	cp	r25, r24
 404:	41 f4       	brne	.+16     	; 0x416 <sendMachine_3+0xb2>
 406:	90 91 0d 01 	lds	r25, 0x010D
 40a:	8b 81       	ldd	r24, Y+3	; 0x03
 40c:	98 17       	cp	r25, r24
 40e:	19 f4       	brne	.+6      	; 0x416 <sendMachine_3+0xb2>
						timerSet(TIMER_RADIO_WAIT, 0, 50);
						return;
					}

				state = ANSWERDOOR;
 410:	82 e0       	ldi	r24, 0x02	; 2
 412:	80 93 0a 01 	sts	0x010A, r24
			}
			timerSet(TIMER_RADIO_WAIT, 0, 50);
 416:	83 e0       	ldi	r24, 0x03	; 3
 418:	60 e0       	ldi	r22, 0x00	; 0
 41a:	70 e0       	ldi	r23, 0x00	; 0
 41c:	42 e3       	ldi	r20, 0x32	; 50
 41e:	50 e0       	ldi	r21, 0x00	; 0
 420:	0f c0       	rjmp	.+30     	; 0x440 <sendMachine_3+0xdc>

			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" ANSWERDOOR\r*", '*'); 
			#endif

			SwitchToTxMode();
 422:	51 d2       	rcall	.+1186   	; 0x8c6 <SwitchToTxMode>

			Send_Packet(W_TX_PAYLOAD_NOACK_CMD,ANSWERDATA, ANSWERDATALEN );
 424:	80 eb       	ldi	r24, 0xB0	; 176
 426:	be 01       	movw	r22, r28
 428:	6c 5f       	subi	r22, 0xFC	; 252
 42a:	7f 4f       	sbci	r23, 0xFF	; 255
 42c:	43 e0       	ldi	r20, 0x03	; 3
 42e:	43 d3       	rcall	.+1670   	; 0xab6 <Send_Packet>

			SwitchToRxMode();
 430:	39 d2       	rcall	.+1138   	; 0x8a4 <SwitchToRxMode>

			state = WAITCODE;
 432:	83 e0       	ldi	r24, 0x03	; 3
 434:	80 93 0a 01 	sts	0x010A, r24

			timerSet(TIMER_RADIO_WAIT, 0, 150);
 438:	60 e0       	ldi	r22, 0x00	; 0
 43a:	70 e0       	ldi	r23, 0x00	; 0
 43c:	46 e9       	ldi	r20, 0x96	; 150
 43e:	50 e0       	ldi	r21, 0x00	; 0
 440:	92 d0       	rcall	.+292    	; 0x566 <timerSet>

			break;
 442:	77 c0       	rjmp	.+238    	; 0x532 <__stack+0xd3>
		//========================
		case WAITCODE:{
		//========================
			if (timerIsElapsed(TIMER_RADIO_WAIT) == FALSE)
 444:	83 e0       	ldi	r24, 0x03	; 3
 446:	a0 d0       	rcall	.+320    	; 0x588 <timerIsElapsed>
 448:	88 23       	and	r24, r24
 44a:	09 f4       	brne	.+2      	; 0x44e <sendMachine_3+0xea>
 44c:	72 c0       	rjmp	.+228    	; 0x532 <__stack+0xd3>
				break;

			timerSet(TIMER_RADIO_WAIT, 0, 150);
 44e:	83 e0       	ldi	r24, 0x03	; 3
 450:	60 e0       	ldi	r22, 0x00	; 0
 452:	70 e0       	ldi	r23, 0x00	; 0
 454:	46 e9       	ldi	r20, 0x96	; 150
 456:	50 e0       	ldi	r21, 0x00	; 0
 458:	86 d0       	rcall	.+268    	; 0x566 <timerSet>

			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" WAITCODE\r*", '*'); 
			#endif

			int len = Receive_Packet(data, DATAMAXLEN);
 45a:	8b e0       	ldi	r24, 0x0B	; 11
 45c:	91 e0       	ldi	r25, 0x01	; 1
 45e:	60 e4       	ldi	r22, 0x40	; 64
 460:	4c d3       	rcall	.+1688   	; 0xafa <Receive_Packet>
 462:	08 2f       	mov	r16, r24
 464:	10 e0       	ldi	r17, 0x00	; 0
			if (len > 0){
 466:	01 15       	cp	r16, r1
 468:	11 05       	cpc	r17, r1
 46a:	09 f4       	brne	.+2      	; 0x46e <__stack+0xf>
 46c:	62 c0       	rjmp	.+196    	; 0x532 <__stack+0xd3>
 46e:	dd 24       	eor	r13, r13
 470:	09 c0       	rjmp	.+18     	; 0x484 <__stack+0x25>
				loggerWrite("\r",1);
				#endif

				char pos = 0;
				for (pos = 0; pos < len; pos++){
					if (data[pos] == DATAMARKER){
 472:	f7 01       	movw	r30, r14
 474:	e5 5f       	subi	r30, 0xF5	; 245
 476:	fe 4f       	sbci	r31, 0xFE	; 254
 478:	80 81       	ld	r24, Z
 47a:	8f 33       	cpi	r24, 0x3F	; 63
 47c:	11 f4       	brne	.+4      	; 0x482 <__stack+0x23>
			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" WAITCODE\r*", '*'); 
			#endif

			int len = Receive_Packet(data, DATAMAXLEN);
			if (len > 0){
 47e:	80 e0       	ldi	r24, 0x00	; 0
 480:	07 c0       	rjmp	.+14     	; 0x490 <__stack+0x31>
				loggerWrite(data, len);
				loggerWrite("\r",1);
				#endif

				char pos = 0;
				for (pos = 0; pos < len; pos++){
 482:	d3 94       	inc	r13
 484:	ed 2c       	mov	r14, r13
 486:	ff 24       	eor	r15, r15
 488:	e0 16       	cp	r14, r16
 48a:	f1 06       	cpc	r15, r17
 48c:	94 f3       	brlt	.-28     	; 0x472 <__stack+0x13>
 48e:	f7 cf       	rjmp	.-18     	; 0x47e <__stack+0x1f>
						break;
					}
				}

				for (char ff = 0; ff < 10; ff++){
					makeNock();
 490:	8f 83       	std	Y+7, r24	; 0x07
 492:	9e de       	rcall	.-708    	; 0x1d0 <makeNock>
 494:	af e4       	ldi	r26, 0x4F	; 79
 496:	b3 ec       	ldi	r27, 0xC3	; 195
 498:	11 97       	sbiw	r26, 0x01	; 1
 49a:	f1 f7       	brne	.-4      	; 0x498 <__stack+0x39>
 49c:	00 c0       	rjmp	.+0      	; 0x49e <__stack+0x3f>
 49e:	00 00       	nop
					if (data[pos] == DATAMARKER){
						break;
					}
				}

				for (char ff = 0; ff < 10; ff++){
 4a0:	8f 81       	ldd	r24, Y+7	; 0x07
 4a2:	8f 5f       	subi	r24, 0xFF	; 255
 4a4:	8a 30       	cpi	r24, 0x0A	; 10
 4a6:	a1 f7       	brne	.-24     	; 0x490 <__stack+0x31>
 4a8:	8f e9       	ldi	r24, 0x9F	; 159
 4aa:	96 e8       	ldi	r25, 0x86	; 134
 4ac:	a1 e0       	ldi	r26, 0x01	; 1
 4ae:	81 50       	subi	r24, 0x01	; 1
 4b0:	90 40       	sbci	r25, 0x00	; 0
 4b2:	a0 40       	sbci	r26, 0x00	; 0
 4b4:	e1 f7       	brne	.-8      	; 0x4ae <__stack+0x4f>
 4b6:	00 c0       	rjmp	.+0      	; 0x4b8 <__stack+0x59>
 4b8:	00 00       	nop
 4ba:	8a e0       	ldi	r24, 0x0A	; 10
 4bc:	c8 2e       	mov	r12, r24
					makeNock();
					_delay_ms(200);
				}
				_delay_ms(500);
				for (char ff = 0; ff < 10; ff++){
					makeNock();
 4be:	88 de       	rcall	.-752    	; 0x1d0 <makeNock>
 4c0:	af e4       	ldi	r26, 0x4F	; 79
 4c2:	b3 ec       	ldi	r27, 0xC3	; 195
 4c4:	11 97       	sbiw	r26, 0x01	; 1
 4c6:	f1 f7       	brne	.-4      	; 0x4c4 <__stack+0x65>
 4c8:	00 c0       	rjmp	.+0      	; 0x4ca <__stack+0x6b>
 4ca:	00 00       	nop
 4cc:	ca 94       	dec	r12
				for (char ff = 0; ff < 10; ff++){
					makeNock();
					_delay_ms(200);
				}
				_delay_ms(500);
				for (char ff = 0; ff < 10; ff++){
 4ce:	b9 f7       	brne	.-18     	; 0x4be <__stack+0x5f>
					makeNock();
					_delay_ms(200);
				}

				if (pos >= len) // no owr data
 4d0:	e0 16       	cp	r14, r16
 4d2:	f1 06       	cpc	r15, r17
 4d4:	74 f5       	brge	.+92     	; 0x532 <__stack+0xd3>
					break;
				pos++;
 4d6:	d3 94       	inc	r13
				char count = data[pos++];// - 48; //debug
 4d8:	ed 2d       	mov	r30, r13
 4da:	f0 e0       	ldi	r31, 0x00	; 0
 4dc:	e5 5f       	subi	r30, 0xF5	; 245
 4de:	fe 4f       	sbci	r31, 0xFE	; 254
 4e0:	40 81       	ld	r20, Z
 4e2:	d3 94       	inc	r13
				loggerWrite(&ch, 1); 
				loggerWrite("\r", 1);
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
 4e4:	40 93 c7 01 	sts	0x01C7, r20
				unsigned char i;
				for (i = 0; i < count; i++){
 4e8:	80 e0       	ldi	r24, 0x00	; 0
 4ea:	90 e0       	ldi	r25, 0x00	; 0
 4ec:	0f c0       	rjmp	.+30     	; 0x50c <__stack+0xad>
					g_nocks[NOCK_CURRENT].nock[i] = data[pos++];
 4ee:	ed 2d       	mov	r30, r13
 4f0:	f0 e0       	ldi	r31, 0x00	; 0
 4f2:	e5 5f       	subi	r30, 0xF5	; 245
 4f4:	fe 4f       	sbci	r31, 0xFE	; 254
 4f6:	20 81       	ld	r18, Z
 4f8:	30 e0       	ldi	r19, 0x00	; 0
 4fa:	fc 01       	movw	r30, r24
 4fc:	ee 0f       	add	r30, r30
 4fe:	ff 1f       	adc	r31, r31
 500:	e5 57       	subi	r30, 0x75	; 117
 502:	fe 4f       	sbci	r31, 0xFE	; 254
 504:	31 83       	std	Z+1, r19	; 0x01
 506:	20 83       	st	Z, r18
 508:	d3 94       	inc	r13
 50a:	01 96       	adiw	r24, 0x01	; 1
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
				unsigned char i;
				for (i = 0; i < count; i++){
 50c:	84 17       	cp	r24, r20
 50e:	78 f3       	brcs	.-34     	; 0x4ee <__stack+0x8f>
				loggerWrite(data, len);
				loggerWrite("\r",1);
				#endif


				g_flags[FLAG_NEW_NOCK] = TRUE;
 510:	81 e0       	ldi	r24, 0x01	; 1
 512:	80 93 07 02 	sts	0x0207, r24
				nockWriteToEEPROM(&g_nocks[NOCK_CURRENT]);
 516:	8b e8       	ldi	r24, 0x8B	; 139
 518:	91 e0       	ldi	r25, 0x01	; 1
 51a:	0d df       	rcall	.-486    	; 0x336 <nockWriteToEEPROM>
				g_nocks[NOCK_PATTERN] = g_nocks[NOCK_CURRENT];
 51c:	ee e4       	ldi	r30, 0x4E	; 78
 51e:	f1 e0       	ldi	r31, 0x01	; 1
 520:	df 01       	movw	r26, r30
 522:	dd 96       	adiw	r26, 0x3d	; 61
 524:	8d e3       	ldi	r24, 0x3D	; 61
 526:	0d 90       	ld	r0, X+
 528:	01 92       	st	Z+, r0
 52a:	81 50       	subi	r24, 0x01	; 1
 52c:	e1 f7       	brne	.-8      	; 0x526 <__stack+0xc7>
				state = INITWAITNEWCODE;
 52e:	10 92 0a 01 	sts	0x010A, r1
			}break;
		//========================
		default: break;
		//========================
	}
}
 532:	27 96       	adiw	r28, 0x07	; 7
 534:	0f b6       	in	r0, 0x3f	; 63
 536:	f8 94       	cli
 538:	de bf       	out	0x3e, r29	; 62
 53a:	0f be       	out	0x3f, r0	; 63
 53c:	cd bf       	out	0x3d, r28	; 61
 53e:	cf 91       	pop	r28
 540:	df 91       	pop	r29
 542:	1f 91       	pop	r17
 544:	0f 91       	pop	r16
 546:	ff 90       	pop	r15
 548:	ef 90       	pop	r14
 54a:	df 90       	pop	r13
 54c:	cf 90       	pop	r12
 54e:	08 95       	ret

00000550 <initHardWareTimer>:
//      HARDWARE      HARDWARE      HARDWARE      HARDWARE      HARDWARE
//=============================================================================
//=============================================================================
void initHardWareTimer()
{
    TCNT1 = 65536-1;        
 550:	8f ef       	ldi	r24, 0xFF	; 255
 552:	9f ef       	ldi	r25, 0xFF	; 255
 554:	9d bd       	out	0x2d, r25	; 45
 556:	8c bd       	out	0x2c, r24	; 44
    TCCR1B = (1<<CS12 | 1<<CS10);
 558:	85 e0       	ldi	r24, 0x05	; 5
 55a:	8e bd       	out	0x2e, r24	; 46
    TIMSK |= (1<<TOIE1);
 55c:	89 b7       	in	r24, 0x39	; 57
 55e:	84 60       	ori	r24, 0x04	; 4
 560:	89 bf       	out	0x39, r24	; 57
 	sei();
 562:	78 94       	sei
}
 564:	08 95       	ret

00000566 <timerSet>:
//=============================================================================
volatile
SoftTimer g_timer[TIMER_TOTAL_COUNT];
//=============================================================================
void timerSet(char timer_name, unsigned int start_value, unsigned int stop_value){
	g_timer[timer_name].counter = start_value;
 566:	90 e0       	ldi	r25, 0x00	; 0
 568:	fc 01       	movw	r30, r24
 56a:	ee 0f       	add	r30, r30
 56c:	ff 1f       	adc	r31, r31
 56e:	ee 0f       	add	r30, r30
 570:	ff 1f       	adc	r31, r31
 572:	e8 0f       	add	r30, r24
 574:	f9 1f       	adc	r31, r25
 576:	e6 5f       	subi	r30, 0xF6	; 246
 578:	fd 4f       	sbci	r31, 0xFD	; 253
 57a:	71 83       	std	Z+1, r23	; 0x01
 57c:	60 83       	st	Z, r22
	g_timer[timer_name].threshold = stop_value;
 57e:	53 83       	std	Z+3, r21	; 0x03
 580:	42 83       	std	Z+2, r20	; 0x02
	g_timer[timer_name].state = TIMER_STATE_IN_RUN;
 582:	81 e0       	ldi	r24, 0x01	; 1
 584:	84 83       	std	Z+4, r24	; 0x04
}
 586:	08 95       	ret

00000588 <timerIsElapsed>:
//=============================================================================
char timerIsElapsed(char timer_name){
	if ((g_timer[timer_name].state & TIMER_STATE_ELAPSED) > 0){
 588:	90 e0       	ldi	r25, 0x00	; 0
 58a:	fc 01       	movw	r30, r24
 58c:	ee 0f       	add	r30, r30
 58e:	ff 1f       	adc	r31, r31
 590:	ee 0f       	add	r30, r30
 592:	ff 1f       	adc	r31, r31
 594:	e8 0f       	add	r30, r24
 596:	f9 1f       	adc	r31, r25
 598:	e6 5f       	subi	r30, 0xF6	; 246
 59a:	fd 4f       	sbci	r31, 0xFD	; 253
 59c:	84 81       	ldd	r24, Z+4	; 0x04
 59e:	81 ff       	sbrs	r24, 1
 5a0:	05 c0       	rjmp	.+10     	; 0x5ac <timerIsElapsed+0x24>
		g_timer[timer_name].state &= ~TIMER_STATE_ELAPSED;
 5a2:	84 81       	ldd	r24, Z+4	; 0x04
 5a4:	8d 7f       	andi	r24, 0xFD	; 253
 5a6:	84 83       	std	Z+4, r24	; 0x04
		return TRUE;
 5a8:	81 e0       	ldi	r24, 0x01	; 1
 5aa:	08 95       	ret
	}
	return FALSE;
 5ac:	80 e0       	ldi	r24, 0x00	; 0
}
 5ae:	08 95       	ret

000005b0 <timerGetCurrent>:
//=============================================================================
unsigned int timerGetCurrent(char timer_name){
	return g_timer[timer_name].counter;
 5b0:	90 e0       	ldi	r25, 0x00	; 0
 5b2:	fc 01       	movw	r30, r24
 5b4:	ee 0f       	add	r30, r30
 5b6:	ff 1f       	adc	r31, r31
 5b8:	ee 0f       	add	r30, r30
 5ba:	ff 1f       	adc	r31, r31
 5bc:	e8 0f       	add	r30, r24
 5be:	f9 1f       	adc	r31, r25
 5c0:	e6 5f       	subi	r30, 0xF6	; 246
 5c2:	fd 4f       	sbci	r31, 0xFD	; 253
 5c4:	20 81       	ld	r18, Z
 5c6:	31 81       	ldd	r19, Z+1	; 0x01
}
 5c8:	c9 01       	movw	r24, r18
 5ca:	08 95       	ret

000005cc <timerInit>:
//=============================================================================
void timerInit(){
 5cc:	80 e0       	ldi	r24, 0x00	; 0
 5ce:	90 e0       	ldi	r25, 0x00	; 0
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
		g_timer[i].counter = 0;
 5d0:	fc 01       	movw	r30, r24
 5d2:	ee 0f       	add	r30, r30
 5d4:	ff 1f       	adc	r31, r31
 5d6:	ee 0f       	add	r30, r30
 5d8:	ff 1f       	adc	r31, r31
 5da:	e8 0f       	add	r30, r24
 5dc:	f9 1f       	adc	r31, r25
 5de:	e6 5f       	subi	r30, 0xF6	; 246
 5e0:	fd 4f       	sbci	r31, 0xFD	; 253
 5e2:	11 82       	std	Z+1, r1	; 0x01
 5e4:	10 82       	st	Z, r1
		g_timer[i].threshold = 0;
 5e6:	13 82       	std	Z+3, r1	; 0x03
 5e8:	12 82       	std	Z+2, r1	; 0x02
		g_timer[i].state = 0;
 5ea:	14 82       	std	Z+4, r1	; 0x04
 5ec:	01 96       	adiw	r24, 0x01	; 1
	return g_timer[timer_name].counter;
}
//=============================================================================
void timerInit(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
 5ee:	86 30       	cpi	r24, 0x06	; 6
 5f0:	91 05       	cpc	r25, r1
 5f2:	71 f7       	brne	.-36     	; 0x5d0 <timerInit+0x4>
		g_timer[i].counter = 0;
		g_timer[i].threshold = 0;
		g_timer[i].state = 0;
	}

	initHardWareTimer();
 5f4:	ad df       	rcall	.-166    	; 0x550 <initHardWareTimer>
}
 5f6:	08 95       	ret

000005f8 <__vector_8>:
    TIMSK |= (1<<TOIE1);
 	sei();
}
//=============================================================================
ISR (TIMER1_OVF_vect)
{
 5f8:	1f 92       	push	r1
 5fa:	0f 92       	push	r0
 5fc:	0f b6       	in	r0, 0x3f	; 63
 5fe:	0f 92       	push	r0
 600:	11 24       	eor	r1, r1
 602:	2f 93       	push	r18
 604:	3f 93       	push	r19
 606:	4f 93       	push	r20
 608:	5f 93       	push	r21
 60a:	6f 93       	push	r22
 60c:	7f 93       	push	r23
 60e:	8f 93       	push	r24
 610:	9f 93       	push	r25
 612:	ef 93       	push	r30
 614:	ff 93       	push	r31
 616:	80 e0       	ldi	r24, 0x00	; 0
 618:	90 e0       	ldi	r25, 0x00	; 0
}
//=============================================================================
inline inIRQTimer(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
		if ( (g_timer[i].state & TIMER_STATE_IN_RUN) > 0){
 61a:	fc 01       	movw	r30, r24
 61c:	ee 0f       	add	r30, r30
 61e:	ff 1f       	adc	r31, r31
 620:	ee 0f       	add	r30, r30
 622:	ff 1f       	adc	r31, r31
 624:	e8 0f       	add	r30, r24
 626:	f9 1f       	adc	r31, r25
 628:	e6 5f       	subi	r30, 0xF6	; 246
 62a:	fd 4f       	sbci	r31, 0xFD	; 253
 62c:	24 81       	ldd	r18, Z+4	; 0x04
 62e:	20 ff       	sbrs	r18, 0
 630:	12 c0       	rjmp	.+36     	; 0x656 <__vector_8+0x5e>
			if (g_timer[i].counter++ >= g_timer[i].threshold){
 632:	20 81       	ld	r18, Z
 634:	31 81       	ldd	r19, Z+1	; 0x01
 636:	42 81       	ldd	r20, Z+2	; 0x02
 638:	53 81       	ldd	r21, Z+3	; 0x03
 63a:	b9 01       	movw	r22, r18
 63c:	6f 5f       	subi	r22, 0xFF	; 255
 63e:	7f 4f       	sbci	r23, 0xFF	; 255
 640:	71 83       	std	Z+1, r23	; 0x01
 642:	60 83       	st	Z, r22
 644:	24 17       	cp	r18, r20
 646:	35 07       	cpc	r19, r21
 648:	30 f0       	brcs	.+12     	; 0x656 <__vector_8+0x5e>
				g_timer[i].state &=	~TIMER_STATE_IN_RUN;
 64a:	24 81       	ldd	r18, Z+4	; 0x04
 64c:	2e 7f       	andi	r18, 0xFE	; 254
 64e:	24 83       	std	Z+4, r18	; 0x04
				g_timer[i].state |= TIMER_STATE_ELAPSED;
 650:	24 81       	ldd	r18, Z+4	; 0x04
 652:	22 60       	ori	r18, 0x02	; 2
 654:	24 83       	std	Z+4, r18	; 0x04
 656:	01 96       	adiw	r24, 0x01	; 1
	initHardWareTimer();
}
//=============================================================================
inline inIRQTimer(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
 658:	86 30       	cpi	r24, 0x06	; 6
 65a:	91 05       	cpc	r25, r1
 65c:	f1 f6       	brne	.-68     	; 0x61a <__vector_8+0x22>
//=============================================================================
ISR (TIMER1_OVF_vect)
{
    inIRQTimer();
	// run timer
	TCNT1 = 65536 - 10; //  31220;
 65e:	86 ef       	ldi	r24, 0xF6	; 246
 660:	9f ef       	ldi	r25, 0xFF	; 255
 662:	9d bd       	out	0x2d, r25	; 45
 664:	8c bd       	out	0x2c, r24	; 44
    TCCR1B = (1<<CS12 | 1<<CS10);
 666:	85 e0       	ldi	r24, 0x05	; 5
 668:	8e bd       	out	0x2e, r24	; 46
    TIMSK |= (1<<TOIE1);
 66a:	89 b7       	in	r24, 0x39	; 57
 66c:	84 60       	ori	r24, 0x04	; 4
 66e:	89 bf       	out	0x39, r24	; 57


}
 670:	ff 91       	pop	r31
 672:	ef 91       	pop	r30
 674:	9f 91       	pop	r25
 676:	8f 91       	pop	r24
 678:	7f 91       	pop	r23
 67a:	6f 91       	pop	r22
 67c:	5f 91       	pop	r21
 67e:	4f 91       	pop	r20
 680:	3f 91       	pop	r19
 682:	2f 91       	pop	r18
 684:	0f 90       	pop	r0
 686:	0f be       	out	0x3f, r0	; 63
 688:	0f 90       	pop	r0
 68a:	1f 90       	pop	r1
 68c:	18 95       	reti

0000068e <GPIO_Configuration>:

}
//=============================================================================
void GPIO_Configuration(void)
{
	UPBIT(DDRD, 1); // Tx
 68e:	89 9a       	sbi	0x11, 1	; 17

}
 690:	08 95       	ret

00000692 <USART_Configuration>:
// whith interrupt

	#define USART_BAUDRATE 9600
	#define BAUD_PRESCALE (((F_CPU / (USART_BAUDRATE * 16UL))) - 1)

	UCSRB = ( 1 << TXEN ) | ( 1 << RXEN ) | (1 << RXCIE ); // rx enable, tx enable, rx_interrupt enable
 692:	88 e9       	ldi	r24, 0x98	; 152
 694:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1 << URSEL) | (1 << UCSZ0) | (1 << UCSZ1); // Use 8-bit character sizes
 696:	86 e8       	ldi	r24, 0x86	; 134
 698:	80 bd       	out	0x20, r24	; 32

	UBRRH = 0;//(BAUD_PRESCALE >> 8); // Load upper 8-bits of the baud rate value into the high byte of the UBRR register
 69a:	10 bc       	out	0x20, r1	; 32
	UBRRL = 50;//BAUD_PRESCALE; // Load lower 8-bits of the baud rate value into the low byte of the UBRR register
 69c:	82 e3       	ldi	r24, 0x32	; 50
 69e:	89 b9       	out	0x09, r24	; 9




sei();
 6a0:	78 94       	sei

}
 6a2:	08 95       	ret

000006a4 <loggerInit>:
void USART_Configuration(void);
unsigned char getData(char * buffer, unsigned char buf_len);
//=============================================================================
inline void usart_init(void)
{
	    GPIO_Configuration();
 6a4:	f4 df       	rcall	.-24     	; 0x68e <GPIO_Configuration>

	    USART_Configuration();
 6a6:	f5 df       	rcall	.-22     	; 0x692 <USART_Configuration>
//      PUBLICK      FUNCTIONS      PUBLICK      FUNCTIONS      PUBLICK     
//=============================================================================
//=============================================================================
void loggerInit(){
	usart_init();
}
 6a8:	08 95       	ret

000006aa <loggerWrite>:
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
	}
	loggerWrite(bit,8);
}
//=============================================================================
void loggerWrite(const unsigned char *message, char count){
 6aa:	fc 01       	movw	r30, r24
    while(count--)
 6ac:	05 c0       	rjmp	.+10     	; 0x6b8 <loggerWrite+0xe>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
 6ae:	5d 9b       	sbis	0x0b, 5	; 11
 6b0:	fe cf       	rjmp	.-4      	; 0x6ae <loggerWrite+0x4>
        UDR=*message++;
 6b2:	81 91       	ld	r24, Z+
 6b4:	8c b9       	out	0x0c, r24	; 12
 6b6:	61 50       	subi	r22, 0x01	; 1
	}
	loggerWrite(bit,8);
}
//=============================================================================
void loggerWrite(const unsigned char *message, char count){
    while(count--)
 6b8:	66 23       	and	r22, r22
 6ba:	c9 f7       	brne	.-14     	; 0x6ae <loggerWrite+0x4>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
 6bc:	08 95       	ret

000006be <loggerWriteByteInBit>:
//=============================================================================
void loggerInit(){
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
 6be:	df 93       	push	r29
 6c0:	cf 93       	push	r28
 6c2:	cd b7       	in	r28, 0x3d	; 61
 6c4:	de b7       	in	r29, 0x3e	; 62
 6c6:	28 97       	sbiw	r28, 0x08	; 8
 6c8:	0f b6       	in	r0, 0x3f	; 63
 6ca:	f8 94       	cli
 6cc:	de bf       	out	0x3e, r29	; 62
 6ce:	0f be       	out	0x3f, r0	; 63
 6d0:	cd bf       	out	0x3d, r28	; 61
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
 6d2:	fe 01       	movw	r30, r28
 6d4:	31 96       	adiw	r30, 0x01	; 1
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
 6d6:	67 e0       	ldi	r22, 0x07	; 7
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
 6d8:	21 e0       	ldi	r18, 0x01	; 1
 6da:	30 e0       	ldi	r19, 0x00	; 0
 6dc:	90 e0       	ldi	r25, 0x00	; 0
 6de:	a9 01       	movw	r20, r18
 6e0:	06 2e       	mov	r0, r22
 6e2:	02 c0       	rjmp	.+4      	; 0x6e8 <loggerWriteByteInBit+0x2a>
 6e4:	44 0f       	add	r20, r20
 6e6:	55 1f       	adc	r21, r21
 6e8:	0a 94       	dec	r0
 6ea:	e2 f7       	brpl	.-8      	; 0x6e4 <loggerWriteByteInBit+0x26>
 6ec:	48 23       	and	r20, r24
 6ee:	59 23       	and	r21, r25
 6f0:	14 16       	cp	r1, r20
 6f2:	15 06       	cpc	r1, r21
 6f4:	14 f4       	brge	.+4      	; 0x6fa <loggerWriteByteInBit+0x3c>
 6f6:	41 e3       	ldi	r20, 0x31	; 49
 6f8:	01 c0       	rjmp	.+2      	; 0x6fc <loggerWriteByteInBit+0x3e>
 6fa:	40 e3       	ldi	r20, 0x30	; 48
 6fc:	41 93       	st	Z+, r20
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
 6fe:	66 23       	and	r22, r22
 700:	11 f0       	breq	.+4      	; 0x706 <loggerWriteByteInBit+0x48>
 702:	61 50       	subi	r22, 0x01	; 1
 704:	ec cf       	rjmp	.-40     	; 0x6de <loggerWriteByteInBit+0x20>
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
	}
	loggerWrite(bit,8);
 706:	ce 01       	movw	r24, r28
 708:	01 96       	adiw	r24, 0x01	; 1
 70a:	68 e0       	ldi	r22, 0x08	; 8
 70c:	ce df       	rcall	.-100    	; 0x6aa <loggerWrite>
}
 70e:	28 96       	adiw	r28, 0x08	; 8
 710:	0f b6       	in	r0, 0x3f	; 63
 712:	f8 94       	cli
 714:	de bf       	out	0x3e, r29	; 62
 716:	0f be       	out	0x3f, r0	; 63
 718:	cd bf       	out	0x3d, r28	; 61
 71a:	cf 91       	pop	r28
 71c:	df 91       	pop	r29
 71e:	08 95       	ret

00000720 <loggerWriteToMarker>:
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
//=============================================================================
void loggerWriteToMarker(const unsigned char *message, char end_markser){
 720:	28 2f       	mov	r18, r24
 722:	39 2f       	mov	r19, r25
 724:	f9 01       	movw	r30, r18
    while(*message != end_markser)
 726:	03 c0       	rjmp	.+6      	; 0x72e <loggerWriteToMarker+0xe>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
 728:	5d 9b       	sbis	0x0b, 5	; 11
 72a:	fe cf       	rjmp	.-4      	; 0x728 <loggerWriteToMarker+0x8>
        UDR=*message++;
 72c:	8c b9       	out	0x0c, r24	; 12
        UDR=*message++;
    }
}
//=============================================================================
void loggerWriteToMarker(const unsigned char *message, char end_markser){
    while(*message != end_markser)
 72e:	81 91       	ld	r24, Z+
 730:	86 17       	cp	r24, r22
 732:	d1 f7       	brne	.-12     	; 0x728 <loggerWriteToMarker+0x8>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
 734:	08 95       	ret

00000736 <__vector_11>:
//=============================================================================
ISR (USART_RXC_vect)
{
 736:	1f 92       	push	r1
 738:	0f 92       	push	r0
 73a:	0f b6       	in	r0, 0x3f	; 63
 73c:	0f 92       	push	r0
 73e:	11 24       	eor	r1, r1
 740:	8f 93       	push	r24
 742:	9f 93       	push	r25
 744:	ef 93       	push	r30
 746:	ff 93       	push	r31
	//ledTaggle(LEDRED1);
	char status,data;
	status = UCSRA;
 748:	8b b1       	in	r24, 0x0b	; 11
	data = UDR;
 74a:	9c b1       	in	r25, 0x0c	; 12
//	if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0){
		if (rx_counter == RX_BUFFER_SIZE)
 74c:	80 91 4d 01 	lds	r24, 0x014D
 750:	80 38       	cpi	r24, 0x80	; 128
 752:	51 f0       	breq	.+20     	; 0x768 <__vector_11+0x32>
			return;

	   	rx_buffer[rx_counter++] = data;
 754:	80 91 4d 01 	lds	r24, 0x014D
 758:	e8 2f       	mov	r30, r24
 75a:	f0 e0       	ldi	r31, 0x00	; 0
 75c:	e8 5d       	subi	r30, 0xD8	; 216
 75e:	fd 4f       	sbci	r31, 0xFD	; 253
 760:	90 83       	st	Z, r25
 762:	8f 5f       	subi	r24, 0xFF	; 255
 764:	80 93 4d 01 	sts	0x014D, r24
//	}
}
 768:	ff 91       	pop	r31
 76a:	ef 91       	pop	r30
 76c:	9f 91       	pop	r25
 76e:	8f 91       	pop	r24
 770:	0f 90       	pop	r0
 772:	0f be       	out	0x3f, r0	; 63
 774:	0f 90       	pop	r0
 776:	1f 90       	pop	r1
 778:	18 95       	reti

0000077a <getData>:
//=============================================================================
unsigned char getData(char * buffer, unsigned char buf_len){

	if (rx_counter == 0)
 77a:	20 91 4d 01 	lds	r18, 0x014D
 77e:	22 23       	and	r18, r18
 780:	e9 f0       	breq	.+58     	; 0x7bc <getData+0x42>
		return 0;
	cli();
 782:	f8 94       	cli
	unsigned char c,
		end = (buf_len < RX_BUFFER_SIZE) ? buf_len : RX_BUFFER_SIZE;
 784:	67 fd       	sbrc	r22, 7
 786:	60 e8       	ldi	r22, 0x80	; 128
		end = (end < rx_counter) ? end : rx_counter;
 788:	20 91 4d 01 	lds	r18, 0x014D
 78c:	62 17       	cp	r22, r18
 78e:	10 f0       	brcs	.+4      	; 0x794 <getData+0x1a>
 790:	60 91 4d 01 	lds	r22, 0x014D
 794:	46 2f       	mov	r20, r22
		c = end;

	while(end--){
 796:	0b c0       	rjmp	.+22     	; 0x7ae <getData+0x34>
 798:	41 50       	subi	r20, 0x01	; 1
		buffer[end] = rx_buffer[end];
 79a:	24 2f       	mov	r18, r20
 79c:	30 e0       	ldi	r19, 0x00	; 0
 79e:	f9 01       	movw	r30, r18
 7a0:	e8 5d       	subi	r30, 0xD8	; 216
 7a2:	fd 4f       	sbci	r31, 0xFD	; 253
 7a4:	50 81       	ld	r21, Z
 7a6:	28 0f       	add	r18, r24
 7a8:	39 1f       	adc	r19, r25
 7aa:	f9 01       	movw	r30, r18
 7ac:	50 83       	st	Z, r21
	unsigned char c,
		end = (buf_len < RX_BUFFER_SIZE) ? buf_len : RX_BUFFER_SIZE;
		end = (end < rx_counter) ? end : rx_counter;
		c = end;

	while(end--){
 7ae:	44 23       	and	r20, r20
 7b0:	99 f7       	brne	.-26     	; 0x798 <getData+0x1e>
		buffer[end] = rx_buffer[end];
	}

	rx_counter = 0;
 7b2:	10 92 4d 01 	sts	0x014D, r1
	sei();
 7b6:	78 94       	sei

	return c;
 7b8:	86 2f       	mov	r24, r22
 7ba:	08 95       	ret
}
//=============================================================================
unsigned char getData(char * buffer, unsigned char buf_len){

	if (rx_counter == 0)
		return 0;
 7bc:	80 e0       	ldi	r24, 0x00	; 0

	rx_counter = 0;
	sei();

	return c;
}
 7be:	08 95       	ret

000007c0 <Init_Spi>:
// SPI Type: Master
// SPI Clock Rate: 250,000 kHz
// SPI Clock Phase: Cycle Half
// SPI Clock Polarity: Low
// SPI Data Order: MSB First
PORTB=0x00;
 7c0:	18 ba       	out	0x18, r1	; 24
DDRB=0x3E;
 7c2:	8e e3       	ldi	r24, 0x3E	; 62
 7c4:	87 bb       	out	0x17, r24	; 23

SPCR=0x50;
 7c6:	80 e5       	ldi	r24, 0x50	; 80
 7c8:	8d b9       	out	0x0d, r24	; 13
SPSR=0x00;
 7ca:	1e b8       	out	0x0e, r1	; 14

//PORTB=0x00;
//DDRB=0xB8;
//SPCR=0x51;
SPSR=0x00;
 7cc:	1e b8       	out	0x0e, r1	; 14
}
 7ce:	08 95       	ret

000007d0 <ReadWrite_Spi>:

UINT8 ReadWrite_Spi(UINT8 value)
{

	SPDR = value;
 7d0:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
 7d2:	77 9b       	sbis	0x0e, 7	; 14
 7d4:	fe cf       	rjmp	.-4      	; 0x7d2 <ReadWrite_Spi+0x2>
//	if (SPDR)
//		PORTC = PORTC ^ (1<<7);
	return SPDR;
 7d6:	8f b1       	in	r24, 0x0f	; 15
		DOWNBIT(SPIPORT,SCK);//SCK = 0;            		  // ..then set SCK low again
	}
	return(value);           		  // return read UINT8
*/

}
 7d8:	08 95       	ret

000007da <SPI_Write_Reg>:
                                                            
Description:                                                
	Writes value 'value' to register 'reg'              
**************************************************/        
void SPI_Write_Reg(UINT8 reg, UINT8 value)                 
{
 7da:	df 93       	push	r29
 7dc:	cf 93       	push	r28
 7de:	0f 92       	push	r0
 7e0:	cd b7       	in	r28, 0x3d	; 61
 7e2:	de b7       	in	r29, 0x3e	; 62
	DOWNBIT(PORTB, CSN);                   // CSN low, init SPI transaction
 7e4:	c2 98       	cbi	0x18, 2	; 24
	op_status = ReadWrite_Spi(reg);      // select register
 7e6:	69 83       	std	Y+1, r22	; 0x01
 7e8:	f3 df       	rcall	.-26     	; 0x7d0 <ReadWrite_Spi>
 7ea:	80 93 a8 02 	sts	0x02A8, r24
	ReadWrite_Spi(value);             // ..and write value to it..
 7ee:	69 81       	ldd	r22, Y+1	; 0x01
 7f0:	86 2f       	mov	r24, r22
 7f2:	ee df       	rcall	.-36     	; 0x7d0 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                   // CSN high again
 7f4:	c2 9a       	sbi	0x18, 2	; 24
}                                                         
 7f6:	0f 90       	pop	r0
 7f8:	cf 91       	pop	r28
 7fa:	df 91       	pop	r29
 7fc:	08 95       	ret

000007fe <SPI_Read_Reg>:
	Read one UINT8 from BK2421 register, 'reg'           
**************************************************/        
UINT8 SPI_Read_Reg(UINT8 reg)                               
{                                                           
	UINT8 value;
	DOWNBIT(PORTB, CSN);               // CSN low, initialize SPI communication...
 7fe:	c2 98       	cbi	0x18, 2	; 24
	op_status=ReadWrite_Spi(reg);            // Select register to read from..
 800:	e7 df       	rcall	.-50     	; 0x7d0 <ReadWrite_Spi>
 802:	80 93 a8 02 	sts	0x02A8, r24
	value = ReadWrite_Spi(0);    // ..then read register value
 806:	80 e0       	ldi	r24, 0x00	; 0
 808:	e3 df       	rcall	.-58     	; 0x7d0 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                // CSN high, terminate SPI communication
 80a:	c2 9a       	sbi	0x18, 2	; 24

	return(value);        // return register value
}                                                           
 80c:	08 95       	ret

0000080e <SPI_Read_Buf>:
                                                            
Description:                                                
	Reads 'length' #of length from register 'reg'         
/**************************************************/        
void SPI_Read_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)     
{                                                           
 80e:	ef 92       	push	r14
 810:	ff 92       	push	r15
 812:	0f 93       	push	r16
 814:	1f 93       	push	r17
 816:	df 93       	push	r29
 818:	cf 93       	push	r28
 81a:	0f 92       	push	r0
 81c:	cd b7       	in	r28, 0x3d	; 61
 81e:	de b7       	in	r29, 0x3e	; 62
 820:	16 2f       	mov	r17, r22
 822:	04 2f       	mov	r16, r20
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
 824:	c2 98       	cbi	0x18, 2	; 24
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
 826:	79 83       	std	Y+1, r23	; 0x01
 828:	d3 df       	rcall	.-90     	; 0x7d0 <ReadWrite_Spi>
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 82a:	79 81       	ldd	r23, Y+1	; 0x01
 82c:	41 2f       	mov	r20, r17
 82e:	57 2f       	mov	r21, r23
 830:	7a 01       	movw	r14, r20
 832:	05 c0       	rjmp	.+10     	; 0x83e <SPI_Read_Buf+0x30>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
 834:	80 e0       	ldi	r24, 0x00	; 0
 836:	cc df       	rcall	.-104    	; 0x7d0 <ReadWrite_Spi>
 838:	f7 01       	movw	r30, r14
 83a:	81 93       	st	Z+, r24
 83c:	7f 01       	movw	r14, r30
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 83e:	8e 2d       	mov	r24, r14
 840:	81 1b       	sub	r24, r17
 842:	80 17       	cp	r24, r16
 844:	b8 f3       	brcs	.-18     	; 0x834 <SPI_Read_Buf+0x26>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
                                                            
	UPBIT(SPIPORT,CSN);//CSN = 1;                           // Set CSN high again
 846:	c2 9a       	sbi	0x18, 2	; 24
               
}                                                           
 848:	0f 90       	pop	r0
 84a:	cf 91       	pop	r28
 84c:	df 91       	pop	r29
 84e:	1f 91       	pop	r17
 850:	0f 91       	pop	r16
 852:	ff 90       	pop	r15
 854:	ef 90       	pop	r14
 856:	08 95       	ret

00000858 <SPI_Write_Buf>:
                                                            
Description:                                                
	Writes contents of buffer '*pBuf' to RFM73         
/**************************************************/        
void SPI_Write_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)    
{                                                           
 858:	ef 92       	push	r14
 85a:	ff 92       	push	r15
 85c:	0f 93       	push	r16
 85e:	1f 93       	push	r17
 860:	df 93       	push	r29
 862:	cf 93       	push	r28
 864:	0f 92       	push	r0
 866:	cd b7       	in	r28, 0x3d	; 61
 868:	de b7       	in	r29, 0x3e	; 62
 86a:	16 2f       	mov	r17, r22
 86c:	04 2f       	mov	r16, r20
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
 86e:	c2 98       	cbi	0x18, 2	; 24
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
 870:	79 83       	std	Y+1, r23	; 0x01
 872:	ae df       	rcall	.-164    	; 0x7d0 <ReadWrite_Spi>
 874:	80 93 a8 02 	sts	0x02A8, r24
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 878:	79 81       	ldd	r23, Y+1	; 0x01
 87a:	41 2f       	mov	r20, r17
 87c:	57 2f       	mov	r21, r23
 87e:	7a 01       	movw	r14, r20
 880:	04 c0       	rjmp	.+8      	; 0x88a <SPI_Write_Buf+0x32>
		ReadWrite_Spi(*pBuf++);                                    
 882:	f7 01       	movw	r30, r14
 884:	81 91       	ld	r24, Z+
 886:	7f 01       	movw	r14, r30
 888:	a3 df       	rcall	.-186    	; 0x7d0 <ReadWrite_Spi>
{                                                           
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 88a:	8e 2d       	mov	r24, r14
 88c:	81 1b       	sub	r24, r17
 88e:	80 17       	cp	r24, r16
 890:	c0 f3       	brcs	.-16     	; 0x882 <SPI_Write_Buf+0x2a>
		ReadWrite_Spi(*pBuf++);                                    
	UPBIT(SPIPORT,CSN);//CSN = 1;                 // Set CSN high again      
 892:	c2 9a       	sbi	0x18, 2	; 24

}
 894:	0f 90       	pop	r0
 896:	cf 91       	pop	r28
 898:	df 91       	pop	r29
 89a:	1f 91       	pop	r17
 89c:	0f 91       	pop	r16
 89e:	ff 90       	pop	r15
 8a0:	ef 90       	pop	r14
 8a2:	08 95       	ret

000008a4 <SwitchToRxMode>:
/**************************************************/
void SwitchToRxMode()
{
	UINT8 value;

	SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 8a4:	82 ee       	ldi	r24, 0xE2	; 226
 8a6:	60 e0       	ldi	r22, 0x00	; 0
 8a8:	98 df       	rcall	.-208    	; 0x7da <SPI_Write_Reg>

	value=SPI_Read_Reg(STATUS);	// read register STATUS's value
 8aa:	87 e0       	ldi	r24, 0x07	; 7
 8ac:	a8 df       	rcall	.-176    	; 0x7fe <SPI_Read_Reg>
 8ae:	68 2f       	mov	r22, r24
	SPI_Write_Reg(WRITE_REG|STATUS,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 8b0:	87 e2       	ldi	r24, 0x27	; 39
 8b2:	93 df       	rcall	.-218    	; 0x7da <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 8b4:	c1 98       	cbi	0x18, 1	; 24

	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 8b6:	80 e0       	ldi	r24, 0x00	; 0
 8b8:	a2 df       	rcall	.-188    	; 0x7fe <SPI_Read_Reg>
	
//PRX
	value=value|0x01;//set bit 1
 8ba:	68 2f       	mov	r22, r24
 8bc:	61 60       	ori	r22, 0x01	; 1
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
 8be:	80 e2       	ldi	r24, 0x20	; 32
 8c0:	8c df       	rcall	.-232    	; 0x7da <SPI_Write_Reg>
	UPBIT(SPIPORT,CE);//CE=1;
 8c2:	c1 9a       	sbi	0x18, 1	; 24
}
 8c4:	08 95       	ret

000008c6 <SwitchToTxMode>:
	switch to Tx mode
/**************************************************/
void SwitchToTxMode()
{
	UINT8 value;
	SPI_Write_Reg(FLUSH_TX,0);//flush Tx
 8c6:	81 ee       	ldi	r24, 0xE1	; 225
 8c8:	60 e0       	ldi	r22, 0x00	; 0
 8ca:	87 df       	rcall	.-242    	; 0x7da <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 8cc:	c1 98       	cbi	0x18, 1	; 24
	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 8ce:	80 e0       	ldi	r24, 0x00	; 0
 8d0:	96 df       	rcall	.-212    	; 0x7fe <SPI_Read_Reg>
//PTX
	value=value&0xfe;//set bit 0
 8d2:	68 2f       	mov	r22, r24
 8d4:	6e 7f       	andi	r22, 0xFE	; 254
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
 8d6:	80 e2       	ldi	r24, 0x20	; 32
 8d8:	80 df       	rcall	.-256    	; 0x7da <SPI_Write_Reg>
	
	UPBIT(SPIPORT,CE);//CE=1;
 8da:	c1 9a       	sbi	0x18, 1	; 24
}
 8dc:	08 95       	ret

000008de <SwitchCFG>:
	          0:register bank0
Return:
     None
/**************************************************/
void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
{
 8de:	1f 93       	push	r17
 8e0:	18 2f       	mov	r17, r24
	UINT8 Tmp;

	Tmp=SPI_Read_Reg(7);
 8e2:	87 e0       	ldi	r24, 0x07	; 7
 8e4:	8c df       	rcall	.-232    	; 0x7fe <SPI_Read_Reg>
	Tmp=Tmp&0x80;

	if( ( (Tmp)&&(_cfg==0) )
 8e6:	87 ff       	sbrs	r24, 7
 8e8:	03 c0       	rjmp	.+6      	; 0x8f0 <SwitchCFG+0x12>
 8ea:	11 23       	and	r17, r17
 8ec:	19 f0       	breq	.+6      	; 0x8f4 <SwitchCFG+0x16>
 8ee:	05 c0       	rjmp	.+10     	; 0x8fa <SwitchCFG+0x1c>
	||( ((Tmp)==0)&&(_cfg) ) )
 8f0:	11 23       	and	r17, r17
 8f2:	19 f0       	breq	.+6      	; 0x8fa <SwitchCFG+0x1c>
	{
		SPI_Write_Reg(ACTIVATE_CMD,0x53);
 8f4:	80 e5       	ldi	r24, 0x50	; 80
 8f6:	63 e5       	ldi	r22, 0x53	; 83
 8f8:	70 df       	rcall	.-288    	; 0x7da <SPI_Write_Reg>
	}
}
 8fa:	1f 91       	pop	r17
 8fc:	08 95       	ret

000008fe <SetChannelNum>:
Description:
	set channel number

/**************************************************/
void SetChannelNum(UINT8 ch)
{
 8fe:	68 2f       	mov	r22, r24
	SPI_Write_Reg((UINT8)(WRITE_REG|5),(UINT8)(ch));
 900:	85 e2       	ldi	r24, 0x25	; 37
 902:	6b df       	rcall	.-298    	; 0x7da <SPI_Write_Reg>
}
 904:	08 95       	ret

00000906 <RFM73_Initialize>:

Description:                                                
	register initialization
/**************************************************/   
void RFM73_Initialize()
{
 906:	cf 92       	push	r12
 908:	df 92       	push	r13
 90a:	ef 92       	push	r14
 90c:	ff 92       	push	r15
 90e:	0f 93       	push	r16
 910:	1f 93       	push	r17
 912:	df 93       	push	r29
 914:	cf 93       	push	r28
 916:	cd b7       	in	r28, 0x3d	; 61
 918:	de b7       	in	r29, 0x3e	; 62
 91a:	2d 97       	sbiw	r28, 0x0d	; 13
 91c:	0f b6       	in	r0, 0x3f	; 63
 91e:	f8 94       	cli
 920:	de bf       	out	0x3e, r29	; 62
 922:	0f be       	out	0x3f, r0	; 63
 924:	cd bf       	out	0x3d, r28	; 61
 926:	8f e4       	ldi	r24, 0x4F	; 79
 928:	93 ec       	ldi	r25, 0xC3	; 195
 92a:	01 97       	sbiw	r24, 0x01	; 1
 92c:	f1 f7       	brne	.-4      	; 0x92a <RFM73_Initialize+0x24>
 92e:	00 c0       	rjmp	.+0      	; 0x930 <RFM73_Initialize+0x2a>
 930:	00 00       	nop
 	UINT8 WriteArr[12];

	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);
 932:	80 e0       	ldi	r24, 0x00	; 0
 934:	d4 df       	rcall	.-88     	; 0x8de <SwitchCFG>
 936:	02 ed       	ldi	r16, 0xD2	; 210
 938:	10 e0       	ldi	r17, 0x00	; 0

	for(i=0;i<20;i++)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 93a:	f8 01       	movw	r30, r16
 93c:	80 81       	ld	r24, Z
 93e:	80 62       	ori	r24, 0x20	; 32
 940:	61 81       	ldd	r22, Z+1	; 0x01
 942:	4b df       	rcall	.-362    	; 0x7da <SPI_Write_Reg>
 944:	0e 5f       	subi	r16, 0xFE	; 254
 946:	1f 4f       	sbci	r17, 0xFF	; 255
	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);

	for(i=0;i<20;i++)
 948:	f0 e0       	ldi	r31, 0x00	; 0
 94a:	0a 3f       	cpi	r16, 0xFA	; 250
 94c:	1f 07       	cpc	r17, r31
 94e:	a9 f7       	brne	.-22     	; 0x93a <RFM73_Initialize+0x34>
	SPI_Write_Buf((WRITE_REG|16),RX0_Address,5);*/

//reg 10 - Rx0 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 950:	34 e3       	ldi	r19, 0x34	; 52
 952:	c3 2e       	mov	r12, r19
 954:	c9 82       	std	Y+1, r12	; 0x01
 956:	23 e4       	ldi	r18, 0x43	; 67
 958:	d2 2e       	mov	r13, r18
 95a:	da 82       	std	Y+2, r13	; 0x02
 95c:	90 e1       	ldi	r25, 0x10	; 16
 95e:	e9 2e       	mov	r14, r25
 960:	eb 82       	std	Y+3, r14	; 0x03
 962:	ec 82       	std	Y+4, r14	; 0x04
 964:	ff 24       	eor	r15, r15
 966:	f3 94       	inc	r15
 968:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|10),&(WriteArr[0]),5);
 96a:	8a e2       	ldi	r24, 0x2A	; 42
 96c:	8e 01       	movw	r16, r28
 96e:	0f 5f       	subi	r16, 0xFF	; 255
 970:	1f 4f       	sbci	r17, 0xFF	; 255
 972:	b8 01       	movw	r22, r16
 974:	45 e0       	ldi	r20, 0x05	; 5
 976:	70 df       	rcall	.-288    	; 0x858 <SPI_Write_Buf>
	
//REG 11 - Rx1 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX1_Address[j];
 978:	89 e3       	ldi	r24, 0x39	; 57
 97a:	89 83       	std	Y+1, r24	; 0x01
 97c:	88 e3       	ldi	r24, 0x38	; 56
 97e:	8a 83       	std	Y+2, r24	; 0x02
 980:	87 e3       	ldi	r24, 0x37	; 55
 982:	8b 83       	std	Y+3, r24	; 0x03
 984:	86 e3       	ldi	r24, 0x36	; 54
 986:	8c 83       	std	Y+4, r24	; 0x04
 988:	82 ec       	ldi	r24, 0xC2	; 194
 98a:	8d 83       	std	Y+5, r24	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|11),&(WriteArr[0]),5);
 98c:	8b e2       	ldi	r24, 0x2B	; 43
 98e:	b8 01       	movw	r22, r16
 990:	45 e0       	ldi	r20, 0x05	; 5
 992:	62 df       	rcall	.-316    	; 0x858 <SPI_Write_Buf>
//REG 16 - TX addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 994:	c9 82       	std	Y+1, r12	; 0x01
 996:	da 82       	std	Y+2, r13	; 0x02
 998:	eb 82       	std	Y+3, r14	; 0x03
 99a:	ec 82       	std	Y+4, r14	; 0x04
 99c:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|16),&(WriteArr[0]),5);
 99e:	80 e3       	ldi	r24, 0x30	; 48
 9a0:	b8 01       	movw	r22, r16
 9a2:	45 e0       	ldi	r20, 0x05	; 5
 9a4:	59 df       	rcall	.-334    	; 0x858 <SPI_Write_Buf>
	
//	printf("\nEnd Load Reg");

	i=SPI_Read_Reg(29);//read Feature Register ???????????????? Payload With ACK??????????????? ACTIVATE????????????0x73),?????????????? Payload With ACK (REG28,REG29).
 9a6:	8d e1       	ldi	r24, 0x1D	; 29
 9a8:	2a df       	rcall	.-428    	; 0x7fe <SPI_Read_Reg>
	if(i==0) // i!=0 showed that chip has been actived.so do not active again.
 9aa:	88 23       	and	r24, r24
 9ac:	19 f4       	brne	.+6      	; 0x9b4 <RFM73_Initialize+0xae>
		SPI_Write_Reg(ACTIVATE_CMD,0x73);// Active
 9ae:	80 e5       	ldi	r24, 0x50	; 80
 9b0:	63 e7       	ldi	r22, 0x73	; 115
 9b2:	13 df       	rcall	.-474    	; 0x7da <SPI_Write_Reg>
	for(i=22;i>=21;i--)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 9b4:	8d e3       	ldi	r24, 0x3D	; 61
 9b6:	67 e0       	ldi	r22, 0x07	; 7
 9b8:	10 df       	rcall	.-480    	; 0x7da <SPI_Write_Reg>
 9ba:	8c e3       	ldi	r24, 0x3C	; 60
 9bc:	6f e3       	ldi	r22, 0x3F	; 63
 9be:	0d df       	rcall	.-486    	; 0x7da <SPI_Write_Reg>
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 9c0:	81 e0       	ldi	r24, 0x01	; 1
 9c2:	8d df       	rcall	.-230    	; 0x8de <SwitchCFG>
 9c4:	0f e8       	ldi	r16, 0x8F	; 143
 9c6:	10 e0       	ldi	r17, 0x00	; 0
	
	for(i=0;i<=8;i++)//reverse
 9c8:	90 e0       	ldi	r25, 0x00	; 0
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 9ca:	7e 01       	movw	r14, r28
 9cc:	08 94       	sec
 9ce:	e1 1c       	adc	r14, r1
 9d0:	f1 1c       	adc	r15, r1
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;
 9d2:	f8 01       	movw	r30, r16
 9d4:	21 91       	ld	r18, Z+
 9d6:	31 91       	ld	r19, Z+
 9d8:	41 91       	ld	r20, Z+
 9da:	51 91       	ld	r21, Z+
 9dc:	8f 01       	movw	r16, r30
 9de:	29 83       	std	Y+1, r18	; 0x01
 9e0:	3a 83       	std	Y+2, r19	; 0x02
 9e2:	4b 83       	std	Y+3, r20	; 0x03
 9e4:	5c 83       	std	Y+4, r21	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 9e6:	89 2f       	mov	r24, r25
 9e8:	80 62       	ori	r24, 0x20	; 32
 9ea:	b7 01       	movw	r22, r14
 9ec:	44 e0       	ldi	r20, 0x04	; 4
 9ee:	9d 87       	std	Y+13, r25	; 0x0d
 9f0:	33 df       	rcall	.-410    	; 0x858 <SPI_Write_Buf>
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
 9f2:	9d 85       	ldd	r25, Y+13	; 0x0d
 9f4:	9f 5f       	subi	r25, 0xFF	; 255
 9f6:	99 30       	cpi	r25, 0x09	; 9
 9f8:	61 f7       	brne	.-40     	; 0x9d2 <RFM73_Initialize+0xcc>
 9fa:	83 eb       	ldi	r24, 0xB3	; 179
 9fc:	e8 2e       	mov	r14, r24
 9fe:	80 e0       	ldi	r24, 0x00	; 0
 a00:	f8 2e       	mov	r15, r24
	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 a02:	8e 01       	movw	r16, r28
 a04:	0f 5f       	subi	r16, 0xFF	; 255
 a06:	1f 4f       	sbci	r17, 0xFF	; 255
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 a08:	f7 01       	movw	r30, r14
 a0a:	21 91       	ld	r18, Z+
 a0c:	31 91       	ld	r19, Z+
 a0e:	41 91       	ld	r20, Z+
 a10:	51 91       	ld	r21, Z+
 a12:	7f 01       	movw	r14, r30
 a14:	59 83       	std	Y+1, r21	; 0x01
 a16:	4a 83       	std	Y+2, r20	; 0x02
 a18:	3b 83       	std	Y+3, r19	; 0x03
 a1a:	2c 83       	std	Y+4, r18	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 a1c:	89 2f       	mov	r24, r25
 a1e:	80 62       	ori	r24, 0x20	; 32
 a20:	b8 01       	movw	r22, r16
 a22:	44 e0       	ldi	r20, 0x04	; 4
 a24:	9d 87       	std	Y+13, r25	; 0x0d
 a26:	18 df       	rcall	.-464    	; 0x858 <SPI_Write_Buf>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
 a28:	9d 85       	ldd	r25, Y+13	; 0x0d
 a2a:	9f 5f       	subi	r25, 0xFF	; 255
 a2c:	9e 30       	cpi	r25, 0x0E	; 14
 a2e:	61 f7       	brne	.-40     	; 0xa08 <RFM73_Initialize+0x102>
 a30:	e7 ec       	ldi	r30, 0xC7	; 199
 a32:	f0 e0       	ldi	r31, 0x00	; 0
 a34:	d8 01       	movw	r26, r16
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
	{
		WriteArr[j]=Bank1_Reg14[j];
 a36:	81 91       	ld	r24, Z+
 a38:	8d 93       	st	X+, r24

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
 a3a:	80 e0       	ldi	r24, 0x00	; 0
 a3c:	e2 3d       	cpi	r30, 0xD2	; 210
 a3e:	f8 07       	cpc	r31, r24
 a40:	d1 f7       	brne	.-12     	; 0xa36 <RFM73_Initialize+0x130>
	{
		WriteArr[j]=Bank1_Reg14[j];
	}
	SPI_Write_Buf((WRITE_REG|14),&(WriteArr[0]),11);
 a42:	8e e2       	ldi	r24, 0x2E	; 46
 a44:	8e 01       	movw	r16, r28
 a46:	0f 5f       	subi	r16, 0xFF	; 255
 a48:	1f 4f       	sbci	r17, 0xFF	; 255
 a4a:	b8 01       	movw	r22, r16
 a4c:	4b e0       	ldi	r20, 0x0B	; 11
 a4e:	04 df       	rcall	.-504    	; 0x858 <SPI_Write_Buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++)
		//WriteArr[j]=(RegArrFSKAnalog[4]>>(8*(j) ) )&0xff;
		WriteArr[j]=(Bank1_Reg0_13[4]>>(8*(j) ) )&0xff;
 a50:	86 e9       	ldi	r24, 0x96	; 150
 a52:	8a 83       	std	Y+2, r24	; 0x02
 a54:	82 e8       	ldi	r24, 0x82	; 130
 a56:	8b 83       	std	Y+3, r24	; 0x03
 a58:	8b e1       	ldi	r24, 0x1B	; 27
 a5a:	8c 83       	std	Y+4, r24	; 0x04

	WriteArr[0]=WriteArr[0]|0x06;
 a5c:	8f ed       	ldi	r24, 0xDF	; 223
 a5e:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 a60:	84 e2       	ldi	r24, 0x24	; 36
 a62:	b8 01       	movw	r22, r16
 a64:	44 e0       	ldi	r20, 0x04	; 4
 a66:	f8 de       	rcall	.-528    	; 0x858 <SPI_Write_Buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 a68:	89 81       	ldd	r24, Y+1	; 0x01
 a6a:	89 7f       	andi	r24, 0xF9	; 249
 a6c:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 a6e:	84 e2       	ldi	r24, 0x24	; 36
 a70:	b8 01       	movw	r22, r16
 a72:	44 e0       	ldi	r20, 0x04	; 4
 a74:	f1 de       	rcall	.-542    	; 0x858 <SPI_Write_Buf>
 a76:	e3 ed       	ldi	r30, 0xD3	; 211
 a78:	f0 e3       	ldi	r31, 0x30	; 48
 a7a:	31 97       	sbiw	r30, 0x01	; 1
 a7c:	f1 f7       	brne	.-4      	; 0xa7a <RFM73_Initialize+0x174>
 a7e:	00 c0       	rjmp	.+0      	; 0xa80 <RFM73_Initialize+0x17a>
 a80:	00 00       	nop
	
	//DelayMs(10);
	_delay_ms(50);
	
//********************switch back to Bank0 register access******************
	SwitchCFG(0);
 a82:	80 e0       	ldi	r24, 0x00	; 0
 a84:	2c df       	rcall	.-424    	; 0x8de <SwitchCFG>
	SwitchToRxMode();//switch to RX mode
 a86:	0e df       	rcall	.-484    	; 0x8a4 <SwitchToRxMode>
}
 a88:	2d 96       	adiw	r28, 0x0d	; 13
 a8a:	0f b6       	in	r0, 0x3f	; 63
 a8c:	f8 94       	cli
 a8e:	de bf       	out	0x3e, r29	; 62
 a90:	0f be       	out	0x3f, r0	; 63
 a92:	cd bf       	out	0x3d, r28	; 61
 a94:	cf 91       	pop	r28
 a96:	df 91       	pop	r29
 a98:	1f 91       	pop	r17
 a9a:	0f 91       	pop	r16
 a9c:	ff 90       	pop	r15
 a9e:	ef 90       	pop	r14
 aa0:	df 90       	pop	r13
 aa2:	cf 90       	pop	r12
 aa4:	08 95       	ret

00000aa6 <RFM73_SetPower>:

//*****************************************************************************

void RFM73_SetPower(char power)
{
	UINT8 power_mask = (((power << 1) & 0b00000110) | 0b11111001);	
 aa6:	68 2f       	mov	r22, r24
 aa8:	66 0f       	add	r22, r22
 aaa:	69 6f       	ori	r22, 0xF9	; 249

	SPI_Write_Reg((WRITE_REG|Bank0_Reg[6][0]),( Bank0_Reg[6][1] & power_mask));
 aac:	67 72       	andi	r22, 0x27	; 39
 aae:	86 e2       	ldi	r24, 0x26	; 38
 ab0:	94 de       	rcall	.-728    	; 0x7da <SPI_Write_Reg>
	SwitchToRxMode();
 ab2:	f8 de       	rcall	.-528    	; 0x8a4 <SwitchToRxMode>

}
 ab4:	08 95       	ret

00000ab6 <Send_Packet>:
	len: packet length
Return:
	None
**************************************************/
char Send_Packet(UINT8 type,UINT8* pbuf,UINT8 len)
{
 ab6:	ef 92       	push	r14
 ab8:	ff 92       	push	r15
 aba:	1f 93       	push	r17
 abc:	df 93       	push	r29
 abe:	cf 93       	push	r28
 ac0:	0f 92       	push	r0
 ac2:	cd b7       	in	r28, 0x3d	; 61
 ac4:	de b7       	in	r29, 0x3e	; 62
 ac6:	18 2f       	mov	r17, r24
 ac8:	7b 01       	movw	r14, r22
	UINT8 fifo_sta;
	
	SwitchToTxMode();  //switch to tx mode
 aca:	49 83       	std	Y+1, r20	; 0x01
 acc:	fc de       	rcall	.-520    	; 0x8c6 <SwitchToTxMode>

	fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 ace:	87 e1       	ldi	r24, 0x17	; 23
 ad0:	96 de       	rcall	.-724    	; 0x7fe <SPI_Read_Reg>
	if((fifo_sta&FIFO_STATUS_TX_FULL)==0)//if not full, send data (write buff)
 ad2:	49 81       	ldd	r20, Y+1	; 0x01
 ad4:	85 fd       	sbrc	r24, 5
 ad6:	09 c0       	rjmp	.+18     	; 0xaea <Send_Packet+0x34>
	{ 
	  	//RED_LED = 1;
		
		SPI_Write_Buf(type, pbuf, len); // Writes data to buffer
 ad8:	81 2f       	mov	r24, r17
 ada:	b7 01       	movw	r22, r14
 adc:	bd de       	rcall	.-646    	; 0x858 <SPI_Write_Buf>
 ade:	87 ea       	ldi	r24, 0xA7	; 167
 ae0:	91 e6       	ldi	r25, 0x61	; 97
 ae2:	01 97       	sbiw	r24, 0x01	; 1
 ae4:	f1 f7       	brne	.-4      	; 0xae2 <Send_Packet+0x2c>
 ae6:	00 c0       	rjmp	.+0      	; 0xae8 <Send_Packet+0x32>
 ae8:	00 00       	nop
		//delay_50ms();
		_delay_ms(100);
	}	  
	
	return 0;	 	
}
 aea:	80 e0       	ldi	r24, 0x00	; 0
 aec:	0f 90       	pop	r0
 aee:	cf 91       	pop	r28
 af0:	df 91       	pop	r29
 af2:	1f 91       	pop	r17
 af4:	ff 90       	pop	r15
 af6:	ef 90       	pop	r14
 af8:	08 95       	ret

00000afa <Receive_Packet>:
	None
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
 afa:	0f 93       	push	r16
 afc:	1f 93       	push	r17
 afe:	cf 93       	push	r28
 b00:	df 93       	push	r29
 b02:	ec 01       	movw	r28, r24
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
	UINT8 rx_buf[MAX_PACKET_LEN];

	sta=SPI_Read_Reg(STATUS);	// read register STATUS's value
 b04:	87 e0       	ldi	r24, 0x07	; 7
 b06:	7b de       	rcall	.-778    	; 0x7fe <SPI_Read_Reg>
 b08:	08 2f       	mov	r16, r24

	if((STATUS_RX_DR&sta) == 0x40)				// if receive data ready (RX_DR) interrupt
 b0a:	86 ff       	sbrs	r24, 6
 b0c:	12 c0       	rjmp	.+36     	; 0xb32 <Receive_Packet+0x38>
	{
		do
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len
 b0e:	80 e6       	ldi	r24, 0x60	; 96
 b10:	76 de       	rcall	.-788    	; 0x7fe <SPI_Read_Reg>
 b12:	18 2f       	mov	r17, r24

			if(len<=MAX_PACKET_LEN)
 b14:	81 32       	cpi	r24, 0x21	; 33
 b16:	28 f4       	brcc	.+10     	; 0xb22 <Receive_Packet+0x28>
			{
				SPI_Read_Buf(RD_RX_PLOAD,buf,len);// read receive payload from RX_FIFO buffer
 b18:	81 e6       	ldi	r24, 0x61	; 97
 b1a:	be 01       	movw	r22, r28
 b1c:	41 2f       	mov	r20, r17
 b1e:	77 de       	rcall	.-786    	; 0x80e <SPI_Read_Buf>
 b20:	03 c0       	rjmp	.+6      	; 0xb28 <Receive_Packet+0x2e>
			}
			else
			{
				SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 b22:	82 ee       	ldi	r24, 0xE2	; 226
 b24:	60 e0       	ldi	r22, 0x00	; 0
 b26:	59 de       	rcall	.-846    	; 0x7da <SPI_Write_Reg>
			}

			fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 b28:	87 e1       	ldi	r24, 0x17	; 23
 b2a:	69 de       	rcall	.-814    	; 0x7fe <SPI_Read_Reg>
							
		}while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
 b2c:	80 ff       	sbrs	r24, 0
 b2e:	ef cf       	rjmp	.-34     	; 0xb0e <Receive_Packet+0x14>
 b30:	01 c0       	rjmp	.+2      	; 0xb34 <Receive_Packet+0x3a>
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
 b32:	10 e0       	ldi	r17, 0x00	; 0
		}
		
*/
		res = len;		
	}
	SPI_Write_Reg(WRITE_REG|STATUS,sta);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 b34:	87 e2       	ldi	r24, 0x27	; 39
 b36:	60 2f       	mov	r22, r16
 b38:	50 de       	rcall	.-864    	; 0x7da <SPI_Write_Reg>
	
	return res;	
}
 b3a:	81 2f       	mov	r24, r17
 b3c:	df 91       	pop	r29
 b3e:	cf 91       	pop	r28
 b40:	1f 91       	pop	r17
 b42:	0f 91       	pop	r16
 b44:	08 95       	ret

00000b46 <__eerd_block_m8>:
 b46:	dc 01       	movw	r26, r24
 b48:	cb 01       	movw	r24, r22

00000b4a <__eerd_blraw_m8>:
 b4a:	fc 01       	movw	r30, r24
 b4c:	e1 99       	sbic	0x1c, 1	; 28
 b4e:	fe cf       	rjmp	.-4      	; 0xb4c <__eerd_blraw_m8+0x2>
 b50:	06 c0       	rjmp	.+12     	; 0xb5e <__eerd_blraw_m8+0x14>
 b52:	ff bb       	out	0x1f, r31	; 31
 b54:	ee bb       	out	0x1e, r30	; 30
 b56:	e0 9a       	sbi	0x1c, 0	; 28
 b58:	31 96       	adiw	r30, 0x01	; 1
 b5a:	0d b2       	in	r0, 0x1d	; 29
 b5c:	0d 92       	st	X+, r0
 b5e:	41 50       	subi	r20, 0x01	; 1
 b60:	50 40       	sbci	r21, 0x00	; 0
 b62:	b8 f7       	brcc	.-18     	; 0xb52 <__eerd_blraw_m8+0x8>
 b64:	08 95       	ret

00000b66 <__eewr_block_m8>:
 b66:	dc 01       	movw	r26, r24
 b68:	cb 01       	movw	r24, r22
 b6a:	02 c0       	rjmp	.+4      	; 0xb70 <__eewr_block_m8+0xa>
 b6c:	2d 91       	ld	r18, X+
 b6e:	05 d0       	rcall	.+10     	; 0xb7a <__eewr_r18_m8>
 b70:	41 50       	subi	r20, 0x01	; 1
 b72:	50 40       	sbci	r21, 0x00	; 0
 b74:	d8 f7       	brcc	.-10     	; 0xb6c <__eewr_block_m8+0x6>
 b76:	08 95       	ret

00000b78 <__eewr_byte_m8>:
 b78:	26 2f       	mov	r18, r22

00000b7a <__eewr_r18_m8>:
 b7a:	e1 99       	sbic	0x1c, 1	; 28
 b7c:	fe cf       	rjmp	.-4      	; 0xb7a <__eewr_r18_m8>
 b7e:	9f bb       	out	0x1f, r25	; 31
 b80:	8e bb       	out	0x1e, r24	; 30
 b82:	2d bb       	out	0x1d, r18	; 29
 b84:	0f b6       	in	r0, 0x3f	; 63
 b86:	f8 94       	cli
 b88:	e2 9a       	sbi	0x1c, 2	; 28
 b8a:	e1 9a       	sbi	0x1c, 1	; 28
 b8c:	0f be       	out	0x3f, r0	; 63
 b8e:	01 96       	adiw	r24, 0x01	; 1
 b90:	08 95       	ret

00000b92 <_exit>:
 b92:	f8 94       	cli

00000b94 <__stop_program>:
 b94:	ff cf       	rjmp	.-2      	; 0xb94 <__stop_program>
