Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Wed Oct 24 15:19:56 2018
| Host             : SET253-05C running 64-bit major release  (build 9200)
| Command          : report_power -file clocked4x7SegDisplay_power_routed.rpt -pb clocked4x7SegDisplay_power_summary_routed.pb -rpx clocked4x7SegDisplay_power_routed.rpx
| Design           : clocked4x7SegDisplay
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.668       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 10.464       |
| Device Static (W)        | 0.204        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 36.3         |
| Junction Temperature (C) | 73.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.257 |      103 |       --- |             --- |
|   LUT as Logic |     0.234 |       63 |     63400 |            0.10 |
|   CARRY4       |     0.010 |        5 |     15850 |            0.03 |
|   Register     |     0.007 |       19 |    126800 |            0.01 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |        2 |       --- |             --- |
| Signals        |     0.451 |      121 |       --- |             --- |
| I/O            |     9.757 |       38 |       210 |           18.10 |
| Static Power   |     0.204 |          |           |                 |
| Total          |    10.668 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.888 |       0.787 |      0.101 |
| Vccaux    |       1.800 |     0.383 |       0.355 |      0.029 |
| Vcco33    |       3.300 |     2.743 |       2.739 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| clocked4x7SegDisplay |    10.464 |
|   u1                 |     0.461 |
|     d1               |     0.133 |
|     u0               |     0.030 |
|       i1             |     0.007 |
|         m5           |     0.007 |
|           I3         |     0.007 |
|       i2             |     0.004 |
|         m5           |     0.004 |
|           I3         |     0.004 |
|       i3             |     0.003 |
|         m5           |     0.003 |
|           I3         |     0.003 |
|       i4             |     0.004 |
|         m5           |     0.004 |
|           I3         |     0.004 |
|       i5             |     0.004 |
|         m5           |     0.004 |
|           I3         |     0.004 |
|       i6             |     0.003 |
|         m5           |     0.003 |
|           I3         |     0.003 |
|       i7             |     0.004 |
|         m5           |     0.004 |
|           I3         |     0.004 |
|     u1               |     0.030 |
|       i1             |     0.005 |
|         m5           |     0.005 |
|           I3         |     0.005 |
|       i2             |     0.005 |
|         m5           |     0.005 |
|           I3         |     0.005 |
|       i3             |     0.004 |
|         m5           |     0.004 |
|           I3         |     0.004 |
|       i4             |     0.005 |
|         m5           |     0.005 |
|           I3         |     0.005 |
|       i5             |     0.004 |
|         m5           |     0.004 |
|           I3         |     0.004 |
|       i6             |     0.003 |
|         m5           |     0.003 |
|           I3         |     0.003 |
|       i7             |     0.004 |
|         m5           |     0.004 |
|           I3         |     0.004 |
|     u2               |     0.182 |
|       i1             |     0.027 |
|         m5           |     0.027 |
|           I3         |     0.027 |
|       i2             |     0.028 |
|         m5           |     0.028 |
|           I3         |     0.028 |
|       i3             |     0.023 |
|         m5           |     0.023 |
|           I3         |     0.023 |
|       i4             |     0.039 |
|         m5           |     0.039 |
|           I3         |     0.039 |
|       i5             |     0.021 |
|         m5           |     0.021 |
|           I3         |     0.021 |
|       i6             |     0.025 |
|         m5           |     0.025 |
|           I3         |     0.025 |
|       i7             |     0.020 |
|         m5           |     0.020 |
|           I3         |     0.020 |
|     u3               |     0.059 |
|       i1             |     0.009 |
|         m5           |     0.009 |
|           I3         |     0.009 |
|       i2             |     0.009 |
|         m5           |     0.009 |
|           I3         |     0.009 |
|       i3             |     0.008 |
|         m5           |     0.008 |
|           I3         |     0.008 |
|       i4             |     0.012 |
|         m5           |     0.012 |
|           I3         |     0.012 |
|       i5             |     0.006 |
|         m5           |     0.006 |
|           I3         |     0.006 |
|       i6             |     0.008 |
|         m5           |     0.008 |
|           I3         |     0.008 |
|       i7             |     0.007 |
|         m5           |     0.007 |
|           I3         |     0.007 |
+----------------------+-----------+


