<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1767251752" />
    <testcase name="test_controller_reset" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="176" time="0.00044798851013183594" sim_time_ns="150.0" ratio_time="334830.0159659393" />
    <testcase name="test_controller_receives_command" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="190" time="0.03002786636352539" sim_time_ns="97950.0" ratio_time="3261970.0252489164" />
    <testcase name="test_cmd_status" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="208" time="0.040064096450805664" sim_time_ns="165380.0" ratio_time="4127885.4298653305" />
    <testcase name="test_cmd_execute" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="245" time="0.07394218444824219" sim_time_ns="88940.0" ratio_time="1202831.6537261072" />
    <testcase name="test_cmd_write_weight" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="275" time="0.10802817344665527" sim_time_ns="444109.99999999994" ratio_time="4111057.1976791145" />
    <testcase name="test_cmd_write_act" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="300" time="0.44861507415771484" sim_time_ns="539209.9999999999" ratio_time="1201943.5615541432" />
    <testcase name="test_cmd_read_result" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="362" time="0.1019599437713623" sim_time_ns="425870.0" ratio_time="4176836.3560005706" />
    <testcase name="test_cmd_read_result_signed" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="410" time="0.09932732582092285" sim_time_ns="425850.00000000023" ratio_time="4287339.827992196" />
    <testcase name="test_cmd_read_result_col1" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="428" time="0.09882473945617676" sim_time_ns="425860.0" ratio_time="4309244.8545118105" />
    <testcase name="test_cmd_read_result_col1_signed" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="457" time="0.09862017631530762" sim_time_ns="425850.0" ratio_time="4318081.917015397" />
    <testcase name="test_read_both_accumulators" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="475" time="0.21559715270996094" sim_time_ns="872540.0" ratio_time="4047084.9871278806" />
    <testcase name="test_multiple_commands_sequence" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="512" time="0.2701292037963867" sim_time_ns="1134050.0" ratio_time="4198176.221090129" />
    <testcase name="test_unknown_command" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="547" time="0.02280116081237793" sim_time_ns="89940.0" ratio_time="3944536.014638992" />
    <testcase name="test_status_various_states" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="564" time="0.1848151683807373" sim_time_ns="700960.0" ratio_time="3792762.2832123493" />
    <testcase name="test_weight_sequence_timing" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="595" time="0.5069050788879395" sim_time_ns="539110.0" ratio_time="1063532.4490784595" />
    <testcase name="test_execute_pulse_timing" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="644" time="0.07571291923522949" sim_time_ns="88950.0" ratio_time="1174832.5239401315" />
    <testcase name="test_read_result_zero" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="670" time="0.10265135765075684" sim_time_ns="425860.0" ratio_time="4148605.627300831" />
    <testcase name="test_write_act_sequence" classname="test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="686" time="0.4655117988586426" sim_time_ns="539100.0" ratio_time="1158080.2061769078" />
  </testsuite>
</testsuites>