/*
 * Copyright (c) 2022-2023, Baikal Electronics, JSC. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef DDR_BS1000_CTRL_H
#define DDR_BS1000_CTRL_H

#define DDR_DEBUG_TEST_MAPPING		0 /* 0 - default; 1 - special debug mapping for 2-rank/2-DIMMs testing */
#define DDR_CTRL_DFI_INIT_TIMEOUT	50
#define DDR_CTRL_DONE_TIMEOUT		10 /* small umctl2 timeout for different tasks */
#define DDR_PHY_TWRDATA_DELAY		16 /* see PHY PUB DataBook, Table5-3 (p.91); (t_ctrl_delay + (6 + 4) + TxDqsDly) / 2 */

#define MSTR		(0x0)
#define STAT		(0x4)
#define MRCTRL0		(0x10)
#define MRCTRL1		(0x14)
#define MRSTAT		(0x18)
#define MRCTRL2		(0x1c)
#define PWRCTL		(0x30)
#define PWRTMG		(0x34)
#define HWLPCTL		(0x38)
#define RFSHCTL0	(0x50)
#define RFSHCTL1	(0x54)
#define RFSHCTL2	(0x58)
#define RFSHCTL3	(0x60)
#define RFSHTMG		(0x64)
#define ECCCFG0		(0x70)
#define ECCCFG1		(0x74)
#define ECCSTAT		(0x78)
#define ECCCTL		(0x7c)
#define ECCERRCNT	(0x80)
#define ECCCADDR0	(0x84)
#define ECCCADDR1	(0x88)
#define ECCCSYN0	(0x8c)
#define ECCCSYN1	(0x90)
#define ECCCSYN2	(0x94)
#define ECCBITMASK0	(0x98)
#define ECCBITMASK1	(0x9c)
#define ECCBITMASK2	(0xa0)
#define ECCUADDR0	(0xa4)
#define ECCUADDR1	(0xa8)
#define ECCUSYN0	(0xac)
#define ECCUSYN1	(0xb0)
#define ECCUSYN2	(0xb4)
#define ECCPOISONADDR0	(0xb8)
#define ECCPOISONADDR1	(0xbc)
#define CRCPARCTL0	(0xc0)
#define CRCPARCTL1	(0xc4)
#define CRCPARSTAT	(0xcc)
#define INIT0		(0xd0)
#define INIT1		(0xd4)
#define INIT3		(0xdc)
#define INIT4		(0xe0)
#define INIT5		(0xe4)
#define INIT6		(0xe8)
#define INIT7		(0xec)
#define DIMMCTL		(0xf0)
#define RANKCTL		(0xf4)
#define DRAMTMG0	(0x100)
#define DRAMTMG1	(0x104)
#define DRAMTMG2	(0x108)
#define DRAMTMG3	(0x10c)
#define DRAMTMG4	(0x110)
#define DRAMTMG5	(0x114)
#define DRAMTMG8	(0x120)
#define DRAMTMG9	(0x124)
#define DRAMTMG10	(0x128)
#define DRAMTMG11	(0x12c)
#define DRAMTMG12	(0x130)
#define DRAMTMG15	(0x13c)
#define ZQCTL0		(0x180)
#define ZQCTL1		(0x184)
#define DFITMG0		(0x190)
#define DFITMG1		(0x194)
#define DFILPCFG0	(0x198)
#define DFILPCFG1	(0x19c)
#define DFIUPD0		(0x1a0)
#define DFIUPD1		(0x1a4)
#define DFIUPD2		(0x1a8)
#define DFIMISC		(0x1b0)
#define DFITMG2		(0x1b4)
#define DFITMG3		(0x1b8)
#define DFISTAT		(0x1bc)
#define DBICTL		(0x1c0)
#define DFIPHYMSTR	(0x1c4)
#define ADDRMAP0	(0x200)
#define ADDRMAP1	(0x204)
#define ADDRMAP2	(0x208)
#define ADDRMAP3	(0x20c)
#define ADDRMAP4	(0x210)
#define ADDRMAP5	(0x214)
#define ADDRMAP6	(0x218)
#define ADDRMAP7	(0x21c)
#define ADDRMAP8	(0x220)
#define ADDRMAP9	(0x224)
#define ADDRMAP10	(0x228)
#define ADDRMAP11	(0x22c)
#define ODTCFG		(0x240)
#define ODTMAP		(0x244)
#define SCHED		(0x250)
#define SCHED1		(0x254)
#define PERFHPR1	(0x25c)
#define PERFLPR1	(0x264)
#define PERFWR1		(0x26c)
#define DQMAP0		(0x280)
#define DQMAP1		(0x284)
#define DQMAP2		(0x288)
#define DQMAP3		(0x28c)
#define DQMAP4		(0x290)
#define DQMAP5		(0x294)
#define DBG0		(0x300)
#define DBG1		(0x304)
#define DBGCAM		(0x308)
#define DBGCMD		(0x30c)
#define DBGSTAT		(0x310)
#define SWCTL		(0x320)
#define SWSTAT		(0x324)
#define SWCTLSTATIC	(0x328)
#define POISONCFG	(0x36c)
#define POISONSTAT	(0x370)
#define ADVECCINDEX	(0x374)
#define ECCPOISONPAT0	(0x37c)
#define ECCPOISONPAT1	(0x380)
#define ECCPOISONPAT2	(0x384)

#define PSTAT		(0x3f8 + 0x4)
#define PCCFG		(0x3f8 + 0x8)
#define PCTRL_0		(0x3f8 + 0x98)
#define SARBASE0	(0x3f8 + 0xb0c)
#define SARSIZE0	(0x3f8 + 0xb10)
#define SARBASE1	(0x3f8 + 0xb14)
#define SARSIZE1	(0x3f8 + 0xb18)
#define SARBASE2	(0x3f8 + 0xb1c)
#define SARSIZE2	(0x3f8 + 0xb20)
#define SARBASE3	(0x3f8 + 0xb24)
#define SARSIZE3	(0x3f8 + 0xb28)
#define SBRCTL		(0x3f8 + 0xb2c)
#define SBRSTAT		(0x3f8 + 0xb30)
#define SBRWDATA0	(0x3f8 + 0xb34)
#define SBRWDATA1	(0x3f8 + 0xb38)
#define SBRSTART0	(0x3f8 + 0xb40)
#define SBRSTART1	(0x3f8 + 0xb44)
#define SBRRANGE0	(0x3f8 + 0xb48)
#define SBRRANGE1	(0x3f8 + 0xb4c)

#endif /* DDR_BS1000_CTRL_H */
