
Selected circuits
===================
 - **Circuit**: 12-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add12u_574 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |   [[Verilog<sub>PDK45</sub>](add12u_574_pdk45.v)] [[C](add12u_574.c)] |
| add12u_C66 | 0.012 | 0.024 | 75.00 | 0.034 | 1.5 |   [[Verilog<sub>PDK45</sub>](add12u_C66_pdk45.v)] [[C](add12u_C66.c)] |
| add12u_112 | 0.026 | 0.061 | 87.50 | 0.07 | 6.0 |  [[Verilog<sub>generic</sub>](add12u_112.v)]  [[C](add12u_112.c)] |
| add12u_261 | 0.098 | 0.21 | 96.88 | 0.27 | 86 |  [[Verilog<sub>generic</sub>](add12u_261.v)]  [[C](add12u_261.c)] |
| add12u_D13 | 0.20 | 0.39 | 99.90 | 0.54 | 294 |   [[Verilog<sub>PDK45</sub>](add12u_D13_pdk45.v)] [[C](add12u_D13.c)] |
| add12u_20E | 0.46 | 1.34 | 99.22 | 1.26 | 2047 |  [[Verilog<sub>generic</sub>](add12u_20E.v)]  [[C](add12u_20E.c)] |
| add12u_B1D | 1.56 | 3.12 | 99.98 | 4.26 | 20920 |   [[Verilog<sub>PDK45</sub>](add12u_B1D_pdk45.v)] [[C](add12u_B1D.c)] |
| add12u_0A0 | 3.20 | 7.71 | 99.91 | 8.54 | 92047 |  [[Verilog<sub>generic</sub>](add12u_0A0.v)]  [[C](add12u_0A0.c)] |
| add12u_6C0 | 6.25 | 12.50 | 100.00 | 16.24 | 325756 |   [[Verilog<sub>PDK45</sub>](add12u_6C0_pdk45.v)] [[C](add12u_6C0.c)] |
| add12u_B42 | 12.50 | 25.00 | 100.00 | 30.62 | 13015.54e2 |  [[Verilog<sub>generic</sub>](add12u_B42.v)]  [[C](add12u_B42.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)

             