$date
	Sun Oct 23 08:52:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#947151
b1110 !
1"
#947154
b1110 &
b1110 %
1$
#947155
0"
#947158
b111 &
b111 %
#947162
b10110 &
b10110 %
#947166
b1011 &
b1011 %
#947170
b100010 &
b100010 %
#947174
b10001 &
b10001 %
#947178
b110100 &
b110100 %
#947182
b11010 &
b11010 %
#947186
b1101 &
b1101 %
#947190
b101000 &
b101000 %
#947194
b10100 &
b10100 %
#947198
b1010 &
b1010 %
#947202
b101 &
b101 %
#947206
b10000 &
b10000 %
#947210
b1000 &
b1000 %
#947214
b100 &
b100 %
#947218
b10 &
b10 %
#947222
b1 &
1#
b1 %
#947226
b0 &
b0 %
0#
0$
#1932547
b1000 !
1"
#1932550
b1000 &
b1000 %
1$
#1932551
0"
#1932554
b100 &
b100 %
#1932558
b10 &
b10 %
#1932562
b1 &
b1 %
1#
#1932566
b0 &
0#
b0 %
0$
#2931815
b10001 !
1"
#2931818
b10001 &
b10001 %
1$
#2931819
0"
#2931822
b110100 &
b110100 %
#2931826
b11010 &
b11010 %
#2931830
b1101 &
b1101 %
#2931834
b101000 &
b101000 %
#2931838
b10100 &
b10100 %
#2931842
b1010 &
b1010 %
#2931846
b101 &
b101 %
#2931850
b10000 &
b10000 %
#2931854
b1000 &
b1000 %
#2931858
b100 &
b100 %
#2931862
b10 &
b10 %
#2931866
b1 &
b1 %
1#
#2931870
b0 &
0#
b0 %
0$
#4500012
