#
# OPTION COMMAND FILE created by Cadence Quantus QRC Extraction Version 14.1.1-s065 from CCL
#
capacitance \
	 -decoupling_factor 1.0 \
	 -ground_net "VDD"
extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -array_vias_spacing auto \
	 -max_fracture_length 10 \
	 -max_fracture_length_unit "MICRONS" \
	 -max_via_array_size \
		"auto" \
	 -net_name_space "LAYOUT"
filter_cap \
	 -exclude_self_cap true
filter_coupling_cap \
	 -coupling_cap_threshold_absolute 0.01 \
	 -coupling_cap_threshold_relative 0.001
filter_res \
	 -min_res 0.001
input_db -type assura \
	 -design_cell_name "DAC_CORE_5_bit layout PAUE_VLSI_MM_10" \
	 -directory_name "/home/student/mmisdziol/UMC180OA/ASSURA_LVS" \
	 -format "DFII" \
	 -run_name "DAC_CORE_5_bit"
log_file \
	 -file_name "/home/student/mmisdziol/UMC180OA/ASSURA_LVS/qrc.DAC_CORE_5_bit.log"
output_db -type extracted_view \
	 -cap_component "pcapacitor" \
	 -cap_property_name "c" \
	 -enable_cellview_check false \
	 -include_cap_model "false" \
	 -include_parasitic_cap_model "false" \
	 -include_parasitic_res_model "comment" \
	 -include_parasitic_res_width false \
	 -include_parasitic_res_width_drawn false \
	 -include_res_model "false" \
	 -res_component "presistor" \
	 -res_property_name "r" \
	 -view_name "av_extracted"
output_setup \
	 -directory_name "/home/student/mmisdziol/UMC180OA/ASSURA_LVS" \
	 -temporary_directory_name "DAC_CORE_5_bit"
process_technology \
	 -technology_corner \
		"LVS_2.0_p2" \
	 -technology_library_file "/cad/dk/umc180oa/assura_tech.lib" \
	 -technology_name "Assura_LVS" \
	 -temperature \
		25.0


