|main_FIFO
SW[0] => FIFO_machine:mchn.rd_switch
SW[1] => FIFO_machine:mchn.wr_switch
SW[2] => nbitmux:mx_data.selector
Key3 => botaosincrono:bsk2.reset
Key3 => FIFO_machine:mchn.clr_fifo
Key3 => nbitcounter:address_count.clear
Key2 => botaosincrono:bsk2.Key
clk_27 => clock_generator:clk_1.clock_in
clk_27 => clock_generator:clk_2.clock_in
LEDR[0] <= FIFO_machine:mchn.full
LEDR[1] <= FIFO_machine:mchn.empty
LEDG[0] <= clock_generator:clk_1.clock_out
LEDG[1] <= clock_generator:clk_2.clock_out
Hex0[0] <= BinDisplay:DSP4.Hex70[0]
Hex0[1] <= BinDisplay:DSP4.Hex70[1]
Hex0[2] <= BinDisplay:DSP4.Hex70[2]
Hex0[3] <= BinDisplay:DSP4.Hex70[3]
Hex0[4] <= BinDisplay:DSP4.Hex70[4]
Hex0[5] <= BinDisplay:DSP4.Hex70[5]
Hex0[6] <= BinDisplay:DSP4.Hex70[6]
Hex1[0] <= BinDisplay:DSP4.Hex71[0]
Hex1[1] <= BinDisplay:DSP4.Hex71[1]
Hex1[2] <= BinDisplay:DSP4.Hex71[2]
Hex1[3] <= BinDisplay:DSP4.Hex71[3]
Hex1[4] <= BinDisplay:DSP4.Hex71[4]
Hex1[5] <= BinDisplay:DSP4.Hex71[5]
Hex1[6] <= BinDisplay:DSP4.Hex71[6]
Hex2[0] <= BinDisplay:DSP4.Hex72[0]
Hex2[1] <= BinDisplay:DSP4.Hex72[1]
Hex2[2] <= BinDisplay:DSP4.Hex72[2]
Hex2[3] <= BinDisplay:DSP4.Hex72[3]
Hex2[4] <= BinDisplay:DSP4.Hex72[4]
Hex2[5] <= BinDisplay:DSP4.Hex72[5]
Hex2[6] <= BinDisplay:DSP4.Hex72[6]
Hex3[0] <= BinDisplay:DSP4.Hex73[0]
Hex3[1] <= BinDisplay:DSP4.Hex73[1]
Hex3[2] <= BinDisplay:DSP4.Hex73[2]
Hex3[3] <= BinDisplay:DSP4.Hex73[3]
Hex3[4] <= BinDisplay:DSP4.Hex73[4]
Hex3[5] <= BinDisplay:DSP4.Hex73[5]
Hex3[6] <= BinDisplay:DSP4.Hex73[6]
Hex4[0] <= BinDisplay:DSP2.Hex70[0]
Hex4[1] <= BinDisplay:DSP2.Hex70[1]
Hex4[2] <= BinDisplay:DSP2.Hex70[2]
Hex4[3] <= BinDisplay:DSP2.Hex70[3]
Hex4[4] <= BinDisplay:DSP2.Hex70[4]
Hex4[5] <= BinDisplay:DSP2.Hex70[5]
Hex4[6] <= BinDisplay:DSP2.Hex70[6]
Hex5[0] <= BinDisplay:DSP2.Hex71[0]
Hex5[1] <= BinDisplay:DSP2.Hex71[1]
Hex5[2] <= BinDisplay:DSP2.Hex71[2]
Hex5[3] <= BinDisplay:DSP2.Hex71[3]
Hex5[4] <= BinDisplay:DSP2.Hex71[4]
Hex5[5] <= BinDisplay:DSP2.Hex71[5]
Hex5[6] <= BinDisplay:DSP2.Hex71[6]
Hex6[0] <= BinTo7Segment:stateHex.sevseg_out[0]
Hex6[1] <= BinTo7Segment:stateHex.sevseg_out[1]
Hex6[2] <= BinTo7Segment:stateHex.sevseg_out[2]
Hex6[3] <= BinTo7Segment:stateHex.sevseg_out[3]
Hex6[4] <= BinTo7Segment:stateHex.sevseg_out[4]
Hex6[5] <= BinTo7Segment:stateHex.sevseg_out[5]
Hex6[6] <= BinTo7Segment:stateHex.sevseg_out[6]


|main_FIFO|clock_generator:clk_1
clock_in => clock_signal.CLK
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_in => counter[21].CLK
clock_out <= clock_signal.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|clock_generator:clk_2
clock_in => clock_signal.CLK
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_out <= clock_signal.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|botaosincrono:bsk2
Key => estado.DATAB
Key => estado.DATAA
Key => estado.caso_a.DATAIN
clk => estado~2.DATAIN
reset => estado~4.DATAIN
Key_sincrono <= Key_sincrono.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn
wr_switch => controller.IN0
wr_switch => controller.IN1
wr_switch => controller.IN0
rd_switch => controller.IN1
rd_switch => controller.IN1
rd_switch => nbitmux:rdmux.selector
rd_switch => controller.IN1
start => controller.IN1
start => controller.IN1
clr_fifo => state~5.DATAIN
clk_maq => nbitreg:reg00.clk
clk_maq => nbitreg:mux_reg:1:reg.clk
clk_maq => nbitreg:mux_reg:2:reg.clk
clk_maq => nbitreg:mux_reg:3:reg.clk
clk_maq => nbitreg:mux_reg:4:reg.clk
clk_maq => nbitreg:mux_reg:5:reg.clk
clk_maq => nbitreg:mux_reg:6:reg.clk
clk_maq => nbitreg:mux_reg:7:reg.clk
clk_maq => nbitreg:mux_reg:8:reg.clk
clk_maq => nbitreg:mux_reg:9:reg.clk
clk_maq => nbitreg:mux_reg:10:reg.clk
clk_maq => nbitreg:mux_reg:11:reg.clk
clk_maq => nbitreg:mux_reg:12:reg.clk
clk_maq => nbitreg:mux_reg:13:reg.clk
clk_maq => nbitreg:mux_reg:14:reg.clk
clk_maq => nbitreg:reg15.clk
clk_maq => nbitcounter:cnt.clock
clk_maq => state~3.DATAIN
write_data[0] => nbitmux:mx00.A_in[0]
write_data[1] => nbitmux:mx00.A_in[1]
write_data[2] => nbitmux:mx00.A_in[2]
write_data[3] => nbitmux:mx00.A_in[3]
write_data[4] => nbitmux:mx00.A_in[4]
write_data[5] => nbitmux:mx00.A_in[5]
write_data[6] => nbitmux:mx00.A_in[6]
write_data[7] => nbitmux:mx00.A_in[7]
write_data[8] => nbitmux:mx00.A_in[8]
write_data[9] => nbitmux:mx00.A_in[9]
write_data[10] => nbitmux:mx00.A_in[10]
write_data[11] => nbitmux:mx00.A_in[11]
write_data[12] => nbitmux:mx00.A_in[12]
write_data[13] => nbitmux:mx00.A_in[13]
write_data[14] => nbitmux:mx00.A_in[14]
write_data[15] => nbitmux:mx00.A_in[15]
read_data[0] <= nbitmux:rdmux.S_out[0]
read_data[1] <= nbitmux:rdmux.S_out[1]
read_data[2] <= nbitmux:rdmux.S_out[2]
read_data[3] <= nbitmux:rdmux.S_out[3]
read_data[4] <= nbitmux:rdmux.S_out[4]
read_data[5] <= nbitmux:rdmux.S_out[5]
read_data[6] <= nbitmux:rdmux.S_out[6]
read_data[7] <= nbitmux:rdmux.S_out[7]
read_data[8] <= nbitmux:rdmux.S_out[8]
read_data[9] <= nbitmux:rdmux.S_out[9]
read_data[10] <= nbitmux:rdmux.S_out[10]
read_data[11] <= nbitmux:rdmux.S_out[11]
read_data[12] <= nbitmux:rdmux.S_out[12]
read_data[13] <= nbitmux:rdmux.S_out[13]
read_data[14] <= nbitmux:rdmux.S_out[14]
read_data[15] <= nbitmux:rdmux.S_out[15]
out_state[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out_state[1] <= out_state.DB_MAX_OUTPUT_PORT_TYPE
out_state[2] <= out_state.DB_MAX_OUTPUT_PORT_TYPE
out_state[3] <= out_state.DB_MAX_OUTPUT_PORT_TYPE
empty <= nbitcompmag:comp0.out_eq
full <= nbitcompmag:comp16.out_eq
ld_count_rom <= ld_count_rom.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:reg00
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:mx00
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:1:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:1:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:2:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:2:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:3:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:3:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:4:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:4:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:5:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:5:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:6:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:6:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:7:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:7:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:8:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:8:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:9:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:9:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:10:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:10:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:11:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:11:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:12:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:12:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:13:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:13:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:\mux_reg:14:reg
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:\mux_reg:14:mx
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitreg:reg15
data_entry[0] => data_out[0]~reg0.DATAIN
data_entry[1] => data_out[1]~reg0.DATAIN
data_entry[2] => data_out[2]~reg0.DATAIN
data_entry[3] => data_out[3]~reg0.DATAIN
data_entry[4] => data_out[4]~reg0.DATAIN
data_entry[5] => data_out[5]~reg0.DATAIN
data_entry[6] => data_out[6]~reg0.DATAIN
data_entry[7] => data_out[7]~reg0.DATAIN
data_entry[8] => data_out[8]~reg0.DATAIN
data_entry[9] => data_out[9]~reg0.DATAIN
data_entry[10] => data_out[10]~reg0.DATAIN
data_entry[11] => data_out[11]~reg0.DATAIN
data_entry[12] => data_out[12]~reg0.DATAIN
data_entry[13] => data_out[13]~reg0.DATAIN
data_entry[14] => data_out[14]~reg0.DATAIN
data_entry[15] => data_out[15]~reg0.DATAIN
enable => data_out[15]~reg0.ENA
enable => data_out[14]~reg0.ENA
enable => data_out[13]~reg0.ENA
enable => data_out[12]~reg0.ENA
enable => data_out[11]~reg0.ENA
enable => data_out[10]~reg0.ENA
enable => data_out[9]~reg0.ENA
enable => data_out[8]~reg0.ENA
enable => data_out[7]~reg0.ENA
enable => data_out[6]~reg0.ENA
enable => data_out[5]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[0]~reg0.ENA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clear => data_out[0]~reg0.ACLR
clear => data_out[1]~reg0.ACLR
clear => data_out[2]~reg0.ACLR
clear => data_out[3]~reg0.ACLR
clear => data_out[4]~reg0.ACLR
clear => data_out[5]~reg0.ACLR
clear => data_out[6]~reg0.ACLR
clear => data_out[7]~reg0.ACLR
clear => data_out[8]~reg0.ACLR
clear => data_out[9]~reg0.ACLR
clear => data_out[10]~reg0.ACLR
clear => data_out[11]~reg0.ACLR
clear => data_out[12]~reg0.ACLR
clear => data_out[13]~reg0.ACLR
clear => data_out[14]~reg0.ACLR
clear => data_out[15]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:mx15
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitcounter:cnt
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clock => out_cont[6]~reg0.CLK
clock => out_cont[7]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
clear => out_cont[6]~reg0.ACLR
clear => out_cont[7]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[7]~reg0.ENA
enable => out_cont[6]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[6] <= out_cont[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[7] <= out_cont[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitcompmag:comp0
A_data[0] => inter_gt.IN0
A_data[0] => inter_eq.IN0
A_data[0] => inter_lt.IN0
A_data[1] => inter_gt.IN0
A_data[1] => inter_eq.IN0
A_data[1] => inter_lt.IN0
A_data[2] => inter_gt.IN0
A_data[2] => inter_eq.IN0
A_data[2] => inter_lt.IN0
A_data[3] => inter_gt.IN0
A_data[3] => inter_eq.IN0
A_data[3] => inter_lt.IN0
A_data[4] => inter_gt.IN0
A_data[4] => inter_eq.IN0
A_data[4] => inter_lt.IN0
A_data[5] => inter_gt.IN0
A_data[5] => inter_eq.IN0
A_data[5] => inter_lt.IN0
A_data[6] => inter_gt.IN0
A_data[6] => inter_eq.IN0
A_data[6] => inter_lt.IN0
A_data[7] => inter_gt.IN0
A_data[7] => inter_eq.IN0
A_data[7] => inter_lt.IN0
B_data[0] => inter_lt.IN1
B_data[0] => inter_eq.IN1
B_data[0] => inter_gt.IN1
B_data[1] => inter_lt.IN1
B_data[1] => inter_eq.IN1
B_data[1] => inter_gt.IN1
B_data[2] => inter_lt.IN1
B_data[2] => inter_eq.IN1
B_data[2] => inter_gt.IN1
B_data[3] => inter_lt.IN1
B_data[3] => inter_eq.IN1
B_data[3] => inter_gt.IN1
B_data[4] => inter_lt.IN1
B_data[4] => inter_eq.IN1
B_data[4] => inter_gt.IN1
B_data[5] => inter_lt.IN1
B_data[5] => inter_eq.IN1
B_data[5] => inter_gt.IN1
B_data[6] => inter_lt.IN1
B_data[6] => inter_eq.IN1
B_data[6] => inter_gt.IN1
B_data[7] => inter_lt.IN1
B_data[7] => inter_eq.IN1
B_data[7] => inter_gt.IN1
out_gt <= inter_gt.DB_MAX_OUTPUT_PORT_TYPE
out_lt <= inter_lt.DB_MAX_OUTPUT_PORT_TYPE
out_eq <= inter_eq.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitcompmag:comp16
A_data[0] => inter_gt.IN0
A_data[0] => inter_eq.IN0
A_data[0] => inter_lt.IN0
A_data[1] => inter_gt.IN0
A_data[1] => inter_eq.IN0
A_data[1] => inter_lt.IN0
A_data[2] => inter_gt.IN0
A_data[2] => inter_eq.IN0
A_data[2] => inter_lt.IN0
A_data[3] => inter_gt.IN0
A_data[3] => inter_eq.IN0
A_data[3] => inter_lt.IN0
A_data[4] => inter_gt.IN0
A_data[4] => inter_eq.IN0
A_data[4] => inter_lt.IN0
A_data[5] => inter_gt.IN0
A_data[5] => inter_eq.IN0
A_data[5] => inter_lt.IN0
A_data[6] => inter_gt.IN0
A_data[6] => inter_eq.IN0
A_data[6] => inter_lt.IN0
A_data[7] => inter_gt.IN0
A_data[7] => inter_eq.IN0
A_data[7] => inter_lt.IN0
B_data[0] => inter_lt.IN1
B_data[0] => inter_eq.IN1
B_data[0] => inter_gt.IN1
B_data[1] => inter_lt.IN1
B_data[1] => inter_eq.IN1
B_data[1] => inter_gt.IN1
B_data[2] => inter_lt.IN1
B_data[2] => inter_eq.IN1
B_data[2] => inter_gt.IN1
B_data[3] => inter_lt.IN1
B_data[3] => inter_eq.IN1
B_data[3] => inter_gt.IN1
B_data[4] => inter_lt.IN1
B_data[4] => inter_eq.IN1
B_data[4] => inter_gt.IN1
B_data[5] => inter_lt.IN1
B_data[5] => inter_eq.IN1
B_data[5] => inter_gt.IN1
B_data[6] => inter_lt.IN1
B_data[6] => inter_eq.IN1
B_data[6] => inter_gt.IN1
B_data[7] => inter_lt.IN1
B_data[7] => inter_eq.IN1
B_data[7] => inter_gt.IN1
out_gt <= inter_gt.DB_MAX_OUTPUT_PORT_TYPE
out_lt <= inter_lt.DB_MAX_OUTPUT_PORT_TYPE
out_eq <= inter_eq.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|FIFO_machine:mchn|nbitmux:rdmux
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinTo7Segment:stateHex
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|nbitcounter:address_count
clock => out_cont[0]~reg0.CLK
clock => out_cont[1]~reg0.CLK
clock => out_cont[2]~reg0.CLK
clock => out_cont[3]~reg0.CLK
clock => out_cont[4]~reg0.CLK
clock => out_cont[5]~reg0.CLK
clear => out_cont[0]~reg0.ACLR
clear => out_cont[1]~reg0.ACLR
clear => out_cont[2]~reg0.ACLR
clear => out_cont[3]~reg0.ACLR
clear => out_cont[4]~reg0.ACLR
clear => out_cont[5]~reg0.ACLR
enable => out_cont[0]~reg0.ENA
enable => out_cont[5]~reg0.ENA
enable => out_cont[4]~reg0.ENA
enable => out_cont[3]~reg0.ENA
enable => out_cont[2]~reg0.ENA
enable => out_cont[1]~reg0.ENA
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
updown => out_cont.OUTPUTSELECT
out_cont[0] <= out_cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[1] <= out_cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[2] <= out_cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[3] <= out_cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[4] <= out_cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cont[5] <= out_cont[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|Data_ROM:ROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|main_FIFO|Data_ROM:ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c081:auto_generated.address_a[0]
address_a[1] => altsyncram_c081:auto_generated.address_a[1]
address_a[2] => altsyncram_c081:auto_generated.address_a[2]
address_a[3] => altsyncram_c081:auto_generated.address_a[3]
address_a[4] => altsyncram_c081:auto_generated.address_a[4]
address_a[5] => altsyncram_c081:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c081:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c081:auto_generated.q_a[0]
q_a[1] <= altsyncram_c081:auto_generated.q_a[1]
q_a[2] <= altsyncram_c081:auto_generated.q_a[2]
q_a[3] <= altsyncram_c081:auto_generated.q_a[3]
q_a[4] <= altsyncram_c081:auto_generated.q_a[4]
q_a[5] <= altsyncram_c081:auto_generated.q_a[5]
q_a[6] <= altsyncram_c081:auto_generated.q_a[6]
q_a[7] <= altsyncram_c081:auto_generated.q_a[7]
q_a[8] <= altsyncram_c081:auto_generated.q_a[8]
q_a[9] <= altsyncram_c081:auto_generated.q_a[9]
q_a[10] <= altsyncram_c081:auto_generated.q_a[10]
q_a[11] <= altsyncram_c081:auto_generated.q_a[11]
q_a[12] <= altsyncram_c081:auto_generated.q_a[12]
q_a[13] <= altsyncram_c081:auto_generated.q_a[13]
q_a[14] <= altsyncram_c081:auto_generated.q_a[14]
q_a[15] <= altsyncram_c081:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main_FIFO|Data_ROM:ROM|altsyncram:altsyncram_component|altsyncram_c081:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|main_FIFO|nbitmux:mx_data
A_in[0] => S_out.IN0
A_in[1] => S_out.IN0
A_in[2] => S_out.IN0
A_in[3] => S_out.IN0
A_in[4] => S_out.IN0
A_in[5] => S_out.IN0
A_in[6] => S_out.IN0
A_in[7] => S_out.IN0
A_in[8] => S_out.IN0
A_in[9] => S_out.IN0
A_in[10] => S_out.IN0
A_in[11] => S_out.IN0
A_in[12] => S_out.IN0
A_in[13] => S_out.IN0
A_in[14] => S_out.IN0
A_in[15] => S_out.IN0
B_in[0] => S_out.IN0
B_in[1] => S_out.IN0
B_in[2] => S_out.IN0
B_in[3] => S_out.IN0
B_in[4] => S_out.IN0
B_in[5] => S_out.IN0
B_in[6] => S_out.IN0
B_in[7] => S_out.IN0
B_in[8] => S_out.IN0
B_in[9] => S_out.IN0
B_in[10] => S_out.IN0
B_in[11] => S_out.IN0
B_in[12] => S_out.IN0
B_in[13] => S_out.IN0
B_in[14] => S_out.IN0
B_in[15] => S_out.IN0
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
selector => S_out.IN1
S_out[0] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[1] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[2] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[3] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[4] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[5] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[6] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[7] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[8] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[9] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[10] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[11] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[12] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[13] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[14] <= S_out.DB_MAX_OUTPUT_PORT_TYPE
S_out[15] <= S_out.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP4
Bin[0] => BinBCD:BBCD.bin_in[0]
Bin[1] => BinBCD:BBCD.bin_in[1]
Bin[2] => BinBCD:BBCD.bin_in[2]
Bin[3] => BinBCD:BBCD.bin_in[3]
Bin[4] => BinBCD:BBCD.bin_in[4]
Bin[5] => BinBCD:BBCD.bin_in[5]
Bin[6] => BinBCD:BBCD.bin_in[6]
Bin[7] => BinBCD:BBCD.bin_in[7]
Bin[8] => BinBCD:BBCD.bin_in[8]
Bin[9] => BinBCD:BBCD.bin_in[9]
Bin[10] => BinBCD:BBCD.bin_in[10]
Bin[11] => BinBCD:BBCD.bin_in[11]
Bin[12] => BinBCD:BBCD.bin_in[12]
Bin[13] => BinBCD:BBCD.bin_in[13]
Bin[14] => BinBCD:BBCD.bin_in[14]
Bin[15] => BinBCD:BBCD.bin_in[15]
Hex70[0] <= BinTo7Segment:Hex00.sevseg_out[0]
Hex70[1] <= BinTo7Segment:Hex00.sevseg_out[1]
Hex70[2] <= BinTo7Segment:Hex00.sevseg_out[2]
Hex70[3] <= BinTo7Segment:Hex00.sevseg_out[3]
Hex70[4] <= BinTo7Segment:Hex00.sevseg_out[4]
Hex70[5] <= BinTo7Segment:Hex00.sevseg_out[5]
Hex70[6] <= BinTo7Segment:Hex00.sevseg_out[6]
Hex71[0] <= BinTo7Segment:Hex01.sevseg_out[0]
Hex71[1] <= BinTo7Segment:Hex01.sevseg_out[1]
Hex71[2] <= BinTo7Segment:Hex01.sevseg_out[2]
Hex71[3] <= BinTo7Segment:Hex01.sevseg_out[3]
Hex71[4] <= BinTo7Segment:Hex01.sevseg_out[4]
Hex71[5] <= BinTo7Segment:Hex01.sevseg_out[5]
Hex71[6] <= BinTo7Segment:Hex01.sevseg_out[6]
Hex72[0] <= BinTo7Segment:Hex02.sevseg_out[0]
Hex72[1] <= BinTo7Segment:Hex02.sevseg_out[1]
Hex72[2] <= BinTo7Segment:Hex02.sevseg_out[2]
Hex72[3] <= BinTo7Segment:Hex02.sevseg_out[3]
Hex72[4] <= BinTo7Segment:Hex02.sevseg_out[4]
Hex72[5] <= BinTo7Segment:Hex02.sevseg_out[5]
Hex72[6] <= BinTo7Segment:Hex02.sevseg_out[6]
Hex73[0] <= BinTo7Segment:Hex03.sevseg_out[0]
Hex73[1] <= BinTo7Segment:Hex03.sevseg_out[1]
Hex73[2] <= BinTo7Segment:Hex03.sevseg_out[2]
Hex73[3] <= BinTo7Segment:Hex03.sevseg_out[3]
Hex73[4] <= BinTo7Segment:Hex03.sevseg_out[4]
Hex73[5] <= BinTo7Segment:Hex03.sevseg_out[5]
Hex73[6] <= BinTo7Segment:Hex03.sevseg_out[6]
Hex74[0] <= BinTo7Segment:Hex04.sevseg_out[0]
Hex74[1] <= BinTo7Segment:Hex04.sevseg_out[1]
Hex74[2] <= BinTo7Segment:Hex04.sevseg_out[2]
Hex74[3] <= BinTo7Segment:Hex04.sevseg_out[3]
Hex74[4] <= BinTo7Segment:Hex04.sevseg_out[4]
Hex74[5] <= BinTo7Segment:Hex04.sevseg_out[5]
Hex74[6] <= BinTo7Segment:Hex04.sevseg_out[6]


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD
bin_in[0] => HEX0[0].DATAIN
bin_in[1] => binbcdbox:Box11.binb_in[0]
bin_in[2] => binbcdbox:Box11.binb_in[1]
bin_in[3] => binbcdbox:Box08.binb_in[0]
bin_in[4] => binbcdbox:Box08.binb_in[1]
bin_in[5] => binbcdbox:Box05.binb_in[0]
bin_in[6] => binbcdbox:Box05.binb_in[1]
bin_in[7] => binbcdbox:Box03.binb_in[0]
bin_in[8] => binbcdbox:Box03.binb_in[1]
bin_in[9] => binbcdbox:Box01.binb_in[0]
bin_in[10] => binbcdbox:Box01.binb_in[1]
bin_in[11] => binbcdbox:Box00.binb_in[0]
bin_in[12] => binbcdbox:Box00.binb_in[1]
bin_in[13] => binbcdbox:Box00.binb_in[2]
bin_in[14] => binbcdbox:Box00.binb_in[3]
bin_in[15] => binbcdbox:Box00.binb_in[4]
HEX0[0] <= bin_in[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= binbcdbox:Box11.Y[0]
HEX0[2] <= binbcdbox:Box11.Y[1]
HEX0[3] <= binbcdbox:Box11.Y[2]
HEX1[0] <= binbcdbox:Box11.Y[3]
HEX1[1] <= binbcdbox:Box14.Y[0]
HEX1[2] <= binbcdbox:Box14.Y[1]
HEX1[3] <= binbcdbox:Box14.Y[2]
HEX2[0] <= binbcdbox:Box14.Y[3]
HEX2[1] <= binbcdbox:Box13.Y[0]
HEX2[2] <= binbcdbox:Box13.Y[1]
HEX2[3] <= binbcdbox:Box13.Y[2]
HEX3[0] <= binbcdbox:Box13.Y[3]
HEX3[1] <= binbcdbox:Box15.Y[0]
HEX3[2] <= binbcdbox:Box15.Y[1]
HEX3[3] <= binbcdbox:Box15.Y[2]
HEX4[0] <= binbcdbox:Box15.Y[3]
HEX4[1] <= binbcdbox:Box12.Y[3]
HEX4[2] <= binbcdbox:Box12.Y[4]
HEX4[3] <= binbcdbox:Box12.Y[5]


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box00
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box01
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box02
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box03
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box04
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box05
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box06
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box07
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box08
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box09
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box10
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box11
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box12
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box13
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box14
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinBCD:BBCD|binbcdbox:Box15
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP4|BinTo7Segment:Hex00
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP4|BinTo7Segment:Hex01
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP4|BinTo7Segment:Hex02
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP4|BinTo7Segment:Hex03
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP4|BinTo7Segment:Hex04
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP2
Bin[0] => BinBCD:BBCD.bin_in[0]
Bin[1] => BinBCD:BBCD.bin_in[1]
Bin[2] => BinBCD:BBCD.bin_in[2]
Bin[3] => BinBCD:BBCD.bin_in[3]
Bin[4] => BinBCD:BBCD.bin_in[4]
Bin[5] => BinBCD:BBCD.bin_in[5]
Bin[6] => BinBCD:BBCD.bin_in[6]
Bin[7] => BinBCD:BBCD.bin_in[7]
Bin[8] => BinBCD:BBCD.bin_in[8]
Bin[9] => BinBCD:BBCD.bin_in[9]
Bin[10] => BinBCD:BBCD.bin_in[10]
Bin[11] => BinBCD:BBCD.bin_in[11]
Bin[12] => BinBCD:BBCD.bin_in[12]
Bin[13] => BinBCD:BBCD.bin_in[13]
Bin[14] => BinBCD:BBCD.bin_in[14]
Bin[15] => BinBCD:BBCD.bin_in[15]
Hex70[0] <= BinTo7Segment:Hex00.sevseg_out[0]
Hex70[1] <= BinTo7Segment:Hex00.sevseg_out[1]
Hex70[2] <= BinTo7Segment:Hex00.sevseg_out[2]
Hex70[3] <= BinTo7Segment:Hex00.sevseg_out[3]
Hex70[4] <= BinTo7Segment:Hex00.sevseg_out[4]
Hex70[5] <= BinTo7Segment:Hex00.sevseg_out[5]
Hex70[6] <= BinTo7Segment:Hex00.sevseg_out[6]
Hex71[0] <= BinTo7Segment:Hex01.sevseg_out[0]
Hex71[1] <= BinTo7Segment:Hex01.sevseg_out[1]
Hex71[2] <= BinTo7Segment:Hex01.sevseg_out[2]
Hex71[3] <= BinTo7Segment:Hex01.sevseg_out[3]
Hex71[4] <= BinTo7Segment:Hex01.sevseg_out[4]
Hex71[5] <= BinTo7Segment:Hex01.sevseg_out[5]
Hex71[6] <= BinTo7Segment:Hex01.sevseg_out[6]
Hex72[0] <= BinTo7Segment:Hex02.sevseg_out[0]
Hex72[1] <= BinTo7Segment:Hex02.sevseg_out[1]
Hex72[2] <= BinTo7Segment:Hex02.sevseg_out[2]
Hex72[3] <= BinTo7Segment:Hex02.sevseg_out[3]
Hex72[4] <= BinTo7Segment:Hex02.sevseg_out[4]
Hex72[5] <= BinTo7Segment:Hex02.sevseg_out[5]
Hex72[6] <= BinTo7Segment:Hex02.sevseg_out[6]
Hex73[0] <= BinTo7Segment:Hex03.sevseg_out[0]
Hex73[1] <= BinTo7Segment:Hex03.sevseg_out[1]
Hex73[2] <= BinTo7Segment:Hex03.sevseg_out[2]
Hex73[3] <= BinTo7Segment:Hex03.sevseg_out[3]
Hex73[4] <= BinTo7Segment:Hex03.sevseg_out[4]
Hex73[5] <= BinTo7Segment:Hex03.sevseg_out[5]
Hex73[6] <= BinTo7Segment:Hex03.sevseg_out[6]
Hex74[0] <= BinTo7Segment:Hex04.sevseg_out[0]
Hex74[1] <= BinTo7Segment:Hex04.sevseg_out[1]
Hex74[2] <= BinTo7Segment:Hex04.sevseg_out[2]
Hex74[3] <= BinTo7Segment:Hex04.sevseg_out[3]
Hex74[4] <= BinTo7Segment:Hex04.sevseg_out[4]
Hex74[5] <= BinTo7Segment:Hex04.sevseg_out[5]
Hex74[6] <= BinTo7Segment:Hex04.sevseg_out[6]


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD
bin_in[0] => HEX0[0].DATAIN
bin_in[1] => binbcdbox:Box11.binb_in[0]
bin_in[2] => binbcdbox:Box11.binb_in[1]
bin_in[3] => binbcdbox:Box08.binb_in[0]
bin_in[4] => binbcdbox:Box08.binb_in[1]
bin_in[5] => binbcdbox:Box05.binb_in[0]
bin_in[6] => binbcdbox:Box05.binb_in[1]
bin_in[7] => binbcdbox:Box03.binb_in[0]
bin_in[8] => binbcdbox:Box03.binb_in[1]
bin_in[9] => binbcdbox:Box01.binb_in[0]
bin_in[10] => binbcdbox:Box01.binb_in[1]
bin_in[11] => binbcdbox:Box00.binb_in[0]
bin_in[12] => binbcdbox:Box00.binb_in[1]
bin_in[13] => binbcdbox:Box00.binb_in[2]
bin_in[14] => binbcdbox:Box00.binb_in[3]
bin_in[15] => binbcdbox:Box00.binb_in[4]
HEX0[0] <= bin_in[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= binbcdbox:Box11.Y[0]
HEX0[2] <= binbcdbox:Box11.Y[1]
HEX0[3] <= binbcdbox:Box11.Y[2]
HEX1[0] <= binbcdbox:Box11.Y[3]
HEX1[1] <= binbcdbox:Box14.Y[0]
HEX1[2] <= binbcdbox:Box14.Y[1]
HEX1[3] <= binbcdbox:Box14.Y[2]
HEX2[0] <= binbcdbox:Box14.Y[3]
HEX2[1] <= binbcdbox:Box13.Y[0]
HEX2[2] <= binbcdbox:Box13.Y[1]
HEX2[3] <= binbcdbox:Box13.Y[2]
HEX3[0] <= binbcdbox:Box13.Y[3]
HEX3[1] <= binbcdbox:Box15.Y[0]
HEX3[2] <= binbcdbox:Box15.Y[1]
HEX3[3] <= binbcdbox:Box15.Y[2]
HEX4[0] <= binbcdbox:Box15.Y[3]
HEX4[1] <= binbcdbox:Box12.Y[3]
HEX4[2] <= binbcdbox:Box12.Y[4]
HEX4[3] <= binbcdbox:Box12.Y[5]


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box00
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box01
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box02
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box03
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box04
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box05
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box06
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box07
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box08
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box09
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box10
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box11
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box12
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box13
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box14
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinBCD:BBCD|binbcdbox:Box15
binb_in[0] => Mux2.IN36
binb_in[0] => Mux3.IN36
binb_in[0] => Mux4.IN36
binb_in[0] => Mux5.IN36
binb_in[1] => Mux1.IN19
binb_in[1] => Mux2.IN35
binb_in[1] => Mux3.IN35
binb_in[1] => Mux4.IN35
binb_in[1] => Mux5.IN35
binb_in[2] => Mux0.IN10
binb_in[2] => Mux1.IN18
binb_in[2] => Mux2.IN34
binb_in[2] => Mux3.IN34
binb_in[2] => Mux4.IN34
binb_in[2] => Mux5.IN34
binb_in[3] => Mux0.IN9
binb_in[3] => Mux1.IN17
binb_in[3] => Mux2.IN33
binb_in[3] => Mux3.IN33
binb_in[3] => Mux4.IN33
binb_in[3] => Mux5.IN33
binb_in[4] => Mux0.IN8
binb_in[4] => Mux1.IN16
binb_in[4] => Mux2.IN32
binb_in[4] => Mux3.IN32
binb_in[4] => Mux4.IN32
binb_in[4] => Mux5.IN32
Y[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= <VCC>
Y[7] <= <VCC>


|main_FIFO|BinDisplay:DSP2|BinTo7Segment:Hex00
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP2|BinTo7Segment:Hex01
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP2|BinTo7Segment:Hex02
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP2|BinTo7Segment:Hex03
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main_FIFO|BinDisplay:DSP2|BinTo7Segment:Hex04
bin_in[0] => Mux0.IN19
bin_in[0] => Mux1.IN19
bin_in[0] => Mux2.IN19
bin_in[0] => Mux3.IN19
bin_in[0] => Mux4.IN19
bin_in[0] => Mux5.IN19
bin_in[0] => Mux6.IN19
bin_in[1] => Mux0.IN18
bin_in[1] => Mux1.IN18
bin_in[1] => Mux2.IN18
bin_in[1] => Mux3.IN18
bin_in[1] => Mux4.IN18
bin_in[1] => Mux5.IN18
bin_in[1] => Mux6.IN18
bin_in[2] => Mux0.IN17
bin_in[2] => Mux1.IN17
bin_in[2] => Mux2.IN17
bin_in[2] => Mux3.IN17
bin_in[2] => Mux4.IN17
bin_in[2] => Mux5.IN17
bin_in[2] => Mux6.IN17
bin_in[3] => Mux0.IN16
bin_in[3] => Mux1.IN16
bin_in[3] => Mux2.IN16
bin_in[3] => Mux3.IN16
bin_in[3] => Mux4.IN16
bin_in[3] => Mux5.IN16
bin_in[3] => Mux6.IN16
sevseg_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sevseg_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


