
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.52

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.18 fmax = 239.18

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.36 source latency GPR[2][10]$_DFFE_PP_/CLK ^
  -0.35 target latency zero$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.05    0.06    0.17    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    0.68 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.07    0.00    0.68 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.04    0.73 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.73 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.05    0.06    0.17    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.35   clock reconvergence pessimism
                         -0.04    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[3][12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.54    1.54 v input external delay
     1    0.00    0.00    0.00    1.54 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.54 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.05    0.39    1.93 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.05    0.00    1.93 v place51/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.09    0.20    2.13 v place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.09    0.01    2.14 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.18    0.17    2.31 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.18    0.00    2.31 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.11    0.10    2.41 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.11    0.00    2.41 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.14    2.55 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.12    0.00    2.55 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.05    0.39    0.33    2.88 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.39    0.00    2.88 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.16    0.27    3.15 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.16    0.00    3.15 ^ _0976_/B (sky130_fd_sc_hd__nand3b_1)
     2    0.01    0.08    0.12    3.26 v _0976_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _0289_ (net)
                  0.08    0.00    3.26 v _0977_/B (sky130_fd_sc_hd__nor2_1)
     4    0.04    0.73    0.58    3.84 ^ _0977_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0019_ (net)
                  0.73    0.00    3.84 ^ place46/A (sky130_fd_sc_hd__buf_4)
    13    0.08    0.23    0.37    4.22 ^ place46/X (sky130_fd_sc_hd__buf_4)
                                         net45 (net)
                  0.23    0.01    4.23 ^ GPR[3][12]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  4.23   data arrival time

                          7.70    7.70   clock core_clock (rise edge)
                          0.00    7.70   clock source latency
     1    0.02    0.00    0.00    7.70 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.70 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    7.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    7.88 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.05    0.07    0.18    8.05 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    8.05 ^ GPR[3][12]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    8.05   clock reconvergence pessimism
                         -0.31    7.75   library setup time
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  3.52   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[3][12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.54    1.54 v input external delay
     1    0.00    0.00    0.00    1.54 v sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.54 v input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.05    0.39    1.93 v input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.05    0.00    1.93 v place51/A (sky130_fd_sc_hd__buf_4)
    20    0.07    0.09    0.20    2.13 v place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.09    0.01    2.14 v _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.18    0.17    2.31 ^ _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.18    0.00    2.31 ^ _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.11    0.10    2.41 v _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.11    0.00    2.41 v _0968_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.12    0.14    2.55 ^ _0968_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0281_ (net)
                  0.12    0.00    2.55 ^ _0970_/A (sky130_fd_sc_hd__nand2_1)
    13    0.05    0.39    0.33    2.88 v _0970_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0283_ (net)
                  0.39    0.00    2.88 v _0975_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.16    0.27    3.15 ^ _0975_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0288_ (net)
                  0.16    0.00    3.15 ^ _0976_/B (sky130_fd_sc_hd__nand3b_1)
     2    0.01    0.08    0.12    3.26 v _0976_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _0289_ (net)
                  0.08    0.00    3.26 v _0977_/B (sky130_fd_sc_hd__nor2_1)
     4    0.04    0.73    0.58    3.84 ^ _0977_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0019_ (net)
                  0.73    0.00    3.84 ^ place46/A (sky130_fd_sc_hd__buf_4)
    13    0.08    0.23    0.37    4.22 ^ place46/X (sky130_fd_sc_hd__buf_4)
                                         net45 (net)
                  0.23    0.01    4.23 ^ GPR[3][12]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  4.23   data arrival time

                          7.70    7.70   clock core_clock (rise edge)
                          0.00    7.70   clock source latency
     1    0.02    0.00    0.00    7.70 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.70 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    7.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    7.88 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.05    0.07    0.18    8.05 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    8.05 ^ GPR[3][12]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    8.05   clock reconvergence pessimism
                         -0.31    7.75   library setup time
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  3.52   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.7598416805267334

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4944789409637451

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5084

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.015563313849270344

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7388

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.65 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.24    0.89 v place50/X (sky130_fd_sc_hd__buf_4)
   0.54    1.43 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
   0.17    1.61 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
   0.48    2.09 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
   0.41    2.50 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
   0.13    2.63 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
   0.10    2.73 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    2.79 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
   0.06    2.86 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
   0.20    3.05 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
   0.09    3.14 v _1384_/Y (sky130_fd_sc_hd__nand2_1)
   0.18    3.32 ^ _1385_/Y (sky130_fd_sc_hd__nor2_2)
   0.12    3.44 v _1597_/Y (sky130_fd_sc_hd__nand3_1)
   0.07    3.51 ^ _1598_/Y (sky130_fd_sc_hd__nand2_1)
   0.07    3.58 v _1600_/Y (sky130_fd_sc_hd__nand2_1)
   0.30    3.88 ^ _1614_/Y (sky130_fd_sc_hd__a221oi_1)
   0.25    4.14 v _1633_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    4.14 v GPR[0][15]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           4.14   data arrival time

   7.70    7.70   clock core_clock (rise edge)
   0.00    7.70   clock source latency
   0.00    7.70 ^ clk (in)
   0.17    7.88 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    8.06 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    8.06 ^ GPR[0][15]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    8.06   clock reconvergence pessimism
  -0.31    7.75   library setup time
           7.75   data required time
---------------------------------------------------------
           7.75   data required time
          -4.14   data arrival time
---------------------------------------------------------
           3.61   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    0.68 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.73 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.73 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.73   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.35   clock reconvergence pessimism
  -0.04    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.73   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3508

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3500

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.2265

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.5233

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
83.362120

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.15e-04   1.15e-05   7.45e-10   5.27e-04  47.1%
Combinational          4.77e-05   1.04e-04   2.58e-09   1.52e-04  13.6%
Clock                  2.28e-04   2.11e-04   1.42e-10   4.39e-04  39.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.91e-04   3.26e-04   3.47e-09   1.12e-03 100.0%
                          70.8%      29.2%       0.0%
