$comment
	File created using the following command:
		vcd file memtest.msim.vcd -direction
$end
$date
	Fri May 19 15:39:43 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module memtest_vlg_vec_tst $end
$var reg 1 ! clear $end
$var reg 1 " clk $end
$var reg 2 # operation [1:0] $end
$var wire 1 $ out0 [7] $end
$var wire 1 % out0 [6] $end
$var wire 1 & out0 [5] $end
$var wire 1 ' out0 [4] $end
$var wire 1 ( out0 [3] $end
$var wire 1 ) out0 [2] $end
$var wire 1 * out0 [1] $end
$var wire 1 + out0 [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 clk~combout $end
$var wire 1 4 ~GND~combout $end
$var wire 1 5 contador0|current[0]~8_combout $end
$var wire 1 6 clear~combout $end
$var wire 1 7 contador0|current[0]~10_combout $end
$var wire 1 8 contador0|current[0]~9 $end
$var wire 1 9 contador0|current[1]~11_combout $end
$var wire 1 : contador0|current[1]~12 $end
$var wire 1 ; contador0|current[2]~13_combout $end
$var wire 1 < contador0|current[2]~14 $end
$var wire 1 = contador0|current[3]~15_combout $end
$var wire 1 > contador0|current[3]~16 $end
$var wire 1 ? contador0|current[4]~17_combout $end
$var wire 1 @ contador0|current[4]~18 $end
$var wire 1 A contador0|current[5]~19_combout $end
$var wire 1 B contador0|current[5]~20 $end
$var wire 1 C contador0|current[6]~21_combout $end
$var wire 1 D contador0|current[6]~22 $end
$var wire 1 E contador0|current[7]~23_combout $end
$var wire 1 F contador0|current [7] $end
$var wire 1 G contador0|current [6] $end
$var wire 1 H contador0|current [5] $end
$var wire 1 I contador0|current [4] $end
$var wire 1 J contador0|current [3] $end
$var wire 1 K contador0|current [2] $end
$var wire 1 L contador0|current [1] $end
$var wire 1 M contador0|current [0] $end
$var wire 1 N progmem0|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 O progmem0|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 P progmem0|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 Q progmem0|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 R progmem0|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 S progmem0|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 T progmem0|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 U progmem0|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 V operation~combout [1] $end
$var wire 1 W operation~combout [0] $end
$var wire 1 X progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 Y progmem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 Z progmem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 [ progmem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 \ progmem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 ] progmem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 ^ progmem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 _ progmem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
0+
0*
0)
0(
0'
0&
0%
0$
x,
0-
1.
x/
10
11
12
03
04
15
06
07
08
09
1:
0;
0<
0=
1>
0?
0@
0A
1B
0C
0D
0E
0M
0L
0K
0J
0I
0H
0G
0F
0U
0T
0S
0R
0Q
0P
0O
0N
0W
0V
0X
0Y
0Z
0[
0\
0]
0^
0_
$end
#10000
1"
b1 #
13
1W
0,
17
#20000
0"
03
1,
#30000
b0 #
1"
0W
13
0,
07
1M
18
05
19
#40000
0"
03
1,
#50000
b1 #
1"
1W
13
0,
17
#50001
1X
1U
1+
#60000
0"
03
1,
#70000
1"
13
0,
1L
0M
0:
09
08
15
1;
1:
19
0;
#80000
0"
03
1,
#90000
b0 #
1"
0W
13
0,
07
1M
18
05
0:
09
1;
#90001
1Y
0X
1T
0U
1*
0+
#100000
0"
03
1,
#110000
b1 #
1"
1W
13
0,
17
#110001
1X
1U
1+
#120000
0"
03
1,
#130000
1"
13
0,
1K
0L
0M
1<
0;
1:
19
08
15
1=
0<
1;
09
0=
#140000
0"
03
1,
#150000
b0 #
1"
0W
13
0,
07
1M
18
05
19
#150001
1Z
0Y
0X
1S
0T
0U
1)
0*
0+
#160000
0"
03
1,
#170000
b1 #
1"
1W
13
0,
17
#170001
1X
1U
1+
#180000
0"
03
1,
#190000
1"
13
0,
1L
0M
0:
09
08
15
1<
0;
1:
19
1=
0<
1;
0=
#200000
0"
03
1,
#210000
b0 #
1"
0W
13
0,
07
1M
18
05
0:
09
1<
0;
1=
#210001
1Y
0X
1T
0U
1*
0+
#220000
0"
03
1,
#230000
b1 #
1"
1W
13
0,
17
#230001
1X
1U
1+
#240000
0"
03
1,
#250000
1"
13
0,
1J
0K
0L
0M
0>
0=
0<
1;
1:
19
08
15
1?
1>
1=
0;
09
0?
#260000
0"
03
1,
#270000
1"
13
0,
1M
18
05
19
#270001
1[
0Z
0Y
0X
1R
0S
0T
0U
1(
0)
0*
0+
#280000
0"
03
1,
#290000
1"
13
0,
1L
0M
0:
09
08
15
1;
1:
19
0;
#290001
1X
1U
1+
#300000
0"
03
1,
#310000
1"
13
0,
1M
18
05
0:
09
1;
#310001
1Y
0X
1T
0U
1*
0+
#320000
0"
03
1,
#330000
1"
13
0,
1K
0L
0M
1<
0;
1:
19
08
15
0>
0=
0<
1;
09
1?
1>
1=
0?
#330001
1X
1U
1+
#340000
0"
03
1,
#350000
1"
13
0,
1M
18
05
19
#350001
1Z
0Y
0X
1S
0T
0U
1)
0*
0+
#360000
0"
03
1,
#370000
1"
13
0,
1L
0M
0:
09
08
15
1<
0;
1:
19
0>
0=
0<
1;
1?
1>
1=
0?
#370001
1X
1U
1+
#380000
0"
03
1,
#390000
1"
13
0,
1M
18
05
0:
09
1<
0;
0>
0=
1?
#390001
1Y
0X
1T
0U
1*
0+
#400000
0"
03
1,
#410000
1"
13
0,
1I
0J
0K
0L
0M
1@
0?
1>
1=
0<
1;
1:
19
08
15
1A
0@
1?
0=
0;
09
0A
#410001
1X
1U
1+
#420000
0"
03
1,
#430000
1"
13
0,
1M
18
05
19
#430001
1\
0[
0Z
0Y
0X
1Q
0R
0S
0T
0U
1'
0(
0)
0*
0+
#440000
0"
03
1,
#450000
1"
13
0,
1L
0M
0:
09
08
15
1;
1:
19
0;
#450001
1X
1U
1+
#460000
0"
03
1,
#470000
1"
13
0,
1M
18
05
0:
09
1;
#470001
1Y
0X
1T
0U
1*
0+
#480000
0"
03
1,
#490000
1"
13
0,
1K
0L
0M
1<
0;
1:
19
08
15
1=
0<
1;
09
0=
#490001
1X
1U
1+
#500000
0"
03
1,
#510000
1"
13
0,
1M
18
05
19
#510001
1Z
0Y
0X
1S
0T
0U
1)
0*
0+
#520000
0"
03
1,
#530000
1"
13
0,
1L
0M
0:
09
08
15
1<
0;
1:
19
1=
0<
1;
0=
#530001
1X
1U
1+
#540000
0"
03
1,
#550000
1"
13
0,
1M
18
05
0:
09
1<
0;
1=
#550001
1Y
0X
1T
0U
1*
0+
#560000
0"
03
1,
#570000
1"
13
0,
1J
0K
0L
0M
0>
0=
0<
1;
1:
19
08
15
1@
0?
1>
1=
0;
09
1A
0@
1?
0A
#570001
1X
1U
1+
#580000
0"
03
1,
#590000
1"
13
0,
1M
18
05
19
#590001
1[
0Z
0Y
0X
1R
0S
0T
0U
1(
0)
0*
0+
#600000
0"
03
1,
#610000
1"
13
0,
1L
0M
0:
09
08
15
1;
1:
19
0;
#610001
1X
1U
1+
#620000
0"
03
1,
#630000
1"
13
0,
1M
18
05
0:
09
1;
#630001
1Y
0X
1T
0U
1*
0+
#640000
0"
03
1,
#650000
1"
13
0,
1K
0L
0M
1<
0;
1:
19
08
15
0>
0=
0<
1;
09
1@
0?
1>
1=
1A
0@
1?
0A
#650001
1X
1U
1+
#660000
0"
03
1,
#670000
1"
13
0,
1M
18
05
19
#670001
1Z
0Y
0X
1S
0T
0U
1)
0*
0+
#680000
0"
03
1,
#690000
1"
13
0,
1L
0M
0:
09
08
15
1<
0;
1:
19
0>
0=
0<
1;
1@
0?
1>
1=
1A
0@
1?
0A
#690001
1X
1U
1+
#700000
0"
03
1,
#710000
1"
13
0,
1M
18
05
0:
09
1<
0;
0>
0=
1@
0?
1A
#710001
1Y
0X
1T
0U
1*
0+
#720000
0"
03
1,
#730000
1"
13
0,
1H
0I
0J
0K
0L
0M
0B
0A
0@
1?
1>
1=
0<
1;
1:
19
08
15
1C
1B
1A
0?
0=
0;
09
0C
#730001
1X
1U
1+
#740000
0"
03
1,
#750000
1"
13
0,
1M
18
05
19
#750001
1]
0\
0[
0Z
0Y
0X
1P
0Q
0R
0S
0T
0U
1&
0'
0(
0)
0*
0+
#760000
0"
03
1,
#770000
1"
13
0,
1L
0M
0:
09
08
15
1;
1:
19
0;
#770001
1X
1U
1+
#780000
0"
03
1,
#790000
1"
13
0,
1M
18
05
0:
09
1;
#790001
1Y
0X
1T
0U
1*
0+
#800000
0"
03
1,
#810000
1"
13
0,
1K
0L
0M
1<
0;
1:
19
08
15
1=
0<
1;
09
0=
#810001
1X
1U
1+
#820000
0"
03
1,
#830000
1"
13
0,
1M
18
05
19
#830001
1Z
0Y
0X
1S
0T
0U
1)
0*
0+
#840000
0"
03
1,
#850000
1"
13
0,
1L
0M
0:
09
08
15
1<
0;
1:
19
1=
0<
1;
0=
#850001
1X
1U
1+
#860000
0"
03
1,
#870000
1"
13
0,
1M
18
05
0:
09
1<
0;
1=
#870001
1Y
0X
1T
0U
1*
0+
#880000
0"
03
1,
#890000
1"
13
0,
1J
0K
0L
0M
0>
0=
0<
1;
1:
19
08
15
1?
1>
1=
0;
09
0?
#890001
1X
1U
1+
#900000
0"
03
1,
#910000
1"
13
0,
1M
18
05
19
#910001
1[
0Z
0Y
0X
1R
0S
0T
0U
1(
0)
0*
0+
#920000
0"
03
1,
#930000
1"
13
0,
1L
0M
0:
09
08
15
1;
1:
19
0;
#930001
1X
1U
1+
#940000
0"
03
1,
#950000
1"
13
0,
1M
18
05
0:
09
1;
#950001
1Y
0X
1T
0U
1*
0+
#960000
0"
03
1,
#970000
1"
13
0,
1K
0L
0M
1<
0;
1:
19
08
15
0>
0=
0<
1;
09
1?
1>
1=
0?
#970001
1X
1U
1+
#980000
0"
03
1,
#990000
1"
13
0,
1M
18
05
19
#990001
1Z
0Y
0X
1S
0T
0U
1)
0*
0+
#1000000
