design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/rgb_mixer,rgb_mixer,RUN_2025.04.30_22.45.00,flow completed,0h3m12s0ms,0h2m34s0ms,86671.39471608377,0.014953030400000001,43335.697358041885,53.76,-1,541.88,553,0,0,0,0,0,0,0,0,0,0,-1,-1,9751,3860,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,5579067.0,0.0,22.16,21.31,0.0,0.0,0.0,450,653,86,212,0,0,0,512,21,0,28,19,60,74,11,126,115,117,10,486,160,0,266,648,1560,10935.488,-1,-1,-1,0.000735,0.000287,3.67e-09,-1,-1,-1,2.77,10.0,100.0,10.0,1,50,25.840,26.450,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
