.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DE */
.set DE__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set DE__0__MASK, 0x10
.set DE__0__PC, CYREG_IO_PC_PRT15_PC4
.set DE__0__PORT, 15
.set DE__0__SHIFT, 4
.set DE__AG, CYREG_PRT15_AG
.set DE__AMUX, CYREG_PRT15_AMUX
.set DE__BIE, CYREG_PRT15_BIE
.set DE__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DE__BYP, CYREG_PRT15_BYP
.set DE__CTL, CYREG_PRT15_CTL
.set DE__DM0, CYREG_PRT15_DM0
.set DE__DM1, CYREG_PRT15_DM1
.set DE__DM2, CYREG_PRT15_DM2
.set DE__DR, CYREG_PRT15_DR
.set DE__INP_DIS, CYREG_PRT15_INP_DIS
.set DE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set DE__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DE__LCD_EN, CYREG_PRT15_LCD_EN
.set DE__MASK, 0x10
.set DE__PORT, 15
.set DE__PRT, CYREG_PRT15_PRT
.set DE__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DE__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DE__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DE__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DE__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DE__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DE__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DE__PS, CYREG_PRT15_PS
.set DE__SHIFT, 4
.set DE__SLW, CYREG_PRT15_SLW

/* DI */
.set DI__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set DI__0__MASK, 0x08
.set DI__0__PC, CYREG_PRT6_PC3
.set DI__0__PORT, 6
.set DI__0__SHIFT, 3
.set DI__AG, CYREG_PRT6_AG
.set DI__AMUX, CYREG_PRT6_AMUX
.set DI__BIE, CYREG_PRT6_BIE
.set DI__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DI__BYP, CYREG_PRT6_BYP
.set DI__CTL, CYREG_PRT6_CTL
.set DI__DM0, CYREG_PRT6_DM0
.set DI__DM1, CYREG_PRT6_DM1
.set DI__DM2, CYREG_PRT6_DM2
.set DI__DR, CYREG_PRT6_DR
.set DI__INP_DIS, CYREG_PRT6_INP_DIS
.set DI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DI__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DI__LCD_EN, CYREG_PRT6_LCD_EN
.set DI__MASK, 0x08
.set DI__PORT, 6
.set DI__PRT, CYREG_PRT6_PRT
.set DI__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DI__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DI__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DI__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DI__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DI__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DI__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DI__PS, CYREG_PRT6_PS
.set DI__SHIFT, 3
.set DI__SLW, CYREG_PRT6_SLW

/* RO */
.set RO__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set RO__0__MASK, 0x01
.set RO__0__PC, CYREG_PRT2_PC0
.set RO__0__PORT, 2
.set RO__0__SHIFT, 0
.set RO__AG, CYREG_PRT2_AG
.set RO__AMUX, CYREG_PRT2_AMUX
.set RO__BIE, CYREG_PRT2_BIE
.set RO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RO__BYP, CYREG_PRT2_BYP
.set RO__CTL, CYREG_PRT2_CTL
.set RO__DM0, CYREG_PRT2_DM0
.set RO__DM1, CYREG_PRT2_DM1
.set RO__DM2, CYREG_PRT2_DM2
.set RO__DR, CYREG_PRT2_DR
.set RO__INP_DIS, CYREG_PRT2_INP_DIS
.set RO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RO__LCD_EN, CYREG_PRT2_LCD_EN
.set RO__MASK, 0x01
.set RO__PORT, 2
.set RO__PRT, CYREG_PRT2_PRT
.set RO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RO__PS, CYREG_PRT2_PS
.set RO__SHIFT, 0
.set RO__SLW, CYREG_PRT2_SLW

/* C8M */
.set C8M__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set C8M__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set C8M__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set C8M__CFG2_SRC_SEL_MASK, 0x07
.set C8M__INDEX, 0x05
.set C8M__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set C8M__PM_ACT_MSK, 0x20
.set C8M__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set C8M__PM_STBY_MSK, 0x20

/* CS1 */
.set CS1__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set CS1__0__MASK, 0x08
.set CS1__0__PC, CYREG_PRT3_PC3
.set CS1__0__PORT, 3
.set CS1__0__SHIFT, 3
.set CS1__AG, CYREG_PRT3_AG
.set CS1__AMUX, CYREG_PRT3_AMUX
.set CS1__BIE, CYREG_PRT3_BIE
.set CS1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CS1__BYP, CYREG_PRT3_BYP
.set CS1__CTL, CYREG_PRT3_CTL
.set CS1__DM0, CYREG_PRT3_DM0
.set CS1__DM1, CYREG_PRT3_DM1
.set CS1__DM2, CYREG_PRT3_DM2
.set CS1__DR, CYREG_PRT3_DR
.set CS1__INP_DIS, CYREG_PRT3_INP_DIS
.set CS1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CS1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CS1__LCD_EN, CYREG_PRT3_LCD_EN
.set CS1__MASK, 0x08
.set CS1__PORT, 3
.set CS1__PRT, CYREG_PRT3_PRT
.set CS1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CS1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CS1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CS1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CS1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CS1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CS1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CS1__PS, CYREG_PRT3_PS
.set CS1__SHIFT, 3
.set CS1__SLW, CYREG_PRT3_SLW

/* CS2 */
.set CS2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set CS2__0__MASK, 0x04
.set CS2__0__PC, CYREG_PRT3_PC2
.set CS2__0__PORT, 3
.set CS2__0__SHIFT, 2
.set CS2__AG, CYREG_PRT3_AG
.set CS2__AMUX, CYREG_PRT3_AMUX
.set CS2__BIE, CYREG_PRT3_BIE
.set CS2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CS2__BYP, CYREG_PRT3_BYP
.set CS2__CTL, CYREG_PRT3_CTL
.set CS2__DM0, CYREG_PRT3_DM0
.set CS2__DM1, CYREG_PRT3_DM1
.set CS2__DM2, CYREG_PRT3_DM2
.set CS2__DR, CYREG_PRT3_DR
.set CS2__INP_DIS, CYREG_PRT3_INP_DIS
.set CS2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CS2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CS2__LCD_EN, CYREG_PRT3_LCD_EN
.set CS2__MASK, 0x04
.set CS2__PORT, 3
.set CS2__PRT, CYREG_PRT3_PRT
.set CS2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CS2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CS2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CS2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CS2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CS2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CS2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CS2__PS, CYREG_PRT3_PS
.set CS2__SHIFT, 2
.set CS2__SLW, CYREG_PRT3_SLW

/* CS3 */
.set CS3__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set CS3__0__MASK, 0x01
.set CS3__0__PC, CYREG_PRT3_PC0
.set CS3__0__PORT, 3
.set CS3__0__SHIFT, 0
.set CS3__AG, CYREG_PRT3_AG
.set CS3__AMUX, CYREG_PRT3_AMUX
.set CS3__BIE, CYREG_PRT3_BIE
.set CS3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CS3__BYP, CYREG_PRT3_BYP
.set CS3__CTL, CYREG_PRT3_CTL
.set CS3__DM0, CYREG_PRT3_DM0
.set CS3__DM1, CYREG_PRT3_DM1
.set CS3__DM2, CYREG_PRT3_DM2
.set CS3__DR, CYREG_PRT3_DR
.set CS3__INP_DIS, CYREG_PRT3_INP_DIS
.set CS3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CS3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CS3__LCD_EN, CYREG_PRT3_LCD_EN
.set CS3__MASK, 0x01
.set CS3__PORT, 3
.set CS3__PRT, CYREG_PRT3_PRT
.set CS3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CS3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CS3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CS3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CS3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CS3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CS3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CS3__PS, CYREG_PRT3_PS
.set CS3__SHIFT, 0
.set CS3__SLW, CYREG_PRT3_SLW

/* DE2 */
.set DE2__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set DE2__0__MASK, 0x01
.set DE2__0__PC, CYREG_PRT6_PC0
.set DE2__0__PORT, 6
.set DE2__0__SHIFT, 0
.set DE2__AG, CYREG_PRT6_AG
.set DE2__AMUX, CYREG_PRT6_AMUX
.set DE2__BIE, CYREG_PRT6_BIE
.set DE2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DE2__BYP, CYREG_PRT6_BYP
.set DE2__CTL, CYREG_PRT6_CTL
.set DE2__DM0, CYREG_PRT6_DM0
.set DE2__DM1, CYREG_PRT6_DM1
.set DE2__DM2, CYREG_PRT6_DM2
.set DE2__DR, CYREG_PRT6_DR
.set DE2__INP_DIS, CYREG_PRT6_INP_DIS
.set DE2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DE2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DE2__LCD_EN, CYREG_PRT6_LCD_EN
.set DE2__MASK, 0x01
.set DE2__PORT, 6
.set DE2__PRT, CYREG_PRT6_PRT
.set DE2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DE2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DE2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DE2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DE2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DE2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DE2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DE2__PS, CYREG_PRT6_PS
.set DE2__SHIFT, 0
.set DE2__SLW, CYREG_PRT6_SLW

/* DE3 */
.set DE3__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set DE3__0__MASK, 0x10
.set DE3__0__PC, CYREG_PRT6_PC4
.set DE3__0__PORT, 6
.set DE3__0__SHIFT, 4
.set DE3__AG, CYREG_PRT6_AG
.set DE3__AMUX, CYREG_PRT6_AMUX
.set DE3__BIE, CYREG_PRT6_BIE
.set DE3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DE3__BYP, CYREG_PRT6_BYP
.set DE3__CTL, CYREG_PRT6_CTL
.set DE3__DM0, CYREG_PRT6_DM0
.set DE3__DM1, CYREG_PRT6_DM1
.set DE3__DM2, CYREG_PRT6_DM2
.set DE3__DR, CYREG_PRT6_DR
.set DE3__INP_DIS, CYREG_PRT6_INP_DIS
.set DE3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DE3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DE3__LCD_EN, CYREG_PRT6_LCD_EN
.set DE3__MASK, 0x10
.set DE3__PORT, 6
.set DE3__PRT, CYREG_PRT6_PRT
.set DE3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DE3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DE3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DE3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DE3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DE3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DE3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DE3__PS, CYREG_PRT6_PS
.set DE3__SHIFT, 4
.set DE3__SLW, CYREG_PRT6_SLW

/* EX0 */
.set EX0__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set EX0__0__MASK, 0x10
.set EX0__0__PC, CYREG_PRT4_PC4
.set EX0__0__PORT, 4
.set EX0__0__SHIFT, 4
.set EX0__AG, CYREG_PRT4_AG
.set EX0__AMUX, CYREG_PRT4_AMUX
.set EX0__BIE, CYREG_PRT4_BIE
.set EX0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set EX0__BYP, CYREG_PRT4_BYP
.set EX0__CTL, CYREG_PRT4_CTL
.set EX0__DM0, CYREG_PRT4_DM0
.set EX0__DM1, CYREG_PRT4_DM1
.set EX0__DM2, CYREG_PRT4_DM2
.set EX0__DR, CYREG_PRT4_DR
.set EX0__INP_DIS, CYREG_PRT4_INP_DIS
.set EX0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set EX0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set EX0__LCD_EN, CYREG_PRT4_LCD_EN
.set EX0__MASK, 0x10
.set EX0__PORT, 4
.set EX0__PRT, CYREG_PRT4_PRT
.set EX0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set EX0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set EX0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set EX0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set EX0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set EX0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set EX0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set EX0__PS, CYREG_PRT4_PS
.set EX0__SHIFT, 4
.set EX0__SLW, CYREG_PRT4_SLW

/* EX1 */
.set EX1__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set EX1__0__MASK, 0x20
.set EX1__0__PC, CYREG_PRT4_PC5
.set EX1__0__PORT, 4
.set EX1__0__SHIFT, 5
.set EX1__AG, CYREG_PRT4_AG
.set EX1__AMUX, CYREG_PRT4_AMUX
.set EX1__BIE, CYREG_PRT4_BIE
.set EX1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set EX1__BYP, CYREG_PRT4_BYP
.set EX1__CTL, CYREG_PRT4_CTL
.set EX1__DM0, CYREG_PRT4_DM0
.set EX1__DM1, CYREG_PRT4_DM1
.set EX1__DM2, CYREG_PRT4_DM2
.set EX1__DR, CYREG_PRT4_DR
.set EX1__INP_DIS, CYREG_PRT4_INP_DIS
.set EX1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set EX1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set EX1__LCD_EN, CYREG_PRT4_LCD_EN
.set EX1__MASK, 0x20
.set EX1__PORT, 4
.set EX1__PRT, CYREG_PRT4_PRT
.set EX1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set EX1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set EX1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set EX1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set EX1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set EX1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set EX1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set EX1__PS, CYREG_PRT4_PS
.set EX1__SHIFT, 5
.set EX1__SLW, CYREG_PRT4_SLW

/* EX2 */
.set EX2__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set EX2__0__MASK, 0x08
.set EX2__0__PC, CYREG_PRT4_PC3
.set EX2__0__PORT, 4
.set EX2__0__SHIFT, 3
.set EX2__AG, CYREG_PRT4_AG
.set EX2__AMUX, CYREG_PRT4_AMUX
.set EX2__BIE, CYREG_PRT4_BIE
.set EX2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set EX2__BYP, CYREG_PRT4_BYP
.set EX2__CTL, CYREG_PRT4_CTL
.set EX2__DM0, CYREG_PRT4_DM0
.set EX2__DM1, CYREG_PRT4_DM1
.set EX2__DM2, CYREG_PRT4_DM2
.set EX2__DR, CYREG_PRT4_DR
.set EX2__INP_DIS, CYREG_PRT4_INP_DIS
.set EX2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set EX2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set EX2__LCD_EN, CYREG_PRT4_LCD_EN
.set EX2__MASK, 0x08
.set EX2__PORT, 4
.set EX2__PRT, CYREG_PRT4_PRT
.set EX2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set EX2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set EX2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set EX2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set EX2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set EX2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set EX2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set EX2__PS, CYREG_PRT4_PS
.set EX2__SHIFT, 3
.set EX2__SLW, CYREG_PRT4_SLW

/* EX3 */
.set EX3__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set EX3__0__MASK, 0x40
.set EX3__0__PC, CYREG_PRT4_PC6
.set EX3__0__PORT, 4
.set EX3__0__SHIFT, 6
.set EX3__AG, CYREG_PRT4_AG
.set EX3__AMUX, CYREG_PRT4_AMUX
.set EX3__BIE, CYREG_PRT4_BIE
.set EX3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set EX3__BYP, CYREG_PRT4_BYP
.set EX3__CTL, CYREG_PRT4_CTL
.set EX3__DM0, CYREG_PRT4_DM0
.set EX3__DM1, CYREG_PRT4_DM1
.set EX3__DM2, CYREG_PRT4_DM2
.set EX3__DR, CYREG_PRT4_DR
.set EX3__INP_DIS, CYREG_PRT4_INP_DIS
.set EX3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set EX3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set EX3__LCD_EN, CYREG_PRT4_LCD_EN
.set EX3__MASK, 0x40
.set EX3__PORT, 4
.set EX3__PRT, CYREG_PRT4_PRT
.set EX3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set EX3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set EX3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set EX3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set EX3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set EX3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set EX3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set EX3__PS, CYREG_PRT4_PS
.set EX3__SHIFT, 6
.set EX3__SLW, CYREG_PRT4_SLW

/* EX4 */
.set EX4__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set EX4__0__MASK, 0x02
.set EX4__0__PC, CYREG_PRT5_PC1
.set EX4__0__PORT, 5
.set EX4__0__SHIFT, 1
.set EX4__AG, CYREG_PRT5_AG
.set EX4__AMUX, CYREG_PRT5_AMUX
.set EX4__BIE, CYREG_PRT5_BIE
.set EX4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set EX4__BYP, CYREG_PRT5_BYP
.set EX4__CTL, CYREG_PRT5_CTL
.set EX4__DM0, CYREG_PRT5_DM0
.set EX4__DM1, CYREG_PRT5_DM1
.set EX4__DM2, CYREG_PRT5_DM2
.set EX4__DR, CYREG_PRT5_DR
.set EX4__INP_DIS, CYREG_PRT5_INP_DIS
.set EX4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set EX4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set EX4__LCD_EN, CYREG_PRT5_LCD_EN
.set EX4__MASK, 0x02
.set EX4__PORT, 5
.set EX4__PRT, CYREG_PRT5_PRT
.set EX4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set EX4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set EX4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set EX4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set EX4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set EX4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set EX4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set EX4__PS, CYREG_PRT5_PS
.set EX4__SHIFT, 1
.set EX4__SLW, CYREG_PRT5_SLW

/* EX5 */
.set EX5__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set EX5__0__MASK, 0x80
.set EX5__0__PC, CYREG_PRT4_PC7
.set EX5__0__PORT, 4
.set EX5__0__SHIFT, 7
.set EX5__AG, CYREG_PRT4_AG
.set EX5__AMUX, CYREG_PRT4_AMUX
.set EX5__BIE, CYREG_PRT4_BIE
.set EX5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set EX5__BYP, CYREG_PRT4_BYP
.set EX5__CTL, CYREG_PRT4_CTL
.set EX5__DM0, CYREG_PRT4_DM0
.set EX5__DM1, CYREG_PRT4_DM1
.set EX5__DM2, CYREG_PRT4_DM2
.set EX5__DR, CYREG_PRT4_DR
.set EX5__INP_DIS, CYREG_PRT4_INP_DIS
.set EX5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set EX5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set EX5__LCD_EN, CYREG_PRT4_LCD_EN
.set EX5__MASK, 0x80
.set EX5__PORT, 4
.set EX5__PRT, CYREG_PRT4_PRT
.set EX5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set EX5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set EX5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set EX5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set EX5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set EX5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set EX5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set EX5__PS, CYREG_PRT4_PS
.set EX5__SHIFT, 7
.set EX5__SLW, CYREG_PRT4_SLW

/* EX6 */
.set EX6__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set EX6__0__MASK, 0x04
.set EX6__0__PC, CYREG_PRT5_PC2
.set EX6__0__PORT, 5
.set EX6__0__SHIFT, 2
.set EX6__AG, CYREG_PRT5_AG
.set EX6__AMUX, CYREG_PRT5_AMUX
.set EX6__BIE, CYREG_PRT5_BIE
.set EX6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set EX6__BYP, CYREG_PRT5_BYP
.set EX6__CTL, CYREG_PRT5_CTL
.set EX6__DM0, CYREG_PRT5_DM0
.set EX6__DM1, CYREG_PRT5_DM1
.set EX6__DM2, CYREG_PRT5_DM2
.set EX6__DR, CYREG_PRT5_DR
.set EX6__INP_DIS, CYREG_PRT5_INP_DIS
.set EX6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set EX6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set EX6__LCD_EN, CYREG_PRT5_LCD_EN
.set EX6__MASK, 0x04
.set EX6__PORT, 5
.set EX6__PRT, CYREG_PRT5_PRT
.set EX6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set EX6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set EX6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set EX6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set EX6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set EX6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set EX6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set EX6__PS, CYREG_PRT5_PS
.set EX6__SHIFT, 2
.set EX6__SLW, CYREG_PRT5_SLW

/* EX7 */
.set EX7__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set EX7__0__MASK, 0x01
.set EX7__0__PC, CYREG_PRT5_PC0
.set EX7__0__PORT, 5
.set EX7__0__SHIFT, 0
.set EX7__AG, CYREG_PRT5_AG
.set EX7__AMUX, CYREG_PRT5_AMUX
.set EX7__BIE, CYREG_PRT5_BIE
.set EX7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set EX7__BYP, CYREG_PRT5_BYP
.set EX7__CTL, CYREG_PRT5_CTL
.set EX7__DM0, CYREG_PRT5_DM0
.set EX7__DM1, CYREG_PRT5_DM1
.set EX7__DM2, CYREG_PRT5_DM2
.set EX7__DR, CYREG_PRT5_DR
.set EX7__INP_DIS, CYREG_PRT5_INP_DIS
.set EX7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set EX7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set EX7__LCD_EN, CYREG_PRT5_LCD_EN
.set EX7__MASK, 0x01
.set EX7__PORT, 5
.set EX7__PRT, CYREG_PRT5_PRT
.set EX7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set EX7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set EX7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set EX7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set EX7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set EX7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set EX7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set EX7__PS, CYREG_PRT5_PS
.set EX7__SHIFT, 0
.set EX7__SLW, CYREG_PRT5_SLW

/* EX8 */
.set EX8__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set EX8__0__MASK, 0x08
.set EX8__0__PC, CYREG_PRT5_PC3
.set EX8__0__PORT, 5
.set EX8__0__SHIFT, 3
.set EX8__AG, CYREG_PRT5_AG
.set EX8__AMUX, CYREG_PRT5_AMUX
.set EX8__BIE, CYREG_PRT5_BIE
.set EX8__BIT_MASK, CYREG_PRT5_BIT_MASK
.set EX8__BYP, CYREG_PRT5_BYP
.set EX8__CTL, CYREG_PRT5_CTL
.set EX8__DM0, CYREG_PRT5_DM0
.set EX8__DM1, CYREG_PRT5_DM1
.set EX8__DM2, CYREG_PRT5_DM2
.set EX8__DR, CYREG_PRT5_DR
.set EX8__INP_DIS, CYREG_PRT5_INP_DIS
.set EX8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set EX8__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set EX8__LCD_EN, CYREG_PRT5_LCD_EN
.set EX8__MASK, 0x08
.set EX8__PORT, 5
.set EX8__PRT, CYREG_PRT5_PRT
.set EX8__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set EX8__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set EX8__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set EX8__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set EX8__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set EX8__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set EX8__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set EX8__PS, CYREG_PRT5_PS
.set EX8__SHIFT, 3
.set EX8__SLW, CYREG_PRT5_SLW

/* EX9 */
.set EX9__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set EX9__0__MASK, 0x80
.set EX9__0__PC, CYREG_PRT5_PC7
.set EX9__0__PORT, 5
.set EX9__0__SHIFT, 7
.set EX9__AG, CYREG_PRT5_AG
.set EX9__AMUX, CYREG_PRT5_AMUX
.set EX9__BIE, CYREG_PRT5_BIE
.set EX9__BIT_MASK, CYREG_PRT5_BIT_MASK
.set EX9__BYP, CYREG_PRT5_BYP
.set EX9__CTL, CYREG_PRT5_CTL
.set EX9__DM0, CYREG_PRT5_DM0
.set EX9__DM1, CYREG_PRT5_DM1
.set EX9__DM2, CYREG_PRT5_DM2
.set EX9__DR, CYREG_PRT5_DR
.set EX9__INP_DIS, CYREG_PRT5_INP_DIS
.set EX9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set EX9__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set EX9__LCD_EN, CYREG_PRT5_LCD_EN
.set EX9__MASK, 0x80
.set EX9__PORT, 5
.set EX9__PRT, CYREG_PRT5_PRT
.set EX9__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set EX9__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set EX9__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set EX9__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set EX9__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set EX9__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set EX9__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set EX9__PS, CYREG_PRT5_PS
.set EX9__SHIFT, 7
.set EX9__SLW, CYREG_PRT5_SLW

/* MV1 */
.set MV1__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set MV1__0__MASK, 0x20
.set MV1__0__PC, CYREG_PRT0_PC5
.set MV1__0__PORT, 0
.set MV1__0__SHIFT, 5
.set MV1__AG, CYREG_PRT0_AG
.set MV1__AMUX, CYREG_PRT0_AMUX
.set MV1__BIE, CYREG_PRT0_BIE
.set MV1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MV1__BYP, CYREG_PRT0_BYP
.set MV1__CTL, CYREG_PRT0_CTL
.set MV1__DM0, CYREG_PRT0_DM0
.set MV1__DM1, CYREG_PRT0_DM1
.set MV1__DM2, CYREG_PRT0_DM2
.set MV1__DR, CYREG_PRT0_DR
.set MV1__INP_DIS, CYREG_PRT0_INP_DIS
.set MV1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MV1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MV1__LCD_EN, CYREG_PRT0_LCD_EN
.set MV1__MASK, 0x20
.set MV1__PORT, 0
.set MV1__PRT, CYREG_PRT0_PRT
.set MV1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MV1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MV1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MV1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MV1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MV1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MV1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MV1__PS, CYREG_PRT0_PS
.set MV1__SHIFT, 5
.set MV1__SLW, CYREG_PRT0_SLW

/* MV2 */
.set MV2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set MV2__0__MASK, 0x01
.set MV2__0__PC, CYREG_PRT0_PC0
.set MV2__0__PORT, 0
.set MV2__0__SHIFT, 0
.set MV2__AG, CYREG_PRT0_AG
.set MV2__AMUX, CYREG_PRT0_AMUX
.set MV2__BIE, CYREG_PRT0_BIE
.set MV2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MV2__BYP, CYREG_PRT0_BYP
.set MV2__CTL, CYREG_PRT0_CTL
.set MV2__DM0, CYREG_PRT0_DM0
.set MV2__DM1, CYREG_PRT0_DM1
.set MV2__DM2, CYREG_PRT0_DM2
.set MV2__DR, CYREG_PRT0_DR
.set MV2__INP_DIS, CYREG_PRT0_INP_DIS
.set MV2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MV2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MV2__LCD_EN, CYREG_PRT0_LCD_EN
.set MV2__MASK, 0x01
.set MV2__PORT, 0
.set MV2__PRT, CYREG_PRT0_PRT
.set MV2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MV2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MV2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MV2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MV2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MV2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MV2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MV2__PS, CYREG_PRT0_PS
.set MV2__SHIFT, 0
.set MV2__SLW, CYREG_PRT0_SLW

/* MV3 */
.set MV3__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set MV3__0__MASK, 0x01
.set MV3__0__PC, CYREG_PRT4_PC0
.set MV3__0__PORT, 4
.set MV3__0__SHIFT, 0
.set MV3__AG, CYREG_PRT4_AG
.set MV3__AMUX, CYREG_PRT4_AMUX
.set MV3__BIE, CYREG_PRT4_BIE
.set MV3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MV3__BYP, CYREG_PRT4_BYP
.set MV3__CTL, CYREG_PRT4_CTL
.set MV3__DM0, CYREG_PRT4_DM0
.set MV3__DM1, CYREG_PRT4_DM1
.set MV3__DM2, CYREG_PRT4_DM2
.set MV3__DR, CYREG_PRT4_DR
.set MV3__INP_DIS, CYREG_PRT4_INP_DIS
.set MV3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set MV3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MV3__LCD_EN, CYREG_PRT4_LCD_EN
.set MV3__MASK, 0x01
.set MV3__PORT, 4
.set MV3__PRT, CYREG_PRT4_PRT
.set MV3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MV3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MV3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MV3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MV3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MV3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MV3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MV3__PS, CYREG_PRT4_PS
.set MV3__SHIFT, 0
.set MV3__SLW, CYREG_PRT4_SLW

/* PWR */
.set PWR__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set PWR__0__MASK, 0x20
.set PWR__0__PC, CYREG_PRT1_PC5
.set PWR__0__PORT, 1
.set PWR__0__SHIFT, 5
.set PWR__AG, CYREG_PRT1_AG
.set PWR__AMUX, CYREG_PRT1_AMUX
.set PWR__BIE, CYREG_PRT1_BIE
.set PWR__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWR__BYP, CYREG_PRT1_BYP
.set PWR__CTL, CYREG_PRT1_CTL
.set PWR__DM0, CYREG_PRT1_DM0
.set PWR__DM1, CYREG_PRT1_DM1
.set PWR__DM2, CYREG_PRT1_DM2
.set PWR__DR, CYREG_PRT1_DR
.set PWR__INP_DIS, CYREG_PRT1_INP_DIS
.set PWR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PWR__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWR__LCD_EN, CYREG_PRT1_LCD_EN
.set PWR__MASK, 0x20
.set PWR__PORT, 1
.set PWR__PRT, CYREG_PRT1_PRT
.set PWR__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWR__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWR__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWR__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWR__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWR__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWR__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWR__PS, CYREG_PRT1_PS
.set PWR__SHIFT, 5
.set PWR__SLW, CYREG_PRT1_SLW

/* RX2 */
.set RX2__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set RX2__0__MASK, 0x04
.set RX2__0__PC, CYREG_PRT6_PC2
.set RX2__0__PORT, 6
.set RX2__0__SHIFT, 2
.set RX2__AG, CYREG_PRT6_AG
.set RX2__AMUX, CYREG_PRT6_AMUX
.set RX2__BIE, CYREG_PRT6_BIE
.set RX2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RX2__BYP, CYREG_PRT6_BYP
.set RX2__CTL, CYREG_PRT6_CTL
.set RX2__DM0, CYREG_PRT6_DM0
.set RX2__DM1, CYREG_PRT6_DM1
.set RX2__DM2, CYREG_PRT6_DM2
.set RX2__DR, CYREG_PRT6_DR
.set RX2__INP_DIS, CYREG_PRT6_INP_DIS
.set RX2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RX2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RX2__LCD_EN, CYREG_PRT6_LCD_EN
.set RX2__MASK, 0x04
.set RX2__PORT, 6
.set RX2__PRT, CYREG_PRT6_PRT
.set RX2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RX2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RX2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RX2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RX2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RX2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RX2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RX2__PS, CYREG_PRT6_PS
.set RX2__SHIFT, 2
.set RX2__SLW, CYREG_PRT6_SLW

/* RX3 */
.set RX3__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RX3__0__MASK, 0x40
.set RX3__0__PC, CYREG_PRT2_PC6
.set RX3__0__PORT, 2
.set RX3__0__SHIFT, 6
.set RX3__AG, CYREG_PRT2_AG
.set RX3__AMUX, CYREG_PRT2_AMUX
.set RX3__BIE, CYREG_PRT2_BIE
.set RX3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RX3__BYP, CYREG_PRT2_BYP
.set RX3__CTL, CYREG_PRT2_CTL
.set RX3__DM0, CYREG_PRT2_DM0
.set RX3__DM1, CYREG_PRT2_DM1
.set RX3__DM2, CYREG_PRT2_DM2
.set RX3__DR, CYREG_PRT2_DR
.set RX3__INP_DIS, CYREG_PRT2_INP_DIS
.set RX3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RX3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RX3__LCD_EN, CYREG_PRT2_LCD_EN
.set RX3__MASK, 0x40
.set RX3__PORT, 2
.set RX3__PRT, CYREG_PRT2_PRT
.set RX3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RX3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RX3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RX3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RX3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RX3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RX3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RX3__PS, CYREG_PRT2_PS
.set RX3__SHIFT, 6
.set RX3__SLW, CYREG_PRT2_SLW

/* TX2 */
.set TX2__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set TX2__0__MASK, 0x20
.set TX2__0__PC, CYREG_PRT2_PC5
.set TX2__0__PORT, 2
.set TX2__0__SHIFT, 5
.set TX2__AG, CYREG_PRT2_AG
.set TX2__AMUX, CYREG_PRT2_AMUX
.set TX2__BIE, CYREG_PRT2_BIE
.set TX2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TX2__BYP, CYREG_PRT2_BYP
.set TX2__CTL, CYREG_PRT2_CTL
.set TX2__DM0, CYREG_PRT2_DM0
.set TX2__DM1, CYREG_PRT2_DM1
.set TX2__DM2, CYREG_PRT2_DM2
.set TX2__DR, CYREG_PRT2_DR
.set TX2__INP_DIS, CYREG_PRT2_INP_DIS
.set TX2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TX2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TX2__LCD_EN, CYREG_PRT2_LCD_EN
.set TX2__MASK, 0x20
.set TX2__PORT, 2
.set TX2__PRT, CYREG_PRT2_PRT
.set TX2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TX2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TX2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TX2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TX2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TX2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TX2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TX2__PS, CYREG_PRT2_PS
.set TX2__SHIFT, 5
.set TX2__SLW, CYREG_PRT2_SLW

/* TX3 */
.set TX3__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set TX3__0__MASK, 0x20
.set TX3__0__PC, CYREG_PRT6_PC5
.set TX3__0__PORT, 6
.set TX3__0__SHIFT, 5
.set TX3__AG, CYREG_PRT6_AG
.set TX3__AMUX, CYREG_PRT6_AMUX
.set TX3__BIE, CYREG_PRT6_BIE
.set TX3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TX3__BYP, CYREG_PRT6_BYP
.set TX3__CTL, CYREG_PRT6_CTL
.set TX3__DM0, CYREG_PRT6_DM0
.set TX3__DM1, CYREG_PRT6_DM1
.set TX3__DM2, CYREG_PRT6_DM2
.set TX3__DR, CYREG_PRT6_DR
.set TX3__INP_DIS, CYREG_PRT6_INP_DIS
.set TX3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set TX3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TX3__LCD_EN, CYREG_PRT6_LCD_EN
.set TX3__MASK, 0x20
.set TX3__PORT, 6
.set TX3__PRT, CYREG_PRT6_PRT
.set TX3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TX3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TX3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TX3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TX3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TX3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TX3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TX3__PS, CYREG_PRT6_PS
.set TX3__SHIFT, 5
.set TX3__SLW, CYREG_PRT6_SLW

/* VR1 */
.set VR1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set VR1__0__MASK, 0x02
.set VR1__0__PC, CYREG_PRT0_PC1
.set VR1__0__PORT, 0
.set VR1__0__SHIFT, 1
.set VR1__AG, CYREG_PRT0_AG
.set VR1__AMUX, CYREG_PRT0_AMUX
.set VR1__BIE, CYREG_PRT0_BIE
.set VR1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VR1__BYP, CYREG_PRT0_BYP
.set VR1__CTL, CYREG_PRT0_CTL
.set VR1__DM0, CYREG_PRT0_DM0
.set VR1__DM1, CYREG_PRT0_DM1
.set VR1__DM2, CYREG_PRT0_DM2
.set VR1__DR, CYREG_PRT0_DR
.set VR1__INP_DIS, CYREG_PRT0_INP_DIS
.set VR1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set VR1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VR1__LCD_EN, CYREG_PRT0_LCD_EN
.set VR1__MASK, 0x02
.set VR1__PORT, 0
.set VR1__PRT, CYREG_PRT0_PRT
.set VR1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VR1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VR1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VR1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VR1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VR1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VR1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VR1__PS, CYREG_PRT0_PS
.set VR1__SHIFT, 1
.set VR1__SLW, CYREG_PRT0_SLW

/* VR1_PRE */
.set VR1_PRE__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set VR1_PRE__0__MASK, 0x02
.set VR1_PRE__0__PC, CYREG_PRT4_PC1
.set VR1_PRE__0__PORT, 4
.set VR1_PRE__0__SHIFT, 1
.set VR1_PRE__AG, CYREG_PRT4_AG
.set VR1_PRE__AMUX, CYREG_PRT4_AMUX
.set VR1_PRE__BIE, CYREG_PRT4_BIE
.set VR1_PRE__BIT_MASK, CYREG_PRT4_BIT_MASK
.set VR1_PRE__BYP, CYREG_PRT4_BYP
.set VR1_PRE__CTL, CYREG_PRT4_CTL
.set VR1_PRE__DM0, CYREG_PRT4_DM0
.set VR1_PRE__DM1, CYREG_PRT4_DM1
.set VR1_PRE__DM2, CYREG_PRT4_DM2
.set VR1_PRE__DR, CYREG_PRT4_DR
.set VR1_PRE__INP_DIS, CYREG_PRT4_INP_DIS
.set VR1_PRE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set VR1_PRE__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set VR1_PRE__LCD_EN, CYREG_PRT4_LCD_EN
.set VR1_PRE__MASK, 0x02
.set VR1_PRE__PORT, 4
.set VR1_PRE__PRT, CYREG_PRT4_PRT
.set VR1_PRE__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set VR1_PRE__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set VR1_PRE__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set VR1_PRE__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set VR1_PRE__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set VR1_PRE__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set VR1_PRE__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set VR1_PRE__PS, CYREG_PRT4_PS
.set VR1_PRE__SHIFT, 1
.set VR1_PRE__SLW, CYREG_PRT4_SLW

/* EX10 */
.set EX10__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set EX10__0__MASK, 0x04
.set EX10__0__PC, CYREG_PRT1_PC2
.set EX10__0__PORT, 1
.set EX10__0__SHIFT, 2
.set EX10__AG, CYREG_PRT1_AG
.set EX10__AMUX, CYREG_PRT1_AMUX
.set EX10__BIE, CYREG_PRT1_BIE
.set EX10__BIT_MASK, CYREG_PRT1_BIT_MASK
.set EX10__BYP, CYREG_PRT1_BYP
.set EX10__CTL, CYREG_PRT1_CTL
.set EX10__DM0, CYREG_PRT1_DM0
.set EX10__DM1, CYREG_PRT1_DM1
.set EX10__DM2, CYREG_PRT1_DM2
.set EX10__DR, CYREG_PRT1_DR
.set EX10__INP_DIS, CYREG_PRT1_INP_DIS
.set EX10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set EX10__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set EX10__LCD_EN, CYREG_PRT1_LCD_EN
.set EX10__MASK, 0x04
.set EX10__PORT, 1
.set EX10__PRT, CYREG_PRT1_PRT
.set EX10__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set EX10__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set EX10__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set EX10__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set EX10__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set EX10__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set EX10__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set EX10__PS, CYREG_PRT1_PS
.set EX10__SHIFT, 2
.set EX10__SLW, CYREG_PRT1_SLW

/* EX11 */
.set EX11__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set EX11__0__MASK, 0x10
.set EX11__0__PC, CYREG_PRT1_PC4
.set EX11__0__PORT, 1
.set EX11__0__SHIFT, 4
.set EX11__AG, CYREG_PRT1_AG
.set EX11__AMUX, CYREG_PRT1_AMUX
.set EX11__BIE, CYREG_PRT1_BIE
.set EX11__BIT_MASK, CYREG_PRT1_BIT_MASK
.set EX11__BYP, CYREG_PRT1_BYP
.set EX11__CTL, CYREG_PRT1_CTL
.set EX11__DM0, CYREG_PRT1_DM0
.set EX11__DM1, CYREG_PRT1_DM1
.set EX11__DM2, CYREG_PRT1_DM2
.set EX11__DR, CYREG_PRT1_DR
.set EX11__INP_DIS, CYREG_PRT1_INP_DIS
.set EX11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set EX11__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set EX11__LCD_EN, CYREG_PRT1_LCD_EN
.set EX11__MASK, 0x10
.set EX11__PORT, 1
.set EX11__PRT, CYREG_PRT1_PRT
.set EX11__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set EX11__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set EX11__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set EX11__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set EX11__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set EX11__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set EX11__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set EX11__PS, CYREG_PRT1_PS
.set EX11__SHIFT, 4
.set EX11__SLW, CYREG_PRT1_SLW

/* EX12 */
.set EX12__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set EX12__0__MASK, 0x80
.set EX12__0__PC, CYREG_PRT6_PC7
.set EX12__0__PORT, 6
.set EX12__0__SHIFT, 7
.set EX12__AG, CYREG_PRT6_AG
.set EX12__AMUX, CYREG_PRT6_AMUX
.set EX12__BIE, CYREG_PRT6_BIE
.set EX12__BIT_MASK, CYREG_PRT6_BIT_MASK
.set EX12__BYP, CYREG_PRT6_BYP
.set EX12__CTL, CYREG_PRT6_CTL
.set EX12__DM0, CYREG_PRT6_DM0
.set EX12__DM1, CYREG_PRT6_DM1
.set EX12__DM2, CYREG_PRT6_DM2
.set EX12__DR, CYREG_PRT6_DR
.set EX12__INP_DIS, CYREG_PRT6_INP_DIS
.set EX12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set EX12__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set EX12__LCD_EN, CYREG_PRT6_LCD_EN
.set EX12__MASK, 0x80
.set EX12__PORT, 6
.set EX12__PRT, CYREG_PRT6_PRT
.set EX12__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set EX12__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set EX12__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set EX12__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set EX12__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set EX12__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set EX12__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set EX12__PS, CYREG_PRT6_PS
.set EX12__SHIFT, 7
.set EX12__SLW, CYREG_PRT6_SLW

/* EX13 */
.set EX13__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set EX13__0__MASK, 0x40
.set EX13__0__PC, CYREG_PRT6_PC6
.set EX13__0__PORT, 6
.set EX13__0__SHIFT, 6
.set EX13__AG, CYREG_PRT6_AG
.set EX13__AMUX, CYREG_PRT6_AMUX
.set EX13__BIE, CYREG_PRT6_BIE
.set EX13__BIT_MASK, CYREG_PRT6_BIT_MASK
.set EX13__BYP, CYREG_PRT6_BYP
.set EX13__CTL, CYREG_PRT6_CTL
.set EX13__DM0, CYREG_PRT6_DM0
.set EX13__DM1, CYREG_PRT6_DM1
.set EX13__DM2, CYREG_PRT6_DM2
.set EX13__DR, CYREG_PRT6_DR
.set EX13__INP_DIS, CYREG_PRT6_INP_DIS
.set EX13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set EX13__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set EX13__LCD_EN, CYREG_PRT6_LCD_EN
.set EX13__MASK, 0x40
.set EX13__PORT, 6
.set EX13__PRT, CYREG_PRT6_PRT
.set EX13__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set EX13__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set EX13__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set EX13__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set EX13__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set EX13__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set EX13__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set EX13__PS, CYREG_PRT6_PS
.set EX13__SHIFT, 6
.set EX13__SLW, CYREG_PRT6_SLW

/* EX14 */
.set EX14__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set EX14__0__MASK, 0x40
.set EX14__0__PC, CYREG_PRT12_PC6
.set EX14__0__PORT, 12
.set EX14__0__SHIFT, 6
.set EX14__AG, CYREG_PRT12_AG
.set EX14__BIE, CYREG_PRT12_BIE
.set EX14__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EX14__BYP, CYREG_PRT12_BYP
.set EX14__DM0, CYREG_PRT12_DM0
.set EX14__DM1, CYREG_PRT12_DM1
.set EX14__DM2, CYREG_PRT12_DM2
.set EX14__DR, CYREG_PRT12_DR
.set EX14__INP_DIS, CYREG_PRT12_INP_DIS
.set EX14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set EX14__MASK, 0x40
.set EX14__PORT, 12
.set EX14__PRT, CYREG_PRT12_PRT
.set EX14__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EX14__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EX14__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EX14__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EX14__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EX14__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EX14__PS, CYREG_PRT12_PS
.set EX14__SHIFT, 6
.set EX14__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EX14__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EX14__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EX14__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EX14__SLW, CYREG_PRT12_SLW

/* EX15 */
.set EX15__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set EX15__0__MASK, 0x80
.set EX15__0__PC, CYREG_PRT12_PC7
.set EX15__0__PORT, 12
.set EX15__0__SHIFT, 7
.set EX15__AG, CYREG_PRT12_AG
.set EX15__BIE, CYREG_PRT12_BIE
.set EX15__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EX15__BYP, CYREG_PRT12_BYP
.set EX15__DM0, CYREG_PRT12_DM0
.set EX15__DM1, CYREG_PRT12_DM1
.set EX15__DM2, CYREG_PRT12_DM2
.set EX15__DR, CYREG_PRT12_DR
.set EX15__INP_DIS, CYREG_PRT12_INP_DIS
.set EX15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set EX15__MASK, 0x80
.set EX15__PORT, 12
.set EX15__PRT, CYREG_PRT12_PRT
.set EX15__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EX15__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EX15__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EX15__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EX15__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EX15__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EX15__PS, CYREG_PRT12_PS
.set EX15__SHIFT, 7
.set EX15__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EX15__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EX15__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EX15__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EX15__SLW, CYREG_PRT12_SLW

/* MUXO */
.set MUXO__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set MUXO__0__MASK, 0x02
.set MUXO__0__PC, CYREG_PRT3_PC1
.set MUXO__0__PORT, 3
.set MUXO__0__SHIFT, 1
.set MUXO__AG, CYREG_PRT3_AG
.set MUXO__AMUX, CYREG_PRT3_AMUX
.set MUXO__BIE, CYREG_PRT3_BIE
.set MUXO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MUXO__BYP, CYREG_PRT3_BYP
.set MUXO__CTL, CYREG_PRT3_CTL
.set MUXO__DM0, CYREG_PRT3_DM0
.set MUXO__DM1, CYREG_PRT3_DM1
.set MUXO__DM2, CYREG_PRT3_DM2
.set MUXO__DR, CYREG_PRT3_DR
.set MUXO__INP_DIS, CYREG_PRT3_INP_DIS
.set MUXO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MUXO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MUXO__LCD_EN, CYREG_PRT3_LCD_EN
.set MUXO__MASK, 0x02
.set MUXO__PORT, 3
.set MUXO__PRT, CYREG_PRT3_PRT
.set MUXO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MUXO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MUXO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MUXO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MUXO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MUXO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MUXO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MUXO__PS, CYREG_PRT3_PS
.set MUXO__SHIFT, 1
.set MUXO__SLW, CYREG_PRT3_SLW

/* DMA_1 */
.set DMA_1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_1__DRQ_NUMBER, 3
.set DMA_1__NUMBEROF_TDS, 0
.set DMA_1__PRIORITY, 2
.set DMA_1__TERMIN_EN, 0
.set DMA_1__TERMIN_SEL, 0
.set DMA_1__TERMOUT0_EN, 1
.set DMA_1__TERMOUT0_SEL, 3
.set DMA_1__TERMOUT1_EN, 0
.set DMA_1__TERMOUT1_SEL, 0

/* DMA_2 */
.set DMA_2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set DMA_2__DRQ_NUMBER, 10
.set DMA_2__NUMBEROF_TDS, 0
.set DMA_2__PRIORITY, 2
.set DMA_2__TERMIN_EN, 0
.set DMA_2__TERMIN_SEL, 0
.set DMA_2__TERMOUT0_EN, 1
.set DMA_2__TERMOUT0_SEL, 10
.set DMA_2__TERMOUT1_EN, 0
.set DMA_2__TERMOUT1_SEL, 0

/* DMA_3 */
.set DMA_3__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DMA_3__DRQ_NUMBER, 4
.set DMA_3__NUMBEROF_TDS, 0
.set DMA_3__PRIORITY, 2
.set DMA_3__TERMIN_EN, 0
.set DMA_3__TERMIN_SEL, 0
.set DMA_3__TERMOUT0_EN, 1
.set DMA_3__TERMOUT0_SEL, 4
.set DMA_3__TERMOUT1_EN, 0
.set DMA_3__TERMOUT1_SEL, 0

/* DMA_4 */
.set DMA_4__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DMA_4__DRQ_NUMBER, 5
.set DMA_4__NUMBEROF_TDS, 0
.set DMA_4__PRIORITY, 2
.set DMA_4__TERMIN_EN, 0
.set DMA_4__TERMIN_SEL, 0
.set DMA_4__TERMOUT0_EN, 1
.set DMA_4__TERMOUT0_SEL, 5
.set DMA_4__TERMOUT1_EN, 0
.set DMA_4__TERMOUT1_SEL, 0

/* DMA_5 */
.set DMA_5__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DMA_5__DRQ_NUMBER, 6
.set DMA_5__NUMBEROF_TDS, 0
.set DMA_5__PRIORITY, 2
.set DMA_5__TERMIN_EN, 0
.set DMA_5__TERMIN_SEL, 0
.set DMA_5__TERMOUT0_EN, 1
.set DMA_5__TERMOUT0_SEL, 6
.set DMA_5__TERMOUT1_EN, 0
.set DMA_5__TERMOUT1_SEL, 0

/* I2C_0_I2C_FF */
.set I2C_0_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_0_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_0_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_0_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_0_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_0_I2C_FF__D, CYREG_I2C_D
.set I2C_0_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_0_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_0_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_0_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_0_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_0_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_0_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_0_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_0_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_0_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_0_I2C_IRQ */
.set I2C_0_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_0_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_0_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_0_I2C_IRQ__INTC_NUMBER, 15
.set I2C_0_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_0_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_0_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_0_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_1_bI2C_UDB */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B1_UDB04_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B1_UDB04_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B1_UDB04_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B1_UDB04_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B1_UDB04_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B1_UDB04_F1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set I2C_1_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* I2C_1_I2C_IRQ */
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x04
.set I2C_1_I2C_IRQ__INTC_NUMBER, 2
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 5
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_2 */
.set LED_2__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set LED_2__0__MASK, 0x04
.set LED_2__0__PC, CYREG_PRT4_PC2
.set LED_2__0__PORT, 4
.set LED_2__0__SHIFT, 2
.set LED_2__AG, CYREG_PRT4_AG
.set LED_2__AMUX, CYREG_PRT4_AMUX
.set LED_2__BIE, CYREG_PRT4_BIE
.set LED_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set LED_2__BYP, CYREG_PRT4_BYP
.set LED_2__CTL, CYREG_PRT4_CTL
.set LED_2__DM0, CYREG_PRT4_DM0
.set LED_2__DM1, CYREG_PRT4_DM1
.set LED_2__DM2, CYREG_PRT4_DM2
.set LED_2__DR, CYREG_PRT4_DR
.set LED_2__INP_DIS, CYREG_PRT4_INP_DIS
.set LED_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set LED_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set LED_2__LCD_EN, CYREG_PRT4_LCD_EN
.set LED_2__MASK, 0x04
.set LED_2__PORT, 4
.set LED_2__PRT, CYREG_PRT4_PRT
.set LED_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set LED_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set LED_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set LED_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set LED_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set LED_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set LED_2__PS, CYREG_PRT4_PS
.set LED_2__SHIFT, 2
.set LED_2__SLW, CYREG_PRT4_SLW

/* LED_B */
.set LED_B__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LED_B__0__MASK, 0x40
.set LED_B__0__PC, CYREG_PRT0_PC6
.set LED_B__0__PORT, 0
.set LED_B__0__SHIFT, 6
.set LED_B__AG, CYREG_PRT0_AG
.set LED_B__AMUX, CYREG_PRT0_AMUX
.set LED_B__BIE, CYREG_PRT0_BIE
.set LED_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_B__BYP, CYREG_PRT0_BYP
.set LED_B__CTL, CYREG_PRT0_CTL
.set LED_B__DM0, CYREG_PRT0_DM0
.set LED_B__DM1, CYREG_PRT0_DM1
.set LED_B__DM2, CYREG_PRT0_DM2
.set LED_B__DR, CYREG_PRT0_DR
.set LED_B__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_B__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_B__MASK, 0x40
.set LED_B__PORT, 0
.set LED_B__PRT, CYREG_PRT0_PRT
.set LED_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_B__PS, CYREG_PRT0_PS
.set LED_B__SHIFT, 6
.set LED_B__SLW, CYREG_PRT0_SLW

/* LED_G */
.set LED_G__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set LED_G__0__MASK, 0x04
.set LED_G__0__PC, CYREG_PRT12_PC2
.set LED_G__0__PORT, 12
.set LED_G__0__SHIFT, 2
.set LED_G__AG, CYREG_PRT12_AG
.set LED_G__BIE, CYREG_PRT12_BIE
.set LED_G__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_G__BYP, CYREG_PRT12_BYP
.set LED_G__DM0, CYREG_PRT12_DM0
.set LED_G__DM1, CYREG_PRT12_DM1
.set LED_G__DM2, CYREG_PRT12_DM2
.set LED_G__DR, CYREG_PRT12_DR
.set LED_G__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_G__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_G__MASK, 0x04
.set LED_G__PORT, 12
.set LED_G__PRT, CYREG_PRT12_PRT
.set LED_G__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_G__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_G__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_G__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_G__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_G__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_G__PS, CYREG_PRT12_PS
.set LED_G__SHIFT, 2
.set LED_G__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_G__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_G__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_G__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_G__SLW, CYREG_PRT12_SLW

/* LED_R */
.set LED_R__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set LED_R__0__MASK, 0x08
.set LED_R__0__PC, CYREG_PRT12_PC3
.set LED_R__0__PORT, 12
.set LED_R__0__SHIFT, 3
.set LED_R__AG, CYREG_PRT12_AG
.set LED_R__BIE, CYREG_PRT12_BIE
.set LED_R__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED_R__BYP, CYREG_PRT12_BYP
.set LED_R__DM0, CYREG_PRT12_DM0
.set LED_R__DM1, CYREG_PRT12_DM1
.set LED_R__DM2, CYREG_PRT12_DM2
.set LED_R__DR, CYREG_PRT12_DR
.set LED_R__INP_DIS, CYREG_PRT12_INP_DIS
.set LED_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED_R__MASK, 0x08
.set LED_R__PORT, 12
.set LED_R__PRT, CYREG_PRT12_PRT
.set LED_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED_R__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED_R__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED_R__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED_R__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED_R__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED_R__PS, CYREG_PRT12_PS
.set LED_R__SHIFT, 3
.set LED_R__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED_R__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED_R__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED_R__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED_R__SLW, CYREG_PRT12_SLW

/* PGA_1_SC */
.set PGA_1_SC__BST, CYREG_SC3_BST
.set PGA_1_SC__CLK, CYREG_SC3_CLK
.set PGA_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_1_SC__CMPINV_MASK, 0x08
.set PGA_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_1_SC__CPTR_MASK, 0x08
.set PGA_1_SC__CR0, CYREG_SC3_CR0
.set PGA_1_SC__CR1, CYREG_SC3_CR1
.set PGA_1_SC__CR2, CYREG_SC3_CR2
.set PGA_1_SC__MSK, CYREG_SC_MSK
.set PGA_1_SC__MSK_MASK, 0x08
.set PGA_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_1_SC__PM_ACT_MSK, 0x08
.set PGA_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_1_SC__PM_STBY_MSK, 0x08
.set PGA_1_SC__SR, CYREG_SC_SR
.set PGA_1_SC__SR_MASK, 0x08
.set PGA_1_SC__SW0, CYREG_SC3_SW0
.set PGA_1_SC__SW10, CYREG_SC3_SW10
.set PGA_1_SC__SW2, CYREG_SC3_SW2
.set PGA_1_SC__SW3, CYREG_SC3_SW3
.set PGA_1_SC__SW4, CYREG_SC3_SW4
.set PGA_1_SC__SW6, CYREG_SC3_SW6
.set PGA_1_SC__SW7, CYREG_SC3_SW7
.set PGA_1_SC__SW8, CYREG_SC3_SW8
.set PGA_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_1_SC__WRK1_MASK, 0x08

/* PGA_2_SC */
.set PGA_2_SC__BST, CYREG_SC2_BST
.set PGA_2_SC__CLK, CYREG_SC2_CLK
.set PGA_2_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_2_SC__CMPINV_MASK, 0x04
.set PGA_2_SC__CPTR, CYREG_SC_CPTR
.set PGA_2_SC__CPTR_MASK, 0x04
.set PGA_2_SC__CR0, CYREG_SC2_CR0
.set PGA_2_SC__CR1, CYREG_SC2_CR1
.set PGA_2_SC__CR2, CYREG_SC2_CR2
.set PGA_2_SC__MSK, CYREG_SC_MSK
.set PGA_2_SC__MSK_MASK, 0x04
.set PGA_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_2_SC__PM_ACT_MSK, 0x04
.set PGA_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_2_SC__PM_STBY_MSK, 0x04
.set PGA_2_SC__SR, CYREG_SC_SR
.set PGA_2_SC__SR_MASK, 0x04
.set PGA_2_SC__SW0, CYREG_SC2_SW0
.set PGA_2_SC__SW10, CYREG_SC2_SW10
.set PGA_2_SC__SW2, CYREG_SC2_SW2
.set PGA_2_SC__SW3, CYREG_SC2_SW3
.set PGA_2_SC__SW4, CYREG_SC2_SW4
.set PGA_2_SC__SW6, CYREG_SC2_SW6
.set PGA_2_SC__SW7, CYREG_SC2_SW7
.set PGA_2_SC__SW8, CYREG_SC2_SW8
.set PGA_2_SC__WRK1, CYREG_SC_WRK1
.set PGA_2_SC__WRK1_MASK, 0x04

/* PWMH1 */
.set PWMH1__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set PWMH1__0__MASK, 0x08
.set PWMH1__0__PC, CYREG_IO_PC_PRT15_PC3
.set PWMH1__0__PORT, 15
.set PWMH1__0__SHIFT, 3
.set PWMH1__AG, CYREG_PRT15_AG
.set PWMH1__AMUX, CYREG_PRT15_AMUX
.set PWMH1__BIE, CYREG_PRT15_BIE
.set PWMH1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PWMH1__BYP, CYREG_PRT15_BYP
.set PWMH1__CTL, CYREG_PRT15_CTL
.set PWMH1__DM0, CYREG_PRT15_DM0
.set PWMH1__DM1, CYREG_PRT15_DM1
.set PWMH1__DM2, CYREG_PRT15_DM2
.set PWMH1__DR, CYREG_PRT15_DR
.set PWMH1__INP_DIS, CYREG_PRT15_INP_DIS
.set PWMH1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PWMH1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PWMH1__LCD_EN, CYREG_PRT15_LCD_EN
.set PWMH1__MASK, 0x08
.set PWMH1__PORT, 15
.set PWMH1__PRT, CYREG_PRT15_PRT
.set PWMH1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PWMH1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PWMH1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PWMH1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PWMH1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PWMH1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PWMH1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PWMH1__PS, CYREG_PRT15_PS
.set PWMH1__SHIFT, 3
.set PWMH1__SLW, CYREG_PRT15_SLW

/* PWMH2 */
.set PWMH2__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set PWMH2__0__MASK, 0x20
.set PWMH2__0__PC, CYREG_PRT5_PC5
.set PWMH2__0__PORT, 5
.set PWMH2__0__SHIFT, 5
.set PWMH2__AG, CYREG_PRT5_AG
.set PWMH2__AMUX, CYREG_PRT5_AMUX
.set PWMH2__BIE, CYREG_PRT5_BIE
.set PWMH2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PWMH2__BYP, CYREG_PRT5_BYP
.set PWMH2__CTL, CYREG_PRT5_CTL
.set PWMH2__DM0, CYREG_PRT5_DM0
.set PWMH2__DM1, CYREG_PRT5_DM1
.set PWMH2__DM2, CYREG_PRT5_DM2
.set PWMH2__DR, CYREG_PRT5_DR
.set PWMH2__INP_DIS, CYREG_PRT5_INP_DIS
.set PWMH2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PWMH2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PWMH2__LCD_EN, CYREG_PRT5_LCD_EN
.set PWMH2__MASK, 0x20
.set PWMH2__PORT, 5
.set PWMH2__PRT, CYREG_PRT5_PRT
.set PWMH2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PWMH2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PWMH2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PWMH2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PWMH2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PWMH2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PWMH2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PWMH2__PS, CYREG_PRT5_PS
.set PWMH2__SHIFT, 5
.set PWMH2__SLW, CYREG_PRT5_SLW

/* PWMH3 */
.set PWMH3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set PWMH3__0__MASK, 0x80
.set PWMH3__0__PC, CYREG_PRT1_PC7
.set PWMH3__0__PORT, 1
.set PWMH3__0__SHIFT, 7
.set PWMH3__AG, CYREG_PRT1_AG
.set PWMH3__AMUX, CYREG_PRT1_AMUX
.set PWMH3__BIE, CYREG_PRT1_BIE
.set PWMH3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWMH3__BYP, CYREG_PRT1_BYP
.set PWMH3__CTL, CYREG_PRT1_CTL
.set PWMH3__DM0, CYREG_PRT1_DM0
.set PWMH3__DM1, CYREG_PRT1_DM1
.set PWMH3__DM2, CYREG_PRT1_DM2
.set PWMH3__DR, CYREG_PRT1_DR
.set PWMH3__INP_DIS, CYREG_PRT1_INP_DIS
.set PWMH3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PWMH3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWMH3__LCD_EN, CYREG_PRT1_LCD_EN
.set PWMH3__MASK, 0x80
.set PWMH3__PORT, 1
.set PWMH3__PRT, CYREG_PRT1_PRT
.set PWMH3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWMH3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWMH3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWMH3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWMH3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWMH3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWMH3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWMH3__PS, CYREG_PRT1_PS
.set PWMH3__SHIFT, 7
.set PWMH3__SLW, CYREG_PRT1_SLW

/* PWML1 */
.set PWML1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set PWML1__0__MASK, 0x04
.set PWML1__0__PC, CYREG_IO_PC_PRT15_PC2
.set PWML1__0__PORT, 15
.set PWML1__0__SHIFT, 2
.set PWML1__AG, CYREG_PRT15_AG
.set PWML1__AMUX, CYREG_PRT15_AMUX
.set PWML1__BIE, CYREG_PRT15_BIE
.set PWML1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PWML1__BYP, CYREG_PRT15_BYP
.set PWML1__CTL, CYREG_PRT15_CTL
.set PWML1__DM0, CYREG_PRT15_DM0
.set PWML1__DM1, CYREG_PRT15_DM1
.set PWML1__DM2, CYREG_PRT15_DM2
.set PWML1__DR, CYREG_PRT15_DR
.set PWML1__INP_DIS, CYREG_PRT15_INP_DIS
.set PWML1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PWML1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PWML1__LCD_EN, CYREG_PRT15_LCD_EN
.set PWML1__MASK, 0x04
.set PWML1__PORT, 15
.set PWML1__PRT, CYREG_PRT15_PRT
.set PWML1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PWML1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PWML1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PWML1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PWML1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PWML1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PWML1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PWML1__PS, CYREG_PRT15_PS
.set PWML1__SHIFT, 2
.set PWML1__SLW, CYREG_PRT15_SLW

/* PWML2 */
.set PWML2__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set PWML2__0__MASK, 0x10
.set PWML2__0__PC, CYREG_PRT5_PC4
.set PWML2__0__PORT, 5
.set PWML2__0__SHIFT, 4
.set PWML2__AG, CYREG_PRT5_AG
.set PWML2__AMUX, CYREG_PRT5_AMUX
.set PWML2__BIE, CYREG_PRT5_BIE
.set PWML2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PWML2__BYP, CYREG_PRT5_BYP
.set PWML2__CTL, CYREG_PRT5_CTL
.set PWML2__DM0, CYREG_PRT5_DM0
.set PWML2__DM1, CYREG_PRT5_DM1
.set PWML2__DM2, CYREG_PRT5_DM2
.set PWML2__DR, CYREG_PRT5_DR
.set PWML2__INP_DIS, CYREG_PRT5_INP_DIS
.set PWML2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PWML2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PWML2__LCD_EN, CYREG_PRT5_LCD_EN
.set PWML2__MASK, 0x10
.set PWML2__PORT, 5
.set PWML2__PRT, CYREG_PRT5_PRT
.set PWML2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PWML2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PWML2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PWML2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PWML2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PWML2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PWML2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PWML2__PS, CYREG_PRT5_PS
.set PWML2__SHIFT, 4
.set PWML2__SLW, CYREG_PRT5_SLW

/* PWML3 */
.set PWML3__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set PWML3__0__MASK, 0x40
.set PWML3__0__PC, CYREG_PRT1_PC6
.set PWML3__0__PORT, 1
.set PWML3__0__SHIFT, 6
.set PWML3__AG, CYREG_PRT1_AG
.set PWML3__AMUX, CYREG_PRT1_AMUX
.set PWML3__BIE, CYREG_PRT1_BIE
.set PWML3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWML3__BYP, CYREG_PRT1_BYP
.set PWML3__CTL, CYREG_PRT1_CTL
.set PWML3__DM0, CYREG_PRT1_DM0
.set PWML3__DM1, CYREG_PRT1_DM1
.set PWML3__DM2, CYREG_PRT1_DM2
.set PWML3__DR, CYREG_PRT1_DR
.set PWML3__INP_DIS, CYREG_PRT1_INP_DIS
.set PWML3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PWML3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWML3__LCD_EN, CYREG_PRT1_LCD_EN
.set PWML3__MASK, 0x40
.set PWML3__PORT, 1
.set PWML3__PRT, CYREG_PRT1_PRT
.set PWML3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWML3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWML3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWML3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWML3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWML3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWML3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWML3__PS, CYREG_PRT1_PS
.set PWML3__SHIFT, 6
.set PWML3__SLW, CYREG_PRT1_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1

/* PWM_2_PWMHW */
.set PWM_2_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_2_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_2_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_2_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_2_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_2_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_2_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_2_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_2_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_2_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_2_PWMHW__PM_ACT_MSK, 0x01
.set PWM_2_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_2_PWMHW__PM_STBY_MSK, 0x01
.set PWM_2_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_2_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_2_PWMHW__SR0, CYREG_TMR0_SR0

/* SCL_0 */
.set SCL_0__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_0__0__MASK, 0x10
.set SCL_0__0__PC, CYREG_PRT12_PC4
.set SCL_0__0__PORT, 12
.set SCL_0__0__SHIFT, 4
.set SCL_0__AG, CYREG_PRT12_AG
.set SCL_0__BIE, CYREG_PRT12_BIE
.set SCL_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_0__BYP, CYREG_PRT12_BYP
.set SCL_0__DM0, CYREG_PRT12_DM0
.set SCL_0__DM1, CYREG_PRT12_DM1
.set SCL_0__DM2, CYREG_PRT12_DM2
.set SCL_0__DR, CYREG_PRT12_DR
.set SCL_0__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_0__MASK, 0x10
.set SCL_0__PORT, 12
.set SCL_0__PRT, CYREG_PRT12_PRT
.set SCL_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_0__PS, CYREG_PRT12_PS
.set SCL_0__SHIFT, 4
.set SCL_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_0__SLW, CYREG_PRT12_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_0 */
.set SDA_0__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_0__0__MASK, 0x20
.set SDA_0__0__PC, CYREG_PRT12_PC5
.set SDA_0__0__PORT, 12
.set SDA_0__0__SHIFT, 5
.set SDA_0__AG, CYREG_PRT12_AG
.set SDA_0__BIE, CYREG_PRT12_BIE
.set SDA_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_0__BYP, CYREG_PRT12_BYP
.set SDA_0__DM0, CYREG_PRT12_DM0
.set SDA_0__DM1, CYREG_PRT12_DM1
.set SDA_0__DM2, CYREG_PRT12_DM2
.set SDA_0__DR, CYREG_PRT12_DR
.set SDA_0__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_0__MASK, 0x20
.set SDA_0__PORT, 12
.set SDA_0__PRT, CYREG_PRT12_PRT
.set SDA_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_0__PS, CYREG_PRT12_PS
.set SDA_0__SHIFT, 5
.set SDA_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_0__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* WDCLK */
.set WDCLK__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set WDCLK__0__MASK, 0x40
.set WDCLK__0__PC, CYREG_PRT5_PC6
.set WDCLK__0__PORT, 5
.set WDCLK__0__SHIFT, 6
.set WDCLK__AG, CYREG_PRT5_AG
.set WDCLK__AMUX, CYREG_PRT5_AMUX
.set WDCLK__BIE, CYREG_PRT5_BIE
.set WDCLK__BIT_MASK, CYREG_PRT5_BIT_MASK
.set WDCLK__BYP, CYREG_PRT5_BYP
.set WDCLK__CTL, CYREG_PRT5_CTL
.set WDCLK__DM0, CYREG_PRT5_DM0
.set WDCLK__DM1, CYREG_PRT5_DM1
.set WDCLK__DM2, CYREG_PRT5_DM2
.set WDCLK__DR, CYREG_PRT5_DR
.set WDCLK__INP_DIS, CYREG_PRT5_INP_DIS
.set WDCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set WDCLK__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set WDCLK__LCD_EN, CYREG_PRT5_LCD_EN
.set WDCLK__MASK, 0x40
.set WDCLK__PORT, 5
.set WDCLK__PRT, CYREG_PRT5_PRT
.set WDCLK__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set WDCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set WDCLK__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set WDCLK__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set WDCLK__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set WDCLK__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set WDCLK__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set WDCLK__PS, CYREG_PRT5_PS
.set WDCLK__SHIFT, 6
.set WDCLK__SLW, CYREG_PRT5_SLW

/* AOP_IN */
.set AOP_IN__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set AOP_IN__0__MASK, 0x10
.set AOP_IN__0__PC, CYREG_PRT3_PC4
.set AOP_IN__0__PORT, 3
.set AOP_IN__0__SHIFT, 4
.set AOP_IN__AG, CYREG_PRT3_AG
.set AOP_IN__AMUX, CYREG_PRT3_AMUX
.set AOP_IN__BIE, CYREG_PRT3_BIE
.set AOP_IN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AOP_IN__BYP, CYREG_PRT3_BYP
.set AOP_IN__CTL, CYREG_PRT3_CTL
.set AOP_IN__DM0, CYREG_PRT3_DM0
.set AOP_IN__DM1, CYREG_PRT3_DM1
.set AOP_IN__DM2, CYREG_PRT3_DM2
.set AOP_IN__DR, CYREG_PRT3_DR
.set AOP_IN__INP_DIS, CYREG_PRT3_INP_DIS
.set AOP_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set AOP_IN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AOP_IN__LCD_EN, CYREG_PRT3_LCD_EN
.set AOP_IN__MASK, 0x10
.set AOP_IN__PORT, 3
.set AOP_IN__PRT, CYREG_PRT3_PRT
.set AOP_IN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AOP_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AOP_IN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AOP_IN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AOP_IN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AOP_IN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AOP_IN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AOP_IN__PS, CYREG_PRT3_PS
.set AOP_IN__SHIFT, 4
.set AOP_IN__SLW, CYREG_PRT3_SLW

/* LED_HB */
.set LED_HB__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED_HB__0__MASK, 0x80
.set LED_HB__0__PC, CYREG_PRT0_PC7
.set LED_HB__0__PORT, 0
.set LED_HB__0__SHIFT, 7
.set LED_HB__AG, CYREG_PRT0_AG
.set LED_HB__AMUX, CYREG_PRT0_AMUX
.set LED_HB__BIE, CYREG_PRT0_BIE
.set LED_HB__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_HB__BYP, CYREG_PRT0_BYP
.set LED_HB__CTL, CYREG_PRT0_CTL
.set LED_HB__DM0, CYREG_PRT0_DM0
.set LED_HB__DM1, CYREG_PRT0_DM1
.set LED_HB__DM2, CYREG_PRT0_DM2
.set LED_HB__DR, CYREG_PRT0_DR
.set LED_HB__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_HB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_HB__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_HB__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_HB__MASK, 0x80
.set LED_HB__PORT, 0
.set LED_HB__PRT, CYREG_PRT0_PRT
.set LED_HB__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_HB__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_HB__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_HB__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_HB__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_HB__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_HB__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_HB__PS, CYREG_PRT0_PS
.set LED_HB__SHIFT, 7
.set LED_HB__SLW, CYREG_PRT0_SLW

/* NOT_RE */
.set NOT_RE__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set NOT_RE__0__MASK, 0x20
.set NOT_RE__0__PC, CYREG_IO_PC_PRT15_PC5
.set NOT_RE__0__PORT, 15
.set NOT_RE__0__SHIFT, 5
.set NOT_RE__AG, CYREG_PRT15_AG
.set NOT_RE__AMUX, CYREG_PRT15_AMUX
.set NOT_RE__BIE, CYREG_PRT15_BIE
.set NOT_RE__BIT_MASK, CYREG_PRT15_BIT_MASK
.set NOT_RE__BYP, CYREG_PRT15_BYP
.set NOT_RE__CTL, CYREG_PRT15_CTL
.set NOT_RE__DM0, CYREG_PRT15_DM0
.set NOT_RE__DM1, CYREG_PRT15_DM1
.set NOT_RE__DM2, CYREG_PRT15_DM2
.set NOT_RE__DR, CYREG_PRT15_DR
.set NOT_RE__INP_DIS, CYREG_PRT15_INP_DIS
.set NOT_RE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set NOT_RE__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set NOT_RE__LCD_EN, CYREG_PRT15_LCD_EN
.set NOT_RE__MASK, 0x20
.set NOT_RE__PORT, 15
.set NOT_RE__PRT, CYREG_PRT15_PRT
.set NOT_RE__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set NOT_RE__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set NOT_RE__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set NOT_RE__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set NOT_RE__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set NOT_RE__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set NOT_RE__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set NOT_RE__PS, CYREG_PRT15_PS
.set NOT_RE__SHIFT, 5
.set NOT_RE__SLW, CYREG_PRT15_SLW

/* SG_VO1 */
.set SG_VO1__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set SG_VO1__0__MASK, 0x80
.set SG_VO1__0__PC, CYREG_PRT3_PC7
.set SG_VO1__0__PORT, 3
.set SG_VO1__0__SHIFT, 7
.set SG_VO1__AG, CYREG_PRT3_AG
.set SG_VO1__AMUX, CYREG_PRT3_AMUX
.set SG_VO1__BIE, CYREG_PRT3_BIE
.set SG_VO1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SG_VO1__BYP, CYREG_PRT3_BYP
.set SG_VO1__CTL, CYREG_PRT3_CTL
.set SG_VO1__DM0, CYREG_PRT3_DM0
.set SG_VO1__DM1, CYREG_PRT3_DM1
.set SG_VO1__DM2, CYREG_PRT3_DM2
.set SG_VO1__DR, CYREG_PRT3_DR
.set SG_VO1__INP_DIS, CYREG_PRT3_INP_DIS
.set SG_VO1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SG_VO1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SG_VO1__LCD_EN, CYREG_PRT3_LCD_EN
.set SG_VO1__MASK, 0x80
.set SG_VO1__PORT, 3
.set SG_VO1__PRT, CYREG_PRT3_PRT
.set SG_VO1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SG_VO1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SG_VO1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SG_VO1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SG_VO1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SG_VO1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SG_VO1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SG_VO1__PS, CYREG_PRT3_PS
.set SG_VO1__SHIFT, 7
.set SG_VO1__SLW, CYREG_PRT3_SLW

/* SPIM_1_BSPIM */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB11_ST
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set SPIM_1_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B1_UDB10_A0
.set SPIM_1_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B1_UDB10_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B1_UDB10_D0
.set SPIM_1_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B1_UDB10_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set SPIM_1_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B1_UDB10_F0
.set SPIM_1_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B1_UDB10_F1
.set SPIM_1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set SPIM_1_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B1_UDB11_A0
.set SPIM_1_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B1_UDB11_A1
.set SPIM_1_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set SPIM_1_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B1_UDB11_D0
.set SPIM_1_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B1_UDB11_D1
.set SPIM_1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set SPIM_1_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B1_UDB11_F0
.set SPIM_1_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B1_UDB11_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB08_ST

/* SPIM_2_BSPIM */
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set SPIM_2_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPIM_2_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_2_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SPIM_2_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_RxStsReg__4__POS, 4
.set SPIM_2_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_2_BSPIM_RxStsReg__5__POS, 5
.set SPIM_2_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_2_BSPIM_RxStsReg__6__POS, 6
.set SPIM_2_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_2_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set SPIM_2_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SPIM_2_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set SPIM_2_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB01_A0
.set SPIM_2_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB01_A1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB01_D0
.set SPIM_2_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB01_D1
.set SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set SPIM_2_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB01_F0
.set SPIM_2_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB01_F1
.set SPIM_2_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_2_BSPIM_TxStsReg__0__POS, 0
.set SPIM_2_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_2_BSPIM_TxStsReg__1__POS, 1
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set SPIM_2_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_2_BSPIM_TxStsReg__2__POS, 2
.set SPIM_2_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_2_BSPIM_TxStsReg__3__POS, 3
.set SPIM_2_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_2_BSPIM_TxStsReg__4__POS, 4
.set SPIM_2_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_2_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB01_MSK
.set SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SPIM_2_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB01_ST

/* SPIM_2_IntClock */
.set SPIM_2_IntClock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set SPIM_2_IntClock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set SPIM_2_IntClock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set SPIM_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_2_IntClock__INDEX, 0x06
.set SPIM_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_2_IntClock__PM_ACT_MSK, 0x40
.set SPIM_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_2_IntClock__PM_STBY_MSK, 0x40

/* SPI_CS */
.set SPI_CS__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set SPI_CS__0__MASK, 0x10
.set SPI_CS__0__PC, CYREG_PRT2_PC4
.set SPI_CS__0__PORT, 2
.set SPI_CS__0__SHIFT, 4
.set SPI_CS__AG, CYREG_PRT2_AG
.set SPI_CS__AMUX, CYREG_PRT2_AMUX
.set SPI_CS__BIE, CYREG_PRT2_BIE
.set SPI_CS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SPI_CS__BYP, CYREG_PRT2_BYP
.set SPI_CS__CTL, CYREG_PRT2_CTL
.set SPI_CS__DM0, CYREG_PRT2_DM0
.set SPI_CS__DM1, CYREG_PRT2_DM1
.set SPI_CS__DM2, CYREG_PRT2_DM2
.set SPI_CS__DR, CYREG_PRT2_DR
.set SPI_CS__INP_DIS, CYREG_PRT2_INP_DIS
.set SPI_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SPI_CS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SPI_CS__LCD_EN, CYREG_PRT2_LCD_EN
.set SPI_CS__MASK, 0x10
.set SPI_CS__PORT, 2
.set SPI_CS__PRT, CYREG_PRT2_PRT
.set SPI_CS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SPI_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SPI_CS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SPI_CS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SPI_CS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SPI_CS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SPI_CS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SPI_CS__PS, CYREG_PRT2_PS
.set SPI_CS__SHIFT, 4
.set SPI_CS__SLW, CYREG_PRT2_SLW

/* UART_2_BUART */
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB13_A0
.set UART_2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB13_A1
.set UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB13_D0
.set UART_2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB13_D1
.set UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB13_F0
.set UART_2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB13_F1
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_2_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_2_BUART_sRX_RxSts__3__POS, 3
.set UART_2_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_2_BUART_sRX_RxSts__4__POS, 4
.set UART_2_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_2_BUART_sRX_RxSts__5__POS, 5
.set UART_2_BUART_sRX_RxSts__MASK, 0x38
.set UART_2_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_2_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB12_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB12_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB12_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB12_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB12_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB12_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_2_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_2_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_2_BUART_sTX_TxSts__0__POS, 0
.set UART_2_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_2_BUART_sTX_TxSts__1__POS, 1
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_2_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_2_BUART_sTX_TxSts__2__POS, 2
.set UART_2_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_2_BUART_sTX_TxSts__3__POS, 3
.set UART_2_BUART_sTX_TxSts__MASK, 0x0F
.set UART_2_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_2_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_2_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_2_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set UART_2_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set UART_2_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST

/* isr_t1 */
.set isr_t1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_t1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_t1__INTC_MASK, 0x40000
.set isr_t1__INTC_NUMBER, 18
.set isr_t1__INTC_PRIOR_NUM, 6
.set isr_t1__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set isr_t1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_t1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_t2 */
.set isr_t2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_t2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_t2__INTC_MASK, 0x80000
.set isr_t2__INTC_NUMBER, 19
.set isr_t2__INTC_PRIOR_NUM, 7
.set isr_t2__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set isr_t2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_t2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_CLK */
.set ADC_CLK__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set ADC_CLK__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set ADC_CLK__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set ADC_CLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_CLK__INDEX, 0x04
.set ADC_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_CLK__PM_ACT_MSK, 0x10
.set ADC_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_CLK__PM_STBY_MSK, 0x10

/* AOP_OUT */
.set AOP_OUT__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set AOP_OUT__0__MASK, 0x40
.set AOP_OUT__0__PC, CYREG_PRT3_PC6
.set AOP_OUT__0__PORT, 3
.set AOP_OUT__0__SHIFT, 6
.set AOP_OUT__AG, CYREG_PRT3_AG
.set AOP_OUT__AMUX, CYREG_PRT3_AMUX
.set AOP_OUT__BIE, CYREG_PRT3_BIE
.set AOP_OUT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set AOP_OUT__BYP, CYREG_PRT3_BYP
.set AOP_OUT__CTL, CYREG_PRT3_CTL
.set AOP_OUT__DM0, CYREG_PRT3_DM0
.set AOP_OUT__DM1, CYREG_PRT3_DM1
.set AOP_OUT__DM2, CYREG_PRT3_DM2
.set AOP_OUT__DR, CYREG_PRT3_DR
.set AOP_OUT__INP_DIS, CYREG_PRT3_INP_DIS
.set AOP_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set AOP_OUT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set AOP_OUT__LCD_EN, CYREG_PRT3_LCD_EN
.set AOP_OUT__MASK, 0x40
.set AOP_OUT__PORT, 3
.set AOP_OUT__PRT, CYREG_PRT3_PRT
.set AOP_OUT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set AOP_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set AOP_OUT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set AOP_OUT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set AOP_OUT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set AOP_OUT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set AOP_OUT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set AOP_OUT__PS, CYREG_PRT3_PS
.set AOP_OUT__SHIFT, 6
.set AOP_OUT__SLW, CYREG_PRT3_SLW

/* NOT_RE2 */
.set NOT_RE2__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set NOT_RE2__0__MASK, 0x02
.set NOT_RE2__0__PC, CYREG_PRT6_PC1
.set NOT_RE2__0__PORT, 6
.set NOT_RE2__0__SHIFT, 1
.set NOT_RE2__AG, CYREG_PRT6_AG
.set NOT_RE2__AMUX, CYREG_PRT6_AMUX
.set NOT_RE2__BIE, CYREG_PRT6_BIE
.set NOT_RE2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set NOT_RE2__BYP, CYREG_PRT6_BYP
.set NOT_RE2__CTL, CYREG_PRT6_CTL
.set NOT_RE2__DM0, CYREG_PRT6_DM0
.set NOT_RE2__DM1, CYREG_PRT6_DM1
.set NOT_RE2__DM2, CYREG_PRT6_DM2
.set NOT_RE2__DR, CYREG_PRT6_DR
.set NOT_RE2__INP_DIS, CYREG_PRT6_INP_DIS
.set NOT_RE2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set NOT_RE2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set NOT_RE2__LCD_EN, CYREG_PRT6_LCD_EN
.set NOT_RE2__MASK, 0x02
.set NOT_RE2__PORT, 6
.set NOT_RE2__PRT, CYREG_PRT6_PRT
.set NOT_RE2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set NOT_RE2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set NOT_RE2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set NOT_RE2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set NOT_RE2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set NOT_RE2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set NOT_RE2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set NOT_RE2__PS, CYREG_PRT6_PS
.set NOT_RE2__SHIFT, 1
.set NOT_RE2__SLW, CYREG_PRT6_SLW

/* NOT_RE3 */
.set NOT_RE3__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set NOT_RE3__0__MASK, 0x80
.set NOT_RE3__0__PC, CYREG_PRT2_PC7
.set NOT_RE3__0__PORT, 2
.set NOT_RE3__0__SHIFT, 7
.set NOT_RE3__AG, CYREG_PRT2_AG
.set NOT_RE3__AMUX, CYREG_PRT2_AMUX
.set NOT_RE3__BIE, CYREG_PRT2_BIE
.set NOT_RE3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NOT_RE3__BYP, CYREG_PRT2_BYP
.set NOT_RE3__CTL, CYREG_PRT2_CTL
.set NOT_RE3__DM0, CYREG_PRT2_DM0
.set NOT_RE3__DM1, CYREG_PRT2_DM1
.set NOT_RE3__DM2, CYREG_PRT2_DM2
.set NOT_RE3__DR, CYREG_PRT2_DR
.set NOT_RE3__INP_DIS, CYREG_PRT2_INP_DIS
.set NOT_RE3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set NOT_RE3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NOT_RE3__LCD_EN, CYREG_PRT2_LCD_EN
.set NOT_RE3__MASK, 0x80
.set NOT_RE3__PORT, 2
.set NOT_RE3__PRT, CYREG_PRT2_PRT
.set NOT_RE3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NOT_RE3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NOT_RE3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NOT_RE3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NOT_RE3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NOT_RE3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NOT_RE3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NOT_RE3__PS, CYREG_PRT2_PS
.set NOT_RE3__SHIFT, 7
.set NOT_RE3__SLW, CYREG_PRT2_SLW

/* Opamp_1_ABuf */
.set Opamp_1_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x02
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x02
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_2_ABuf */
.set Opamp_2_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x01
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x01
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP0_TR1

/* SPI_CLK */
.set SPI_CLK__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SPI_CLK__0__MASK, 0x02
.set SPI_CLK__0__PC, CYREG_PRT2_PC1
.set SPI_CLK__0__PORT, 2
.set SPI_CLK__0__SHIFT, 1
.set SPI_CLK__AG, CYREG_PRT2_AG
.set SPI_CLK__AMUX, CYREG_PRT2_AMUX
.set SPI_CLK__BIE, CYREG_PRT2_BIE
.set SPI_CLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SPI_CLK__BYP, CYREG_PRT2_BYP
.set SPI_CLK__CTL, CYREG_PRT2_CTL
.set SPI_CLK__DM0, CYREG_PRT2_DM0
.set SPI_CLK__DM1, CYREG_PRT2_DM1
.set SPI_CLK__DM2, CYREG_PRT2_DM2
.set SPI_CLK__DR, CYREG_PRT2_DR
.set SPI_CLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SPI_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SPI_CLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SPI_CLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SPI_CLK__MASK, 0x02
.set SPI_CLK__PORT, 2
.set SPI_CLK__PRT, CYREG_PRT2_PRT
.set SPI_CLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SPI_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SPI_CLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SPI_CLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SPI_CLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SPI_CLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SPI_CLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SPI_CLK__PS, CYREG_PRT2_PS
.set SPI_CLK__SHIFT, 1
.set SPI_CLK__SLW, CYREG_PRT2_SLW

/* Timer_1_TimerHW */
.set Timer_1_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x02
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x02
.set Timer_1_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR1_SR0

/* Timer_2_TimerHW */
.set Timer_2_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_2_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_2_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_2_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_2_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_2_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_2_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_2_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_2_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_2_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_2_TimerHW__PM_ACT_MSK, 0x04
.set Timer_2_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_2_TimerHW__PM_STBY_MSK, 0x04
.set Timer_2_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_2_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_2_TimerHW__SR0, CYREG_TMR2_SR0

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* SPIM_Clk */
.set SPIM_Clk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPIM_Clk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPIM_Clk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPIM_Clk__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_Clk__INDEX, 0x02
.set SPIM_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_Clk__PM_ACT_MSK, 0x04
.set SPIM_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_Clk__PM_STBY_MSK, 0x04

/* SPI_MISO */
.set SPI_MISO__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set SPI_MISO__0__MASK, 0x08
.set SPI_MISO__0__PC, CYREG_PRT2_PC3
.set SPI_MISO__0__PORT, 2
.set SPI_MISO__0__SHIFT, 3
.set SPI_MISO__AG, CYREG_PRT2_AG
.set SPI_MISO__AMUX, CYREG_PRT2_AMUX
.set SPI_MISO__BIE, CYREG_PRT2_BIE
.set SPI_MISO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SPI_MISO__BYP, CYREG_PRT2_BYP
.set SPI_MISO__CTL, CYREG_PRT2_CTL
.set SPI_MISO__DM0, CYREG_PRT2_DM0
.set SPI_MISO__DM1, CYREG_PRT2_DM1
.set SPI_MISO__DM2, CYREG_PRT2_DM2
.set SPI_MISO__DR, CYREG_PRT2_DR
.set SPI_MISO__INP_DIS, CYREG_PRT2_INP_DIS
.set SPI_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SPI_MISO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SPI_MISO__LCD_EN, CYREG_PRT2_LCD_EN
.set SPI_MISO__MASK, 0x08
.set SPI_MISO__PORT, 2
.set SPI_MISO__PRT, CYREG_PRT2_PRT
.set SPI_MISO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SPI_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SPI_MISO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SPI_MISO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SPI_MISO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SPI_MISO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SPI_MISO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SPI_MISO__PS, CYREG_PRT2_PS
.set SPI_MISO__SHIFT, 3
.set SPI_MISO__SLW, CYREG_PRT2_SLW

/* SPI_MOSI */
.set SPI_MOSI__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SPI_MOSI__0__MASK, 0x04
.set SPI_MOSI__0__PC, CYREG_PRT2_PC2
.set SPI_MOSI__0__PORT, 2
.set SPI_MOSI__0__SHIFT, 2
.set SPI_MOSI__AG, CYREG_PRT2_AG
.set SPI_MOSI__AMUX, CYREG_PRT2_AMUX
.set SPI_MOSI__BIE, CYREG_PRT2_BIE
.set SPI_MOSI__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SPI_MOSI__BYP, CYREG_PRT2_BYP
.set SPI_MOSI__CTL, CYREG_PRT2_CTL
.set SPI_MOSI__DM0, CYREG_PRT2_DM0
.set SPI_MOSI__DM1, CYREG_PRT2_DM1
.set SPI_MOSI__DM2, CYREG_PRT2_DM2
.set SPI_MOSI__DR, CYREG_PRT2_DR
.set SPI_MOSI__INP_DIS, CYREG_PRT2_INP_DIS
.set SPI_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SPI_MOSI__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SPI_MOSI__LCD_EN, CYREG_PRT2_LCD_EN
.set SPI_MOSI__MASK, 0x04
.set SPI_MOSI__PORT, 2
.set SPI_MOSI__PRT, CYREG_PRT2_PRT
.set SPI_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SPI_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SPI_MOSI__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SPI_MOSI__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SPI_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SPI_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SPI_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SPI_MOSI__PS, CYREG_PRT2_PS
.set SPI_MOSI__SHIFT, 2
.set SPI_MOSI__SLW, CYREG_PRT2_SLW

/* T2_RESET */
.set T2_RESET_Sync_ctrl_reg__0__MASK, 0x01
.set T2_RESET_Sync_ctrl_reg__0__POS, 0
.set T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set T2_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set T2_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set T2_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set T2_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set T2_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set T2_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set T2_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set T2_RESET_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set T2_RESET_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set T2_RESET_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set T2_RESET_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set T2_RESET_Sync_ctrl_reg__MASK, 0x01
.set T2_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set T2_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set T2_RESET_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* Use_Hall */
.set Use_Hall_Sync_ctrl_reg__0__MASK, 0x01
.set Use_Hall_Sync_ctrl_reg__0__POS, 0
.set Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Use_Hall_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Use_Hall_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Use_Hall_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Use_Hall_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Use_Hall_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Use_Hall_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Use_Hall_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Use_Hall_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Use_Hall_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Use_Hall_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Use_Hall_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Use_Hall_Sync_ctrl_reg__MASK, 0x01
.set Use_Hall_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Use_Hall_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Use_Hall_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x01
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x02

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x02
.set ADC_SAR_2_IRQ__INTC_NUMBER, 1
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* QuadDec_1_bQuadDec */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* QuadDec_1_Cnt16_CounterUDB */
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* QuadDec_1_isr */
.set QuadDec_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_1_isr__INTC_MASK, 0x08
.set QuadDec_1_isr__INTC_NUMBER, 3
.set QuadDec_1_isr__INTC_PRIOR_NUM, 7
.set QuadDec_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set QuadDec_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x10
.set USBUART_1_ep_1__INTC_NUMBER, 4
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x20
.set USBUART_1_ep_2__INTC_NUMBER, 5
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x40
.set USBUART_1_ep_3__INTC_NUMBER, 6
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep1 */
.set USBUART_1_ep1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBUART_1_ep1__DRQ_NUMBER, 0
.set USBUART_1_ep1__NUMBEROF_TDS, 0
.set USBUART_1_ep1__PRIORITY, 2
.set USBUART_1_ep1__TERMIN_EN, 1
.set USBUART_1_ep1__TERMIN_SEL, 0
.set USBUART_1_ep1__TERMOUT0_EN, 0
.set USBUART_1_ep1__TERMOUT0_SEL, 0
.set USBUART_1_ep1__TERMOUT1_EN, 0
.set USBUART_1_ep1__TERMOUT1_SEL, 0

/* USBUART_1_ep2 */
.set USBUART_1_ep2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBUART_1_ep2__DRQ_NUMBER, 1
.set USBUART_1_ep2__NUMBEROF_TDS, 0
.set USBUART_1_ep2__PRIORITY, 2
.set USBUART_1_ep2__TERMIN_EN, 1
.set USBUART_1_ep2__TERMIN_SEL, 0
.set USBUART_1_ep2__TERMOUT0_EN, 0
.set USBUART_1_ep2__TERMOUT0_SEL, 0
.set USBUART_1_ep2__TERMOUT1_EN, 0
.set USBUART_1_ep2__TERMOUT1_SEL, 0

/* USBUART_1_ep3 */
.set USBUART_1_ep3__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBUART_1_ep3__DRQ_NUMBER, 2
.set USBUART_1_ep3__NUMBEROF_TDS, 0
.set USBUART_1_ep3__PRIORITY, 2
.set USBUART_1_ep3__TERMIN_EN, 1
.set USBUART_1_ep3__TERMIN_SEL, 0
.set USBUART_1_ep3__TERMOUT0_EN, 0
.set USBUART_1_ep3__TERMOUT0_SEL, 0
.set USBUART_1_ep3__TERMOUT1_EN, 0
.set USBUART_1_ep3__TERMOUT1_SEL, 0

/* USBUART_1_ord_int */
.set USBUART_1_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ord_int__INTC_MASK, 0x2000000
.set USBUART_1_ord_int__INTC_NUMBER, 25
.set USBUART_1_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_1_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_1_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* isr_delsig */
.set isr_delsig__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_delsig__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_delsig__INTC_MASK, 0x80
.set isr_delsig__INTC_NUMBER, 7
.set isr_delsig__INTC_PRIOR_NUM, 7
.set isr_delsig__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_delsig__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_delsig__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Coast_Brake */
.set Coast_Brake_Sync_ctrl_reg__0__MASK, 0x01
.set Coast_Brake_Sync_ctrl_reg__0__POS, 0
.set Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Coast_Brake_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Coast_Brake_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Coast_Brake_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Coast_Brake_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Coast_Brake_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Coast_Brake_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Coast_Brake_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Coast_Brake_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Coast_Brake_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Coast_Brake_Sync_ctrl_reg__MASK, 0x01
.set Coast_Brake_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Coast_Brake_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Coast_Brake_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x03
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x08
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x08

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG2_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG2_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG2_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG2_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x02
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x04
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x04

/* Virtual_Hall */
.set Virtual_Hall_Sync_ctrl_reg__0__MASK, 0x01
.set Virtual_Hall_Sync_ctrl_reg__0__POS, 0
.set Virtual_Hall_Sync_ctrl_reg__1__MASK, 0x02
.set Virtual_Hall_Sync_ctrl_reg__1__POS, 1
.set Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Virtual_Hall_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Virtual_Hall_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Virtual_Hall_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Virtual_Hall_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Virtual_Hall_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Virtual_Hall_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Virtual_Hall_Sync_ctrl_reg__2__MASK, 0x04
.set Virtual_Hall_Sync_ctrl_reg__2__POS, 2
.set Virtual_Hall_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Virtual_Hall_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Virtual_Hall_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Virtual_Hall_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Virtual_Hall_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Virtual_Hall_Sync_ctrl_reg__MASK, 0x07
.set Virtual_Hall_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Virtual_Hall_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Virtual_Hall_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* isr_sar1_dma */
.set isr_sar1_dma__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_sar1_dma__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_sar1_dma__INTC_MASK, 0x400
.set isr_sar1_dma__INTC_NUMBER, 10
.set isr_sar1_dma__INTC_PRIOR_NUM, 6
.set isr_sar1_dma__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_sar1_dma__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_sar1_dma__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_sar2_dma */
.set isr_sar2_dma__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_sar2_dma__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_sar2_dma__INTC_MASK, 0x800
.set isr_sar2_dma__INTC_NUMBER, 11
.set isr_sar2_dma__INTC_PRIOR_NUM, 7
.set isr_sar2_dma__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set isr_sar2_dma__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_sar2_dma__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_DMA_XMIT */
.set UART_DMA_XMIT_Sync_ctrl_reg__0__MASK, 0x01
.set UART_DMA_XMIT_Sync_ctrl_reg__0__POS, 0
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_DMA_XMIT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_DMA_XMIT_Sync_ctrl_reg__MASK, 0x01
.set UART_DMA_XMIT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_DMA_XMIT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_DMA_XMIT_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* MotorDirection */
.set MotorDirection_Sync_ctrl_reg__0__MASK, 0x01
.set MotorDirection_Sync_ctrl_reg__0__POS, 0
.set MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set MotorDirection_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set MotorDirection_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set MotorDirection_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set MotorDirection_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set MotorDirection_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set MotorDirection_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set MotorDirection_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set MotorDirection_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set MotorDirection_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set MotorDirection_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set MotorDirection_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set MotorDirection_Sync_ctrl_reg__MASK, 0x01
.set MotorDirection_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set MotorDirection_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set MotorDirection_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* isr_dma_uart_rx */
.set isr_dma_uart_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_dma_uart_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_dma_uart_rx__INTC_MASK, 0x100
.set isr_dma_uart_rx__INTC_NUMBER, 8
.set isr_dma_uart_rx__INTC_PRIOR_NUM, 7
.set isr_dma_uart_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_dma_uart_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_dma_uart_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_dma_uart_tx */
.set isr_dma_uart_tx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_dma_uart_tx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_dma_uart_tx__INTC_MASK, 0x200
.set isr_dma_uart_tx__INTC_NUMBER, 9
.set isr_dma_uart_tx__INTC_PRIOR_NUM, 7
.set isr_dma_uart_tx__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_dma_uart_tx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_dma_uart_tx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 80000000
.set BCLK__BUS_CLK__KHZ, 80000
.set BCLK__BUS_CLK__MHZ, 80
.set CyADCCLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyADCCLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyADCCLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyADCCLK__CFG2_SRC_SEL_MASK, 0x07
.set CyADCCLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyADCCLK__CFG3_PHASE_DLY_MASK, 0x0F
.set CyADCCLK__INDEX, 0x00
.set CyADCCLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyADCCLK__PM_ACT_MSK, 0x01
.set CyADCCLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyADCCLK__PM_STBY_MSK, 0x01
.set CyCLK_6M4HZ__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set CyCLK_6M4HZ__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set CyCLK_6M4HZ__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set CyCLK_6M4HZ__CFG2_SRC_SEL_MASK, 0x07
.set CyCLK_6M4HZ__INDEX, 0x01
.set CyCLK_6M4HZ__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyCLK_6M4HZ__PM_ACT_MSK, 0x02
.set CyCLK_6M4HZ__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyCLK_6M4HZ__PM_STBY_MSK, 0x02
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000C8F8F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CyHBUS_40MHZ__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CyHBUS_40MHZ__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CyHBUS_40MHZ__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CyHBUS_40MHZ__CFG2_SRC_SEL_MASK, 0x07
.set CyHBUS_40MHZ__INDEX, 0x00
.set CyHBUS_40MHZ__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CyHBUS_40MHZ__PM_ACT_MSK, 0x01
.set CyHBUS_40MHZ__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CyHBUS_40MHZ__PM_STBY_MSK, 0x01
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000047F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
