#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1869a50 .scope module, "test_spimemory" "test_spimemory" 2 3;
 .timescale 0 0;
v0x18ad330_0 .var "clk", 0 0;
v0x18ad3f0_0 .var "cs_pin", 0 0;
o0x7faa28d4df78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x18ad500_0 .net "leds", 3 0, o0x7faa28d4df78;  0 drivers
v0x18ad5a0_0 .net "miso_pin", 0 0, v0x18a7e50_0;  1 drivers
v0x18ad690_0 .var "mosi_pin", 0 0;
v0x18ad7d0_0 .var "sclk_pin", 0 0;
S_0x1868ed0 .scope module, "dut" "spiMemory" 2 11, 3 11 0, S_0x1869a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0x18ac290_0 .net "MISO_buff", 0 0, v0x18aaf00_0;  1 drivers
v0x18ac3a0_0 .net "address_latch_out", 7 0, v0x18a6d70_0;  1 drivers
v0x18ac460_0 .net "address_we", 0 0, v0x18ab090_0;  1 drivers
v0x18ac550_0 .net "clk", 0 0, v0x18ad330_0;  1 drivers
v0x18ac700_0 .net "cs_conditioned", 0 0, v0x18a74d0_0;  1 drivers
v0x18ac7f0_0 .net "cs_pin", 0 0, v0x18ad3f0_0;  1 drivers
v0x18ac890_0 .net "data_memory_out", 7 0, v0x18abfb0_0;  1 drivers
v0x18ac980_0 .net "leds", 3 0, o0x7faa28d4df78;  alias, 0 drivers
v0x18aca20_0 .net "memory_we", 0 0, v0x18ab320_0;  1 drivers
v0x18acb50_0 .net "miso_pin", 0 0, v0x18a7e50_0;  alias, 1 drivers
v0x18acbf0_0 .net "mosi_conditioned", 0 0, v0x18a87c0_0;  1 drivers
v0x18acce0_0 .net "mosi_pin", 0 0, v0x18ad690_0;  1 drivers
v0x18acd80_0 .net "sclk_negedge", 0 0, v0x18a94e0_0;  1 drivers
v0x18ace70_0 .net "sclk_pin", 0 0, v0x18ad7d0_0;  1 drivers
v0x18acf10_0 .net "sclk_posedge", 0 0, v0x18a9650_0;  1 drivers
v0x18acfb0_0 .net "shift_register_parallel_out", 7 0, L_0x18ad8c0;  1 drivers
v0x18ad050_0 .net "shift_register_serial_out", 0 0, L_0x18ad9c0;  1 drivers
v0x18ad200_0 .net "sr_we", 0 0, v0x18ab570_0;  1 drivers
L_0x18ada60 .part L_0x18ad8c0, 0, 1;
L_0x18adb00 .part v0x18a6d70_0, 1, 7;
S_0x1828d80 .scope module, "address_latch" "register8" 3 64, 4 1 0, S_0x1868ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "q"
    .port_info 1 /INPUT 8 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x180dc70_0 .net "clk", 0 0, v0x18ad330_0;  alias, 1 drivers
v0x18a6c90_0 .net "d", 7 0, L_0x18ad8c0;  alias, 1 drivers
v0x18a6d70_0 .var "q", 7 0;
v0x18a6e60_0 .net "wrenable", 0 0, v0x18ab090_0;  alias, 1 drivers
E_0x180b4d0 .event posedge, v0x180dc70_0;
S_0x18a6fd0 .scope module, "cs_conditioner" "inputconditioner" 3 48, 5 8 0, S_0x1868ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x18a71c0 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x18a7200 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x18a7430_0 .net "clk", 0 0, v0x18ad330_0;  alias, 1 drivers
v0x18a74d0_0 .var "conditioned", 0 0;
v0x18a7570_0 .var "counter", 2 0;
v0x18a7630_0 .var "negativeedge", 0 0;
v0x18a76f0_0 .net "noisysignal", 0 0, v0x18ad3f0_0;  alias, 1 drivers
v0x18a7800_0 .var "positiveedge", 0 0;
v0x18a78c0_0 .var "synchronizer0", 0 0;
v0x18a7980_0 .var "synchronizer1", 0 0;
S_0x18a7ae0 .scope module, "miso_buffer" "dff_buffer" 3 70, 6 1 0, S_0x1868ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "q"
    .port_info 1 /INPUT 1 "write_enable"
    .port_info 2 /INPUT 1 "miso_enable"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "d"
v0x18a7d60_0 .net "clk", 0 0, v0x18ad330_0;  alias, 1 drivers
v0x18a7e50_0 .var "d", 0 0;
v0x18a7f10_0 .var "memory", 0 0;
v0x18a7fb0_0 .net "miso_enable", 0 0, v0x18aaf00_0;  alias, 1 drivers
v0x18a8070_0 .net "q", 0 0, L_0x18ad9c0;  alias, 1 drivers
v0x18a8180_0 .net "write_enable", 0 0, v0x18a94e0_0;  alias, 1 drivers
S_0x18a82e0 .scope module, "mosi_conditioner" "inputconditioner" 3 34, 5 8 0, S_0x1868ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x18a84b0 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x18a84f0 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x18a8720_0 .net "clk", 0 0, v0x18ad330_0;  alias, 1 drivers
v0x18a87c0_0 .var "conditioned", 0 0;
v0x18a8860_0 .var "counter", 2 0;
v0x18a8930_0 .var "negativeedge", 0 0;
v0x18a89f0_0 .net "noisysignal", 0 0, v0x18ad690_0;  alias, 1 drivers
v0x18a8b00_0 .var "positiveedge", 0 0;
v0x18a8bc0_0 .var "synchronizer0", 0 0;
v0x18a8c80_0 .var "synchronizer1", 0 0;
S_0x18a8de0 .scope module, "sclk_conditioner" "inputconditioner" 3 41, 5 8 0, S_0x1868ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x18a9000 .param/l "counterwidth" 0 5 17, +C4<00000000000000000000000000000011>;
P_0x18a9040 .param/l "waittime" 0 5 18, +C4<00000000000000000000000000000011>;
v0x18a91e0_0 .net "clk", 0 0, v0x18ad330_0;  alias, 1 drivers
v0x18a9330_0 .var "conditioned", 0 0;
v0x18a93f0_0 .var "counter", 2 0;
v0x18a94e0_0 .var "negativeedge", 0 0;
v0x18a95b0_0 .net "noisysignal", 0 0, v0x18ad7d0_0;  alias, 1 drivers
v0x18a9650_0 .var "positiveedge", 0 0;
v0x18a9710_0 .var "synchronizer0", 0 0;
v0x18a97d0_0 .var "synchronizer1", 0 0;
S_0x18a9930 .scope module, "shift_register" "shiftregister" 3 55, 7 9 0, S_0x1868ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x18a9b00 .param/l "width" 0 7 10, +C4<00000000000000000000000000001000>;
L_0x18ad8c0 .functor BUFZ 8, v0x18aa340_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x18a9c90_0 .net "clk", 0 0, v0x18ad330_0;  alias, 1 drivers
v0x18a9d50_0 .var/i "i", 31 0;
v0x18a9e30_0 .net "parallelDataIn", 7 0, v0x18abfb0_0;  alias, 1 drivers
v0x18a9f20_0 .net "parallelDataOut", 7 0, L_0x18ad8c0;  alias, 1 drivers
v0x18aa010_0 .net "parallelLoad", 0 0, v0x18ab570_0;  alias, 1 drivers
v0x18aa100_0 .net "peripheralClkEdge", 0 0, v0x18a9650_0;  alias, 1 drivers
v0x18aa1a0_0 .net "serialDataIn", 0 0, v0x18a87c0_0;  alias, 1 drivers
v0x18aa270_0 .net "serialDataOut", 0 0, L_0x18ad9c0;  alias, 1 drivers
v0x18aa340_0 .var "shiftregistermem", 7 0;
L_0x18ad9c0 .part v0x18aa340_0, 7, 1;
S_0x18aa570 .scope module, "spi_fsm" "fsm" 3 77, 8 1 0, S_0x1868ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk"
    .port_info 2 /INPUT 1 "nCS"
    .port_info 3 /INPUT 1 "RnW"
    .port_info 4 /OUTPUT 1 "MISO_buff"
    .port_info 5 /OUTPUT 1 "memory_we"
    .port_info 6 /OUTPUT 1 "address_we"
    .port_info 7 /OUTPUT 1 "sr_we"
P_0x18aa6f0 .param/l "STATE_data_stored" 1 8 21, +C4<00000000000000000000000000000111>;
P_0x18aa730 .param/l "STATE_load_addr" 1 8 16, +C4<00000000000000000000000000000010>;
P_0x18aa770 .param/l "STATE_load_data" 1 8 19, +C4<00000000000000000000000000000101>;
P_0x18aa7b0 .param/l "STATE_read_addr" 1 8 15, +C4<00000000000000000000000000000001>;
P_0x18aa7f0 .param/l "STATE_read_data" 1 8 17, +C4<00000000000000000000000000000011>;
P_0x18aa830 .param/l "STATE_shift_out_data" 1 8 20, +C4<00000000000000000000000000000110>;
P_0x18aa870 .param/l "STATE_store_data" 1 8 18, +C4<00000000000000000000000000000100>;
P_0x18aa8b0 .param/l "STATE_wait_for_cs" 1 8 14, +C4<00000000000000000000000000000000>;
v0x18aaf00_0 .var "MISO_buff", 0 0;
v0x18aaff0_0 .net "RnW", 0 0, L_0x18ada60;  1 drivers
v0x18ab090_0 .var "address_we", 0 0;
v0x18ab190_0 .net "clk", 0 0, v0x18ad330_0;  alias, 1 drivers
v0x18ab230_0 .var/i "counter", 31 0;
v0x18ab320_0 .var "memory_we", 0 0;
v0x18ab3e0_0 .net "nCS", 0 0, v0x18a74d0_0;  alias, 1 drivers
v0x18ab480_0 .net "sclk", 0 0, v0x18a9650_0;  alias, 1 drivers
v0x18ab570_0 .var "sr_we", 0 0;
v0x18ab6a0_0 .var "state", 3 0;
E_0x18aad20 .event posedge, v0x18a9650_0;
E_0x18aaea0 .event edge, v0x18ab6a0_0;
S_0x18ab840 .scope module, "spi_mem" "datamemory" 3 87, 9 8 0, S_0x1868ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x18ab9c0 .param/l "addresswidth" 0 9 10, +C4<00000000000000000000000000000111>;
P_0x18aba00 .param/l "depth" 0 9 11, +C4<00000000000000000000000010000000>;
P_0x18aba40 .param/l "width" 0 9 12, +C4<00000000000000000000000000001000>;
v0x18abd30_0 .net "address", 6 0, L_0x18adb00;  1 drivers
v0x18abdd0_0 .net "clk", 0 0, v0x18ad330_0;  alias, 1 drivers
v0x18abe90_0 .net "dataIn", 7 0, L_0x18ad8c0;  alias, 1 drivers
v0x18abfb0_0 .var "dataOut", 7 0;
v0x18ac050 .array "memory", 0 127, 7 0;
v0x18ac140_0 .net "writeEnable", 0 0, v0x18ab320_0;  alias, 1 drivers
    .scope S_0x18a82e0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18a8860_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a8bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a8c80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x18a82e0;
T_1 ;
    %wait E_0x180b4d0;
    %load/vec4 v0x18a87c0_0;
    %load/vec4 v0x18a8c80_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18a8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a8b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a8930_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x18a8860_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18a8860_0, 0;
    %load/vec4 v0x18a8c80_0;
    %assign/vec4 v0x18a87c0_0, 0;
    %load/vec4 v0x18a87c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18a8930_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18a8b00_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x18a8860_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x18a8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a8b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a8930_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x18a89f0_0;
    %assign/vec4 v0x18a8bc0_0, 0;
    %load/vec4 v0x18a8bc0_0;
    %assign/vec4 v0x18a8c80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x18a8de0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18a93f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a9710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a97d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x18a8de0;
T_3 ;
    %wait E_0x180b4d0;
    %load/vec4 v0x18a9330_0;
    %load/vec4 v0x18a97d0_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18a93f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a9650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a94e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x18a93f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18a93f0_0, 0;
    %load/vec4 v0x18a97d0_0;
    %assign/vec4 v0x18a9330_0, 0;
    %load/vec4 v0x18a9330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18a94e0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18a9650_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x18a93f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x18a93f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a9650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a94e0_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x18a95b0_0;
    %assign/vec4 v0x18a9710_0, 0;
    %load/vec4 v0x18a9710_0;
    %assign/vec4 v0x18a97d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x18a6fd0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18a7570_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a78c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a7980_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x18a6fd0;
T_5 ;
    %wait E_0x180b4d0;
    %load/vec4 v0x18a74d0_0;
    %load/vec4 v0x18a7980_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18a7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a7800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a7630_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x18a7570_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18a7570_0, 0;
    %load/vec4 v0x18a7980_0;
    %assign/vec4 v0x18a74d0_0, 0;
    %load/vec4 v0x18a74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18a7630_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18a7800_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x18a7570_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x18a7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a7800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18a7630_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x18a76f0_0;
    %assign/vec4 v0x18a78c0_0, 0;
    %load/vec4 v0x18a78c0_0;
    %assign/vec4 v0x18a7980_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x18a9930;
T_6 ;
    %wait E_0x180b4d0;
    %load/vec4 v0x18aa010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18a9d50_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x18a9d50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0x18a9e30_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x18a9d50_0;
    %sub;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x18a9d50_0;
    %assign/vec4/off/d v0x18aa340_0, 4, 5;
    %load/vec4 v0x18a9d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18a9d50_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x18aa100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x18aa1a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18aa340_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x18a9d50_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x18a9d50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x18aa340_0;
    %load/vec4 v0x18a9d50_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x18a9d50_0;
    %assign/vec4/off/d v0x18aa340_0, 4, 5;
    %load/vec4 v0x18a9d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18a9d50_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1828d80;
T_7 ;
    %wait E_0x180b4d0;
    %load/vec4 v0x18a6e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x18a6c90_0;
    %assign/vec4 v0x18a6d70_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x18a7ae0;
T_8 ;
    %wait E_0x180b4d0;
    %load/vec4 v0x18a7fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18a8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x18a8070_0;
    %assign/vec4 v0x18a7f10_0, 0;
T_8.2 ;
    %load/vec4 v0x18a7f10_0;
    %assign/vec4 v0x18a7e50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x18a7e50_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x18aa570;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18ab230_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x18aa570;
T_10 ;
    %wait E_0x180b4d0;
    %load/vec4 v0x18ab3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x18ab230_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x18ab6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x18ab3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
T_10.12 ;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x18ab230_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
T_10.14 ;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x18aaff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %jmp T_10.16;
T_10.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
T_10.16 ;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x18ab230_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
T_10.18 ;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x18ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
T_10.20 ;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x18ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
    %jmp T_10.22;
T_10.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x18ab6a0_0, 0;
T_10.22 ;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x18aa570;
T_11 ;
    %wait E_0x18aaea0;
    %load/vec4 v0x18ab6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aaf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab570_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aaf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab570_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aaf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ab090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab570_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aaf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab570_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aaf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ab320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab570_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aaf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ab570_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18aaf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab570_0, 0, 1;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18aaf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ab570_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x18aa570;
T_12 ;
    %wait E_0x18aad20;
    %load/vec4 v0x18ab3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x18ab230_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x18ab230_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x18ab840;
T_13 ;
    %wait E_0x180b4d0;
    %load/vec4 v0x18ac140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x18abe90_0;
    %load/vec4 v0x18abd30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x18ac050, 0, 4;
T_13.0 ;
    %load/vec4 v0x18abd30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x18ac050, 4;
    %assign/vec4 v0x18abfb0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1869a50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad330_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1869a50;
T_15 ;
    %delay 10, 0;
    %load/vec4 v0x18ad330_0;
    %nor/r;
    %store/vec4 v0x18ad330_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1869a50;
T_16 ;
    %vpi_call 2 24 "$dumpfile", "spimemory.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 2 125 "$display", "Oh no test 1A failed: ", v0x18ad5a0_0 {0 0 0};
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %vpi_call 2 127 "$display", "Oh no test 1B failed: ", v0x18ad5a0_0 {0 0 0};
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %vpi_call 2 129 "$display", "Oh no test 1C failed: ", v0x18ad5a0_0 {0 0 0};
T_16.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %vpi_call 2 131 "$display", "Oh no test 1D failed: ", v0x18ad5a0_0 {0 0 0};
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %vpi_call 2 133 "$display", "Oh no test 1E failed: ", v0x18ad5a0_0 {0 0 0};
T_16.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %vpi_call 2 135 "$display", "Oh no test 1F failed: ", v0x18ad5a0_0 {0 0 0};
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %vpi_call 2 137 "$display", "Oh no test 1G failed: ", v0x18ad5a0_0 {0 0 0};
T_16.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %vpi_call 2 139 "$display", "Oh no test 1H failed: ", v0x18ad5a0_0 {0 0 0};
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %vpi_call 2 165 "$display", "Oh no test 1I failed: ", v0x18ad5a0_0 {0 0 0};
T_16.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.18, 8;
    %vpi_call 2 167 "$display", "Oh no test 1J failed: ", v0x18ad5a0_0 {0 0 0};
T_16.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %vpi_call 2 169 "$display", "Oh no test 1K failed: ", v0x18ad5a0_0 {0 0 0};
T_16.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %vpi_call 2 171 "$display", "Oh no test 1L failed: ", v0x18ad5a0_0 {0 0 0};
T_16.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.24, 8;
    %vpi_call 2 173 "$display", "Oh no test 1M failed: ", v0x18ad5a0_0 {0 0 0};
T_16.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.26, 8;
    %vpi_call 2 175 "$display", "Oh no test 1N failed: ", v0x18ad5a0_0 {0 0 0};
T_16.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.28, 8;
    %vpi_call 2 177 "$display", "Oh no test 1O failed: ", v0x18ad5a0_0 {0 0 0};
T_16.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %load/vec4 v0x18ad690_0;
    %pushi/vec4 1, 1, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %vpi_call 2 179 "$display", "Oh no test 1P failed: ", v0x18ad5a0_0 {0 0 0};
T_16.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x18ad5a0_0;
    %cmpi/ne 0, 1, 1;
    %jmp/0xz  T_16.32, 6;
    %vpi_call 2 183 "$display", "Oh no the miso pin is being driven when chip select is high: %b %b", v0x18ad5a0_0 {0 0 0};
T_16.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad690_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_16.34, 6;
    %vpi_call 2 248 "$display", "Oh no test 2A failed: ", v0x18ad5a0_0 {0 0 0};
T_16.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_16.36, 6;
    %vpi_call 2 250 "$display", "Oh no test 2B failed: ", v0x18ad5a0_0 {0 0 0};
T_16.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_16.38, 6;
    %vpi_call 2 252 "$display", "Oh no test 2C failed: ", v0x18ad5a0_0 {0 0 0};
T_16.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_16.40, 6;
    %vpi_call 2 254 "$display", "Oh no test 2D failed: ", v0x18ad5a0_0 {0 0 0};
T_16.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.42, 6;
    %vpi_call 2 256 "$display", "Oh no test 2E failed: ", v0x18ad5a0_0 {0 0 0};
T_16.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.44, 6;
    %vpi_call 2 258 "$display", "Oh no test 2F failed: ", v0x18ad5a0_0 {0 0 0};
T_16.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.46, 6;
    %vpi_call 2 260 "$display", "Oh no test 2G failed: ", v0x18ad5a0_0 {0 0 0};
T_16.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x18ad5a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.48, 6;
    %vpi_call 2 262 "$display", "Oh no test 2H failed: ", v0x18ad5a0_0 {0 0 0};
T_16.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad7d0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18ad3f0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 266 "$display", "testing done" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "spimemory.t.v";
    "./spimemory.v";
    "./register8.v";
    "./inputconditioner.v";
    "./dff_buffer.v";
    "./shiftregister.v";
    "./fsm.v";
    "./datamemory.v";
