Target Part: AGLN250V2_VQFP100_STD
Report for cell top.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     9      1.0        9.0
              AND3    30      1.0       30.0
               AO1     3      1.0        3.0
              AO1A     1      1.0        1.0
              AOI1     4      1.0        4.0
             AOI1B     5      1.0        5.0
              AX1C     8      1.0        8.0
            CLKINT     3      0.0        0.0
               GND     7      0.0        0.0
               INV     5      1.0        5.0
               MX2     1      1.0        1.0
              NOR2    10      1.0       10.0
             NOR2A    10      1.0       10.0
             NOR2B    33      1.0       33.0
              NOR3     3      1.0        3.0
             NOR3A    10      1.0       10.0
             NOR3B    12      1.0       12.0
             NOR3C    12      1.0       12.0
               OA1     4      1.0        4.0
              OAI1     1      1.0        1.0
               OR2     5      1.0        5.0
              OR2A     1      1.0        1.0
               OR3     2      1.0        2.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     7      0.0        0.0
               XA1    15      1.0       15.0
              XA1B     1      1.0        1.0
              XOR2    33      1.0       33.0


            DFN1C0    70      1.0       70.0
          DFN1E0C0     5      1.0        5.0
          DFN1E0P0     1      1.0        1.0
                   -----          ----------
             TOTAL   313               294.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF    12
            OUTBUF     3
                   -----
             TOTAL    16


Core Cells         : 294 of 6144 (5%)
IO Cells           : 16

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

