system: You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     
user: // Build a finite-state machine that searches for the sequence 1101 in an input bit stream. When the sequence is found, it should set start_shifting to 1, forever, until reset. Reset is active high synchronous.

module top_module(
	input clk,
	input reset,
	input data,
	output start_shifting);
assistant: module top_module(
    input clk,
    input reset,
    input data,
    output reg start_shifting
);

    localparam [1:0] IDLE = 2'b00, SEARCH = 2'b01, FOUND = 2'b10;
    reg [1:0] state, next_state;
    reg [3:0] shift_reg;

    always @(posedge clk) begin
        if (reset) begin
            state <= IDLE;
            start_shifting <= 1'b0;
            shift_reg <= 4'b0;
        end
        else begin
            state <= next_state;
            shift_reg <= {shift_reg[2:0], data};
        end
    end

    always @(*) begin
        next_state = state;
        case (state)
            IDLE: begin
                if (shift_reg == 4'b1101) begin
                    next_state = FOUND;
                end
                else begin
                    next_state = SEARCH;
                end
            end
            SEARCH: begin
                if (shift_reg == 4'b1101) begin
                    next_state = FOUND;
                end
            end
            FOUND: begin
                start_shifting = 1'b1;
            end
        endcase
    end

endmodule


user: The testbench simulated, but had errors. Please fix the module. The output of iverilog is as follows:
VCD info: dumpfile wave.vcd opened for output.
/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmseq/review2015_fsmseq_tb.sv:102: $finish called at 3216 (1ps)
Hint: Output 'start_shifting' has 12 mismatches. First mismatch occurred at time 50.
Hint: Total mismatched samples is 12 out of 643 samples

Simulation finished at 3216 ps
Mismatches: 12 in 643 samples

Time to Generate: 77.00694489479065
Best ranked response at iteration 0 with response number 4
Rank of best response: 0.9813374805598756
Best response module:
module top_module(
    input clk,
    input reset,
    input data,
    output reg start_shifting
);

    localparam [1:0] IDLE = 2'b00, SEARCH = 2'b01, FOUND = 2'b10;
    reg [1:0] state, next_state;
    reg [3:0] shift_reg;

    always @(posedge clk) begin
        if (reset) begin
            state <= IDLE;
            start_shifting <= 1'b0;
            shift_reg <= 4'b0;
        end
        else begin
            state <= next_state;
            shift_reg <= {shift_reg[2:0], data};
        end
    end

    always @(*) begin
        next_state = state;
        case (state)
            IDLE: begin
                if (shift_reg == 4'b1101) begin
                    next_state = FOUND;
                end
                else begin
                    next_state = SEARCH;
                end
            end
            SEARCH: begin
                if (shift_reg == 4'b1101) begin
                    next_state = FOUND;
                end
            end
            FOUND: begin
                start_shifting = 1'b1;
            end
        endcase
    end

endmodule


