{
  "module_name": "gf108.c",
  "hash_id": "a0a5ad29437577878415d2f26996a0ea13654a913a9e1523d94c39e4d1559bf9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gf108.c",
  "human_readable_source": " \n#include \"gf100.h\"\n#include \"ctxgf100.h\"\n\n#include <nvif/class.h>\n\n \n\nconst struct gf100_gr_init\ngf108_gr_init_gpc_unk_0[] = {\n\t{ 0x418604,   1, 0x04, 0x00000000 },\n\t{ 0x418680,   1, 0x04, 0x00000000 },\n\t{ 0x418714,   1, 0x04, 0x00000000 },\n\t{ 0x418384,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf108_gr_init_setup_1[] = {\n\t{ 0x4188c8,   2, 0x04, 0x00000000 },\n\t{ 0x4188d0,   1, 0x04, 0x00010000 },\n\t{ 0x4188d4,   1, 0x04, 0x00000001 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf108_gr_init_gpc_unk_1[] = {\n\t{ 0x418d00,   1, 0x04, 0x00000000 },\n\t{ 0x418f08,   1, 0x04, 0x00000000 },\n\t{ 0x418e00,   1, 0x04, 0x00000003 },\n\t{ 0x418e08,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngf108_gr_init_pe_0[] = {\n\t{ 0x41980c,   1, 0x04, 0x00000010 },\n\t{ 0x419810,   1, 0x04, 0x00000000 },\n\t{ 0x419814,   1, 0x04, 0x00000004 },\n\t{ 0x419844,   1, 0x04, 0x00000000 },\n\t{ 0x41984c,   1, 0x04, 0x00005bc5 },\n\t{ 0x419850,   4, 0x04, 0x00000000 },\n\t{ 0x419880,   1, 0x04, 0x00000002 },\n\t{}\n};\n\nstatic const struct gf100_gr_pack\ngf108_gr_pack_mmio[] = {\n\t{ gf100_gr_init_main_0 },\n\t{ gf100_gr_init_fe_0 },\n\t{ gf100_gr_init_pri_0 },\n\t{ gf100_gr_init_rstr2d_0 },\n\t{ gf100_gr_init_pd_0 },\n\t{ gf104_gr_init_ds_0 },\n\t{ gf100_gr_init_scc_0 },\n\t{ gf100_gr_init_prop_0 },\n\t{ gf108_gr_init_gpc_unk_0 },\n\t{ gf100_gr_init_setup_0 },\n\t{ gf100_gr_init_crstr_0 },\n\t{ gf108_gr_init_setup_1 },\n\t{ gf100_gr_init_zcull_0 },\n\t{ gf100_gr_init_gpm_0 },\n\t{ gf108_gr_init_gpc_unk_1 },\n\t{ gf100_gr_init_gcc_0 },\n\t{ gf100_gr_init_tpccs_0 },\n\t{ gf104_gr_init_tex_0 },\n\t{ gf108_gr_init_pe_0 },\n\t{ gf100_gr_init_l1c_0 },\n\t{ gf100_gr_init_wwdx_0 },\n\t{ gf100_gr_init_tpccs_1 },\n\t{ gf100_gr_init_mpc_0 },\n\t{ gf104_gr_init_sm_0 },\n\t{ gf100_gr_init_be_0 },\n\t{ gf100_gr_init_fe_1 },\n\t{}\n};\n\n \n\nstatic void\ngf108_gr_init_r405a14(struct gf100_gr *gr)\n{\n\tnvkm_wr32(gr->base.engine.subdev.device, 0x405a14, 0x80000000);\n}\n\nstatic const struct gf100_gr_func\ngf108_gr = {\n\t.oneinit_tiles = gf100_gr_oneinit_tiles,\n\t.oneinit_sm_id = gf100_gr_oneinit_sm_id,\n\t.init = gf100_gr_init,\n\t.init_gpc_mmu = gf100_gr_init_gpc_mmu,\n\t.init_r405a14 = gf108_gr_init_r405a14,\n\t.init_vsc_stream_master = gf100_gr_init_vsc_stream_master,\n\t.init_zcull = gf100_gr_init_zcull,\n\t.init_num_active_ltcs = gf100_gr_init_num_active_ltcs,\n\t.init_fecs_exceptions = gf100_gr_init_fecs_exceptions,\n\t.init_40601c = gf100_gr_init_40601c,\n\t.init_419cc0 = gf100_gr_init_419cc0,\n\t.init_419eb4 = gf100_gr_init_419eb4,\n\t.init_tex_hww_esr = gf100_gr_init_tex_hww_esr,\n\t.init_shader_exceptions = gf100_gr_init_shader_exceptions,\n\t.init_rop_exceptions = gf100_gr_init_rop_exceptions,\n\t.init_exception2 = gf100_gr_init_exception2,\n\t.init_400054 = gf100_gr_init_400054,\n\t.trap_mp = gf100_gr_trap_mp,\n\t.mmio = gf108_gr_pack_mmio,\n\t.fecs.ucode = &gf100_gr_fecs_ucode,\n\t.fecs.reset = gf100_gr_fecs_reset,\n\t.gpccs.ucode = &gf100_gr_gpccs_ucode,\n\t.rops = gf100_gr_rops,\n\t.grctx = &gf108_grctx,\n\t.zbc = &gf100_gr_zbc,\n\t.sclass = {\n\t\t{ -1, -1, FERMI_TWOD_A },\n\t\t{ -1, -1, FERMI_MEMORY_TO_MEMORY_FORMAT_A },\n\t\t{ -1, -1, FERMI_A, &gf100_fermi },\n\t\t{ -1, -1, FERMI_B, &gf100_fermi },\n\t\t{ -1, -1, FERMI_COMPUTE_A },\n\t\t{}\n\t}\n};\n\nstatic const struct gf100_gr_fwif\ngf108_gr_fwif[] = {\n\t{ -1, gf100_gr_load, &gf108_gr },\n\t{ -1, gf100_gr_nofw, &gf108_gr },\n\t{}\n};\n\nint\ngf108_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gf108_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}