# do run.do
# random
# UVM_LOW
# true
# true
# true
# repeat_test parallel_test sequential_test random_test bottleneck_test
# C:/Users/84308/Desktop/noc-router/vips
# C:/Users/84308/Desktop/noc-router/hermes_router
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:32:58 on May 24,2022
# vlog -sv -suppress 2223 -suppress 2286 "+incdir+C:/Users/84308/Desktop/noc-router/vips/hermes_pkg" -F C:/Users/84308/Desktop/noc-router/vips/hermes_pkg/hvl.f 
# -- Compiling package hermes_pkg_hdl
# -- Compiling package hermes_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package hermes_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 20:32:59 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:32:59 on May 24,2022
# vlog -sv -suppress 2223 -suppress 2286 "+incdir+C:/Users/84308/Desktop/noc-router/vips/hermes_pkg" -F C:/Users/84308/Desktop/noc-router/vips/hermes_pkg/hdl.f 
# -- Compiling package hermes_pkg_hdl
# -- Compiling interface hermes_if
# -- Importing package hermes_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package hermes_pkg_hdl
# -- Compiling interface hermes_driver_bfm
# -- Compiling interface hermes_monitor_bfm
# 
# Top level modules:
# 	--none--
# End time: 20:32:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:32:59 on May 24,2022
# vlog -sv -suppress 2223 -suppress 2286 "+incdir+C:/Users/84308/Desktop/noc-router/vips/hermes_router_env_pkg" C:/Users/84308/Desktop/noc-router/vips/hermes_router_env_pkg/hermes_router_env_pkg.sv 
# -- Compiling package hermes_router_env_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package hermes_pkg
# -- Importing package hermes_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 20:32:59 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:32:59 on May 24,2022
# vlog -sv -suppress 2223 -suppress 2286 "+incdir+C:/Users/84308/Desktop/noc-router/hermes_router/tb/seqs" C:/Users/84308/Desktop/noc-router/hermes_router/tb/seqs/hermes_router_seq_pkg.sv 
# -- Compiling package hermes_router_seq_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package hermes_pkg
# -- Importing package hermes_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 20:33:00 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:33:00 on May 24,2022
# vlog -sv -suppress 2223 -suppress 2286 "+incdir+C:/Users/84308/Desktop/noc-router/hermes_router/tb/tests" C:/Users/84308/Desktop/noc-router/hermes_router/tb/tests/hermes_router_test_pkg.sv 
# -- Compiling package hermes_router_test_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package hermes_pkg
# -- Importing package hermes_pkg_hdl
# -- Importing package hermes_router_env_pkg
# -- Importing package hermes_router_seq_pkg
# 
# Top level modules:
# 	--none--
# End time: 20:33:00 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:33:01 on May 24,2022
# vcom -suppress 2223 -suppress 2286 -F C:/Users/84308/Desktop/noc-router/hermes_router/rtl/hdl_vhd.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package HeMPS_defaults
# -- Compiling package body HeMPS_defaults
# -- Loading package HeMPS_defaults
# -- Loading package HeMPS_defaults
# -- Compiling entity Hermes_buffer
# -- Compiling architecture Hermes_buffer of Hermes_buffer
# -- Compiling entity Hermes_crossbar
# -- Compiling architecture Hermes_crossbar of Hermes_crossbar
# -- Compiling entity SwitchControl
# -- Compiling architecture XY of SwitchControl
# -- Compiling entity RouterCC
# -- Compiling architecture RouterCC of RouterCC
# -- Loading entity Hermes_buffer
# -- Loading entity SwitchControl
# -- Loading entity Hermes_crossbar
# End time: 20:33:02 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:33:02 on May 24,2022
# vlog -sv -suppress 2223 -suppress 2286 "+incdir+C:/Users/84308/Desktop/noc-router/hermes_router/rtl" -F C:/Users/84308/Desktop/noc-router/hermes_router/rtl/hdl_v.f 
# -- Compiling package RouterCC_wrapper_sv_unit
# -- Importing package hermes_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package hermes_pkg_hdl
# -- Compiling module RouterCC_wrapper
# 
# Top level modules:
# 	RouterCC_wrapper
# End time: 20:33:02 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:33:02 on May 24,2022
# vlog -sv -suppress 2223 -suppress 2286 "+incdir+C:/Users/84308/Desktop/noc-router/hermes_router/tb/testbench" C:/Users/84308/Desktop/noc-router/hermes_router/tb/testbench/top.sv 
# -- Compiling module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package hermes_pkg
# -- Importing package hermes_pkg_hdl
# -- Importing package hermes_router_test_pkg
# -- Importing package hermes_router_env_pkg
# -- Importing package hermes_router_seq_pkg
# 
# Top level modules:
# 	top
# End time: 20:33:03 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:33:05 on May 24,2022
# vopt "+acc" top -o optimized_debug_top_tb 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package hermes_pkg
# -- Importing package hermes_pkg_hdl
# -- Importing package hermes_router_test_pkg
# -- Importing package hermes_router_env_pkg
# -- Importing package hermes_router_seq_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface hermes_if
# -- Loading module RouterCC_wrapper
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package HeMPS_defaults
# -- Loading entity RouterCC
# -- Loading architecture RouterCC of RouterCC
# -- Loading entity Hermes_buffer
# -- Loading entity SwitchControl
# -- Loading entity Hermes_crossbar
# -- Loading package body HeMPS_defaults
# -- Loading architecture Hermes_buffer of Hermes_buffer
# -- Loading architecture XY of SwitchControl
# -- Loading architecture Hermes_crossbar of Hermes_crossbar
# Optimizing 19 design-units (inlining 0/12 module instances, 0/8 architecture instances):
# -- Optimizing architecture Hermes_crossbar of Hermes_crossbar
# -- Optimizing architecture XY of SwitchControl
# ** Note: (vopt-143) Recognized 2 FSMs in architecture body "SwitchControl(XY)".
# -- Optimizing package body HeMPS_defaults
# -- Optimizing package HeMPS_defaults
# -- Optimizing architecture RouterCC of RouterCC
# -- Optimizing architecture Hermes_buffer of Hermes_buffer
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Hermes_buffer(Hermes_buffer)".
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package hermes_pkg_hdl(fast)
# -- Optimizing package hermes_pkg(fast)
# -- Optimizing package hermes_router_env_pkg(fast)
# -- Optimizing package hermes_router_seq_pkg(fast)
# -- Optimizing package hermes_router_test_pkg(fast)
# -- Optimizing package RouterCC_wrapper_sv_unit(fast)
# -- Optimizing module RouterCC_wrapper(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface hermes_if(fast__2)
# -- Optimizing interface hermes_if(fast__3)
# -- Optimizing interface hermes_if(fast)
# Optimized design name is optimized_debug_top_tb
# End time: 20:33:08 on May 24,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# optimized_debug_top_tb
# vsim -sv_seed random "+UVM_TESTNAME=repeat_test" "+UVM_VERBOSITY=UVM_LOW" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -uvmcontrol=all -msgmode both -classdebug -assertdebug "+uvm_set_config_int=*,enable_transaction_viewing,1" optimized_debug_top_tb 
# Start time: 20:33:09 on May 24,2022
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.hermes_if(fast)
# Loading work.hermes_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.hermes_pkg(fast)
# Loading work.hermes_router_seq_pkg(fast)
# Loading work.hermes_router_env_pkg(fast)
# Loading work.hermes_router_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.RouterCC_wrapper_sv_unit(fast)
# Loading work.RouterCC_wrapper(fast)
# Loading work.hermes_if(fast__2)
# Loading work.hermes_if(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hemps_defaults(body)
# Loading work.routercc(routercc)#1
# Loading work.hermes_buffer(hermes_buffer)#1
# Loading work.switchcontrol(xy)#1
# Loading work.hermes_crossbar(hermes_crossbar)#1
# Loading D:/software/Questasim2021/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 1115192225
# 1
# 1
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test repeat_test...
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,enable_transaction_viewing,1
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# 0
# 0
# 0
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_0/sequencer/seq_0'.
# Executing ONERROR command at macro ./wave_full.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_1/sequencer/seq_1'.
# Executing ONERROR command at macro ./wave_full.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_2/sequencer/seq_2'.
# Executing ONERROR command at macro ./wave_full.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_3/sequencer/seq_3'.
# Executing ONERROR command at macro ./wave_full.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_4/sequencer/seq_4'.
# Executing ONERROR command at macro ./wave_full.do line 15
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 2280000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/Users/84308/Desktop/noc-router/vips/hermes_router_env_pkg/src/hermes_router_scoreboard.sv(112) @ 2280000: uvm_test_top.env.scoreboard [SCOREBOARD] simulation summary:
#    sent packets: 10
#    received packets: 10
#    matches: 10
#    mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [UVM_CMDLINE_PROC]     1
# ** Note: $finish    : D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2280 ns  Iteration: 58  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 20:33:33 on May 24,2022, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -sv_seed random "+UVM_TESTNAME=parallel_test" "+UVM_VERBOSITY=UVM_LOW" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -uvmcontrol=all -msgmode both -classdebug -assertdebug "+uvm_set_config_int=*,enable_transaction_viewing,1" optimized_debug_top_tb 
# Start time: 20:33:33 on May 24,2022
# Loading sv_std.std
# Loading work.hermes_if(fast)
# Loading work.hermes_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.hermes_pkg(fast)
# Loading work.hermes_router_seq_pkg(fast)
# Loading work.hermes_router_env_pkg(fast)
# Loading work.hermes_router_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.RouterCC_wrapper_sv_unit(fast)
# Loading work.RouterCC_wrapper(fast)
# Loading work.hermes_if(fast__2)
# Loading work.hermes_if(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hemps_defaults(body)
# Loading work.routercc(routercc)#1
# Loading work.hermes_buffer(hermes_buffer)#1
# Loading work.switchcontrol(xy)#1
# Loading work.hermes_crossbar(hermes_crossbar)#1
# Loading D:/software/Questasim2021/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 331019545
# 1
# 1
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test parallel_test...
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,enable_transaction_viewing,1
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# 0
# 0
# 0
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4220000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/Users/84308/Desktop/noc-router/vips/hermes_router_env_pkg/src/hermes_router_scoreboard.sv(112) @ 4220000: uvm_test_top.env.scoreboard [SCOREBOARD] simulation summary:
#    sent packets: 25
#    received packets: 25
#    matches: 25
#    mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [UVM_CMDLINE_PROC]     1
# ** Note: $finish    : D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4220 ns  Iteration: 53  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 20:33:52 on May 24,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim -sv_seed random "+UVM_TESTNAME=sequential_test" "+UVM_VERBOSITY=UVM_LOW" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -uvmcontrol=all -msgmode both -classdebug -assertdebug "+uvm_set_config_int=*,enable_transaction_viewing,1" optimized_debug_top_tb 
# Start time: 20:33:52 on May 24,2022
# Loading sv_std.std
# Loading work.hermes_if(fast)
# Loading work.hermes_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.hermes_pkg(fast)
# Loading work.hermes_router_seq_pkg(fast)
# Loading work.hermes_router_env_pkg(fast)
# Loading work.hermes_router_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.RouterCC_wrapper_sv_unit(fast)
# Loading work.RouterCC_wrapper(fast)
# Loading work.hermes_if(fast__2)
# Loading work.hermes_if(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hemps_defaults(body)
# Loading work.routercc(routercc)#1
# Loading work.hermes_buffer(hermes_buffer)#1
# Loading work.switchcontrol(xy)#1
# Loading work.hermes_crossbar(hermes_crossbar)#1
# Loading D:/software/Questasim2021/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 2012775061
# 1
# 1
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test sequential_test...
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,enable_transaction_viewing,1
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# 0
# 0
# 0
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_0/sequencer/seq_0'.
# Executing ONERROR command at macro ./wave_full.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_1/sequencer/seq_1'.
# Executing ONERROR command at macro ./wave_full.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_2/sequencer/seq_2'.
# Executing ONERROR command at macro ./wave_full.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_3/sequencer/seq_3'.
# Executing ONERROR command at macro ./wave_full.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_4/sequencer/seq_4'.
# Executing ONERROR command at macro ./wave_full.do line 15
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 9140000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/Users/84308/Desktop/noc-router/vips/hermes_router_env_pkg/src/hermes_router_scoreboard.sv(112) @ 9140000: uvm_test_top.env.scoreboard [SCOREBOARD] simulation summary:
#    sent packets: 50
#    received packets: 50
#    matches: 50
#    mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [UVM_CMDLINE_PROC]     1
# ** Note: $finish    : D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 9140 ns  Iteration: 58  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 20:34:11 on May 24,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim -sv_seed random "+UVM_TESTNAME=random_test" "+UVM_VERBOSITY=UVM_LOW" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -uvmcontrol=all -msgmode both -classdebug -assertdebug "+uvm_set_config_int=*,enable_transaction_viewing,1" optimized_debug_top_tb 
# Start time: 20:34:11 on May 24,2022
# Loading sv_std.std
# Loading work.hermes_if(fast)
# Loading work.hermes_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.hermes_pkg(fast)
# Loading work.hermes_router_seq_pkg(fast)
# Loading work.hermes_router_env_pkg(fast)
# Loading work.hermes_router_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.RouterCC_wrapper_sv_unit(fast)
# Loading work.RouterCC_wrapper(fast)
# Loading work.hermes_if(fast__2)
# Loading work.hermes_if(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hemps_defaults(body)
# Loading work.routercc(routercc)#1
# Loading work.hermes_buffer(hermes_buffer)#1
# Loading work.switchcontrol(xy)#1
# Loading work.hermes_crossbar(hermes_crossbar)#1
# Loading D:/software/Questasim2021/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 1876467261
# 1
# 1
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test random_test...
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,enable_transaction_viewing,1
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# 0
# 0
# 0
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_0/sequencer/seq_0'.
# Executing ONERROR command at macro ./wave_full.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_1/sequencer/seq_1'.
# Executing ONERROR command at macro ./wave_full.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_2/sequencer/seq_2'.
# Executing ONERROR command at macro ./wave_full.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_3/sequencer/seq_3'.
# Executing ONERROR command at macro ./wave_full.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_4/sequencer/seq_4'.
# Executing ONERROR command at macro ./wave_full.do line 15
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1300000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/Users/84308/Desktop/noc-router/vips/hermes_router_env_pkg/src/hermes_router_scoreboard.sv(112) @ 1300000: uvm_test_top.env.scoreboard [SCOREBOARD] simulation summary:
#    sent packets: 10
#    received packets: 10
#    matches: 10
#    mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [UVM_CMDLINE_PROC]     1
# ** Note: $finish    : D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1300 ns  Iteration: 58  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 20:34:31 on May 24,2022, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -sv_seed random "+UVM_TESTNAME=bottleneck_test" "+UVM_VERBOSITY=UVM_LOW" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -uvmcontrol=all -msgmode both -classdebug -assertdebug "+uvm_set_config_int=*,enable_transaction_viewing,1" optimized_debug_top_tb 
# Start time: 20:34:31 on May 24,2022
# Loading sv_std.std
# Loading work.hermes_if(fast)
# Loading work.hermes_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.hermes_pkg(fast)
# Loading work.hermes_router_seq_pkg(fast)
# Loading work.hermes_router_env_pkg(fast)
# Loading work.hermes_router_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.RouterCC_wrapper_sv_unit(fast)
# Loading work.RouterCC_wrapper(fast)
# Loading work.hermes_if(fast__2)
# Loading work.hermes_if(fast__3)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hemps_defaults(body)
# Loading work.routercc(routercc)#1
# Loading work.hermes_buffer(hermes_buffer)#1
# Loading work.switchcontrol(xy)#1
# Loading work.hermes_crossbar(hermes_crossbar)#1
# Loading D:/software/Questasim2021/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 320364577
# 1
# 1
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test bottleneck_test...
# UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,enable_transaction_viewing,1
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# 0
# 0
# 0
# ** UI-Msg: (vish-4014) No objects found matching '/uvm_root/uvm_test_top/env/agent_master_4/sequencer/seq_4'.
# Executing ONERROR command at macro ./wave_full.do line 15
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4680000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/Users/84308/Desktop/noc-router/vips/hermes_router_env_pkg/src/hermes_router_scoreboard.sv(112) @ 4680000: uvm_test_top.env.scoreboard [SCOREBOARD] simulation summary:
#    sent packets: 20
#    received packets: 20
#    matches: 20
#    mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [SCOREBOARD]     1
# [TEST_DONE]     1
# [UVM_CMDLINE_PROC]     1
# ** Note: $finish    : D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4680 ns  Iteration: 53  Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at D:/software/Questasim2021/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2021.1 Coverage Utility 2021.01 Jan 19 2021
# Start time: 20:34:41 on May 24,2022
# vcover report hermes_router.ucdb -cvg -details 
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /hermes_router_env_pkg
# === Design Unit: work.hermes_router_env_pkg
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      3        na        na    11.63%
#         Coverpoints/Crosses          7        na        na        na
#             Covergroup Bins        170         7       163     4.11%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /hermes_router_env_pkg/hermes_router_coverage/cg_ports 
#                                                         6.66%        100          -    Uncovered            
#     covered/total bins:                                     1         26          -                      
#     missing/total bins:                                    25         26          -                      
#     % Hit:                                              3.84%        100          -                      
#     Coverpoint cp_iport                                 0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          5          -                      
#         missing/total bins:                                 5          5          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin port[0]                                         0          1          -    ZERO                 
#         bin port[1]                                         0          1          -    ZERO                 
#         bin port[2]                                         0          1          -    ZERO                 
#         bin port[3]                                         0          1          -    ZERO                 
#         bin port[4]                                         0          1          -    ZERO                 
#     Coverpoint cp_oport                                20.00%        100          -    Uncovered            
#         covered/total bins:                                 1          5          -                      
#         missing/total bins:                                 4          5          -                      
#         % Hit:                                         20.00%        100          -                      
#         bin port[0]                                         0          1          -    ZERO                 
#         bin port[1]                                         0          1          -    ZERO                 
#         bin port[2]                                         0          1          -    ZERO                 
#         bin port[3]                                         0          1          -    ZERO                 
#         bin port[4]                                        20          1          -    Covered              
#     Cross x_io_ports                                    0.00%        100          -    ZERO                 
#         covered/total bins:                                 0         16          -                      
#         missing/total bins:                                16         16          -                      
#         % Hit:                                          0.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <*,*>                                       0          1         25    ZERO                 
#         Illegal and Ignore Bins:
#             ignore_bin loopback                             0                     -    ZERO                 
#             ignore_bin ignore_invalid_turns                 0                     -    ZERO                 
#  TYPE /hermes_router_env_pkg/hermes_router_coverage/cg_noc_addr 
#                                                        25.92%        100          -    Uncovered            
#     covered/total bins:                                     3         15          -                      
#     missing/total bins:                                    12         15          -                      
#     % Hit:                                             20.00%        100          -                      
#     Coverpoint cp_x                                    33.33%        100          -    Uncovered            
#         covered/total bins:                                 1          3          -                      
#         missing/total bins:                                 2          3          -                      
#         % Hit:                                         33.33%        100          -                      
#         bin addr[0]                                         0          1          -    ZERO                 
#         bin addr[1]                                        20          1          -    Covered              
#         bin addr[2]                                         0          1          -    ZERO                 
#     Coverpoint cp_y                                    33.33%        100          -    Uncovered            
#         covered/total bins:                                 1          3          -                      
#         missing/total bins:                                 2          3          -                      
#         % Hit:                                         33.33%        100          -                      
#         bin addr[0]                                         0          1          -    ZERO                 
#         bin addr[1]                                        20          1          -    Covered              
#         bin addr[2]                                         0          1          -    ZERO                 
#     Cross x_noc_addr                                   11.11%        100          -    Uncovered            
#         covered/total bins:                                 1          9          -                      
#         missing/total bins:                                 8          9          -                      
#         % Hit:                                         11.11%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <addr[1],addr[1]>                          20          1          -    Covered              
#             bin <addr[2],*>                                 0          1          3    ZERO                 
#             bin <addr[0],*>                                 0          1          3    ZERO                 
#             bin <*,addr[2]>                                 0          1          3    ZERO                 
#             bin <*,addr[0]>                                 0          1          3    ZERO                 
#  TYPE /hermes_router_env_pkg/hermes_router_coverage/cg_packet_sizes 
#                                                         2.32%        100          -    Uncovered            
#     covered/total bins:                                     3        129          -                      
#     missing/total bins:                                   126        129          -                      
#     % Hit:                                              2.32%        100          -                      
#     Coverpoint cp_sizes                                 2.32%        100          -    Uncovered            
#         covered/total bins:                                 3        129          -                      
#         missing/total bins:                               126        129          -                      
#         % Hit:                                          2.32%        100          -                      
#         bin port[0]                                         0          1          -    ZERO                 
#         bin port[1]                                        10          1          -    Covered              
#         bin port[2]                                         6          1          -    Covered              
#         bin port[3]                                         4          1          -    Covered              
#         bin port[4]                                         0          1          -    ZERO                 
#         bin port[5]                                         0          1          -    ZERO                 
#         bin port[6]                                         0          1          -    ZERO                 
#         bin port[7]                                         0          1          -    ZERO                 
#         bin port[8]                                         0          1          -    ZERO                 
#         bin port[9]                                         0          1          -    ZERO                 
#         bin port[10]                                        0          1          -    ZERO                 
#         bin port[11]                                        0          1          -    ZERO                 
#         bin port[12]                                        0          1          -    ZERO                 
#         bin port[13]                                        0          1          -    ZERO                 
#         bin port[14]                                        0          1          -    ZERO                 
#         bin port[15]                                        0          1          -    ZERO                 
#         bin port[16]                                        0          1          -    ZERO                 
#         bin port[17]                                        0          1          -    ZERO                 
#         bin port[18]                                        0          1          -    ZERO                 
#         bin port[19]                                        0          1          -    ZERO                 
#         bin port[20]                                        0          1          -    ZERO                 
#         bin port[21]                                        0          1          -    ZERO                 
#         bin port[22]                                        0          1          -    ZERO                 
#         bin port[23]                                        0          1          -    ZERO                 
#         bin port[24]                                        0          1          -    ZERO                 
#         bin port[25]                                        0          1          -    ZERO                 
#         bin port[26]                                        0          1          -    ZERO                 
#         bin port[27]                                        0          1          -    ZERO                 
#         bin port[28]                                        0          1          -    ZERO                 
#         bin port[29]                                        0          1          -    ZERO                 
#         bin port[30]                                        0          1          -    ZERO                 
#         bin port[31]                                        0          1          -    ZERO                 
#         bin port[32]                                        0          1          -    ZERO                 
#         bin port[33]                                        0          1          -    ZERO                 
#         bin port[34]                                        0          1          -    ZERO                 
#         bin port[35]                                        0          1          -    ZERO                 
#         bin port[36]                                        0          1          -    ZERO                 
#         bin port[37]                                        0          1          -    ZERO                 
#         bin port[38]                                        0          1          -    ZERO                 
#         bin port[39]                                        0          1          -    ZERO                 
#         bin port[40]                                        0          1          -    ZERO                 
#         bin port[41]                                        0          1          -    ZERO                 
#         bin port[42]                                        0          1          -    ZERO                 
#         bin port[43]                                        0          1          -    ZERO                 
#         bin port[44]                                        0          1          -    ZERO                 
#         bin port[45]                                        0          1          -    ZERO                 
#         bin port[46]                                        0          1          -    ZERO                 
#         bin port[47]                                        0          1          -    ZERO                 
#         bin port[48]                                        0          1          -    ZERO                 
#         bin port[49]                                        0          1          -    ZERO                 
#         bin port[50]                                        0          1          -    ZERO                 
#         bin port[51]                                        0          1          -    ZERO                 
#         bin port[52]                                        0          1          -    ZERO                 
#         bin port[53]                                        0          1          -    ZERO                 
#         bin port[54]                                        0          1          -    ZERO                 
#         bin port[55]                                        0          1          -    ZERO                 
#         bin port[56]                                        0          1          -    ZERO                 
#         bin port[57]                                        0          1          -    ZERO                 
#         bin port[58]                                        0          1          -    ZERO                 
#         bin port[59]                                        0          1          -    ZERO                 
#         bin port[60]                                        0          1          -    ZERO                 
#         bin port[61]                                        0          1          -    ZERO                 
#         bin port[62]                                        0          1          -    ZERO                 
#         bin port[63]                                        0          1          -    ZERO                 
#         bin port[64]                                        0          1          -    ZERO                 
#         bin port[65]                                        0          1          -    ZERO                 
#         bin port[66]                                        0          1          -    ZERO                 
#         bin port[67]                                        0          1          -    ZERO                 
#         bin port[68]                                        0          1          -    ZERO                 
#         bin port[69]                                        0          1          -    ZERO                 
#         bin port[70]                                        0          1          -    ZERO                 
#         bin port[71]                                        0          1          -    ZERO                 
#         bin port[72]                                        0          1          -    ZERO                 
#         bin port[73]                                        0          1          -    ZERO                 
#         bin port[74]                                        0          1          -    ZERO                 
#         bin port[75]                                        0          1          -    ZERO                 
#         bin port[76]                                        0          1          -    ZERO                 
#         bin port[77]                                        0          1          -    ZERO                 
#         bin port[78]                                        0          1          -    ZERO                 
#         bin port[79]                                        0          1          -    ZERO                 
#         bin port[80]                                        0          1          -    ZERO                 
#         bin port[81]                                        0          1          -    ZERO                 
#         bin port[82]                                        0          1          -    ZERO                 
#         bin port[83]                                        0          1          -    ZERO                 
#         bin port[84]                                        0          1          -    ZERO                 
#         bin port[85]                                        0          1          -    ZERO                 
#         bin port[86]                                        0          1          -    ZERO                 
#         bin port[87]                                        0          1          -    ZERO                 
#         bin port[88]                                        0          1          -    ZERO                 
#         bin port[89]                                        0          1          -    ZERO                 
#         bin port[90]                                        0          1          -    ZERO                 
#         bin port[91]                                        0          1          -    ZERO                 
#         bin port[92]                                        0          1          -    ZERO                 
#         bin port[93]                                        0          1          -    ZERO                 
#         bin port[94]                                        0          1          -    ZERO                 
#         bin port[95]                                        0          1          -    ZERO                 
#         bin port[96]                                        0          1          -    ZERO                 
#         bin port[97]                                        0          1          -    ZERO                 
#         bin port[98]                                        0          1          -    ZERO                 
#         bin port[99]                                        0          1          -    ZERO                 
#         bin port[100]                                       0          1          -    ZERO                 
#         bin port[101]                                       0          1          -    ZERO                 
#         bin port[102]                                       0          1          -    ZERO                 
#         bin port[103]                                       0          1          -    ZERO                 
#         bin port[104]                                       0          1          -    ZERO                 
#         bin port[105]                                       0          1          -    ZERO                 
#         bin port[106]                                       0          1          -    ZERO                 
#         bin port[107]                                       0          1          -    ZERO                 
#         bin port[108]                                       0          1          -    ZERO                 
#         bin port[109]                                       0          1          -    ZERO                 
#         bin port[110]                                       0          1          -    ZERO                 
#         bin port[111]                                       0          1          -    ZERO                 
#         bin port[112]                                       0          1          -    ZERO                 
#         bin port[113]                                       0          1          -    ZERO                 
#         bin port[114]                                       0          1          -    ZERO                 
#         bin port[115]                                       0          1          -    ZERO                 
#         bin port[116]                                       0          1          -    ZERO                 
#         bin port[117]                                       0          1          -    ZERO                 
#         bin port[118]                                       0          1          -    ZERO                 
#         bin port[119]                                       0          1          -    ZERO                 
#         bin port[120]                                       0          1          -    ZERO                 
#         bin port[121]                                       0          1          -    ZERO                 
#         bin port[122]                                       0          1          -    ZERO                 
#         bin port[123]                                       0          1          -    ZERO                 
#         bin port[124]                                       0          1          -    ZERO                 
#         bin port[125]                                       0          1          -    ZERO                 
#         bin port[126]                                       0          1          -    ZERO                 
#         bin port[127]                                       0          1          -    ZERO                 
#         bin port[128]                                       0          1          -    ZERO                 
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /hermes_router_env_pkg/hermes_router_coverage/cg_ports 
#                                                         6.66%        100          -    Uncovered            
#     covered/total bins:                                     1         26          -                      
#     missing/total bins:                                    25         26          -                      
#     % Hit:                                              3.84%        100          -                      
#     Coverpoint cp_iport                                 0.00%        100          -    ZERO                 
#         covered/total bins:                                 0          5          -                      
#         missing/total bins:                                 5          5          -                      
#         % Hit:                                          0.00%        100          -                      
#         bin port[0]                                         0          1          -    ZERO                 
#         bin port[1]                                         0          1          -    ZERO                 
#         bin port[2]                                         0          1          -    ZERO                 
#         bin port[3]                                         0          1          -    ZERO                 
#         bin port[4]                                         0          1          -    ZERO                 
#     Coverpoint cp_oport                                20.00%        100          -    Uncovered            
#         covered/total bins:                                 1          5          -                      
#         missing/total bins:                                 4          5          -                      
#         % Hit:                                         20.00%        100          -                      
#         bin port[0]                                         0          1          -    ZERO                 
#         bin port[1]                                         0          1          -    ZERO                 
#         bin port[2]                                         0          1          -    ZERO                 
#         bin port[3]                                         0          1          -    ZERO                 
#         bin port[4]                                        20          1          -    Covered              
#     Cross x_io_ports                                    0.00%        100          -    ZERO                 
#         covered/total bins:                                 0         16          -                      
#         missing/total bins:                                16         16          -                      
#         % Hit:                                          0.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <*,*>                                       0          1         25    ZERO                 
#         Illegal and Ignore Bins:
#             ignore_bin loopback                             0                     -    ZERO                 
#             ignore_bin ignore_invalid_turns                 0                     -    ZERO                 
#  TYPE /hermes_router_env_pkg/hermes_router_coverage/cg_noc_addr 
#                                                        25.92%        100          -    Uncovered            
#     covered/total bins:                                     3         15          -                      
#     missing/total bins:                                    12         15          -                      
#     % Hit:                                             20.00%        100          -                      
#     Coverpoint cp_x                                    33.33%        100          -    Uncovered            
#         covered/total bins:                                 1          3          -                      
#         missing/total bins:                                 2          3          -                      
#         % Hit:                                         33.33%        100          -                      
#         bin addr[0]                                         0          1          -    ZERO                 
#         bin addr[1]                                        20          1          -    Covered              
#         bin addr[2]                                         0          1          -    ZERO                 
#     Coverpoint cp_y                                    33.33%        100          -    Uncovered            
#         covered/total bins:                                 1          3          -                      
#         missing/total bins:                                 2          3          -                      
#         % Hit:                                         33.33%        100          -                      
#         bin addr[0]                                         0          1          -    ZERO                 
#         bin addr[1]                                        20          1          -    Covered              
#         bin addr[2]                                         0          1          -    ZERO                 
#     Cross x_noc_addr                                   11.11%        100          -    Uncovered            
#         covered/total bins:                                 1          9          -                      
#         missing/total bins:                                 8          9          -                      
#         % Hit:                                         11.11%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <addr[1],addr[1]>                          20          1          -    Covered              
#             bin <addr[2],*>                                 0          1          3    ZERO                 
#             bin <addr[0],*>                                 0          1          3    ZERO                 
#             bin <*,addr[2]>                                 0          1          3    ZERO                 
#             bin <*,addr[0]>                                 0          1          3    ZERO                 
#  TYPE /hermes_router_env_pkg/hermes_router_coverage/cg_packet_sizes 
#                                                         2.32%        100          -    Uncovered            
#     covered/total bins:                                     3        129          -                      
#     missing/total bins:                                   126        129          -                      
#     % Hit:                                              2.32%        100          -                      
#     Coverpoint cp_sizes                                 2.32%        100          -    Uncovered            
#         covered/total bins:                                 3        129          -                      
#         missing/total bins:                               126        129          -                      
#         % Hit:                                          2.32%        100          -                      
#         bin port[0]                                         0          1          -    ZERO                 
#         bin port[1]                                        10          1          -    Covered              
#         bin port[2]                                         6          1          -    Covered              
#         bin port[3]                                         4          1          -    Covered              
#         bin port[4]                                         0          1          -    ZERO                 
#         bin port[5]                                         0          1          -    ZERO                 
#         bin port[6]                                         0          1          -    ZERO                 
#         bin port[7]                                         0          1          -    ZERO                 
#         bin port[8]                                         0          1          -    ZERO                 
#         bin port[9]                                         0          1          -    ZERO                 
#         bin port[10]                                        0          1          -    ZERO                 
#         bin port[11]                                        0          1          -    ZERO                 
#         bin port[12]                                        0          1          -    ZERO                 
#         bin port[13]                                        0          1          -    ZERO                 
#         bin port[14]                                        0          1          -    ZERO                 
#         bin port[15]                                        0          1          -    ZERO                 
#         bin port[16]                                        0          1          -    ZERO                 
#         bin port[17]                                        0          1          -    ZERO                 
#         bin port[18]                                        0          1          -    ZERO                 
#         bin port[19]                                        0          1          -    ZERO                 
#         bin port[20]                                        0          1          -    ZERO                 
#         bin port[21]                                        0          1          -    ZERO                 
#         bin port[22]                                        0          1          -    ZERO                 
#         bin port[23]                                        0          1          -    ZERO                 
#         bin port[24]                                        0          1          -    ZERO                 
#         bin port[25]                                        0          1          -    ZERO                 
#         bin port[26]                                        0          1          -    ZERO                 
#         bin port[27]                                        0          1          -    ZERO                 
#         bin port[28]                                        0          1          -    ZERO                 
#         bin port[29]                                        0          1          -    ZERO                 
#         bin port[30]                                        0          1          -    ZERO                 
#         bin port[31]                                        0          1          -    ZERO                 
#         bin port[32]                                        0          1          -    ZERO                 
#         bin port[33]                                        0          1          -    ZERO                 
#         bin port[34]                                        0          1          -    ZERO                 
#         bin port[35]                                        0          1          -    ZERO                 
#         bin port[36]                                        0          1          -    ZERO                 
#         bin port[37]                                        0          1          -    ZERO                 
#         bin port[38]                                        0          1          -    ZERO                 
#         bin port[39]                                        0          1          -    ZERO                 
#         bin port[40]                                        0          1          -    ZERO                 
#         bin port[41]                                        0          1          -    ZERO                 
#         bin port[42]                                        0          1          -    ZERO                 
#         bin port[43]                                        0          1          -    ZERO                 
#         bin port[44]                                        0          1          -    ZERO                 
#         bin port[45]                                        0          1          -    ZERO                 
#         bin port[46]                                        0          1          -    ZERO                 
#         bin port[47]                                        0          1          -    ZERO                 
#         bin port[48]                                        0          1          -    ZERO                 
#         bin port[49]                                        0          1          -    ZERO                 
#         bin port[50]                                        0          1          -    ZERO                 
#         bin port[51]                                        0          1          -    ZERO                 
#         bin port[52]                                        0          1          -    ZERO                 
#         bin port[53]                                        0          1          -    ZERO                 
#         bin port[54]                                        0          1          -    ZERO                 
#         bin port[55]                                        0          1          -    ZERO                 
#         bin port[56]                                        0          1          -    ZERO                 
#         bin port[57]                                        0          1          -    ZERO                 
#         bin port[58]                                        0          1          -    ZERO                 
#         bin port[59]                                        0          1          -    ZERO                 
#         bin port[60]                                        0          1          -    ZERO                 
#         bin port[61]                                        0          1          -    ZERO                 
#         bin port[62]                                        0          1          -    ZERO                 
#         bin port[63]                                        0          1          -    ZERO                 
#         bin port[64]                                        0          1          -    ZERO                 
#         bin port[65]                                        0          1          -    ZERO                 
#         bin port[66]                                        0          1          -    ZERO                 
#         bin port[67]                                        0          1          -    ZERO                 
#         bin port[68]                                        0          1          -    ZERO                 
#         bin port[69]                                        0          1          -    ZERO                 
#         bin port[70]                                        0          1          -    ZERO                 
#         bin port[71]                                        0          1          -    ZERO                 
#         bin port[72]                                        0          1          -    ZERO                 
#         bin port[73]                                        0          1          -    ZERO                 
#         bin port[74]                                        0          1          -    ZERO                 
#         bin port[75]                                        0          1          -    ZERO                 
#         bin port[76]                                        0          1          -    ZERO                 
#         bin port[77]                                        0          1          -    ZERO                 
#         bin port[78]                                        0          1          -    ZERO                 
#         bin port[79]                                        0          1          -    ZERO                 
#         bin port[80]                                        0          1          -    ZERO                 
#         bin port[81]                                        0          1          -    ZERO                 
#         bin port[82]                                        0          1          -    ZERO                 
#         bin port[83]                                        0          1          -    ZERO                 
#         bin port[84]                                        0          1          -    ZERO                 
#         bin port[85]                                        0          1          -    ZERO                 
#         bin port[86]                                        0          1          -    ZERO                 
#         bin port[87]                                        0          1          -    ZERO                 
#         bin port[88]                                        0          1          -    ZERO                 
#         bin port[89]                                        0          1          -    ZERO                 
#         bin port[90]                                        0          1          -    ZERO                 
#         bin port[91]                                        0          1          -    ZERO                 
#         bin port[92]                                        0          1          -    ZERO                 
#         bin port[93]                                        0          1          -    ZERO                 
#         bin port[94]                                        0          1          -    ZERO                 
#         bin port[95]                                        0          1          -    ZERO                 
#         bin port[96]                                        0          1          -    ZERO                 
#         bin port[97]                                        0          1          -    ZERO                 
#         bin port[98]                                        0          1          -    ZERO                 
#         bin port[99]                                        0          1          -    ZERO                 
#         bin port[100]                                       0          1          -    ZERO                 
#         bin port[101]                                       0          1          -    ZERO                 
#         bin port[102]                                       0          1          -    ZERO                 
#         bin port[103]                                       0          1          -    ZERO                 
#         bin port[104]                                       0          1          -    ZERO                 
#         bin port[105]                                       0          1          -    ZERO                 
#         bin port[106]                                       0          1          -    ZERO                 
#         bin port[107]                                       0          1          -    ZERO                 
#         bin port[108]                                       0          1          -    ZERO                 
#         bin port[109]                                       0          1          -    ZERO                 
#         bin port[110]                                       0          1          -    ZERO                 
#         bin port[111]                                       0          1          -    ZERO                 
#         bin port[112]                                       0          1          -    ZERO                 
#         bin port[113]                                       0          1          -    ZERO                 
#         bin port[114]                                       0          1          -    ZERO                 
#         bin port[115]                                       0          1          -    ZERO                 
#         bin port[116]                                       0          1          -    ZERO                 
#         bin port[117]                                       0          1          -    ZERO                 
#         bin port[118]                                       0          1          -    ZERO                 
#         bin port[119]                                       0          1          -    ZERO                 
#         bin port[120]                                       0          1          -    ZERO                 
#         bin port[121]                                       0          1          -    ZERO                 
#         bin port[122]                                       0          1          -    ZERO                 
#         bin port[123]                                       0          1          -    ZERO                 
#         bin port[124]                                       0          1          -    ZERO                 
#         bin port[125]                                       0          1          -    ZERO                 
#         bin port[126]                                       0          1          -    ZERO                 
#         bin port[127]                                       0          1          -    ZERO                 
#         bin port[128]                                       0          1          -    ZERO                 
# 
# TOTAL COVERGROUP COVERAGE: 11.63%  COVERGROUP TYPES: 3
# 
# Total Coverage By Instance (filtered view): 11.63%
# 
# End time: 20:34:41 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
