<module name="CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG0_PID" acronym="CFG0_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x21" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1" acronym="CFG0_MMR_CFG1" offset="0x8" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS" width="8" begin="7" end="0" resetval="0x191" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_IPC_SET" acronym="CFG0_IPC_SET" offset="0x100" width="32" description="">
		<bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Sets both corresponding IPC_CLR and the IPC_SET bits" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0 Write:   0 - No effect   1 - Sets both corresponding IPC_CLR and the IPC_SET bits" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_CLR" acronym="CFG0_IPC_CLR" offset="0x180" width="32" description="">
		<bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Clears both corresponding IPC_CLR and the IPC_SET bits" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Clears both corresponding IPC_CLR and the IPC_SET bits" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_LOCK0_KICK0" acronym="CFG0_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1" acronym="CFG0_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status" acronym="CFG0_intr_raw_status" offset="0x1010" width="32" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear" acronym="CFG0_intr_enabled_status_clear" offset="0x1014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable" acronym="CFG0_intr_enable" offset="0x1018" width="32" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear" acronym="CFG0_intr_enable_clear" offset="0x101C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi" acronym="CFG0_eoi" offset="0x1020" width="32" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address" acronym="CFG0_fault_address" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status" acronym="CFG0_fault_type_status" offset="0x1028" width="32" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status" acronym="CFG0_fault_attr_status" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear" acronym="CFG0_fault_clear" offset="0x1030" width="32" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0_READONLY" acronym="CFG0_CLAIMREG_P0_R0_READONLY" offset="0x1100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1_READONLY" acronym="CFG0_CLAIMREG_P0_R1_READONLY" offset="0x1104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2_READONLY" acronym="CFG0_CLAIMREG_P0_R2_READONLY" offset="0x1108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3_READONLY" acronym="CFG0_CLAIMREG_P0_R3_READONLY" offset="0x110C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4_READONLY" acronym="CFG0_CLAIMREG_P0_R4_READONLY" offset="0x1110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5_READONLY" acronym="CFG0_CLAIMREG_P0_R5_READONLY" offset="0x1114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6_READONLY" acronym="CFG0_CLAIMREG_P0_R6_READONLY" offset="0x1118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PID_PROXY" acronym="CFG0_PID_PROXY" offset="0x2000" width="32" description="">
		<bitfield id="PID_MSB16_PROXY" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC_PROXY" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR_PROXY" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM_PROXY" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR_PROXY" width="6" begin="5" end="0" resetval="0x21" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1_PROXY" acronym="CFG0_MMR_CFG1_PROXY" offset="0x2008" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS_PROXY" width="8" begin="7" end="0" resetval="0x191" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_IPC_SET_PROXY" acronym="CFG0_IPC_SET_PROXY" offset="0x2100" width="32" description="">
		<bitfield id="IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Sets both corresponding IPC_CLR and the IPC_SET bits" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0 Write:   0 - No effect   1 - Sets both corresponding IPC_CLR and the IPC_SET bits" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_CLR_PROXY" acronym="CFG0_IPC_CLR_PROXY" offset="0x2180" width="32" description="">
		<bitfield id="IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Clears both corresponding IPC_CLR and the IPC_SET bits" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Clears both corresponding IPC_CLR and the IPC_SET bits" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_LOCK0_KICK0_PROXY" acronym="CFG0_LOCK0_KICK0_PROXY" offset="0x3008" width="32" description="">
		<bitfield id="LOCK0_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1_PROXY" acronym="CFG0_LOCK0_KICK1_PROXY" offset="0x300C" width="32" description="">
		<bitfield id="LOCK0_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status_PROXY" acronym="CFG0_intr_raw_status_PROXY" offset="0x3010" width="32" description="">
		<bitfield id="PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear_PROXY" acronym="CFG0_intr_enabled_status_clear_PROXY" offset="0x3014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable_PROXY" acronym="CFG0_intr_enable_PROXY" offset="0x3018" width="32" description="">
		<bitfield id="PROXY_ERR_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear_PROXY" acronym="CFG0_intr_enable_clear_PROXY" offset="0x301C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi_PROXY" acronym="CFG0_eoi_PROXY" offset="0x3020" width="32" description="">
		<bitfield id="EOI_VECTOR_PROXY" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address_PROXY" acronym="CFG0_fault_address_PROXY" offset="0x3024" width="32" description="">
		<bitfield id="FAULT_ADDR_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status_PROXY" acronym="CFG0_fault_type_status_PROXY" offset="0x3028" width="32" description="">
		<bitfield id="FAULT_NS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status_PROXY" acronym="CFG0_fault_attr_status_PROXY" offset="0x302C" width="32" description="">
		<bitfield id="FAULT_XID_PROXY" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID_PROXY" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear_PROXY" acronym="CFG0_fault_clear_PROXY" offset="0x3030" width="32" description="">
		<bitfield id="FAULT_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0" acronym="CFG0_CLAIMREG_P0_R0" offset="0x3100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1" acronym="CFG0_CLAIMREG_P0_R1" offset="0x3104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2" acronym="CFG0_CLAIMREG_P0_R2" offset="0x3108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3" acronym="CFG0_CLAIMREG_P0_R3" offset="0x310C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4" acronym="CFG0_CLAIMREG_P0_R4" offset="0x3110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5" acronym="CFG0_CLAIMREG_P0_R5" offset="0x3114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6" acronym="CFG0_CLAIMREG_P0_R6" offset="0x3118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ENET1_CTRL" acronym="CFG0_ENET1_CTRL" offset="0x4044" width="32" description="">
		<bitfield id="ENET1_CTRL_PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port1 interface   Field values (others are reserved): 3'b000 - GMII/MII (not supported) 3'b001 - RMII 3'b010 - RGMII 3'b011 - SGMII 3'b100 - QSGMII (not supported) 3'b101 - XFI (not supported) 3'b110 - QSGMII_SUB (not supported) 3'b111 - Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ENET2_CTRL" acronym="CFG0_ENET2_CTRL" offset="0x4048" width="32" description="">
		<bitfield id="ENET2_CTRL_PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port2 interface   Field values (others are reserved): 3'b000 - GMII/MII (not supported) 3'b001 - RMII 3'b010 - RGMII 3'b011 - SGMII 3'b100 - QSGMII (not supported) 3'b101 - XFI (not supported) 3'b110 - QSGMII_SUB (not supported) 3'b111 - Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN0_CTRL" acronym="CFG0_SERDES0_LN0_CTRL" offset="0x4080" width="32" description="">
		<bitfield id="SERDES0_LN0_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane0 function Field values (others are reserved): 2'b00 - USBSS0 2'b01 - CPSW0_SGMII2" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES1_LN0_CTRL" acronym="CFG0_SERDES1_LN0_CTRL" offset="0x4090" width="32" description="">
		<bitfield id="SERDES1_LN0_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES1 lane0 function Field values (others are reserved): undefined - undefined undefined - undefined undefined - undefined undefined - undefined 2'b00 - PCIE0 2'b01 - CPSW0_SGMII1" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CTRL" acronym="CFG0_SERDES0_CTRL" offset="0x40E0" width="32" description="">
		<bitfield id="SERDES0_CTRL_RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention activate Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES1_CTRL" acronym="CFG0_SERDES1_CTRL" offset="0x40E4" width="32" description="">
		<bitfield id="SERDES1_CTRL_RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention activate Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPI0_OUT_SEL" acronym="CFG0_DPI0_OUT_SEL" offset="0x4128" width="32" description="">
		<bitfield id="DPI0_OUT_SEL_OUTSEL" width="2" begin="1" end="0" resetval="0x1" description="Selects Source of DPI0 output Field values (others are reserved): undefined - undefined 2'b01 - DSS0_DISPC0_DPI1 2'b10 - DSS1_DISPC0_DPI0 2'b11 - DSS1_DISPC0_DPI1" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM_TB_CLKEN" acronym="CFG0_EPWM_TB_CLKEN" offset="0x4130" width="32" description="">
		<bitfield id="EPWM_TB_CLKEN_EPWM2_TB_CLKEN" width="1" begin="2" end="2" resetval="0x0" description="Activates Timebase Clock of EPWM2 When Set Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="2" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM1_TB_CLKEN" width="1" begin="1" end="1" resetval="0x0" description="Activates Timebase Clock of EPWM1 When Set Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="1" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM0_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Activates Timebase Clock of EPWM0 When Set Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM0_CTRL" acronym="CFG0_EPWM0_CTRL" offset="0x4140" width="32" description="">
		<bitfield id="EPWM0_CTRL_SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the EPWM0 synchronization input Field values (others are reserved): 3'b000 - EPWM0_SYNCIN (Pin) undefined - undefined 3'b010 - Time Sync Router 19 3'b011 - CPSW CMP Event 3'b100 - PCI CMP Event" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM0_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM1_CTRL" acronym="CFG0_EPWM1_CTRL" offset="0x4144" width="32" description="">
		<bitfield id="EPWM1_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM2_CTRL" acronym="CFG0_EPWM2_CTRL" offset="0x4148" width="32" description="">
		<bitfield id="EPWM2_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP0_CTRL" acronym="CFG0_EQEP0_CTRL" offset="0x4180" width="32" description="">
		<bitfield id="EQEP0_CTRL_SOCA_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP0 Field values (others are reserved): undefined - undefined undefined - undefined 5'b00010 - EPWM SOCA_OUT 5'b00011 - EPWM SOCB_OUT 5'b00100 - MCU_TIMER0 PWM  5'b00101 - MCU_TIMER1 PWM  5'b00110 - MCU_TIMER2 PWM  5'b00111 - MCU_TIMER3 PWM  5'b01000 - TIMER0 PWM  5'b01001 - TIMER1 PWM  5'b01010 - TIMER2 PWM  5'b01011 - TIMER3 PWM  5'b01100 - TIMER4 PWM  5'b01101 - TIMER5 PWM  5'b01110 - TIMER6 PWM  5'b01111 - TIMER7 PWM  5'b10000 - WKUP TIMER0 PWM  undefined - undefined 5'b10001 - WKUP TIMER1 PWM" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP1_CTRL" acronym="CFG0_EQEP1_CTRL" offset="0x4184" width="32" description="">
		<bitfield id="EQEP1_CTRL_SOCA_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP1 Field values (others are reserved): undefined - undefined undefined - undefined 5'b00010 - EPWM SOCA_OUT 5'b00011 - EPWM SOCB_OUT 5'b00100 - MCU_TIMER0 PWM  5'b00101 - MCU_TIMER1 PWM  5'b00110 - MCU_TIMER2 PWM  5'b00111 - MCU_TIMER3 PWM  5'b01000 - TIMER0 PWM  5'b01001 - TIMER1 PWM  5'b01010 - TIMER2 PWM  5'b01011 - TIMER3 PWM  5'b01100 - TIMER4 PWM  5'b01101 - TIMER5 PWM  5'b01110 - TIMER6 PWM  5'b01111 - TIMER7 PWM  5'b10000 - WKUP TIMER0 PWM  undefined - undefined 5'b10001 - WKUP TIMER1 PWM" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP2_CTRL" acronym="CFG0_EQEP2_CTRL" offset="0x4188" width="32" description="">
		<bitfield id="EQEP2_CTRL_SOCA_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP2 Field values (others are reserved): undefined - undefined undefined - undefined 5'b00010 - EPWM SOCA_OUT 5'b00011 - EPWM SOCB_OUT 5'b00100 - MCU_TIMER0 PWM  5'b00101 - MCU_TIMER1 PWM  5'b00110 - MCU_TIMER2 PWM  5'b00111 - MCU_TIMER3 PWM  5'b01000 - TIMER0 PWM  5'b01001 - TIMER1 PWM  5'b01010 - TIMER2 PWM  5'b01011 - TIMER3 PWM  5'b01100 - TIMER4 PWM  5'b01101 - TIMER5 PWM  5'b01110 - TIMER6 PWM  5'b01111 - TIMER7 PWM  5'b10000 - WKUP TIMER0 PWM  undefined - undefined 5'b10001 - WKUP TIMER1 PWM" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP_STAT" acronym="CFG0_EQEP_STAT" offset="0x41A0" width="32" description="">
		<bitfield id="EQEP_STAT_PHASE_ERR2" width="1" begin="2" end="2" resetval="0x0" description="EQEP2 Phase error status Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - PHASE_ERROR" range="2" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR1" width="1" begin="1" end="1" resetval="0x0" description="EQEP1 Phase error status Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - PHASE_ERROR" range="1" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR0" width="1" begin="0" end="0" resetval="0x0" description="EQEP0 Phase error status Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - PHASE_ERROR" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_TIMER1_CTRL" acronym="CFG0_TIMER1_CTRL" offset="0x4204" width="32" description="">
		<bitfield id="TIMER1_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CTRL" acronym="CFG0_TIMER3_CTRL" offset="0x420C" width="32" description="">
		<bitfield id="TIMER3_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER3 to TIMER2 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CTRL" acronym="CFG0_TIMER5_CTRL" offset="0x4214" width="32" description="">
		<bitfield id="TIMER5_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER5 to TIMER4 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CTRL" acronym="CFG0_TIMER7_CTRL" offset="0x421C" width="32" description="">
		<bitfield id="TIMER7_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER7 to TIMER6 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_C7XV_CTRL0" acronym="CFG0_C7XV_CTRL0" offset="0x4300" width="32" description="">
		<bitfield id="C7XV_CTRL0_ORD15" width="1" begin="15" end="15" resetval="0x0" description="Ordering Rule for Order ID 15  Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="15" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD14" width="1" begin="14" end="14" resetval="0x0" description="Ordering Rule for Order ID 14 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="14" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD13" width="1" begin="13" end="13" resetval="0x1" description="Ordering Rule for Order ID 13 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="13" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD12" width="1" begin="12" end="12" resetval="0x1" description="Ordering Rule for Order ID 12 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="12" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD11" width="1" begin="11" end="11" resetval="0x1" description="Ordering Rule for Order ID 11 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="11" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD10" width="1" begin="10" end="10" resetval="0x1" description="Ordering Rule for Order ID 10 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="10" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD9" width="1" begin="9" end="9" resetval="0x1" description="Ordering Rule for Order ID 9 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="9" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD8" width="1" begin="8" end="8" resetval="0x1" description="Ordering Rule for Order ID 8 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="8" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD7" width="1" begin="7" end="7" resetval="0x0" description="Ordering Rule for Order ID 7 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="7" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD6" width="1" begin="6" end="6" resetval="0x0" description="Ordering Rule for Order ID 6 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="6" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD5" width="1" begin="5" end="5" resetval="0x1" description="Ordering Rule for Order ID 5 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="5" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD4" width="1" begin="4" end="4" resetval="0x1" description="Ordering Rule for Order ID 4 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="4" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD3" width="1" begin="3" end="3" resetval="0x1" description="Ordering Rule for Order ID 3 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="3" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD2" width="1" begin="2" end="2" resetval="0x1" description="Ordering Rule for Order ID 2 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="2" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD1" width="1" begin="1" end="1" resetval="0x1" description="Ordering Rule for Order ID 1 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="1" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD0" width="1" begin="0" end="0" resetval="0x1" description="Ordering Rule for Order ID 0 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_C7XV_CTRL1" acronym="CFG0_C7XV_CTRL1" offset="0x4308" width="32" description="">
		<bitfield id="C7XV_CTRL1_ORD15" width="1" begin="15" end="15" resetval="0x0" description="Ordering Rule for Order ID 15  Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="15" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD14" width="1" begin="14" end="14" resetval="0x0" description="Ordering Rule for Order ID 14 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="14" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD13" width="1" begin="13" end="13" resetval="0x1" description="Ordering Rule for Order ID 13 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="13" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD12" width="1" begin="12" end="12" resetval="0x1" description="Ordering Rule for Order ID 12 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="12" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD11" width="1" begin="11" end="11" resetval="0x1" description="Ordering Rule for Order ID 11 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="11" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD10" width="1" begin="10" end="10" resetval="0x1" description="Ordering Rule for Order ID 10 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="10" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD9" width="1" begin="9" end="9" resetval="0x1" description="Ordering Rule for Order ID 9 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="9" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD8" width="1" begin="8" end="8" resetval="0x1" description="Ordering Rule for Order ID 8 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="8" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD7" width="1" begin="7" end="7" resetval="0x0" description="Ordering Rule for Order ID 7 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="7" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD6" width="1" begin="6" end="6" resetval="0x0" description="Ordering Rule for Order ID 6 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="6" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD5" width="1" begin="5" end="5" resetval="0x1" description="Ordering Rule for Order ID 5 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="5" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD4" width="1" begin="4" end="4" resetval="0x1" description="Ordering Rule for Order ID 4 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="4" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD3" width="1" begin="3" end="3" resetval="0x1" description="Ordering Rule for Order ID 3 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="3" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD2" width="1" begin="2" end="2" resetval="0x1" description="Ordering Rule for Order ID 2 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="2" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD1" width="1" begin="1" end="1" resetval="0x1" description="Ordering Rule for Order ID 1 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="1" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD0" width="1" begin="0" end="0" resetval="0x1" description="Ordering Rule for Order ID 0 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY_TX0_CTRL" acronym="CFG0_DPHY_TX0_CTRL" offset="0x4310" width="32" description="">
		<bitfield id="DPHY_TX0_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the 4 lanes of DPHY_TX 0  Field values (others are reserved): 2'b00 - DSI0 PPI0 2'b01 - CSI-TX0 2'b10 - Reserved 2'b11 - Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC_CAL0_CTRL" acronym="CFG0_VPAC_CAL0_CTRL" offset="0x4320" width="32" description="">
		<bitfield id="VPAC_CAL0_CTRL_CAL0_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the CSI-RX source for the VPAC CAL0 input Field values (others are reserved): 2'b00 - CSI_RX0 2'b01 - CSI_RX1 2'b10 - CSI_RX2 2'b11 - CSI_RX3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CSI_RX_LOOPBACK" acronym="CFG0_CSI_RX_LOOPBACK" offset="0x43F0" width="32" description="">
		<bitfield id="CSI_RX_LOOPBACK_CSITX0_LB_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the CSI-RX loopback source for CSI-TX0 .   Field values (others are reserved): 2'b00 - CSI_RX0 2'b01 - CSI_RX1 2'b10 - CSI_RX2 2'b11 - CSI_RX3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC1_STAT" acronym="CFG0_EMMC1_STAT" offset="0x44C4" width="32" description="">
		<bitfield id="EMMC1_STAT_SIG1P8_EN" width="1" begin="0" end="0" resetval="0x0" description="Status of 1.8V Signal Activate from EMMC1 Module Field values (others are reserved): 1'b0 - DISABLE_1P8V_SIGNALLING 1'b1 - ENABLE_1P8V_SIGNALLING" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_EMMC2_STAT" acronym="CFG0_EMMC2_STAT" offset="0x44C8" width="32" description="">
		<bitfield id="EMMC2_STAT_SIG1P8_EN" width="1" begin="0" end="0" resetval="0x0" description="Status of 1.8V Signal Activate from EMMC2 Module Field values (others are reserved): 1'b0 - DISABLE_1P8V_SIGNALLING 1'b1 - ENABLE_1P8V_SIGNALLING" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU_GP_IN_REQ" acronym="CFG0_GPU_GP_IN_REQ" offset="0x4500" width="32" description="">
		<bitfield id="GPU_GP_IN_REQ_REQ" width="1" begin="15" end="15" resetval="0x0" description="Input request.  This bit is set to generate a GPIO request to the GPU to read the requestor data input.  This bit should be cleared by the requestor after the GPU has acknowledged the request. Field values (others are reserved): 1'b0 - REQ_CLR 1'b1 - REQ_SET" range="15" rwaccess="R/W"/> 
		<bitfield id="GPU_GP_IN_REQ_DATA" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data input to the GPU" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU_GP_IN_ACK" acronym="CFG0_GPU_GP_IN_ACK" offset="0x4504" width="32" description="">
		<bitfield id="GPU_GP_IN_ACK_ACK" width="1" begin="15" end="15" resetval="0x0" description="Input acknowledge.  The GPU will set this bit to acknowledge a GPIO input request.  This will generate a gpu_gpio_ack interrupt which will be cleared when the requestor clears the req bit in the GPU_GP_IN_REQ register. Field values (others are reserved): 1'b0 - ACK_CLR 1'b1 - ACK_SET" range="15" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU_GP_OUT_REQ" acronym="CFG0_GPU_GP_OUT_REQ" offset="0x4508" width="32" description="">
		<bitfield id="GPU_GP_OUT_REQ_REQ" width="1" begin="15" end="15" resetval="0x0" description="Output request.  This bit is set to generate a GPIO request from the GPU to read the requestor data output.  This will generat a gpu_gpio_req interrupt which will be cleared when the receiver clears the ack bit in the GPU_GPIO_OUT_ACK register.  This bit will be cleared by the GPU after the request has been acknowledged. Field values (others are reserved): 1'b0 - REQ_CLR 1'b1 - REQ_SET" range="15" rwaccess="R"/> 
		<bitfield id="GPU_GP_OUT_REQ_DATA" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data output from the GPU" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU_GP_OUT_ACK" acronym="CFG0_GPU_GP_OUT_ACK" offset="0x450C" width="32" description="">
		<bitfield id="GPU_GP_OUT_ACK_ACK" width="1" begin="15" end="15" resetval="0x0" description="Output acknowledge.  The receiver of the gpu_gpio_req interrupt will set this bit to acknowledge the GPIO output request.  This bit is cleared when the GPU deasserts its gpio_output_req signal. Field values (others are reserved): 1'b0 - ACK_CLR 1'b1 - ACK_SET" range="15" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FSS_CTRL" acronym="CFG0_FSS_CTRL" offset="0x4700" width="32" description="">
		<bitfield id="FSS_CTRL_S0_BOOT_SIZE" width="1" begin="8" end="8" resetval="0x0" description="Selects the size of the boot block to be used for the S0 (OSPI0) flash interface Field values (others are reserved): 1'b0 - S0_BOOT_SIZE_64MB 1'b1 - S0_BOOT_SIZE_128MB" range="8" rwaccess="R/W"/> 
		<bitfield id="FSS_CTRL_S0_BOOT_SEG" width="6" begin="5" end="0" resetval="0x0" description="Selects the boot block to be used for the S0 (OSPI0) flash interface.  If the s0_boot_size is 128 MB then only bits [4:0] of this field are used.  Care must be taken to account for the address translation as to not fall off or wrap the address of the flash.  (e.g.  if both ECC and authentication are activated for 64 MB boot, the highest valid block number is is 49, as sector 50 is only .2M Bytes in size.)  Field values (others are reserved): 6'h00 - BLOCK_0 6'h01 - BLOCK_1 6'h02 - BLOCK_2 6'h03 - BLOCK_3 6'h04 - BLOCK_4 6'h05 - BLOCK_5 6'h06 - BLOCK_6 6'h07 - BLOCK_7 6'h08 - BLOCK_8 6'h09 - BLOCK_9 6'h0A - BLOCK_10 6'h0B - BLOCK_11 6'h0C - BLOCK_12 6'h0D - BLOCK_13 6'h0E - BLOCK_14 6'h0F - BLOCK_15 6'h10 - BLOCK_16 6'h11 - BLOCK_17 6'h12 - BLOCK_18 6'h13 - BLOCK_19 6'h14 - BLOCK_20 6'h15 - BLOCK_21 6'h16 - BLOCK_22 6'h17 - BLOCK_23 6'h18 - BLOCK_24 6'h19 - BLOCK_25 6'h1A - BLOCK_26 6'h1B - BLOCK_27 6'h1C - BLOCK_28 6'h1D - BLOCK_29 6'h1E - BLOCK_30 6'h1F - BLOCK_31 6'h20 - BLOCK_32 6'h21 - BLOCK_33 6'h22 - BLOCK_34 6'h23 - BLOCK_35 6'h24 - BLOCK_36 6'h25 - BLOCK_37 6'h26 - BLOCK_38 6'h27 - BLOCK_39 6'h28 - BLOCK_40 6'h29 - BLOCK_41 6'h2A - BLOCK_42 6'h2B - BLOCK_43 6'h2C - BLOCK_44 6'h2D - BLOCK_45 6'h2E - BLOCK_46 6'h2F - BLOCK_47 6'h30 - BLOCK_48 6'h31 - BLOCK_49 6'h32 - BLOCK_50 6'h33 - BLOCK_51 6'h34 - BLOCK_52 6'h35 - BLOCK_53 6'h36 - BLOCK_54 6'h37 - BLOCK_55 6'h38 - BLOCK_56 6'h39 - BLOCK_57 6'h3A - BLOCK_58 6'h3B - BLOCK_59 6'h3C - BLOCK_60 6'h3D - BLOCK_61 6'h3E - BLOCK_62 6'h3F - BLOCK_63" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DCC_STAT" acronym="CFG0_DCC_STAT" offset="0x4750" width="32" description="">
		<bitfield id="DCC_STAT_MCU_DCC1_INTR_DONE" width="1" begin="17" end="17" resetval="0x0" description="MCU_DCC1 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="17" rwaccess="R"/> 
		<bitfield id="DCC_STAT_MCU_DCC0_INTR_DONE" width="1" begin="16" end="16" resetval="0x0" description="MCU_DCC0 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="16" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC8_INTR_DONE" width="1" begin="8" end="8" resetval="0x0" description="DCC8 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="8" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC7_INTR_DONE" width="1" begin="7" end="7" resetval="0x0" description="DCC7 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="7" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC6_INTR_DONE" width="1" begin="6" end="6" resetval="0x0" description="DCC6 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="6" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC5_INTR_DONE" width="1" begin="5" end="5" resetval="0x0" description="DCC5 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="5" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC4_INTR_DONE" width="1" begin="4" end="4" resetval="0x0" description="DCC4 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="4" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC3_INTR_DONE" width="1" begin="3" end="3" resetval="0x0" description="DCC3 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="3" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC2_INTR_DONE" width="1" begin="2" end="2" resetval="0x0" description="DCC2 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="2" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC1_INTR_DONE" width="1" begin="1" end="1" resetval="0x0" description="DCC1 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="1" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC0_INTR_DONE" width="1" begin="0" end="0" resetval="0x0" description="DCC0 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0" acronym="CFG0_LOCK1_KICK0" offset="0x5008" width="32" description="">
		<bitfield id="LOCK1_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1" acronym="CFG0_LOCK1_KICK1" offset="0x500C" width="32" description="">
		<bitfield id="LOCK1_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0_READONLY" acronym="CFG0_CLAIMREG_P1_R0_READONLY" offset="0x5100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1_READONLY" acronym="CFG0_CLAIMREG_P1_R1_READONLY" offset="0x5104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2_READONLY" acronym="CFG0_CLAIMREG_P1_R2_READONLY" offset="0x5108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3_READONLY" acronym="CFG0_CLAIMREG_P1_R3_READONLY" offset="0x510C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4_READONLY" acronym="CFG0_CLAIMREG_P1_R4_READONLY" offset="0x5110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5_READONLY" acronym="CFG0_CLAIMREG_P1_R5_READONLY" offset="0x5114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6_READONLY" acronym="CFG0_CLAIMREG_P1_R6_READONLY" offset="0x5118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7_READONLY" acronym="CFG0_CLAIMREG_P1_R7_READONLY" offset="0x511C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8_READONLY" acronym="CFG0_CLAIMREG_P1_R8_READONLY" offset="0x5120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9_READONLY" acronym="CFG0_CLAIMREG_P1_R9_READONLY" offset="0x5124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10_READONLY" acronym="CFG0_CLAIMREG_P1_R10_READONLY" offset="0x5128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11_READONLY" acronym="CFG0_CLAIMREG_P1_R11_READONLY" offset="0x512C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12_READONLY" acronym="CFG0_CLAIMREG_P1_R12_READONLY" offset="0x5130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R13_READONLY" acronym="CFG0_CLAIMREG_P1_R13_READONLY" offset="0x5134" width="32" description="">
		<bitfield id="CLAIMREG_P1_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R14_READONLY" acronym="CFG0_CLAIMREG_P1_R14_READONLY" offset="0x5138" width="32" description="">
		<bitfield id="CLAIMREG_P1_R14_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_ENET1_CTRL_PROXY" acronym="CFG0_ENET1_CTRL_PROXY" offset="0x6044" width="32" description="">
		<bitfield id="ENET1_CTRL_PORT_MODE_SEL_PROXY" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port1 interface   Field values (others are reserved): 3'b000 - GMII/MII (not supported) 3'b001 - RMII 3'b010 - RGMII 3'b011 - SGMII 3'b100 - QSGMII (not supported) 3'b101 - XFI (not supported) 3'b110 - QSGMII_SUB (not supported) 3'b111 - Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ENET2_CTRL_PROXY" acronym="CFG0_ENET2_CTRL_PROXY" offset="0x6048" width="32" description="">
		<bitfield id="ENET2_CTRL_PORT_MODE_SEL_PROXY" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port2 interface   Field values (others are reserved): 3'b000 - GMII/MII (not supported) 3'b001 - RMII 3'b010 - RGMII 3'b011 - SGMII 3'b100 - QSGMII (not supported) 3'b101 - XFI (not supported) 3'b110 - QSGMII_SUB (not supported) 3'b111 - Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN0_CTRL_PROXY" acronym="CFG0_SERDES0_LN0_CTRL_PROXY" offset="0x6080" width="32" description="">
		<bitfield id="SERDES0_LN0_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane0 function Field values (others are reserved): 2'b00 - USBSS0 2'b01 - CPSW0_SGMII2" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES1_LN0_CTRL_PROXY" acronym="CFG0_SERDES1_LN0_CTRL_PROXY" offset="0x6090" width="32" description="">
		<bitfield id="SERDES1_LN0_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES1 lane0 function Field values (others are reserved): undefined - undefined undefined - undefined undefined - undefined undefined - undefined 2'b00 - PCIE0 2'b01 - CPSW0_SGMII1" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CTRL_PROXY" acronym="CFG0_SERDES0_CTRL_PROXY" offset="0x60E0" width="32" description="">
		<bitfield id="SERDES0_CTRL_RET_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Retention activate Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES1_CTRL_PROXY" acronym="CFG0_SERDES1_CTRL_PROXY" offset="0x60E4" width="32" description="">
		<bitfield id="SERDES1_CTRL_RET_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Retention activate Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPI0_OUT_SEL_PROXY" acronym="CFG0_DPI0_OUT_SEL_PROXY" offset="0x6128" width="32" description="">
		<bitfield id="DPI0_OUT_SEL_OUTSEL_PROXY" width="2" begin="1" end="0" resetval="0x1" description="Selects Source of DPI0 output Field values (others are reserved): undefined - undefined 2'b01 - DSS0_DISPC0_DPI1 2'b10 - DSS1_DISPC0_DPI0 2'b11 - DSS1_DISPC0_DPI1" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM_TB_CLKEN_PROXY" acronym="CFG0_EPWM_TB_CLKEN_PROXY" offset="0x6130" width="32" description="">
		<bitfield id="EPWM_TB_CLKEN_EPWM2_TB_CLKEN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Activates Timebase Clock of EPWM2 When Set Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="2" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM1_TB_CLKEN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Activates Timebase Clock of EPWM1 When Set Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="1" rwaccess="R/W"/> 
		<bitfield id="EPWM_TB_CLKEN_EPWM0_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Activates Timebase Clock of EPWM0 When Set Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM0_CTRL_PROXY" acronym="CFG0_EPWM0_CTRL_PROXY" offset="0x6140" width="32" description="">
		<bitfield id="EPWM0_CTRL_SYNCIN_SEL_PROXY" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the EPWM0 synchronization input Field values (others are reserved): 3'b000 - EPWM0_SYNCIN (Pin) undefined - undefined 3'b010 - Time Sync Router 19 3'b011 - CPSW CMP Event 3'b100 - PCI CMP Event" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM0_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM1_CTRL_PROXY" acronym="CFG0_EPWM1_CTRL_PROXY" offset="0x6144" width="32" description="">
		<bitfield id="EPWM1_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM2_CTRL_PROXY" acronym="CFG0_EPWM2_CTRL_PROXY" offset="0x6148" width="32" description="">
		<bitfield id="EPWM2_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Activate write access to EPWM tripzone registers Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP0_CTRL_PROXY" acronym="CFG0_EQEP0_CTRL_PROXY" offset="0x6180" width="32" description="">
		<bitfield id="EQEP0_CTRL_SOCA_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP0 Field values (others are reserved): undefined - undefined undefined - undefined 5'b00010 - EPWM SOCA_OUT 5'b00011 - EPWM SOCB_OUT 5'b00100 - MCU_TIMER0 PWM  5'b00101 - MCU_TIMER1 PWM  5'b00110 - MCU_TIMER2 PWM  5'b00111 - MCU_TIMER3 PWM  5'b01000 - TIMER0 PWM  5'b01001 - TIMER1 PWM  5'b01010 - TIMER2 PWM  5'b01011 - TIMER3 PWM  5'b01100 - TIMER4 PWM  5'b01101 - TIMER5 PWM  5'b01110 - TIMER6 PWM  5'b01111 - TIMER7 PWM  5'b10000 - WKUP TIMER0 PWM  undefined - undefined 5'b10001 - WKUP TIMER1 PWM" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP1_CTRL_PROXY" acronym="CFG0_EQEP1_CTRL_PROXY" offset="0x6184" width="32" description="">
		<bitfield id="EQEP1_CTRL_SOCA_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP1 Field values (others are reserved): undefined - undefined undefined - undefined 5'b00010 - EPWM SOCA_OUT 5'b00011 - EPWM SOCB_OUT 5'b00100 - MCU_TIMER0 PWM  5'b00101 - MCU_TIMER1 PWM  5'b00110 - MCU_TIMER2 PWM  5'b00111 - MCU_TIMER3 PWM  5'b01000 - TIMER0 PWM  5'b01001 - TIMER1 PWM  5'b01010 - TIMER2 PWM  5'b01011 - TIMER3 PWM  5'b01100 - TIMER4 PWM  5'b01101 - TIMER5 PWM  5'b01110 - TIMER6 PWM  5'b01111 - TIMER7 PWM  5'b10000 - WKUP TIMER0 PWM  undefined - undefined 5'b10001 - WKUP TIMER1 PWM" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP2_CTRL_PROXY" acronym="CFG0_EQEP2_CTRL_PROXY" offset="0x6188" width="32" description="">
		<bitfield id="EQEP2_CTRL_SOCA_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of SOCA input for EQEP2 Field values (others are reserved): undefined - undefined undefined - undefined 5'b00010 - EPWM SOCA_OUT 5'b00011 - EPWM SOCB_OUT 5'b00100 - MCU_TIMER0 PWM  5'b00101 - MCU_TIMER1 PWM  5'b00110 - MCU_TIMER2 PWM  5'b00111 - MCU_TIMER3 PWM  5'b01000 - TIMER0 PWM  5'b01001 - TIMER1 PWM  5'b01010 - TIMER2 PWM  5'b01011 - TIMER3 PWM  5'b01100 - TIMER4 PWM  5'b01101 - TIMER5 PWM  5'b01110 - TIMER6 PWM  5'b01111 - TIMER7 PWM  5'b10000 - WKUP TIMER0 PWM  undefined - undefined 5'b10001 - WKUP TIMER1 PWM" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP_STAT_PROXY" acronym="CFG0_EQEP_STAT_PROXY" offset="0x61A0" width="32" description="">
		<bitfield id="EQEP_STAT_PHASE_ERR2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="EQEP2 Phase error status Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - PHASE_ERROR" range="2" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="EQEP1 Phase error status Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - PHASE_ERROR" range="1" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="EQEP0 Phase error status Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - PHASE_ERROR" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_TIMER1_CTRL_PROXY" acronym="CFG0_TIMER1_CTRL_PROXY" offset="0x6204" width="32" description="">
		<bitfield id="TIMER1_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CTRL_PROXY" acronym="CFG0_TIMER3_CTRL_PROXY" offset="0x620C" width="32" description="">
		<bitfield id="TIMER3_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER3 to TIMER2 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CTRL_PROXY" acronym="CFG0_TIMER5_CTRL_PROXY" offset="0x6214" width="32" description="">
		<bitfield id="TIMER5_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER5 to TIMER4 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CTRL_PROXY" acronym="CFG0_TIMER7_CTRL_PROXY" offset="0x621C" width="32" description="">
		<bitfield id="TIMER7_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER7 to TIMER6 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_C7XV_CTRL0_PROXY" acronym="CFG0_C7XV_CTRL0_PROXY" offset="0x6300" width="32" description="">
		<bitfield id="C7XV_CTRL0_ORD15_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Ordering Rule for Order ID 15  Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="15" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD14_PROXY" width="1" begin="14" end="14" resetval="0x0" description="Ordering Rule for Order ID 14 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="14" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD13_PROXY" width="1" begin="13" end="13" resetval="0x1" description="Ordering Rule for Order ID 13 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="13" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD12_PROXY" width="1" begin="12" end="12" resetval="0x1" description="Ordering Rule for Order ID 12 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="12" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD11_PROXY" width="1" begin="11" end="11" resetval="0x1" description="Ordering Rule for Order ID 11 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="11" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD10_PROXY" width="1" begin="10" end="10" resetval="0x1" description="Ordering Rule for Order ID 10 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="10" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD9_PROXY" width="1" begin="9" end="9" resetval="0x1" description="Ordering Rule for Order ID 9 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="9" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD8_PROXY" width="1" begin="8" end="8" resetval="0x1" description="Ordering Rule for Order ID 8 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="8" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD7_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Ordering Rule for Order ID 7 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="7" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD6_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Ordering Rule for Order ID 6 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="6" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD5_PROXY" width="1" begin="5" end="5" resetval="0x1" description="Ordering Rule for Order ID 5 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="5" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD4_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Ordering Rule for Order ID 4 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="4" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD3_PROXY" width="1" begin="3" end="3" resetval="0x1" description="Ordering Rule for Order ID 3 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="3" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD2_PROXY" width="1" begin="2" end="2" resetval="0x1" description="Ordering Rule for Order ID 2 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="2" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD1_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Ordering Rule for Order ID 1 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="1" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL0_ORD0_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Ordering Rule for Order ID 0 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_C7XV_CTRL1_PROXY" acronym="CFG0_C7XV_CTRL1_PROXY" offset="0x6308" width="32" description="">
		<bitfield id="C7XV_CTRL1_ORD15_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Ordering Rule for Order ID 15  Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="15" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD14_PROXY" width="1" begin="14" end="14" resetval="0x0" description="Ordering Rule for Order ID 14 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="14" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD13_PROXY" width="1" begin="13" end="13" resetval="0x1" description="Ordering Rule for Order ID 13 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="13" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD12_PROXY" width="1" begin="12" end="12" resetval="0x1" description="Ordering Rule for Order ID 12 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="12" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD11_PROXY" width="1" begin="11" end="11" resetval="0x1" description="Ordering Rule for Order ID 11 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="11" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD10_PROXY" width="1" begin="10" end="10" resetval="0x1" description="Ordering Rule for Order ID 10 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="10" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD9_PROXY" width="1" begin="9" end="9" resetval="0x1" description="Ordering Rule for Order ID 9 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="9" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD8_PROXY" width="1" begin="8" end="8" resetval="0x1" description="Ordering Rule for Order ID 8 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="8" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD7_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Ordering Rule for Order ID 7 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="7" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD6_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Ordering Rule for Order ID 6 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="6" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD5_PROXY" width="1" begin="5" end="5" resetval="0x1" description="Ordering Rule for Order ID 5 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="5" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD4_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Ordering Rule for Order ID 4 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="4" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD3_PROXY" width="1" begin="3" end="3" resetval="0x1" description="Ordering Rule for Order ID 3 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="3" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD2_PROXY" width="1" begin="2" end="2" resetval="0x1" description="Ordering Rule for Order ID 2 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="2" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD1_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Ordering Rule for Order ID 1 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="1" rwaccess="R/W"/> 
		<bitfield id="C7XV_CTRL1_ORD0_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Ordering Rule for Order ID 0 Field values (others are reserved): 1'b0 - RELAXED_READ 1'b1 - RELAXED_R_TO_W" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY_TX0_CTRL_PROXY" acronym="CFG0_DPHY_TX0_CTRL_PROXY" offset="0x6310" width="32" description="">
		<bitfield id="DPHY_TX0_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the 4 lanes of DPHY_TX 0  Field values (others are reserved): 2'b00 - DSI0 PPI0 2'b01 - CSI-TX0 2'b10 - Reserved 2'b11 - Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC_CAL0_CTRL_PROXY" acronym="CFG0_VPAC_CAL0_CTRL_PROXY" offset="0x6320" width="32" description="">
		<bitfield id="VPAC_CAL0_CTRL_CAL0_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the CSI-RX source for the VPAC CAL0 input Field values (others are reserved): 2'b00 - CSI_RX0 2'b01 - CSI_RX1 2'b10 - CSI_RX2 2'b11 - CSI_RX3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CSI_RX_LOOPBACK_PROXY" acronym="CFG0_CSI_RX_LOOPBACK_PROXY" offset="0x63F0" width="32" description="">
		<bitfield id="CSI_RX_LOOPBACK_CSITX0_LB_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the CSI-RX loopback source for CSI-TX0 .   Field values (others are reserved): 2'b00 - CSI_RX0 2'b01 - CSI_RX1 2'b10 - CSI_RX2 2'b11 - CSI_RX3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC1_STAT_PROXY" acronym="CFG0_EMMC1_STAT_PROXY" offset="0x64C4" width="32" description="">
		<bitfield id="EMMC1_STAT_SIG1P8_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Status of 1.8V Signal Activate from EMMC1 Module Field values (others are reserved): 1'b0 - DISABLE_1P8V_SIGNALLING 1'b1 - ENABLE_1P8V_SIGNALLING" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_EMMC2_STAT_PROXY" acronym="CFG0_EMMC2_STAT_PROXY" offset="0x64C8" width="32" description="">
		<bitfield id="EMMC2_STAT_SIG1P8_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Status of 1.8V Signal Activate from EMMC2 Module Field values (others are reserved): 1'b0 - DISABLE_1P8V_SIGNALLING 1'b1 - ENABLE_1P8V_SIGNALLING" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU_GP_IN_REQ_PROXY" acronym="CFG0_GPU_GP_IN_REQ_PROXY" offset="0x6500" width="32" description="">
		<bitfield id="GPU_GP_IN_REQ_REQ_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Input request.  This bit is set to generate a GPIO request to the GPU to read the requestor data input.  This bit should be cleared by the requestor after the GPU has acknowledged the request. Field values (others are reserved): 1'b0 - REQ_CLR 1'b1 - REQ_SET" range="15" rwaccess="R/W"/> 
		<bitfield id="GPU_GP_IN_REQ_DATA_PROXY" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data input to the GPU" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU_GP_IN_ACK_PROXY" acronym="CFG0_GPU_GP_IN_ACK_PROXY" offset="0x6504" width="32" description="">
		<bitfield id="GPU_GP_IN_ACK_ACK_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Input acknowledge.  The GPU will set this bit to acknowledge a GPIO input request.  This will generate a gpu_gpio_ack interrupt which will be cleared when the requestor clears the req bit in the GPU_GP_IN_REQ register. Field values (others are reserved): 1'b0 - ACK_CLR 1'b1 - ACK_SET" range="15" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU_GP_OUT_REQ_PROXY" acronym="CFG0_GPU_GP_OUT_REQ_PROXY" offset="0x6508" width="32" description="">
		<bitfield id="GPU_GP_OUT_REQ_REQ_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Output request.  This bit is set to generate a GPIO request from the GPU to read the requestor data output.  This will generat a gpu_gpio_req interrupt which will be cleared when the receiver clears the ack bit in the GPU_GPIO_OUT_ACK register.  This bit will be cleared by the GPU after the request has been acknowledged. Field values (others are reserved): 1'b0 - REQ_CLR 1'b1 - REQ_SET" range="15" rwaccess="R"/> 
		<bitfield id="GPU_GP_OUT_REQ_DATA_PROXY" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data output from the GPU" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU_GP_OUT_ACK_PROXY" acronym="CFG0_GPU_GP_OUT_ACK_PROXY" offset="0x650C" width="32" description="">
		<bitfield id="GPU_GP_OUT_ACK_ACK_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Output acknowledge.  The receiver of the gpu_gpio_req interrupt will set this bit to acknowledge the GPIO output request.  This bit is cleared when the GPU deasserts its gpio_output_req signal. Field values (others are reserved): 1'b0 - ACK_CLR 1'b1 - ACK_SET" range="15" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FSS_CTRL_PROXY" acronym="CFG0_FSS_CTRL_PROXY" offset="0x6700" width="32" description="">
		<bitfield id="FSS_CTRL_S0_BOOT_SIZE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Selects the size of the boot block to be used for the S0 (OSPI0) flash interface Field values (others are reserved): 1'b0 - S0_BOOT_SIZE_64MB 1'b1 - S0_BOOT_SIZE_128MB" range="8" rwaccess="R/W"/> 
		<bitfield id="FSS_CTRL_S0_BOOT_SEG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the boot block to be used for the S0 (OSPI0) flash interface.  If the s0_boot_size is 128 MB then only bits [4:0] of this field are used.  Care must be taken to account for the address translation as to not fall off or wrap the address of the flash.  (e.g.  if both ECC and authentication are activated for 64 MB boot, the highest valid block number is is 49, as sector 50 is only .2M Bytes in size.)  Field values (others are reserved): 6'h00 - BLOCK_0 6'h01 - BLOCK_1 6'h02 - BLOCK_2 6'h03 - BLOCK_3 6'h04 - BLOCK_4 6'h05 - BLOCK_5 6'h06 - BLOCK_6 6'h07 - BLOCK_7 6'h08 - BLOCK_8 6'h09 - BLOCK_9 6'h0A - BLOCK_10 6'h0B - BLOCK_11 6'h0C - BLOCK_12 6'h0D - BLOCK_13 6'h0E - BLOCK_14 6'h0F - BLOCK_15 6'h10 - BLOCK_16 6'h11 - BLOCK_17 6'h12 - BLOCK_18 6'h13 - BLOCK_19 6'h14 - BLOCK_20 6'h15 - BLOCK_21 6'h16 - BLOCK_22 6'h17 - BLOCK_23 6'h18 - BLOCK_24 6'h19 - BLOCK_25 6'h1A - BLOCK_26 6'h1B - BLOCK_27 6'h1C - BLOCK_28 6'h1D - BLOCK_29 6'h1E - BLOCK_30 6'h1F - BLOCK_31 6'h20 - BLOCK_32 6'h21 - BLOCK_33 6'h22 - BLOCK_34 6'h23 - BLOCK_35 6'h24 - BLOCK_36 6'h25 - BLOCK_37 6'h26 - BLOCK_38 6'h27 - BLOCK_39 6'h28 - BLOCK_40 6'h29 - BLOCK_41 6'h2A - BLOCK_42 6'h2B - BLOCK_43 6'h2C - BLOCK_44 6'h2D - BLOCK_45 6'h2E - BLOCK_46 6'h2F - BLOCK_47 6'h30 - BLOCK_48 6'h31 - BLOCK_49 6'h32 - BLOCK_50 6'h33 - BLOCK_51 6'h34 - BLOCK_52 6'h35 - BLOCK_53 6'h36 - BLOCK_54 6'h37 - BLOCK_55 6'h38 - BLOCK_56 6'h39 - BLOCK_57 6'h3A - BLOCK_58 6'h3B - BLOCK_59 6'h3C - BLOCK_60 6'h3D - BLOCK_61 6'h3E - BLOCK_62 6'h3F - BLOCK_63" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DCC_STAT_PROXY" acronym="CFG0_DCC_STAT_PROXY" offset="0x6750" width="32" description="">
		<bitfield id="DCC_STAT_MCU_DCC1_INTR_DONE_PROXY" width="1" begin="17" end="17" resetval="0x0" description="MCU_DCC1 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="17" rwaccess="R"/> 
		<bitfield id="DCC_STAT_MCU_DCC0_INTR_DONE_PROXY" width="1" begin="16" end="16" resetval="0x0" description="MCU_DCC0 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="16" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC8_INTR_DONE_PROXY" width="1" begin="8" end="8" resetval="0x0" description="DCC8 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="8" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC7_INTR_DONE_PROXY" width="1" begin="7" end="7" resetval="0x0" description="DCC7 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="7" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC6_INTR_DONE_PROXY" width="1" begin="6" end="6" resetval="0x0" description="DCC6 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="6" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC5_INTR_DONE_PROXY" width="1" begin="5" end="5" resetval="0x0" description="DCC5 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="5" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC4_INTR_DONE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="DCC4 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="4" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC3_INTR_DONE_PROXY" width="1" begin="3" end="3" resetval="0x0" description="DCC3 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="3" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC2_INTR_DONE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="DCC2 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="2" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC1_INTR_DONE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="DCC1 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="1" rwaccess="R"/> 
		<bitfield id="DCC_STAT_DCC0_INTR_DONE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DCC0 Done Interrupt Status Field values (others are reserved): 1'b0 - CLR 1'b1 - PEND" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0_PROXY" acronym="CFG0_LOCK1_KICK0_PROXY" offset="0x7008" width="32" description="">
		<bitfield id="LOCK1_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1_PROXY" acronym="CFG0_LOCK1_KICK1_PROXY" offset="0x700C" width="32" description="">
		<bitfield id="LOCK1_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0" acronym="CFG0_CLAIMREG_P1_R0" offset="0x7100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1" acronym="CFG0_CLAIMREG_P1_R1" offset="0x7104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2" acronym="CFG0_CLAIMREG_P1_R2" offset="0x7108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3" acronym="CFG0_CLAIMREG_P1_R3" offset="0x710C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4" acronym="CFG0_CLAIMREG_P1_R4" offset="0x7110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5" acronym="CFG0_CLAIMREG_P1_R5" offset="0x7114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6" acronym="CFG0_CLAIMREG_P1_R6" offset="0x7118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7" acronym="CFG0_CLAIMREG_P1_R7" offset="0x711C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8" acronym="CFG0_CLAIMREG_P1_R8" offset="0x7120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9" acronym="CFG0_CLAIMREG_P1_R9" offset="0x7124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10" acronym="CFG0_CLAIMREG_P1_R10" offset="0x7128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11" acronym="CFG0_CLAIMREG_P1_R11" offset="0x712C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12" acronym="CFG0_CLAIMREG_P1_R12" offset="0x7130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R13" acronym="CFG0_CLAIMREG_P1_R13" offset="0x7134" width="32" description="">
		<bitfield id="CLAIMREG_P1_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R14" acronym="CFG0_CLAIMREG_P1_R14" offset="0x7138" width="32" description="">
		<bitfield id="CLAIMREG_P1_R14" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OBSCLK0_CTRL" acronym="CFG0_OBSCLK0_CTRL" offset="0x8000" width="32" description="">
		<bitfield id="OBSCLK0_CTRL_OUT_MUX_SEL" width="1" begin="24" end="24" resetval="0x0" description="OBSCLK pin output mux selection.   HFOSC0_CLK is a direct output from the HFOSC0 Field values (others are reserved): 1'b0 - CLK_DIV_OUT 1'b1 - HFOSC0_CLK  (clk_sel must be OFF)" range="24" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load divisor value from clk_div field, when the bit is toggled from 0 to 1.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_DIV" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK0 output divider.  Sets divider to divide by clkdiv + 1.  Divide by 1 to 256 are supported.   After writing to this field, the clk_div_ld field must be toggled." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_SEL" width="5" begin="4" end="0" resetval="0x7" description="OBSCLK0 clock source selection. Selects the source of the clock to be divided by the OBSCLK0 divider. Field values (others are reserved): 5'b00000 - MAIN_PLL0_HSDIV0_CLKOUT 5'b00001 - MAIN_PLL1_HSDIV0_CLKOUT 5'b00010 - MAIN_PLL2_HSDIV0_CLKOUT 5'b00011 - MPUSS_CLK_DIV4 5'b00100 - DDRSS_CLK_DIV4 5'b00101 - CLK_12M_RC 5'b00110 - HFOSC0_CLKOUT_32K 5'b00111 - PLLCTRL_OBSCLK 5'b01000 - HFOSC0_CLKOUT 5'b01001 - CLK_32K_RC 5'b01010 - CPSW0_CPTS_GENF0 5'b01011 - CPSW0_CPTS_GENF1 5'b01100 - MCU_PLL0_HSDIV0_CLKOUT 5'b01101 - MAIN_PLL15_HSDIV0_CLKOUT 5'b01110 - MAIN_PLL16_HSDIV0_CLKOUT_DIV8 undefined - undefined 5'b01111 - MAIN_PLL17_HSDIV0_CLKOUT 5'b10000 - MAIN_SYSCLK0 5'b10001 - DEVICE_CLKOUT_32K 5'b10010 - MAIN_PLL5_HSDIV0_CLKOUT_DIV2 5'b10011 - C7XV256_CLK_DIV4 5'b10100 - MAIN_PLL6_HSDIV0_CLKOUT_DIV4 5'b10101 - MAIN_PLL18_HSDIV0_CLKOUT_DIV2 5'b11111 - OFF (Must Select this option when out_mux_sel is set to HFOSC0_CLK)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL" acronym="CFG0_CLKOUT_CTRL" offset="0x8010" width="32" description="">
		<bitfield id="CLKOUT_CTRL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects CLKOUT clock source Field values (others are reserved): 1'b0 - MAIN_PLL2_HSDIV1_CLKOUT / 5 1'b1 - MAIN_PLL2_HSDIV1_CLKOUT / 10" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL0_CLKSEL" acronym="CFG0_MAIN_PLL0_CLKSEL" offset="0x8060" width="32" description="">
		<bitfield id="MAIN_PLL0_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL0.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL0_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL0 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL1_CLKSEL" acronym="CFG0_MAIN_PLL1_CLKSEL" offset="0x8064" width="32" description="">
		<bitfield id="MAIN_PLL1_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL1.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL1_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL1 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL2_CLKSEL" acronym="CFG0_MAIN_PLL2_CLKSEL" offset="0x8068" width="32" description="">
		<bitfield id="MAIN_PLL2_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL2.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL2_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL2 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL5_CLKSEL" acronym="CFG0_MAIN_PLL5_CLKSEL" offset="0x8074" width="32" description="">
		<bitfield id="MAIN_PLL5_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL5.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL5_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL5 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL6_CLKSEL" acronym="CFG0_MAIN_PLL6_CLKSEL" offset="0x8078" width="32" description="">
		<bitfield id="MAIN_PLL6_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL6.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL6_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL6 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL7_CLKSEL" acronym="CFG0_MAIN_PLL7_CLKSEL" offset="0x807C" width="32" description="">
		<bitfield id="MAIN_PLL7_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL7.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL7_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL7 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL8_CLKSEL" acronym="CFG0_MAIN_PLL8_CLKSEL" offset="0x8080" width="32" description="">
		<bitfield id="MAIN_PLL8_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL8.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL8_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL8 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL12_CLKSEL" acronym="CFG0_MAIN_PLL12_CLKSEL" offset="0x8090" width="32" description="">
		<bitfield id="MAIN_PLL12_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL12.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL12_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL12 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL16_CLKSEL" acronym="CFG0_MAIN_PLL16_CLKSEL" offset="0x80A0" width="32" description="">
		<bitfield id="MAIN_PLL16_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL16.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL16_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL16 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL17_CLKSEL" acronym="CFG0_MAIN_PLL17_CLKSEL" offset="0x80A4" width="32" description="">
		<bitfield id="MAIN_PLL17_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL17.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL17_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL17 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL18_CLKSEL" acronym="CFG0_MAIN_PLL18_CLKSEL" offset="0x80A8" width="32" description="">
		<bitfield id="MAIN_PLL18_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL18.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL18_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL18 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE0_CLKSEL" acronym="CFG0_PCIE0_CLKSEL" offset="0x8120" width="32" description="">
		<bitfield id="PCIE0_CLKSEL_CPTS_CLKSEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the clock source for the PCIE0 Common Platform Time Stamp module Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV6_CLKOUT 3'b001 - MAIN_PLL0_HSDIV6_CLKOUT 3'b010 - CP_GEMAC_CPTS0_RFT_CLK (Pin) undefined - undefined 3'b011 - Reserved 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - EXT_REFCLK1 (Pin) 3'b110 - SERDES1_IP1_LN0_TXMCLK 3'b111 - Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPSW_CLKSEL" acronym="CFG0_CPSW_CLKSEL" offset="0x8140" width="32" description="">
		<bitfield id="CPSW_CLKSEL_CPTS_CLKSEL" width="3" begin="2" end="0" resetval="0x7" description="Selects the clock source for the CPSW Ethernet switch Common Platform Time Stamp module Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV5_CLKOUT 3'b001 - MAIN_PLL0_HSDIV6_CLKOUT 3'b010 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 3'b011 - Reserved 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - EXT_REFCLK1 (Pin) 3'b110 - SERDES0_IP1_LN0_TXMCLK undefined - undefined 3'b111 - MAIN_SYSCLK0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC0_CLKSEL" acronym="CFG0_EMMC0_CLKSEL" offset="0x8160" width="32" description="">
		<bitfield id="EMMC0_CLKSEL_EMMCSD_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the functional clock for the MMC Module Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV5_CLKOUT 1'b1 - MAIN_PLL2_HSDIV2_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC1_CLKSEL" acronym="CFG0_EMMC1_CLKSEL" offset="0x8168" width="32" description="">
		<bitfield id="EMMC1_CLKSEL_EMMCSD_IO_CLKLB_SEL" width="1" begin="16" end="16" resetval="0x0" description="Selects IO Pad Loopback for the MMC Module Field values (others are reserved): 1'b0 - Loopback from Unbonded Pad MMCSD1_CLKLB 1'b1 - Loopback from IO Pin MMCSD1_CLK" range="16" rwaccess="R/W"/> 
		<bitfield id="EMMC1_CLKSEL_EMMCSD_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x1" description="Selects the functional clock for the MMC Module Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV5_CLKOUT 1'b1 - MAIN_PLL2_HSDIV2_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC2_CLKSEL" acronym="CFG0_EMMC2_CLKSEL" offset="0x816C" width="32" description="">
		<bitfield id="EMMC2_CLKSEL_EMMCSD_IO_CLKLB_SEL" width="1" begin="16" end="16" resetval="0x0" description="Selects IO Pad Loopback for the MMC Module Field values (others are reserved): 1'b0 - Loopback from Unbonded Pad MMCSD2_CLKLB 1'b1 - Loopback from IO Pin MMCSD2_CLK" range="16" rwaccess="R/W"/> 
		<bitfield id="EMMC2_CLKSEL_EMMCSD_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x1" description="Selects the functional clock for the MMC Module Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV5_CLKOUT 1'b1 - MAIN_PLL2_HSDIV2_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPMC_CLKSEL" acronym="CFG0_GPMC_CLKSEL" offset="0x8180" width="32" description="">
		<bitfield id="GPMC_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the GPMC clock source: Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV3_CLKOUT 1'b1 - MAIN_PLL2_HSDIV7_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER0_CLKSEL" acronym="CFG0_TIMER0_CLKSEL" offset="0x81B0" width="32" description="">
		<bitfield id="TIMER0_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CLKSEL" acronym="CFG0_TIMER1_CLKSEL" offset="0x81B4" width="32" description="">
		<bitfield id="TIMER1_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER2_CLKSEL" acronym="CFG0_TIMER2_CLKSEL" offset="0x81B8" width="32" description="">
		<bitfield id="TIMER2_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CLKSEL" acronym="CFG0_TIMER3_CLKSEL" offset="0x81BC" width="32" description="">
		<bitfield id="TIMER3_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER4_CLKSEL" acronym="CFG0_TIMER4_CLKSEL" offset="0x81C0" width="32" description="">
		<bitfield id="TIMER4_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CLKSEL" acronym="CFG0_TIMER5_CLKSEL" offset="0x81C4" width="32" description="">
		<bitfield id="TIMER5_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER6_CLKSEL" acronym="CFG0_TIMER6_CLKSEL" offset="0x81C8" width="32" description="">
		<bitfield id="TIMER6_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CLKSEL" acronym="CFG0_TIMER7_CLKSEL" offset="0x81CC" width="32" description="">
		<bitfield id="TIMER7_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI0_CLKSEL" acronym="CFG0_SPI0_CLKSEL" offset="0x8200" width="32" description="">
		<bitfield id="SPI0_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection  Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI1_CLKSEL" acronym="CFG0_SPI1_CLKSEL" offset="0x8204" width="32" description="">
		<bitfield id="SPI1_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection  Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI2_CLKSEL" acronym="CFG0_SPI2_CLKSEL" offset="0x8208" width="32" description="">
		<bitfield id="SPI2_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection  Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLK_CTRL" acronym="CFG0_USART0_CLK_CTRL" offset="0x8240" width="32" description="">
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART0 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART0_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLK_CTRL" acronym="CFG0_USART1_CLK_CTRL" offset="0x8244" width="32" description="">
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART1 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART1_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLK_CTRL" acronym="CFG0_USART2_CLK_CTRL" offset="0x8248" width="32" description="">
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART2 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART2_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLK_CTRL" acronym="CFG0_USART3_CLK_CTRL" offset="0x824C" width="32" description="">
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART3 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART3_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLK_CTRL" acronym="CFG0_USART4_CLK_CTRL" offset="0x8250" width="32" description="">
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART4 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART4_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLK_CTRL" acronym="CFG0_USART5_CLK_CTRL" offset="0x8254" width="32" description="">
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART5 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART5_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLK_CTRL" acronym="CFG0_USART6_CLK_CTRL" offset="0x8258" width="32" description="">
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART6 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART6_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLKSEL" acronym="CFG0_USART0_CLKSEL" offset="0x8280" width="32" description="">
		<bitfield id="USART0_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART0: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART0_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLKSEL" acronym="CFG0_USART1_CLKSEL" offset="0x8284" width="32" description="">
		<bitfield id="USART1_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART1: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART1_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLKSEL" acronym="CFG0_USART2_CLKSEL" offset="0x8288" width="32" description="">
		<bitfield id="USART2_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART2: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART2_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLKSEL" acronym="CFG0_USART3_CLKSEL" offset="0x828C" width="32" description="">
		<bitfield id="USART3_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART3: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART3_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLKSEL" acronym="CFG0_USART4_CLKSEL" offset="0x8290" width="32" description="">
		<bitfield id="USART4_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART4: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART4_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLKSEL" acronym="CFG0_USART5_CLKSEL" offset="0x8294" width="32" description="">
		<bitfield id="USART5_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART5: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART5_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLKSEL" acronym="CFG0_USART6_CLKSEL" offset="0x8298" width="32" description="">
		<bitfield id="USART6_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART6: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART6_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_CLKSEL" acronym="CFG0_ATL_CLKSEL" offset="0x82B0" width="32" description="">
		<bitfield id="ATL_CLKSEL_PCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the PCLK clock source Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - MAIN_PLL0_HSDIV7_CLKOUT 3'b101 - MCU_EXT_REFCLK0 (Pin) 3'b110 - EXT_REFCLK1 (Pin)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS0_SEL" acronym="CFG0_ATL_BWS0_SEL" offset="0x82C0" width="32" description="">
		<bitfield id="ATL_BWS0_SEL_WD_SEL" width="4" begin="3" end="0" resetval="0x0" description="BWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS1_SEL" acronym="CFG0_ATL_BWS1_SEL" offset="0x82C4" width="32" description="">
		<bitfield id="ATL_BWS1_SEL_WD_SEL" width="4" begin="3" end="0" resetval="0x0" description="BWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS2_SEL" acronym="CFG0_ATL_BWS2_SEL" offset="0x82C8" width="32" description="">
		<bitfield id="ATL_BWS2_SEL_WD_SEL" width="4" begin="3" end="0" resetval="0x0" description="BWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS3_SEL" acronym="CFG0_ATL_BWS3_SEL" offset="0x82CC" width="32" description="">
		<bitfield id="ATL_BWS3_SEL_WD_SEL" width="4" begin="3" end="0" resetval="0x0" description="BWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS0_SEL" acronym="CFG0_ATL_AWS0_SEL" offset="0x82D0" width="32" description="">
		<bitfield id="ATL_AWS0_SEL_WD_SEL" width="4" begin="3" end="0" resetval="0x0" description="AWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS1_SEL" acronym="CFG0_ATL_AWS1_SEL" offset="0x82D4" width="32" description="">
		<bitfield id="ATL_AWS1_SEL_WD_SEL" width="4" begin="3" end="0" resetval="0x0" description="AWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS2_SEL" acronym="CFG0_ATL_AWS2_SEL" offset="0x82D8" width="32" description="">
		<bitfield id="ATL_AWS2_SEL_WD_SEL" width="4" begin="3" end="0" resetval="0x0" description="AWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS3_SEL" acronym="CFG0_ATL_AWS3_SEL" offset="0x82DC" width="32" description="">
		<bitfield id="ATL_AWS3_SEL_WD_SEL" width="4" begin="3" end="0" resetval="0x0" description="AWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK0_CTRL" acronym="CFG0_AUDIO_REFCLK0_CTRL" offset="0x82E0" width="32" description="">
		<bitfield id="AUDIO_REFCLK0_CTRL_CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 0 output activate  Field values (others are reserved): 1'b0 - INPUT 1'b1 - OUTPUT" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK0_CTRL_CLK_SEL" width="4" begin="3" end="0" resetval="0x15" description="Selects the source of AUDIO_REFCLK0 Field values (others are reserved): 4'b0000 - MCASP0_AHCLKR 4'b0001 - MCASP1_AHCLKR 4'b0010 - MCASP2_AHCLKR 4'b0011 - MCASP3_AHCLKR 4'b0100 - MCASP4_AHCLKR 4'b0101 - MCASP0_AHCLKX 4'b0110 - MCASP1_AHCLKX 4'b0111 - MCASP2_AHCLKX 4'b1000 - MCASP3_AHCLKX 4'b1001 - MCASP4_AHCLKX 4'b1010 - ATCLK0 4'b1011 - ATCLK1 4'b1100 - ATCLK2 4'b1101 - ATCLK3 4'b1110 - MAIN_PLL1_HSDIV6_CLKOUT 4'b1111 - MAIN_PLL2_HSDIV8_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK1_CTRL" acronym="CFG0_AUDIO_REFCLK1_CTRL" offset="0x82E4" width="32" description="">
		<bitfield id="AUDIO_REFCLK1_CTRL_CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 1 output activate  Field values (others are reserved): 1'b0 - INPUT 1'b1 - OUTPUT" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK1_CTRL_CLK_SEL" width="4" begin="3" end="0" resetval="0x15" description="Selects the source of AUDIO_REFCLK1 Field values (others are reserved): 4'b0000 - MCASP0_AHCLKR 4'b0001 - MCASP1_AHCLKR 4'b0010 - MCASP2_AHCLKR 4'b0011 - MCASP3_AHCLKR 4'b0100 - MCASP4_AHCLKR 4'b0101 - MCASP0_AHCLKX 4'b0110 - MCASP1_AHCLKX 4'b0111 - MCASP2_AHCLKX 4'b1000 - MCASP3_AHCLKX 4'b1001 - MCASP4_AHCLKX 4'b1010 - ATCLK0 4'b1011 - ATCLK1 4'b1100 - ATCLK2 4'b1101 - ATCLK3 4'b1110 - MAIN_PLL1_HSDIV6_CLKOUT 4'b1111 - MAIN_PLL2_HSDIV8_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK2_CTRL" acronym="CFG0_AUDIO_REFCLK2_CTRL" offset="0x82E8" width="32" description="">
		<bitfield id="AUDIO_REFCLK2_CTRL_CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 2 output activate  Field values (others are reserved): 1'b0 - INPUT 1'b1 - OUTPUT" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK2_CTRL_CLK_SEL" width="4" begin="3" end="0" resetval="0x15" description="Selects the source of AUDIO_REFCLK2 Field values (others are reserved): 4'b0000 - MCASP0_AHCLKR 4'b0001 - MCASP1_AHCLKR 4'b0010 - MCASP2_AHCLKR 4'b0011 - MCASP3_AHCLKR 4'b0100 - MCASP4_AHCLKR 4'b0101 - MCASP0_AHCLKX 4'b0110 - MCASP1_AHCLKX 4'b0111 - MCASP2_AHCLKX 4'b1000 - MCASP3_AHCLKX 4'b1001 - MCASP4_AHCLKX 4'b1010 - ATCLK0 4'b1011 - ATCLK1 4'b1100 - ATCLK2 4'b1101 - ATCLK3 4'b1110 - MAIN_PLL1_HSDIV6_CLKOUT 4'b1111 - MAIN_PLL2_HSDIV8_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPI0_CLK_CTRL" acronym="CFG0_DPI0_CLK_CTRL" offset="0x8300" width="32" description="">
		<bitfield id="DPI0_CLK_CTRL_SYNC_CLK_INVDIS" width="1" begin="9" end="9" resetval="0x0" description="Clock edge select for DPI0 HSYNC and VSYNC outputs.  Value must match the programmed value of the DSS POL_FREQ.RF bitfield.8 Note that this value should be opposite of the programmed value of DSS POL_FREQ[16] RF. Field values (others are reserved): 1'b0 - FALLING 1'b1 - RISING" range="9" rwaccess="R/W"/> 
		<bitfield id="DPI0_CLK_CTRL_DATA_CLK_INVDIS" width="1" begin="8" end="8" resetval="0x0" description="Clock edge select for DPI0 DATA and DE outputs Value must match the programmed value of the DSS POL_FREQ.IPC bitfield.0 Field values (others are reserved): 1'b0 - FALLING 1'b1 - RISING" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY0_CLKSEL" acronym="CFG0_DPHY0_CLKSEL" offset="0x8310" width="32" description="">
		<bitfield id="DPHY0_CLKSEL_REF_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="DPHY reference clock source  Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT_SERDES 1'b1 - MAIN_PLL0_HSDIV9_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS0_DISPC0_CLKSEL" acronym="CFG0_DSS0_DISPC0_CLKSEL" offset="0x8320" width="32" description="">
		<bitfield id="DSS0_DISPC0_CLKSEL_DPI1_PCLK" width="1" begin="1" end="1" resetval="0x0" description="DPI pixel Clock Source - DSS0_DISPC0_VP1 Field values (others are reserved): 1'b0 - MAIN_PLL17_HSDIV0_CLKOUT 1'b1 - VOUT0_EXTPCLKIN" range="1" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS1_DISPC0_CLKSEL" acronym="CFG0_DSS1_DISPC0_CLKSEL" offset="0x8324" width="32" description="">
		<bitfield id="DSS1_DISPC0_CLKSEL_DPI1_PLLSEL" width="1" begin="18" end="18" resetval="0x0" description="When dpi1_pclk selection is PLL, Selects specific PLL Field values (others are reserved): 1'b0 - MAIN_PLL18_HSDIV0_CLKOUT 1'b1 - MAIN_PLL17_HSDIV0_CLKOUT" range="18" rwaccess="R/W"/> 
		<bitfield id="DSS1_DISPC0_CLKSEL_DPI0_PLLSEL" width="1" begin="16" end="16" resetval="0x0" description="When dpi0_pclk selection is PLL, Selects specific PLL Field values (others are reserved): 1'b0 - MAIN_PLL18_HSDIV0_CLKOUT 1'b1 - MAIN_PLL17_HSDIV0_CLKOUT" range="16" rwaccess="R/W"/> 
		<bitfield id="DSS1_DISPC0_CLKSEL_DPI1_PCLK" width="1" begin="1" end="1" resetval="0x0" description="DPI pixel Clock Source - DSS1_DISPC0_VP1 Field values (others are reserved): 1'b0 - PLL (Selected by dpi1_pllsel) 1'b1 - VOUT0_EXTPCLKIN" range="1" rwaccess="R/W"/> 
		<bitfield id="DSS1_DISPC0_CLKSEL_DPI0_PCLK" width="1" begin="0" end="0" resetval="0x0" description="DPI pixel Clock Source - DSS1_DISPC0_VP0 Field values (others are reserved): 1'b0 - PLL (Selected by dpi0_pllsel) 1'b1 - VOUT0_EXTPCLKIN" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OLDI1_CLKSEL" acronym="CFG0_OLDI1_CLKSEL" offset="0x8328" width="32" description="">
		<bitfield id="OLDI1_CLKSEL_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the input (PLL) clock for OLDI1 Field values (others are reserved): 1'b0 - MAIN_PLL16_HSDIV0_CLKOUT 1'b1 - MAIN_PLL18_HSDIV0_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP0_CLKSEL" acronym="CFG0_MCASP0_CLKSEL" offset="0x8330" width="32" description="">
		<bitfield id="MCASP0_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_CLKSEL" acronym="CFG0_MCASP1_CLKSEL" offset="0x8334" width="32" description="">
		<bitfield id="MCASP1_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_CLKSEL" acronym="CFG0_MCASP2_CLKSEL" offset="0x8338" width="32" description="">
		<bitfield id="MCASP2_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_CLKSEL" acronym="CFG0_MCASP3_CLKSEL" offset="0x833C" width="32" description="">
		<bitfield id="MCASP3_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_CLKSEL" acronym="CFG0_MCASP4_CLKSEL" offset="0x8340" width="32" description="">
		<bitfield id="MCASP4_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP0_AHCLKSEL" acronym="CFG0_MCASP0_AHCLKSEL" offset="0x8350" width="32" description="">
		<bitfield id="MCASP0_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP0 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP0_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP0 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_AHCLKSEL" acronym="CFG0_MCASP1_AHCLKSEL" offset="0x8354" width="32" description="">
		<bitfield id="MCASP1_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP1 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP1_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP1 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_AHCLKSEL" acronym="CFG0_MCASP2_AHCLKSEL" offset="0x8358" width="32" description="">
		<bitfield id="MCASP2_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP2 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP2_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP2 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_AHCLKSEL" acronym="CFG0_MCASP3_AHCLKSEL" offset="0x835C" width="32" description="">
		<bitfield id="MCASP3_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP3 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP3_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP3 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_AHCLKSEL" acronym="CFG0_MCASP4_AHCLKSEL" offset="0x8360" width="32" description="">
		<bitfield id="MCASP4_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP4 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP4_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP4 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD0_CLKSEL" acronym="CFG0_WWD0_CLKSEL" offset="0x8380" width="32" description="">
		<bitfield id="WWD0_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD1_CLKSEL" acronym="CFG0_WWD1_CLKSEL" offset="0x8384" width="32" description="">
		<bitfield id="WWD1_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD1_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD1_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD2_CLKSEL" acronym="CFG0_WWD2_CLKSEL" offset="0x8388" width="32" description="">
		<bitfield id="WWD2_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD2_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD2_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD3_CLKSEL" acronym="CFG0_WWD3_CLKSEL" offset="0x838C" width="32" description="">
		<bitfield id="WWD3_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD3_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD3_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD4_CLKSEL" acronym="CFG0_WWD4_CLKSEL" offset="0x8390" width="32" description="">
		<bitfield id="WWD4_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD4_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD4_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD5_CLKSEL" acronym="CFG0_WWD5_CLKSEL" offset="0x8394" width="32" description="">
		<bitfield id="WWD5_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD5_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD5_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD8_CLKSEL" acronym="CFG0_WWD8_CLKSEL" offset="0x83A0" width="32" description="">
		<bitfield id="WWD8_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD8_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD8_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD15_CLKSEL" acronym="CFG0_WWD15_CLKSEL" offset="0x83BC" width="32" description="">
		<bitfield id="WWD15_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD15_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD15_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CLKSEL" acronym="CFG0_SERDES0_CLKSEL" offset="0x8400" width="32" description="">
		<bitfield id="SERDES0_CLKSEL_CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT_SERDES 2'b01 - EXT_REFCLK1 (Pin) 2'b10 - MAIN_PLL2_HSDIV0_CLKOUT 2'b11 - MAIN_PLL0_HSDIV9_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES1_CLKSEL" acronym="CFG0_SERDES1_CLKSEL" offset="0x8410" width="32" description="">
		<bitfield id="SERDES1_CLKSEL_CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT_SERDES 2'b01 - EXT_REFCLK1 (Pin) 2'b10 - MAIN_PLL2_HSDIV0_CLKOUT 2'b11 - MAIN_PLL0_HSDIV9_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN0_CLKSEL" acronym="CFG0_MCAN0_CLKSEL" offset="0x8480" width="32" description="">
		<bitfield id="MCAN0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection Field values (others are reserved): 2'b00 - MAIN_PLL0_HSDIV4_CLKOUT 2'b01 - MCU_EXT_REFCLK0 (Pin) 2'b10 - EXT_REFCLK1 (Pin) 2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN1_CLKSEL" acronym="CFG0_MCAN1_CLKSEL" offset="0x8484" width="32" description="">
		<bitfield id="MCAN1_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection Field values (others are reserved): 2'b00 - MAIN_PLL0_HSDIV4_CLKOUT 2'b01 - MCU_EXT_REFCLK0 (Pin) 2'b10 - EXT_REFCLK1 (Pin) 2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OSPI0_CLKSEL" acronym="CFG0_OSPI0_CLKSEL" offset="0x8500" width="32" description="">
		<bitfield id="OSPI0_CLKSEL_LOOPCLK_SEL" width="1" begin="4" end="4" resetval="0x0" description="OBSPI0 Loopback clock source Field values (others are reserved): 1'b0 - Board Level Loopback 1'b1 - Internal Loopback" range="4" rwaccess="R/W"/> 
		<bitfield id="OSPI0_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="OSPI0 reference clock selection Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV1_CLKOUT 1'b1 - MAIN_PLL1_HSDIV5_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OLDI_PD_CTRL" acronym="CFG0_OLDI_PD_CTRL" offset="0x8700" width="32" description="">
		<bitfield id="OLDI_PD_CTRL_BGOK" width="1" begin="31" end="31" resetval="0x0" description="OLDI Bandgap Reference Status Field values (others are reserved): 1'b0 - BG_NOT_READY 1'b1 - BG_READY" range="31" rwaccess="R"/> 
		<bitfield id="OLDI_PD_CTRL_PD_BG" width="1" begin="8" end="8" resetval="0x1" description="Bandgap Power Down Field values (others are reserved): 1'b0 - BG_ON 1'b1 - BG_OFF" range="8" rwaccess="R/W"/> 
		<bitfield id="OLDI_PD_CTRL_PD_OLDI1" width="1" begin="1" end="1" resetval="0x1" description="Forces OLDI1 LVDS IOs to Power Down Field values (others are reserved): 1'b0 - LVDS_ON 1'b1 - LVDS_OFF" range="1" rwaccess="R/W"/> 
		<bitfield id="OLDI_PD_CTRL_PD_OLDI0" width="1" begin="0" end="0" resetval="0x1" description="Forces OLDI0 LVDS IOs to Power Down Field values (others are reserved): 1'b0 - LVDS_ON 1'b1 - LVDS_OFF" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0" acronym="CFG0_LOCK2_KICK0" offset="0x9008" width="32" description="">
		<bitfield id="LOCK2_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1" acronym="CFG0_LOCK2_KICK1" offset="0x900C" width="32" description="">
		<bitfield id="LOCK2_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0_READONLY" acronym="CFG0_CLAIMREG_P2_R0_READONLY" offset="0x9100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1_READONLY" acronym="CFG0_CLAIMREG_P2_R1_READONLY" offset="0x9104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2_READONLY" acronym="CFG0_CLAIMREG_P2_R2_READONLY" offset="0x9108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3_READONLY" acronym="CFG0_CLAIMREG_P2_R3_READONLY" offset="0x910C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4_READONLY" acronym="CFG0_CLAIMREG_P2_R4_READONLY" offset="0x9110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5_READONLY" acronym="CFG0_CLAIMREG_P2_R5_READONLY" offset="0x9114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6_READONLY" acronym="CFG0_CLAIMREG_P2_R6_READONLY" offset="0x9118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7_READONLY" acronym="CFG0_CLAIMREG_P2_R7_READONLY" offset="0x911C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8_READONLY" acronym="CFG0_CLAIMREG_P2_R8_READONLY" offset="0x9120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9_READONLY" acronym="CFG0_CLAIMREG_P2_R9_READONLY" offset="0x9124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10_READONLY" acronym="CFG0_CLAIMREG_P2_R10_READONLY" offset="0x9128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R11_READONLY" acronym="CFG0_CLAIMREG_P2_R11_READONLY" offset="0x912C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R12_READONLY" acronym="CFG0_CLAIMREG_P2_R12_READONLY" offset="0x9130" width="32" description="">
		<bitfield id="CLAIMREG_P2_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R13_READONLY" acronym="CFG0_CLAIMREG_P2_R13_READONLY" offset="0x9134" width="32" description="">
		<bitfield id="CLAIMREG_P2_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R14_READONLY" acronym="CFG0_CLAIMREG_P2_R14_READONLY" offset="0x9138" width="32" description="">
		<bitfield id="CLAIMREG_P2_R14_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_OBSCLK0_CTRL_PROXY" acronym="CFG0_OBSCLK0_CTRL_PROXY" offset="0xA000" width="32" description="">
		<bitfield id="OBSCLK0_CTRL_OUT_MUX_SEL_PROXY" width="1" begin="24" end="24" resetval="0x0" description="OBSCLK pin output mux selection.   HFOSC0_CLK is a direct output from the HFOSC0 Field values (others are reserved): 1'b0 - CLK_DIV_OUT 1'b1 - HFOSC0_CLK  (clk_sel must be OFF)" range="24" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load divisor value from clk_div field, when the bit is toggled from 0 to 1.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_PROXY" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK0 output divider.  Sets divider to divide by clkdiv + 1.  Divide by 1 to 256 are supported.   After writing to this field, the clk_div_ld field must be toggled." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_SEL_PROXY" width="5" begin="4" end="0" resetval="0x7" description="OBSCLK0 clock source selection. Selects the source of the clock to be divided by the OBSCLK0 divider. Field values (others are reserved): 5'b00000 - MAIN_PLL0_HSDIV0_CLKOUT 5'b00001 - MAIN_PLL1_HSDIV0_CLKOUT 5'b00010 - MAIN_PLL2_HSDIV0_CLKOUT 5'b00011 - MPUSS_CLK_DIV4 5'b00100 - DDRSS_CLK_DIV4 5'b00101 - CLK_12M_RC 5'b00110 - HFOSC0_CLKOUT_32K 5'b00111 - PLLCTRL_OBSCLK 5'b01000 - HFOSC0_CLKOUT 5'b01001 - CLK_32K_RC 5'b01010 - CPSW0_CPTS_GENF0 5'b01011 - CPSW0_CPTS_GENF1 5'b01100 - MCU_PLL0_HSDIV0_CLKOUT 5'b01101 - MAIN_PLL15_HSDIV0_CLKOUT 5'b01110 - MAIN_PLL16_HSDIV0_CLKOUT_DIV8 undefined - undefined 5'b01111 - MAIN_PLL17_HSDIV0_CLKOUT 5'b10000 - MAIN_SYSCLK0 5'b10001 - DEVICE_CLKOUT_32K 5'b10010 - MAIN_PLL5_HSDIV0_CLKOUT_DIV2 5'b10011 - C7XV256_CLK_DIV4 5'b10100 - MAIN_PLL6_HSDIV0_CLKOUT_DIV4 5'b10101 - MAIN_PLL18_HSDIV0_CLKOUT_DIV2 5'b11111 - OFF (Must Select this option when out_mux_sel is set to HFOSC0_CLK)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL_PROXY" acronym="CFG0_CLKOUT_CTRL_PROXY" offset="0xA010" width="32" description="">
		<bitfield id="CLKOUT_CTRL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects CLKOUT clock source Field values (others are reserved): 1'b0 - MAIN_PLL2_HSDIV1_CLKOUT / 5 1'b1 - MAIN_PLL2_HSDIV1_CLKOUT / 10" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL0_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL0_CLKSEL_PROXY" offset="0xA060" width="32" description="">
		<bitfield id="MAIN_PLL0_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL0.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL0_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL0 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL1_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL1_CLKSEL_PROXY" offset="0xA064" width="32" description="">
		<bitfield id="MAIN_PLL1_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL1.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL1_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL1 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL2_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL2_CLKSEL_PROXY" offset="0xA068" width="32" description="">
		<bitfield id="MAIN_PLL2_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL2.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL2_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL2 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL5_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL5_CLKSEL_PROXY" offset="0xA074" width="32" description="">
		<bitfield id="MAIN_PLL5_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL5.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL5_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL5 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL6_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL6_CLKSEL_PROXY" offset="0xA078" width="32" description="">
		<bitfield id="MAIN_PLL6_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL6.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL6_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL6 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL7_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL7_CLKSEL_PROXY" offset="0xA07C" width="32" description="">
		<bitfield id="MAIN_PLL7_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL7.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL7_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL7 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL8_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL8_CLKSEL_PROXY" offset="0xA080" width="32" description="">
		<bitfield id="MAIN_PLL8_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL8.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL8_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL8 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL12_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL12_CLKSEL_PROXY" offset="0xA090" width="32" description="">
		<bitfield id="MAIN_PLL12_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL12.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL12_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL12 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL16_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL16_CLKSEL_PROXY" offset="0xA0A0" width="32" description="">
		<bitfield id="MAIN_PLL16_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL16.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL16_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL16 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL17_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL17_CLKSEL_PROXY" offset="0xA0A4" width="32" description="">
		<bitfield id="MAIN_PLL17_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL17.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL17_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL17 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL18_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL18_CLKSEL_PROXY" offset="0xA0A8" width="32" description="">
		<bitfield id="MAIN_PLL18_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a main_reset_z for MAIN PLL18.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL18_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MAIN warm reset occurs and will keep MAIN PLL18 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE0_CLKSEL_PROXY" acronym="CFG0_PCIE0_CLKSEL_PROXY" offset="0xA120" width="32" description="">
		<bitfield id="PCIE0_CLKSEL_CPTS_CLKSEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the clock source for the PCIE0 Common Platform Time Stamp module Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV6_CLKOUT 3'b001 - MAIN_PLL0_HSDIV6_CLKOUT 3'b010 - CP_GEMAC_CPTS0_RFT_CLK (Pin) undefined - undefined 3'b011 - Reserved 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - EXT_REFCLK1 (Pin) 3'b110 - SERDES1_IP1_LN0_TXMCLK 3'b111 - Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPSW_CLKSEL_PROXY" acronym="CFG0_CPSW_CLKSEL_PROXY" offset="0xA140" width="32" description="">
		<bitfield id="CPSW_CLKSEL_CPTS_CLKSEL_PROXY" width="3" begin="2" end="0" resetval="0x7" description="Selects the clock source for the CPSW Ethernet switch Common Platform Time Stamp module Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV5_CLKOUT 3'b001 - MAIN_PLL0_HSDIV6_CLKOUT 3'b010 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 3'b011 - Reserved 3'b100 - MCU_EXT_REFCLK0 (Pin) 3'b101 - EXT_REFCLK1 (Pin) 3'b110 - SERDES0_IP1_LN0_TXMCLK undefined - undefined 3'b111 - MAIN_SYSCLK0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC0_CLKSEL_PROXY" acronym="CFG0_EMMC0_CLKSEL_PROXY" offset="0xA160" width="32" description="">
		<bitfield id="EMMC0_CLKSEL_EMMCSD_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the functional clock for the MMC Module Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV5_CLKOUT 1'b1 - MAIN_PLL2_HSDIV2_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC1_CLKSEL_PROXY" acronym="CFG0_EMMC1_CLKSEL_PROXY" offset="0xA168" width="32" description="">
		<bitfield id="EMMC1_CLKSEL_EMMCSD_IO_CLKLB_SEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Selects IO Pad Loopback for the MMC Module Field values (others are reserved): 1'b0 - Loopback from Unbonded Pad MMCSD1_CLKLB 1'b1 - Loopback from IO Pin MMCSD1_CLK" range="16" rwaccess="R/W"/> 
		<bitfield id="EMMC1_CLKSEL_EMMCSD_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Selects the functional clock for the MMC Module Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV5_CLKOUT 1'b1 - MAIN_PLL2_HSDIV2_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC2_CLKSEL_PROXY" acronym="CFG0_EMMC2_CLKSEL_PROXY" offset="0xA16C" width="32" description="">
		<bitfield id="EMMC2_CLKSEL_EMMCSD_IO_CLKLB_SEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Selects IO Pad Loopback for the MMC Module Field values (others are reserved): 1'b0 - Loopback from Unbonded Pad MMCSD2_CLKLB 1'b1 - Loopback from IO Pin MMCSD2_CLK" range="16" rwaccess="R/W"/> 
		<bitfield id="EMMC2_CLKSEL_EMMCSD_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Selects the functional clock for the MMC Module Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV5_CLKOUT 1'b1 - MAIN_PLL2_HSDIV2_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPMC_CLKSEL_PROXY" acronym="CFG0_GPMC_CLKSEL_PROXY" offset="0xA180" width="32" description="">
		<bitfield id="GPMC_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the GPMC clock source: Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV3_CLKOUT 1'b1 - MAIN_PLL2_HSDIV7_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER0_CLKSEL_PROXY" acronym="CFG0_TIMER0_CLKSEL_PROXY" offset="0xA1B0" width="32" description="">
		<bitfield id="TIMER0_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CLKSEL_PROXY" acronym="CFG0_TIMER1_CLKSEL_PROXY" offset="0xA1B4" width="32" description="">
		<bitfield id="TIMER1_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER2_CLKSEL_PROXY" acronym="CFG0_TIMER2_CLKSEL_PROXY" offset="0xA1B8" width="32" description="">
		<bitfield id="TIMER2_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CLKSEL_PROXY" acronym="CFG0_TIMER3_CLKSEL_PROXY" offset="0xA1BC" width="32" description="">
		<bitfield id="TIMER3_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER4_CLKSEL_PROXY" acronym="CFG0_TIMER4_CLKSEL_PROXY" offset="0xA1C0" width="32" description="">
		<bitfield id="TIMER4_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CLKSEL_PROXY" acronym="CFG0_TIMER5_CLKSEL_PROXY" offset="0xA1C4" width="32" description="">
		<bitfield id="TIMER5_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER6_CLKSEL_PROXY" acronym="CFG0_TIMER6_CLKSEL_PROXY" offset="0xA1C8" width="32" description="">
		<bitfield id="TIMER6_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CLKSEL_PROXY" acronym="CFG0_TIMER7_CLKSEL_PROXY" offset="0xA1CC" width="32" description="">
		<bitfield id="TIMER7_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 4'b0000 - HFOSC0_CLKOUT 4'b0001 - DEVICE_CLKOUT_32K 4'b0010 - MAIN_PLL0_HSDIV7_CLKOUT 4'b0011 - CLK_12M_RC 4'b0100 - MCU_EXT_REFCLK0 (Pin) 4'b0101 - EXT_REFCLK1 (Pin) 4'b0110 - Reserved 4'b0111 - CP_GEMAC_CPTS0_RFT_CLK (Pin) 4'b1000 - MAIN_PLL1_HSDIV3_CLKOUT 4'b1001 - MAIN_PLL2_HSDIV6_CLKOUT 4'b1010 - CPSW0_CPTS_GENF0 4'b1011 - CPSW0_CPTS_GENF1 4'b1100 - MAIN_PLL5_HSDIV1_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI0_CLKSEL_PROXY" acronym="CFG0_SPI0_CLKSEL_PROXY" offset="0xA200" width="32" description="">
		<bitfield id="SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection  Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI1_CLKSEL_PROXY" acronym="CFG0_SPI1_CLKSEL_PROXY" offset="0xA204" width="32" description="">
		<bitfield id="SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection  Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI2_CLKSEL_PROXY" acronym="CFG0_SPI2_CLKSEL_PROXY" offset="0xA208" width="32" description="">
		<bitfield id="SPI2_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection  Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLK_CTRL_PROXY" acronym="CFG0_USART0_CLK_CTRL_PROXY" offset="0xA240" width="32" description="">
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART0 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLK_CTRL_PROXY" acronym="CFG0_USART1_CLK_CTRL_PROXY" offset="0xA244" width="32" description="">
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART1 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLK_CTRL_PROXY" acronym="CFG0_USART2_CLK_CTRL_PROXY" offset="0xA248" width="32" description="">
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART2 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLK_CTRL_PROXY" acronym="CFG0_USART3_CLK_CTRL_PROXY" offset="0xA24C" width="32" description="">
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART3 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLK_CTRL_PROXY" acronym="CFG0_USART4_CLK_CTRL_PROXY" offset="0xA250" width="32" description="">
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART4 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLK_CTRL_PROXY" acronym="CFG0_USART5_CLK_CTRL_PROXY" offset="0xA254" width="32" description="">
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART5 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLK_CTRL_PROXY" acronym="CFG0_USART6_CLK_CTRL_PROXY" offset="0xA258" width="32" description="">
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the USART6 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1. Field values (others are reserved): 2'b00 - Divide by 1 2'b01 - Divide by 2 2'b10 - Divide by 3 2'b11 - Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLKSEL_PROXY" acronym="CFG0_USART0_CLKSEL_PROXY" offset="0xA280" width="32" description="">
		<bitfield id="USART0_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART0: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART0_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLKSEL_PROXY" acronym="CFG0_USART1_CLKSEL_PROXY" offset="0xA284" width="32" description="">
		<bitfield id="USART1_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART1: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART1_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLKSEL_PROXY" acronym="CFG0_USART2_CLKSEL_PROXY" offset="0xA288" width="32" description="">
		<bitfield id="USART2_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART2: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART2_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLKSEL_PROXY" acronym="CFG0_USART3_CLKSEL_PROXY" offset="0xA28C" width="32" description="">
		<bitfield id="USART3_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART3: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART3_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLKSEL_PROXY" acronym="CFG0_USART4_CLKSEL_PROXY" offset="0xA290" width="32" description="">
		<bitfield id="USART4_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART4: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART4_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLKSEL_PROXY" acronym="CFG0_USART5_CLKSEL_PROXY" offset="0xA294" width="32" description="">
		<bitfield id="USART5_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART5: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART5_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLKSEL_PROXY" acronym="CFG0_USART6_CLKSEL_PROXY" offset="0xA298" width="32" description="">
		<bitfield id="USART6_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for UART6: Field values (others are reserved): 1'b0 - MAIN_PLL1_HSDIV0_CLKOUT  Divider Output (See USART6_CLK_CTRL) 1'b1 - MAIN_PLL1_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_CLKSEL_PROXY" acronym="CFG0_ATL_CLKSEL_PROXY" offset="0xA2B0" width="32" description="">
		<bitfield id="ATL_CLKSEL_PCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the PCLK clock source Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - MAIN_PLL0_HSDIV7_CLKOUT 3'b101 - MCU_EXT_REFCLK0 (Pin) 3'b110 - EXT_REFCLK1 (Pin)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS0_SEL_PROXY" acronym="CFG0_ATL_BWS0_SEL_PROXY" offset="0xA2C0" width="32" description="">
		<bitfield id="ATL_BWS0_SEL_WD_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="BWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS1_SEL_PROXY" acronym="CFG0_ATL_BWS1_SEL_PROXY" offset="0xA2C4" width="32" description="">
		<bitfield id="ATL_BWS1_SEL_WD_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="BWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS2_SEL_PROXY" acronym="CFG0_ATL_BWS2_SEL_PROXY" offset="0xA2C8" width="32" description="">
		<bitfield id="ATL_BWS2_SEL_WD_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="BWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS3_SEL_PROXY" acronym="CFG0_ATL_BWS3_SEL_PROXY" offset="0xA2CC" width="32" description="">
		<bitfield id="ATL_BWS3_SEL_WD_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="BWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS0_SEL_PROXY" acronym="CFG0_ATL_AWS0_SEL_PROXY" offset="0xA2D0" width="32" description="">
		<bitfield id="ATL_AWS0_SEL_WD_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="AWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS1_SEL_PROXY" acronym="CFG0_ATL_AWS1_SEL_PROXY" offset="0xA2D4" width="32" description="">
		<bitfield id="ATL_AWS1_SEL_WD_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="AWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS2_SEL_PROXY" acronym="CFG0_ATL_AWS2_SEL_PROXY" offset="0xA2D8" width="32" description="">
		<bitfield id="ATL_AWS2_SEL_WD_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="AWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS3_SEL_PROXY" acronym="CFG0_ATL_AWS3_SEL_PROXY" offset="0xA2DC" width="32" description="">
		<bitfield id="ATL_AWS3_SEL_WD_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="AWS source signal Field values (others are reserved): 4'b0000 - MCASP0_AFSX_IN 4'b0001 - MCASP1_AFSX_IN 4'b0010 - MCASP2_AFSX_IN 4'b0011 - MCASP3_AFSX_IN 4'b0100 - MCASP4_AFSX_IN 4'b0101 - MCASP0_AFSX_IN 4'b0110 - MCASP1_AFSX_IN 4'b0111 - MCASP2_AFSX_IN 4'b1000 - MCASP3_AFSX_IN 4'b1001 - MCASP4_AFSX_IN 4'b1010 - AUDIO_EXT_REFCLK0_IN 4'b1011 - AUDIO_EXT_REFCLK1_IN 4'b1100 - AUDIO_EXT_REFCLK2_IN" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK0_CTRL_PROXY" acronym="CFG0_AUDIO_REFCLK0_CTRL_PROXY" offset="0xA2E0" width="32" description="">
		<bitfield id="AUDIO_REFCLK0_CTRL_CLKOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 0 output activate  Field values (others are reserved): 1'b0 - INPUT 1'b1 - OUTPUT" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK0_CTRL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Selects the source of AUDIO_REFCLK0 Field values (others are reserved): 4'b0000 - MCASP0_AHCLKR 4'b0001 - MCASP1_AHCLKR 4'b0010 - MCASP2_AHCLKR 4'b0011 - MCASP3_AHCLKR 4'b0100 - MCASP4_AHCLKR 4'b0101 - MCASP0_AHCLKX 4'b0110 - MCASP1_AHCLKX 4'b0111 - MCASP2_AHCLKX 4'b1000 - MCASP3_AHCLKX 4'b1001 - MCASP4_AHCLKX 4'b1010 - ATCLK0 4'b1011 - ATCLK1 4'b1100 - ATCLK2 4'b1101 - ATCLK3 4'b1110 - MAIN_PLL1_HSDIV6_CLKOUT 4'b1111 - MAIN_PLL2_HSDIV8_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK1_CTRL_PROXY" acronym="CFG0_AUDIO_REFCLK1_CTRL_PROXY" offset="0xA2E4" width="32" description="">
		<bitfield id="AUDIO_REFCLK1_CTRL_CLKOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 1 output activate  Field values (others are reserved): 1'b0 - INPUT 1'b1 - OUTPUT" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK1_CTRL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Selects the source of AUDIO_REFCLK1 Field values (others are reserved): 4'b0000 - MCASP0_AHCLKR 4'b0001 - MCASP1_AHCLKR 4'b0010 - MCASP2_AHCLKR 4'b0011 - MCASP3_AHCLKR 4'b0100 - MCASP4_AHCLKR 4'b0101 - MCASP0_AHCLKX 4'b0110 - MCASP1_AHCLKX 4'b0111 - MCASP2_AHCLKX 4'b1000 - MCASP3_AHCLKX 4'b1001 - MCASP4_AHCLKX 4'b1010 - ATCLK0 4'b1011 - ATCLK1 4'b1100 - ATCLK2 4'b1101 - ATCLK3 4'b1110 - MAIN_PLL1_HSDIV6_CLKOUT 4'b1111 - MAIN_PLL2_HSDIV8_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK2_CTRL_PROXY" acronym="CFG0_AUDIO_REFCLK2_CTRL_PROXY" offset="0xA2E8" width="32" description="">
		<bitfield id="AUDIO_REFCLK2_CTRL_CLKOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 2 output activate  Field values (others are reserved): 1'b0 - INPUT 1'b1 - OUTPUT" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK2_CTRL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Selects the source of AUDIO_REFCLK2 Field values (others are reserved): 4'b0000 - MCASP0_AHCLKR 4'b0001 - MCASP1_AHCLKR 4'b0010 - MCASP2_AHCLKR 4'b0011 - MCASP3_AHCLKR 4'b0100 - MCASP4_AHCLKR 4'b0101 - MCASP0_AHCLKX 4'b0110 - MCASP1_AHCLKX 4'b0111 - MCASP2_AHCLKX 4'b1000 - MCASP3_AHCLKX 4'b1001 - MCASP4_AHCLKX 4'b1010 - ATCLK0 4'b1011 - ATCLK1 4'b1100 - ATCLK2 4'b1101 - ATCLK3 4'b1110 - MAIN_PLL1_HSDIV6_CLKOUT 4'b1111 - MAIN_PLL2_HSDIV8_CLKOUT" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPI0_CLK_CTRL_PROXY" acronym="CFG0_DPI0_CLK_CTRL_PROXY" offset="0xA300" width="32" description="">
		<bitfield id="DPI0_CLK_CTRL_SYNC_CLK_INVDIS_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Clock edge select for DPI0 HSYNC and VSYNC outputs.  Value must match the programmed value of the DSS POL_FREQ.RF bitfield.8 Note that this value should be opposite of the programmed value of DSS POL_FREQ[16] RF. Field values (others are reserved): 1'b0 - FALLING 1'b1 - RISING" range="9" rwaccess="R/W"/> 
		<bitfield id="DPI0_CLK_CTRL_DATA_CLK_INVDIS_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Clock edge select for DPI0 DATA and DE outputs Value must match the programmed value of the DSS POL_FREQ.IPC bitfield.0 Field values (others are reserved): 1'b0 - FALLING 1'b1 - RISING" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY0_CLKSEL_PROXY" acronym="CFG0_DPHY0_CLKSEL_PROXY" offset="0xA310" width="32" description="">
		<bitfield id="DPHY0_CLKSEL_REF_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DPHY reference clock source  Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT_SERDES 1'b1 - MAIN_PLL0_HSDIV9_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS0_DISPC0_CLKSEL_PROXY" acronym="CFG0_DSS0_DISPC0_CLKSEL_PROXY" offset="0xA320" width="32" description="">
		<bitfield id="DSS0_DISPC0_CLKSEL_DPI1_PCLK_PROXY" width="1" begin="1" end="1" resetval="0x0" description="DPI pixel Clock Source - DSS0_DISPC0_VP1 Field values (others are reserved): 1'b0 - MAIN_PLL17_HSDIV0_CLKOUT 1'b1 - VOUT0_EXTPCLKIN" range="1" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS1_DISPC0_CLKSEL_PROXY" acronym="CFG0_DSS1_DISPC0_CLKSEL_PROXY" offset="0xA324" width="32" description="">
		<bitfield id="DSS1_DISPC0_CLKSEL_DPI1_PLLSEL_PROXY" width="1" begin="18" end="18" resetval="0x0" description="When dpi1_pclk selection is PLL, Selects specific PLL Field values (others are reserved): 1'b0 - MAIN_PLL18_HSDIV0_CLKOUT 1'b1 - MAIN_PLL17_HSDIV0_CLKOUT" range="18" rwaccess="R/W"/> 
		<bitfield id="DSS1_DISPC0_CLKSEL_DPI0_PLLSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="When dpi0_pclk selection is PLL, Selects specific PLL Field values (others are reserved): 1'b0 - MAIN_PLL18_HSDIV0_CLKOUT 1'b1 - MAIN_PLL17_HSDIV0_CLKOUT" range="16" rwaccess="R/W"/> 
		<bitfield id="DSS1_DISPC0_CLKSEL_DPI1_PCLK_PROXY" width="1" begin="1" end="1" resetval="0x0" description="DPI pixel Clock Source - DSS1_DISPC0_VP1 Field values (others are reserved): 1'b0 - PLL (Selected by dpi1_pllsel) 1'b1 - VOUT0_EXTPCLKIN" range="1" rwaccess="R/W"/> 
		<bitfield id="DSS1_DISPC0_CLKSEL_DPI0_PCLK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DPI pixel Clock Source - DSS1_DISPC0_VP0 Field values (others are reserved): 1'b0 - PLL (Selected by dpi0_pllsel) 1'b1 - VOUT0_EXTPCLKIN" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OLDI1_CLKSEL_PROXY" acronym="CFG0_OLDI1_CLKSEL_PROXY" offset="0xA328" width="32" description="">
		<bitfield id="OLDI1_CLKSEL_CLKSEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the input (PLL) clock for OLDI1 Field values (others are reserved): 1'b0 - MAIN_PLL16_HSDIV0_CLKOUT 1'b1 - MAIN_PLL18_HSDIV0_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP0_CLKSEL_PROXY" acronym="CFG0_MCASP0_CLKSEL_PROXY" offset="0xA330" width="32" description="">
		<bitfield id="MCASP0_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_CLKSEL_PROXY" acronym="CFG0_MCASP1_CLKSEL_PROXY" offset="0xA334" width="32" description="">
		<bitfield id="MCASP1_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_CLKSEL_PROXY" acronym="CFG0_MCASP2_CLKSEL_PROXY" offset="0xA338" width="32" description="">
		<bitfield id="MCASP2_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_CLKSEL_PROXY" acronym="CFG0_MCASP3_CLKSEL_PROXY" offset="0xA33C" width="32" description="">
		<bitfield id="MCASP3_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_CLKSEL_PROXY" acronym="CFG0_MCASP4_CLKSEL_PROXY" offset="0xA340" width="32" description="">
		<bitfield id="MCASP4_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the AUXCLK input source for McASP0 Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b100 - ATCLK0 3'b101 - ATCLK1 3'b110 - ATCLK2 3'b111 - ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP0_AHCLKSEL_PROXY" acronym="CFG0_MCASP0_AHCLKSEL_PROXY" offset="0xA350" width="32" description="">
		<bitfield id="MCASP0_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP0 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP0_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP0 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_AHCLKSEL_PROXY" acronym="CFG0_MCASP1_AHCLKSEL_PROXY" offset="0xA354" width="32" description="">
		<bitfield id="MCASP1_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP1 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP1_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP1 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_AHCLKSEL_PROXY" acronym="CFG0_MCASP2_AHCLKSEL_PROXY" offset="0xA358" width="32" description="">
		<bitfield id="MCASP2_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP2 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP2_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP2 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_AHCLKSEL_PROXY" acronym="CFG0_MCASP3_AHCLKSEL_PROXY" offset="0xA35C" width="32" description="">
		<bitfield id="MCASP3_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP3 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP3_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP3 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_AHCLKSEL_PROXY" acronym="CFG0_MCASP4_AHCLKSEL_PROXY" offset="0xA360" width="32" description="">
		<bitfield id="MCASP4_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP4 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP4_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP4 Field values (others are reserved): 4'b0000 - EXT_REFCLK1 (Pin) 4'b0001 - HFOSC0_CLKOUT 4'b0010 - AUDIO_EXT_REFCLK0 (Pin) 4'b0011 - AUDIO_EXT_REFCLK1 (Pin) 4'b0100 - AUDIO_EXT_REFCLK2 (Pin) 4'b0101 - ATCLK0 4'b0110 - ATCLK1 4'b0111 - ATCLK2 4'b1000 - ATCLK3" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD0_CLKSEL_PROXY" acronym="CFG0_WWD0_CLKSEL_PROXY" offset="0xA380" width="32" description="">
		<bitfield id="WWD0_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD1_CLKSEL_PROXY" acronym="CFG0_WWD1_CLKSEL_PROXY" offset="0xA384" width="32" description="">
		<bitfield id="WWD1_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD1_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD1_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD2_CLKSEL_PROXY" acronym="CFG0_WWD2_CLKSEL_PROXY" offset="0xA388" width="32" description="">
		<bitfield id="WWD2_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD2_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD2_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD3_CLKSEL_PROXY" acronym="CFG0_WWD3_CLKSEL_PROXY" offset="0xA38C" width="32" description="">
		<bitfield id="WWD3_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD3_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD3_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD4_CLKSEL_PROXY" acronym="CFG0_WWD4_CLKSEL_PROXY" offset="0xA390" width="32" description="">
		<bitfield id="WWD4_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD4_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD4_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD5_CLKSEL_PROXY" acronym="CFG0_WWD5_CLKSEL_PROXY" offset="0xA394" width="32" description="">
		<bitfield id="WWD5_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD5_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD5_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD8_CLKSEL_PROXY" acronym="CFG0_WWD8_CLKSEL_PROXY" offset="0xA3A0" width="32" description="">
		<bitfield id="WWD8_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD8_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD8_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD15_CLKSEL_PROXY" acronym="CFG0_WWD15_CLKSEL_PROXY" offset="0xA3BC" width="32" description="">
		<bitfield id="WWD15_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD15_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="WWD15_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CLKSEL_PROXY" acronym="CFG0_SERDES0_CLKSEL_PROXY" offset="0xA400" width="32" description="">
		<bitfield id="SERDES0_CLKSEL_CORE_REFCLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT_SERDES 2'b01 - EXT_REFCLK1 (Pin) 2'b10 - MAIN_PLL2_HSDIV0_CLKOUT 2'b11 - MAIN_PLL0_HSDIV9_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES1_CLKSEL_PROXY" acronym="CFG0_SERDES1_CLKSEL_PROXY" offset="0xA410" width="32" description="">
		<bitfield id="SERDES1_CLKSEL_CORE_REFCLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT_SERDES 2'b01 - EXT_REFCLK1 (Pin) 2'b10 - MAIN_PLL2_HSDIV0_CLKOUT 2'b11 - MAIN_PLL0_HSDIV9_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN0_CLKSEL_PROXY" acronym="CFG0_MCAN0_CLKSEL_PROXY" offset="0xA480" width="32" description="">
		<bitfield id="MCAN0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection Field values (others are reserved): 2'b00 - MAIN_PLL0_HSDIV4_CLKOUT 2'b01 - MCU_EXT_REFCLK0 (Pin) 2'b10 - EXT_REFCLK1 (Pin) 2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN1_CLKSEL_PROXY" acronym="CFG0_MCAN1_CLKSEL_PROXY" offset="0xA484" width="32" description="">
		<bitfield id="MCAN1_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection Field values (others are reserved): 2'b00 - MAIN_PLL0_HSDIV4_CLKOUT 2'b01 - MCU_EXT_REFCLK0 (Pin) 2'b10 - EXT_REFCLK1 (Pin) 2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OSPI0_CLKSEL_PROXY" acronym="CFG0_OSPI0_CLKSEL_PROXY" offset="0xA500" width="32" description="">
		<bitfield id="OSPI0_CLKSEL_LOOPCLK_SEL_PROXY" width="1" begin="4" end="4" resetval="0x0" description="OBSPI0 Loopback clock source Field values (others are reserved): 1'b0 - Board Level Loopback 1'b1 - Internal Loopback" range="4" rwaccess="R/W"/> 
		<bitfield id="OSPI0_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="OSPI0 reference clock selection Field values (others are reserved): 1'b0 - MAIN_PLL0_HSDIV1_CLKOUT 1'b1 - MAIN_PLL1_HSDIV5_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OLDI_PD_CTRL_PROXY" acronym="CFG0_OLDI_PD_CTRL_PROXY" offset="0xA700" width="32" description="">
		<bitfield id="OLDI_PD_CTRL_BGOK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="OLDI Bandgap Reference Status Field values (others are reserved): 1'b0 - BG_NOT_READY 1'b1 - BG_READY" range="31" rwaccess="R"/> 
		<bitfield id="OLDI_PD_CTRL_PD_BG_PROXY" width="1" begin="8" end="8" resetval="0x1" description="Bandgap Power Down Field values (others are reserved): 1'b0 - BG_ON 1'b1 - BG_OFF" range="8" rwaccess="R/W"/> 
		<bitfield id="OLDI_PD_CTRL_PD_OLDI1_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Forces OLDI1 LVDS IOs to Power Down Field values (others are reserved): 1'b0 - LVDS_ON 1'b1 - LVDS_OFF" range="1" rwaccess="R/W"/> 
		<bitfield id="OLDI_PD_CTRL_PD_OLDI0_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Forces OLDI0 LVDS IOs to Power Down Field values (others are reserved): 1'b0 - LVDS_ON 1'b1 - LVDS_OFF" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0_PROXY" acronym="CFG0_LOCK2_KICK0_PROXY" offset="0xB008" width="32" description="">
		<bitfield id="LOCK2_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1_PROXY" acronym="CFG0_LOCK2_KICK1_PROXY" offset="0xB00C" width="32" description="">
		<bitfield id="LOCK2_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0" acronym="CFG0_CLAIMREG_P2_R0" offset="0xB100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1" acronym="CFG0_CLAIMREG_P2_R1" offset="0xB104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2" acronym="CFG0_CLAIMREG_P2_R2" offset="0xB108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3" acronym="CFG0_CLAIMREG_P2_R3" offset="0xB10C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4" acronym="CFG0_CLAIMREG_P2_R4" offset="0xB110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5" acronym="CFG0_CLAIMREG_P2_R5" offset="0xB114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6" acronym="CFG0_CLAIMREG_P2_R6" offset="0xB118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7" acronym="CFG0_CLAIMREG_P2_R7" offset="0xB11C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8" acronym="CFG0_CLAIMREG_P2_R8" offset="0xB120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9" acronym="CFG0_CLAIMREG_P2_R9" offset="0xB124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10" acronym="CFG0_CLAIMREG_P2_R10" offset="0xB128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R11" acronym="CFG0_CLAIMREG_P2_R11" offset="0xB12C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R12" acronym="CFG0_CLAIMREG_P2_R12" offset="0xB130" width="32" description="">
		<bitfield id="CLAIMREG_P2_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R13" acronym="CFG0_CLAIMREG_P2_R13" offset="0xB134" width="32" description="">
		<bitfield id="CLAIMREG_P2_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R14" acronym="CFG0_CLAIMREG_P2_R14" offset="0xB138" width="32" description="">
		<bitfield id="CLAIMREG_P2_R14" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_PLL_TEST_CLKSEL" acronym="CFG0_MAIN_PLL_TEST_CLKSEL" offset="0x10500" width="32" description="">
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL18" width="1" begin="18" end="18" resetval="0x0" description="Selects the alternate clock source for MAIN PLL18 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL17" width="1" begin="17" end="17" resetval="0x0" description="Selects the alternate clock source for MAIN PLL17 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL16" width="1" begin="16" end="16" resetval="0x0" description="Selects the alternate clock source for MAIN PLL16 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL12" width="1" begin="12" end="12" resetval="0x0" description="Selects the alternate clock source for MAIN PLL12 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="12" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL8" width="1" begin="8" end="8" resetval="0x0" description="Selects the alternate clock source for MAIN PLL8 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL7" width="1" begin="7" end="7" resetval="0x0" description="Selects the alternate clock source for MAIN PLL7 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="7" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL6" width="1" begin="6" end="6" resetval="0x0" description="Selects the alternate clock source for MAIN PLL6 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="6" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL5" width="1" begin="5" end="5" resetval="0x0" description="Selects the alternate clock source for MAIN PLL5 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="5" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL2" width="1" begin="2" end="2" resetval="0x0" description="Selects the alternate clock source for MAIN PLL2 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL1" width="1" begin="1" end="1" resetval="0x0" description="Selects the alternate clock source for MAIN PLL1 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="1" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL0" width="1" begin="0" end="0" resetval="0x0" description="Selects the alternate clock source for MAIN PLL0 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0" acronym="CFG0_LOCK4_KICK0" offset="0x11008" width="32" description="">
		<bitfield id="LOCK4_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1" acronym="CFG0_LOCK4_KICK1" offset="0x1100C" width="32" description="">
		<bitfield id="LOCK4_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0_READONLY" acronym="CFG0_CLAIMREG_P4_R0_READONLY" offset="0x11100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1_READONLY" acronym="CFG0_CLAIMREG_P4_R1_READONLY" offset="0x11104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2_READONLY" acronym="CFG0_CLAIMREG_P4_R2_READONLY" offset="0x11108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3_READONLY" acronym="CFG0_CLAIMREG_P4_R3_READONLY" offset="0x1110C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4_READONLY" acronym="CFG0_CLAIMREG_P4_R4_READONLY" offset="0x11110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5_READONLY" acronym="CFG0_CLAIMREG_P4_R5_READONLY" offset="0x11114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6_READONLY" acronym="CFG0_CLAIMREG_P4_R6_READONLY" offset="0x11118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7_READONLY" acronym="CFG0_CLAIMREG_P4_R7_READONLY" offset="0x1111C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8_READONLY" acronym="CFG0_CLAIMREG_P4_R8_READONLY" offset="0x11120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9_READONLY" acronym="CFG0_CLAIMREG_P4_R9_READONLY" offset="0x11124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10_READONLY" acronym="CFG0_CLAIMREG_P4_R10_READONLY" offset="0x11128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_PLL_TEST_CLKSEL_PROXY" acronym="CFG0_MAIN_PLL_TEST_CLKSEL_PROXY" offset="0x12500" width="32" description="">
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL18_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Selects the alternate clock source for MAIN PLL18 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="18" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL17_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Selects the alternate clock source for MAIN PLL17 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="17" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL16_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Selects the alternate clock source for MAIN PLL16 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="16" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL12_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Selects the alternate clock source for MAIN PLL12 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="12" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL8_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Selects the alternate clock source for MAIN PLL8 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="8" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL7_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Selects the alternate clock source for MAIN PLL7 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="7" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL6_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Selects the alternate clock source for MAIN PLL6 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="6" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL5_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Selects the alternate clock source for MAIN PLL5 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="5" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Selects the alternate clock source for MAIN PLL2 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="2" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Selects the alternate clock source for MAIN PLL1 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="1" rwaccess="R/W"/> 
		<bitfield id="MAIN_PLL_TEST_CLKSEL_CLK_SEL_PLL0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the alternate clock source for MAIN PLL0 Field values (others are reserved): 1'b0 - HFOSC0_CLKOUT 1'b1 - EXT_REFCLK1 (Pin)" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0_PROXY" acronym="CFG0_LOCK4_KICK0_PROXY" offset="0x13008" width="32" description="">
		<bitfield id="LOCK4_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1_PROXY" acronym="CFG0_LOCK4_KICK1_PROXY" offset="0x1300C" width="32" description="">
		<bitfield id="LOCK4_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0" acronym="CFG0_CLAIMREG_P4_R0" offset="0x13100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1" acronym="CFG0_CLAIMREG_P4_R1" offset="0x13104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2" acronym="CFG0_CLAIMREG_P4_R2" offset="0x13108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3" acronym="CFG0_CLAIMREG_P4_R3" offset="0x1310C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4" acronym="CFG0_CLAIMREG_P4_R4" offset="0x13110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5" acronym="CFG0_CLAIMREG_P4_R5" offset="0x13114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6" acronym="CFG0_CLAIMREG_P4_R6" offset="0x13118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7" acronym="CFG0_CLAIMREG_P4_R7" offset="0x1311C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8" acronym="CFG0_CLAIMREG_P4_R8" offset="0x13120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9" acronym="CFG0_CLAIMREG_P4_R9" offset="0x13124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10" acronym="CFG0_CLAIMREG_P4_R10" offset="0x13128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK0" acronym="CFG0_LOCK6_KICK0" offset="0x19008" width="32" description="">
		<bitfield id="LOCK6_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1" acronym="CFG0_LOCK6_KICK1" offset="0x1900C" width="32" description="">
		<bitfield id="LOCK6_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0_READONLY" acronym="CFG0_CLAIMREG_P6_R0_READONLY" offset="0x19100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1_READONLY" acronym="CFG0_CLAIMREG_P6_R1_READONLY" offset="0x19104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2_READONLY" acronym="CFG0_CLAIMREG_P6_R2_READONLY" offset="0x19108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3_READONLY" acronym="CFG0_CLAIMREG_P6_R3_READONLY" offset="0x1910C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4_READONLY" acronym="CFG0_CLAIMREG_P6_R4_READONLY" offset="0x19110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5_READONLY" acronym="CFG0_CLAIMREG_P6_R5_READONLY" offset="0x19114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6_READONLY" acronym="CFG0_CLAIMREG_P6_R6_READONLY" offset="0x19118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R7_READONLY" acronym="CFG0_CLAIMREG_P6_R7_READONLY" offset="0x1911C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R8_READONLY" acronym="CFG0_CLAIMREG_P6_R8_READONLY" offset="0x19120" width="32" description="">
		<bitfield id="CLAIMREG_P6_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK6_KICK0_PROXY" acronym="CFG0_LOCK6_KICK0_PROXY" offset="0x1B008" width="32" description="">
		<bitfield id="LOCK6_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1_PROXY" acronym="CFG0_LOCK6_KICK1_PROXY" offset="0x1B00C" width="32" description="">
		<bitfield id="LOCK6_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0" acronym="CFG0_CLAIMREG_P6_R0" offset="0x1B100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1" acronym="CFG0_CLAIMREG_P6_R1" offset="0x1B104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2" acronym="CFG0_CLAIMREG_P6_R2" offset="0x1B108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3" acronym="CFG0_CLAIMREG_P6_R3" offset="0x1B10C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4" acronym="CFG0_CLAIMREG_P6_R4" offset="0x1B110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5" acronym="CFG0_CLAIMREG_P6_R5" offset="0x1B114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6" acronym="CFG0_CLAIMREG_P6_R6" offset="0x1B118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R7" acronym="CFG0_CLAIMREG_P6_R7" offset="0x1B11C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R8" acronym="CFG0_CLAIMREG_P6_R8" offset="0x1B120" width="32" description="">
		<bitfield id="CLAIMREG_P6_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>