Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 17 20:06:24 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_stopwatch_timing_summary_routed.rpt -pb test_stopwatch_timing_summary_routed.pb -rpx test_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : test_stopwatch
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  131         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (132)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (300)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (132)
--------------------------
 There are 130 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTN0_ff1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTN0_ff2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (300)
--------------------------------------------------
 There are 300 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  308          inf        0.000                      0                  308           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           308 Endpoints
Min Delay           308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIGIT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 4.337ns (55.185%)  route 3.522ns (44.815%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  DIGIT_reg[1]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIGIT_reg[1]/Q
                         net (fo=7, routed)           1.018     1.474    mdl1/Q[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I3_O)        0.146     1.620 r  mdl1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.503     4.124    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.735     7.859 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.859    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIGIT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.760ns  (logic 4.336ns (55.878%)  route 3.424ns (44.122%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE                         0.000     0.000 r  DIGIT_reg[0]/C
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIGIT_reg[0]/Q
                         net (fo=7, routed)           0.964     1.420    mdl1/Q[0]
    SLICE_X42Y33         LUT4 (Prop_lut4_I3_O)        0.150     1.570 r  mdl1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.460     4.030    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.730     7.760 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.760    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIGIT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 4.200ns (57.209%)  route 3.141ns (42.791%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  DIGIT_reg[1]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DIGIT_reg[1]/Q
                         net (fo=7, routed)           1.018     1.474    mdl1/Q[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.598 r  mdl1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.123     3.721    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     7.341 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.341    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIGIT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 4.192ns (57.726%)  route 3.070ns (42.274%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  DIGIT_reg[1]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIGIT_reg[1]/Q
                         net (fo=7, routed)           1.010     1.466    mdl1/Q[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.590 r  mdl1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060     3.650    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     7.262 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.262    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIGIT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.470ns (62.573%)  route 2.673ns (37.427%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE                         0.000     0.000 r  DIGIT_reg[1]/C
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIGIT_reg[1]/Q
                         net (fo=7, routed)           1.010     1.466    mdl1/Q[1]
    SLICE_X42Y34         LUT4 (Prop_lut4_I2_O)        0.152     1.618 r  mdl1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663     3.281    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.862     7.143 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.143    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIGIT_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 4.229ns (59.553%)  route 2.873ns (40.447%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  DIGIT_reg[3]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DIGIT_reg[3]/Q
                         net (fo=7, routed)           0.965     1.483    mdl1/Q[3]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.607 r  mdl1/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.907     3.515    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     7.102 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.102    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIGIT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.850ns  (logic 4.220ns (61.611%)  route 2.630ns (38.389%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE                         0.000     0.000 r  DIGIT_reg[0]/C
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIGIT_reg[0]/Q
                         net (fo=7, routed)           0.964     1.420    mdl1/Q[0]
    SLICE_X42Y33         LUT4 (Prop_lut4_I2_O)        0.124     1.544 r  mdl1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666     3.210    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     6.850 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.850    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mdl2/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.302ns  (logic 4.249ns (67.417%)  route 2.054ns (32.583%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  mdl2/enable_reg/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  mdl2/enable_reg/Q
                         net (fo=8, routed)           2.054     2.532    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.771     6.302 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.302    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seccount_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 1.601ns (26.452%)  route 4.452ns (73.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=5, routed)           3.066     4.543    RST_IBUF
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.667 r  seccount[5]_i_1/O
                         net (fo=33, routed)          1.386     6.053    seccount[5]_i_1_n_0
    SLICE_X39Y35         FDRE                                         r  seccount_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seccount_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 1.601ns (26.452%)  route 4.452ns (73.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=5, routed)           3.066     4.543    RST_IBUF
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.667 r  seccount[5]_i_1/O
                         net (fo=33, routed)          1.386     6.053    seccount[5]_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  seccount_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 store_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGIT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  store_1_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  store_1_reg[2]/Q
                         net (fo=1, routed)           0.053     0.194    mdl2/DIGIT_reg[3][2]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.239 r  mdl2/DIGIT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.239    mdl2_n_2
    SLICE_X41Y33         FDRE                                         r  DIGIT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seccount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tdocument_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.888%)  route 0.139ns (52.112%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE                         0.000     0.000 r  seccount_reg[5]/C
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seccount_reg[5]/Q
                         net (fo=13, routed)          0.139     0.267    seccount[5]
    SLICE_X39Y34         FDRE                                         r  Tdocument_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 store_10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIGIT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  store_10_reg[0]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  store_10_reg[0]/Q
                         net (fo=1, routed)           0.086     0.227    mdl2/Q[0]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.272 r  mdl2/DIGIT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    mdl2_n_4
    SLICE_X41Y33         FDRE                                         r  DIGIT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tdocument_reg[2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tdocument_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE                         0.000     0.000 r  Tdocument_reg[2][1]/C
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Tdocument_reg[2][1]/Q
                         net (fo=3, routed)           0.099     0.240    Tdocument_reg[2][1]
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.045     0.285 r  Tdocument[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.285    Tdocument[1][1]_i_1_n_0
    SLICE_X38Y31         FDRE                                         r  Tdocument_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tdocument_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tdocument_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE                         0.000     0.000 r  Tdocument_reg[1][2]/C
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Tdocument_reg[1][2]/Q
                         net (fo=3, routed)           0.109     0.250    Tdocument_reg[1][2]
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.295 r  Tdocument[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    Tdocument[0][2]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  Tdocument_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tdocument_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tdocument_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE                         0.000     0.000 r  Tdocument_reg[3][0]/C
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Tdocument_reg[3][0]/Q
                         net (fo=3, routed)           0.115     0.256    Tdocument_reg[3][0]
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.045     0.301 r  Tdocument[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.301    Tdocument[2][0]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  Tdocument_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seccount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tdocument_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.901%)  route 0.173ns (55.099%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE                         0.000     0.000 r  seccount_reg[0]/C
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seccount_reg[0]/Q
                         net (fo=13, routed)          0.173     0.314    seccount[0]
    SLICE_X39Y34         FDRE                                         r  Tdocument_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tdocument_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            store_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.409%)  route 0.132ns (41.591%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE                         0.000     0.000 r  Tdocument_reg[0][0]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Tdocument_reg[0][0]/Q
                         net (fo=2, routed)           0.132     0.273    Tdocument_reg[0][0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  store_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.318    store_1[0]_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  store_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tdocument_reg[2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Tdocument_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.520%)  route 0.115ns (35.480%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE                         0.000     0.000 r  Tdocument_reg[2][0]/C
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Tdocument_reg[2][0]/Q
                         net (fo=3, routed)           0.115     0.279    Tdocument_reg[2][0]
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.324 r  Tdocument[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Tdocument[1][0]_i_1_n_0
    SLICE_X36Y33         FDRE                                         r  Tdocument_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clear_cnt2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.182%)  route 0.145ns (43.818%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  clear_cnt2_reg[1]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clear_cnt2_reg[1]/Q
                         net (fo=4, routed)           0.145     0.286    clear_cnt2_reg_n_0_[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  clear_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    clear_cnt2[0]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  clear_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------





