// Seed: 1687859681
module module_0 (
    input tri1 module_0,
    output tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    input wand id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    output tri1 id_8,
    output wand id_9,
    input wand id_10,
    output uwire id_11,
    input wire id_12,
    input wand id_13,
    input tri0 id_14,
    output wand id_15,
    input tri1 id_16
);
  wire id_18;
  wire id_19;
  assign id_11 = id_4;
  wire id_20;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input wire id_5
    , id_17,
    output wire id_6,
    input supply1 id_7,
    input wor id_8,
    output wand id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wand id_12,
    output supply0 id_13,
    output wire id_14,
    output tri0 id_15
);
  wire id_18;
  module_0(
      id_4,
      id_9,
      id_6,
      id_14,
      id_2,
      id_3,
      id_4,
      id_13,
      id_6,
      id_0,
      id_5,
      id_15,
      id_8,
      id_12,
      id_10,
      id_0,
      id_3
  );
endmodule
