
*** Running vivado
    with args -log design_1_mailbox_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mailbox_0_1.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_mailbox_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1392.004 ; gain = 119.180
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mailbox_0_1
Command: synth_design -top design_1_mailbox_0_1 -part xczu1cg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28400
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2339.801 ; gain = 403.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mailbox_0_1' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/synth/design_1_mailbox_0_1.vhd:104]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter C_ENABLE_BUS_ERROR bound to: 0 - type: integer 
	Parameter C_S0_AXI_BASEADDR bound to: 32'b10100000000000010000000000000000 
	Parameter C_S0_AXI_HIGHADDR bound to: 32'b10100000000000011111111111111111 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_BASEADDR bound to: 32'b10100000000000100000000000000000 
	Parameter C_S1_AXI_HIGHADDR bound to: 32'b10100000000000101111111111111111 
	Parameter C_S1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ASYNC_INTERRUPTS bound to: 1 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_INTERCONNECT_PORT_0 bound to: 2 - type: integer 
	Parameter C_INTERCONNECT_PORT_1 bound to: 2 - type: integer 
	Parameter C_MAILBOX_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mailbox' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2720' bound to instance 'U0' of component 'mailbox' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/synth/design_1_mailbox_0_1.vhd:256]
INFO: [Synth 8-638] synthesizing module 'mailbox' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2842]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_ENABLE_BUS_ERROR bound to: 0 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ASYNC_INTERRUPTS bound to: 1 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 32'b10100000000000010000000000000000 
	Parameter C_S_AXI_HIGHADDR bound to: 32'b10100000000000011111111111111111 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'if_decode' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:1992' bound to instance 'Bus0_If' of component 'if_decode' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:3229]
INFO: [Synth 8-638] synthesizing module 'if_decode' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2064]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000111111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 16 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000101000000000000100000000000000000000000000000000000000000000000010100000000000010000000000110111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_lite_ipif' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2868' bound to instance 'AXI4_If' of component 'axi_lite_ipif' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2278]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'if_decode' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2064]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_ENABLE_BUS_ERROR bound to: 0 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ASYNC_INTERRUPTS bound to: 1 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 32'b10100000000000100000000000000000 
	Parameter C_S_AXI_HIGHADDR bound to: 32'b10100000000000101111111111111111 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'if_decode' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:1992' bound to instance 'Bus1_If' of component 'if_decode' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:3346]
INFO: [Synth 8-638] synthesizing module 'if_decode__parameterized1' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2064]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000111111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 16 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000101000000000001000000000000000000000000000000000000000000000000010100000000000100000000000110111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_lite_ipif' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2868' bound to instance 'AXI4_If' of component 'axi_lite_ipif' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2278]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'if_decode__parameterized1' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2064]
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_FSL_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fsl_v20' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:1710' bound to instance 'fsl_0_to_1' of component 'fsl_v20' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:3461]
INFO: [Synth 8-638] synthesizing module 'fsl_v20' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:1750]
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter WordSize bound to: 32 - type: integer 
	Parameter MemSize bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Sync_FIFO' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:645' bound to instance 'Sync_FIFO_I1' of component 'Sync_FIFO' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:1828]
INFO: [Synth 8-638] synthesizing module 'Sync_FIFO' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:666]
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:101' bound to instance 'FSL_FIFO' of component 'SRL_FIFO' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:916]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:122]
INFO: [Synth 8-113] binding component instance 'FDRE_I1' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:148]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:192]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:200]
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:206]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:192]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:200]
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:206]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:192]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:200]
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:206]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:200]
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:206]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'Sync_FIFO' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:666]
INFO: [Synth 8-256] done synthesizing module 'fsl_v20' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:1750]
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_FSL_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fsl_v20' declared at 'c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:1710' bound to instance 'fsl_1_to_0' of component 'fsl_v20' [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:3504]
INFO: [Synth 8-256] done synthesizing module 'mailbox' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2842]
INFO: [Synth 8-256] done synthesizing module 'design_1_mailbox_0_1' (0#1) [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/synth/design_1_mailbox_0_1.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element fsl_s_reset_count_reg was removed.  [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2542]
WARNING: [Synth 8-6014] Unused sequential element fsl_m_reset_count_reg was removed.  [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2543]
WARNING: [Synth 8-6014] Unused sequential element fsl_s_reset_count_reg was removed.  [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2542]
WARNING: [Synth 8-6014] Unused sequential element fsl_m_reset_count_reg was removed.  [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ipshared/0248/hdl/mailbox_v2_1_vh_rfs.vhd:2543]
WARNING: [Synth 8-7129] Port FSL_M_Clk in module fsl_v20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FSL_M_Control in module fsl_v20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FSL_S_Clk in module fsl_v20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[5] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[10] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[11] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[31] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[30] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[29] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[28] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[27] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[26] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[25] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[24] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[23] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[22] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[21] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[20] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[19] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[18] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[17] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[16] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[15] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[14] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[13] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FSL_S_Control in module if_decode__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[5] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[10] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[11] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[31] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[30] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[29] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[28] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[27] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[26] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[25] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[24] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[23] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[22] in module slave_attachment is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2444.102 ; gain = 508.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2462.020 ; gain = 526.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2462.020 ; gain = 526.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2474.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/design_1_mailbox_0_1_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2576.973 ; gain = 0.039
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/design_1_mailbox_0_1_ooc.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/design_1_mailbox_0_1_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_mailbox_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_mailbox_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/design_1_mailbox_0_1.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.gen/sources_1/bd/design_1/ip/design_1_mailbox_0_1/design_1_mailbox_0_1.xdc] for cell 'U0'
Parsing XDC File [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mailbox_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mailbox_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2576.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  MUXCY_L => MUXCY: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2576.973 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2576.973 ; gain = 641.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2576.973 ; gain = 641.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mailbox_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2576.973 ; gain = 641.066
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 2576.973 ; gain = 641.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 46    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:12 . Memory (MB): peak = 2576.973 ; gain = 641.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:27 . Memory (MB): peak = 2576.973 ; gain = 641.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:32 . Memory (MB): peak = 2619.852 ; gain = 683.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:32 . Memory (MB): peak = 2622.949 ; gain = 687.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 2622.949 ; gain = 687.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 2622.949 ; gain = 687.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 2622.949 ; gain = 687.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 2622.949 ; gain = 687.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 2622.949 ; gain = 687.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 2622.949 ; gain = 687.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     3|
|2     |LUT2    |    30|
|3     |LUT3    |    29|
|4     |LUT4    |    50|
|5     |LUT5    |    42|
|6     |LUT6    |   108|
|7     |MUXCY_L |     6|
|8     |SRL16E  |    64|
|9     |XORCY   |     8|
|10    |FDRE    |   199|
|11    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 2622.949 ; gain = 687.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:31 . Memory (MB): peak = 2622.949 ; gain = 572.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:43 . Memory (MB): peak = 2622.949 ; gain = 687.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2622.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (CARRY4) => CARRY8: 2 instances

Synth Design complete, checksum: 9c7c1386
INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:02:01 . Memory (MB): peak = 2642.316 ; gain = 1174.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mailbox_0_1_synth_1/design_1_mailbox_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mailbox_0_1, cache-ID = 1befb38b1168c6f8
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/TAlars/Documents/vivado_projects_tests/vipix/multi_proc/multi_proc/multi_proc.runs/design_1_mailbox_0_1_synth_1/design_1_mailbox_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mailbox_0_1_utilization_synth.rpt -pb design_1_mailbox_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 24 19:14:38 2024...
