Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri May 11 16:59:01 2018
| Host         : Andys-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_pwm_timing_summary_routed.rpt -rpx main_pwm_timing_summary_routed.rpx
| Design       : main_pwm
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CLK_reg/C (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: Clock1000Hz/out_clock_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[13]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[14]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[15]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Counter16/count_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PWM_FSM/State_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PWM_FSM/State_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.646        0.000                      0                  128        0.030        0.000                      0                  128        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.646        0.000                      0                  128        0.030        0.000                      0                  128        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.818ns  (logic 0.494ns (17.512%)  route 2.325ns (82.488%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.325     7.762    CLK_FSM/CLK100MHZ_IBUF
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.056     7.818 f  CLK_FSM/CLK_i_1/O
                         net (fo=1, routed)           0.000     7.818    p_0_in
    SLICE_X48Y97         FDRE                                         f  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567    11.486    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  CLK_reg/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.451    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.013    11.464    CLK_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.632ns (20.230%)  route 2.492ns (79.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.664     7.305    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  Clock5Hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  Clock5Hz/count_reg[10]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.632ns (20.230%)  route 2.492ns (79.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.664     7.305    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  Clock5Hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  Clock5Hz/count_reg[11]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.632ns (20.230%)  route 2.492ns (79.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.664     7.305    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  Clock5Hz/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  Clock5Hz/count_reg[12]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.632ns (20.230%)  route 2.492ns (79.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.664     7.305    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  Clock5Hz/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  Clock5Hz/count_reg[9]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y96         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.632ns (20.897%)  route 2.392ns (79.103%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.564     7.205    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  Clock5Hz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  Clock5Hz/count_reg[13]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y97         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.632ns (20.897%)  route 2.392ns (79.103%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.564     7.205    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  Clock5Hz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  Clock5Hz/count_reg[14]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y97         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.632ns (20.897%)  route 2.392ns (79.103%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.564     7.205    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  Clock5Hz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  Clock5Hz/count_reg[15]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y97         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.632ns (20.897%)  route 2.392ns (79.103%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.564     7.205    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  Clock5Hz/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  Clock5Hz/count_reg[16]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y97         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.632ns (21.243%)  route 2.343ns (78.757%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 13.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  Clock5Hz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  Clock5Hz/count_reg[22]/Q
                         net (fo=2, routed)           0.622     5.144    Clock5Hz/count_reg_n_0_[22]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.097     5.241 f  Clock5Hz/count[0]_i_4__0/O
                         net (fo=1, routed)           0.705     5.945    Clock5Hz/count[0]_i_4__0_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.097     6.042 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.501     6.544    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.097     6.641 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.515     7.156    Clock5Hz/count[24]_i_1_n_0
    SLICE_X49Y94         FDRE                                         r  Clock5Hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.145    13.923    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  Clock5Hz/count_reg[1]/C
                         clock pessimism              0.232    14.155    
                         clock uncertainty           -0.035    14.119    
    SLICE_X49Y94         FDRE (Setup_fdre_C_R)       -0.314    13.805    Clock5Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  6.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.341ns (30.436%)  route 3.065ns (69.564%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.065     4.327    CLK_FSM/CLK100MHZ_IBUF
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.078     4.405 r  CLK_FSM/CLK_i_1/O
                         net (fo=1, routed)           0.000     4.405    p_0_in
    SLICE_X48Y97         FDRE                                         r  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.250     4.181    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  CLK_reg/C
                         clock pessimism              0.000     4.181    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.195     4.376    CLK_reg
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/out_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.231ns (48.255%)  route 0.248ns (51.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  Clock100Hz/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Clock100Hz/count_reg[5]/Q
                         net (fo=4, routed)           0.200     1.827    Clock100Hz/count_reg_n_0_[5]
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.872 f  Clock100Hz/out_clock_i_2__0/O
                         net (fo=1, routed)           0.048     1.920    Clock100Hz/out_clock_i_2__0_n_0
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.965 r  Clock100Hz/out_clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.965    Clock100Hz/out_clock_i_1__0_n_0
    SLICE_X49Y100        FDRE                                         r  Clock100Hz/out_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  Clock100Hz/out_clock_reg/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092     1.843    Clock100Hz/out_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.329ns (56.695%)  route 0.251ns (43.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.480    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  Clock100Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.251     1.860    Clock100Hz/count_reg_n_0_[0]
    SLICE_X48Y98         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.201     2.061 r  Clock100Hz/count0_carry/O[0]
                         net (fo=1, routed)           0.000     2.061    Clock100Hz/count0_carry_n_7
    SLICE_X48Y98         FDRE                                         r  Clock100Hz/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.838     2.003    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  Clock100Hz/count_reg[1]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.105     1.862    Clock100Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.355ns (61.526%)  route 0.222ns (38.474%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  Clock100Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Clock100Hz/count_reg[8]/Q
                         net (fo=5, routed)           0.221     1.849    Clock100Hz/count_reg_n_0_[8]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  Clock100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    Clock100Hz/count0_carry__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.063 r  Clock100Hz/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.063    Clock100Hz/count0_carry__1_n_7
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[9]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Clock100Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.075%)  route 0.172ns (54.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_reg/Q
                         net (fo=17, routed)          0.172     1.799    CLK
    SLICE_X42Y98         FDRE                                         r  JA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.839     2.004    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y98         FDRE                                         r  JA_reg[1]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.059     1.583    JA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.366ns (62.246%)  route 0.222ns (37.754%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  Clock100Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Clock100Hz/count_reg[8]/Q
                         net (fo=5, routed)           0.221     1.849    Clock100Hz/count_reg_n_0_[8]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  Clock100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    Clock100Hz/count0_carry__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.074 r  Clock100Hz/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.074    Clock100Hz/count0_carry__1_n_5
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[11]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Clock100Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.349ns (58.137%)  route 0.251ns (41.863%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.480    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  Clock100Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.251     1.860    Clock100Hz/count_reg_n_0_[0]
    SLICE_X48Y98         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.221     2.081 r  Clock100Hz/count0_carry/O[2]
                         net (fo=1, routed)           0.000     2.081    Clock100Hz/count0_carry_n_5
    SLICE_X48Y98         FDRE                                         r  Clock100Hz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.838     2.003    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  Clock100Hz/count_reg[3]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.105     1.862    Clock100Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.357ns (58.688%)  route 0.251ns (41.312%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.480    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  Clock100Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.251     1.860    Clock100Hz/count_reg_n_0_[0]
    SLICE_X48Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.229     2.089 r  Clock100Hz/count0_carry/O[1]
                         net (fo=1, routed)           0.000     2.089    Clock100Hz/count0_carry_n_6
    SLICE_X48Y98         FDRE                                         r  Clock100Hz/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.838     2.003    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  Clock100Hz/count_reg[2]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.105     1.862    Clock100Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.371ns (59.617%)  route 0.251ns (40.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.480    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  Clock100Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.251     1.860    Clock100Hz/count_reg_n_0_[0]
    SLICE_X48Y98         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.243     2.103 r  Clock100Hz/count0_carry/O[3]
                         net (fo=1, routed)           0.000     2.103    Clock100Hz/count0_carry_n_4
    SLICE_X48Y98         FDRE                                         r  Clock100Hz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.838     2.003    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  Clock100Hz/count_reg[4]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.105     1.862    Clock100Hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.391ns (63.786%)  route 0.222ns (36.214%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  Clock100Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Clock100Hz/count_reg[8]/Q
                         net (fo=5, routed)           0.221     1.849    Clock100Hz/count_reg_n_0_[8]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  Clock100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.009    Clock100Hz/count0_carry__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.099 r  Clock100Hz/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.099    Clock100Hz/count0_carry__1_n_6
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  Clock100Hz/count_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Clock100Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    Clock1000Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    Clock1000Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    Clock1000Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    Clock1000Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    Clock1000Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    Clock1000Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    Clock1000Hz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    Clock1000Hz/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    Clock1000Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    Clock1000Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    Clock1000Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    Clock1000Hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    Clock1000Hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    Clock1000Hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    Clock1000Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    Clock1000Hz/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Clock100Hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Clock100Hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Clock100Hz/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    Clock1000Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    Clock1000Hz/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    Clock1000Hz/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    Clock1000Hz/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y92    Clock1000Hz/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    Clock1000Hz/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    Clock1000Hz/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    Clock1000Hz/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    Clock1000Hz/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y93    Clock1000Hz/out_clock_reg/C



