#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c8e620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c984e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c80470 .functor NOT 1, L_0x1cd2fc0, C4<0>, C4<0>, C4<0>;
L_0x1cd2cd0 .functor XOR 2, L_0x1cd2ae0, L_0x1cd2c30, C4<00>, C4<00>;
L_0x1cd2eb0 .functor XOR 2, L_0x1cd2cd0, L_0x1cd2de0, C4<00>, C4<00>;
v0x1cd0820_0 .net *"_ivl_10", 1 0, L_0x1cd2de0;  1 drivers
v0x1cd0920_0 .net *"_ivl_12", 1 0, L_0x1cd2eb0;  1 drivers
v0x1cd0a00_0 .net *"_ivl_2", 1 0, L_0x1cd2a20;  1 drivers
v0x1cd0ac0_0 .net *"_ivl_4", 1 0, L_0x1cd2ae0;  1 drivers
v0x1cd0ba0_0 .net *"_ivl_6", 1 0, L_0x1cd2c30;  1 drivers
v0x1cd0cd0_0 .net *"_ivl_8", 1 0, L_0x1cd2cd0;  1 drivers
v0x1cd0db0_0 .net "a", 0 0, v0x1ccf4a0_0;  1 drivers
v0x1cd0e50_0 .net "b", 0 0, v0x1ccf540_0;  1 drivers
v0x1cd0ef0_0 .net "c", 0 0, v0x1ccf5e0_0;  1 drivers
v0x1cd1020_0 .var "clk", 0 0;
v0x1cd10c0_0 .net "d", 0 0, v0x1ccf720_0;  1 drivers
v0x1cd1160_0 .net "out_pos_dut", 0 0, v0x1cd0290_0;  1 drivers
v0x1cd1200_0 .net "out_pos_ref", 0 0, L_0x1cd2870;  1 drivers
v0x1cd12a0_0 .net "out_sop_dut", 0 0, v0x1cd0380_0;  1 drivers
v0x1cd1340_0 .net "out_sop_ref", 0 0, L_0x1ca9930;  1 drivers
v0x1cd1410_0 .var/2u "stats1", 223 0;
v0x1cd14b0_0 .var/2u "strobe", 0 0;
v0x1cd1660_0 .net "tb_match", 0 0, L_0x1cd2fc0;  1 drivers
v0x1cd1730_0 .net "tb_mismatch", 0 0, L_0x1c80470;  1 drivers
v0x1cd17d0_0 .net "wavedrom_enable", 0 0, v0x1ccf9f0_0;  1 drivers
v0x1cd18a0_0 .net "wavedrom_title", 511 0, v0x1ccfa90_0;  1 drivers
L_0x1cd2a20 .concat [ 1 1 0 0], L_0x1cd2870, L_0x1ca9930;
L_0x1cd2ae0 .concat [ 1 1 0 0], L_0x1cd2870, L_0x1ca9930;
L_0x1cd2c30 .concat [ 1 1 0 0], v0x1cd0290_0, v0x1cd0380_0;
L_0x1cd2de0 .concat [ 1 1 0 0], L_0x1cd2870, L_0x1ca9930;
L_0x1cd2fc0 .cmp/eeq 2, L_0x1cd2a20, L_0x1cd2eb0;
S_0x1c98670 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c984e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c80850 .functor AND 1, v0x1ccf5e0_0, v0x1ccf720_0, C4<1>, C4<1>;
L_0x1c80c30 .functor NOT 1, v0x1ccf4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c81010 .functor NOT 1, v0x1ccf540_0, C4<0>, C4<0>, C4<0>;
L_0x1c81290 .functor AND 1, L_0x1c80c30, L_0x1c81010, C4<1>, C4<1>;
L_0x1c991c0 .functor AND 1, L_0x1c81290, v0x1ccf5e0_0, C4<1>, C4<1>;
L_0x1ca9930 .functor OR 1, L_0x1c80850, L_0x1c991c0, C4<0>, C4<0>;
L_0x1cd1cf0 .functor NOT 1, v0x1ccf540_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1d60 .functor OR 1, L_0x1cd1cf0, v0x1ccf720_0, C4<0>, C4<0>;
L_0x1cd1e70 .functor AND 1, v0x1ccf5e0_0, L_0x1cd1d60, C4<1>, C4<1>;
L_0x1cd1f30 .functor NOT 1, v0x1ccf4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd2000 .functor OR 1, L_0x1cd1f30, v0x1ccf540_0, C4<0>, C4<0>;
L_0x1cd2070 .functor AND 1, L_0x1cd1e70, L_0x1cd2000, C4<1>, C4<1>;
L_0x1cd21f0 .functor NOT 1, v0x1ccf540_0, C4<0>, C4<0>, C4<0>;
L_0x1cd2260 .functor OR 1, L_0x1cd21f0, v0x1ccf720_0, C4<0>, C4<0>;
L_0x1cd2180 .functor AND 1, v0x1ccf5e0_0, L_0x1cd2260, C4<1>, C4<1>;
L_0x1cd23f0 .functor NOT 1, v0x1ccf4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd24f0 .functor OR 1, L_0x1cd23f0, v0x1ccf720_0, C4<0>, C4<0>;
L_0x1cd25b0 .functor AND 1, L_0x1cd2180, L_0x1cd24f0, C4<1>, C4<1>;
L_0x1cd2760 .functor XNOR 1, L_0x1cd2070, L_0x1cd25b0, C4<0>, C4<0>;
v0x1c7fda0_0 .net *"_ivl_0", 0 0, L_0x1c80850;  1 drivers
v0x1c801a0_0 .net *"_ivl_12", 0 0, L_0x1cd1cf0;  1 drivers
v0x1c80580_0 .net *"_ivl_14", 0 0, L_0x1cd1d60;  1 drivers
v0x1c80960_0 .net *"_ivl_16", 0 0, L_0x1cd1e70;  1 drivers
v0x1c80d40_0 .net *"_ivl_18", 0 0, L_0x1cd1f30;  1 drivers
v0x1c81120_0 .net *"_ivl_2", 0 0, L_0x1c80c30;  1 drivers
v0x1c813a0_0 .net *"_ivl_20", 0 0, L_0x1cd2000;  1 drivers
v0x1ccda10_0 .net *"_ivl_24", 0 0, L_0x1cd21f0;  1 drivers
v0x1ccdaf0_0 .net *"_ivl_26", 0 0, L_0x1cd2260;  1 drivers
v0x1ccdbd0_0 .net *"_ivl_28", 0 0, L_0x1cd2180;  1 drivers
v0x1ccdcb0_0 .net *"_ivl_30", 0 0, L_0x1cd23f0;  1 drivers
v0x1ccdd90_0 .net *"_ivl_32", 0 0, L_0x1cd24f0;  1 drivers
v0x1ccde70_0 .net *"_ivl_36", 0 0, L_0x1cd2760;  1 drivers
L_0x7fd9cd22a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ccdf30_0 .net *"_ivl_38", 0 0, L_0x7fd9cd22a018;  1 drivers
v0x1cce010_0 .net *"_ivl_4", 0 0, L_0x1c81010;  1 drivers
v0x1cce0f0_0 .net *"_ivl_6", 0 0, L_0x1c81290;  1 drivers
v0x1cce1d0_0 .net *"_ivl_8", 0 0, L_0x1c991c0;  1 drivers
v0x1cce2b0_0 .net "a", 0 0, v0x1ccf4a0_0;  alias, 1 drivers
v0x1cce370_0 .net "b", 0 0, v0x1ccf540_0;  alias, 1 drivers
v0x1cce430_0 .net "c", 0 0, v0x1ccf5e0_0;  alias, 1 drivers
v0x1cce4f0_0 .net "d", 0 0, v0x1ccf720_0;  alias, 1 drivers
v0x1cce5b0_0 .net "out_pos", 0 0, L_0x1cd2870;  alias, 1 drivers
v0x1cce670_0 .net "out_sop", 0 0, L_0x1ca9930;  alias, 1 drivers
v0x1cce730_0 .net "pos0", 0 0, L_0x1cd2070;  1 drivers
v0x1cce7f0_0 .net "pos1", 0 0, L_0x1cd25b0;  1 drivers
L_0x1cd2870 .functor MUXZ 1, L_0x7fd9cd22a018, L_0x1cd2070, L_0x1cd2760, C4<>;
S_0x1cce970 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c984e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ccf4a0_0 .var "a", 0 0;
v0x1ccf540_0 .var "b", 0 0;
v0x1ccf5e0_0 .var "c", 0 0;
v0x1ccf680_0 .net "clk", 0 0, v0x1cd1020_0;  1 drivers
v0x1ccf720_0 .var "d", 0 0;
v0x1ccf810_0 .var/2u "fail", 0 0;
v0x1ccf8b0_0 .var/2u "fail1", 0 0;
v0x1ccf950_0 .net "tb_match", 0 0, L_0x1cd2fc0;  alias, 1 drivers
v0x1ccf9f0_0 .var "wavedrom_enable", 0 0;
v0x1ccfa90_0 .var "wavedrom_title", 511 0;
E_0x1c8cd40/0 .event negedge, v0x1ccf680_0;
E_0x1c8cd40/1 .event posedge, v0x1ccf680_0;
E_0x1c8cd40 .event/or E_0x1c8cd40/0, E_0x1c8cd40/1;
S_0x1cceca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1cce970;
 .timescale -12 -12;
v0x1cceee0_0 .var/2s "i", 31 0;
E_0x1c8cbe0 .event posedge, v0x1ccf680_0;
S_0x1ccefe0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1cce970;
 .timescale -12 -12;
v0x1ccf1e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ccf2c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1cce970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ccfc70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c984e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x1ccfe90_0 .net "a", 0 0, v0x1ccf4a0_0;  alias, 1 drivers
v0x1ccffa0_0 .net "b", 0 0, v0x1ccf540_0;  alias, 1 drivers
v0x1cd00b0_0 .net "c", 0 0, v0x1ccf5e0_0;  alias, 1 drivers
v0x1cd01a0_0 .net "d", 0 0, v0x1ccf720_0;  alias, 1 drivers
v0x1cd0290_0 .var "out_pos", 0 0;
v0x1cd0380_0 .var "out_sop", 0 0;
v0x1cd0420_0 .var "pos", 1 0;
E_0x1cafde0/0 .event anyedge, v0x1cce430_0, v0x1cce370_0, v0x1cce4f0_0, v0x1cce2b0_0;
E_0x1cafde0/1 .event anyedge, v0x1cd0420_0;
E_0x1cafde0 .event/or E_0x1cafde0/0, E_0x1cafde0/1;
E_0x1cb0100 .event anyedge, v0x1cce430_0, v0x1cce4f0_0, v0x1cce2b0_0, v0x1cce370_0;
S_0x1cd0600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c984e0;
 .timescale -12 -12;
E_0x1c759f0 .event anyedge, v0x1cd14b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd14b0_0;
    %nor/r;
    %assign/vec4 v0x1cd14b0_0, 0;
    %wait E_0x1c759f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cce970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ccf810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ccf8b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cce970;
T_4 ;
    %wait E_0x1c8cd40;
    %load/vec4 v0x1ccf950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ccf810_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cce970;
T_5 ;
    %wait E_0x1c8cbe0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %wait E_0x1c8cbe0;
    %load/vec4 v0x1ccf810_0;
    %store/vec4 v0x1ccf8b0_0, 0, 1;
    %fork t_1, S_0x1cceca0;
    %jmp t_0;
    .scope S_0x1cceca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cceee0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1cceee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c8cbe0;
    %load/vec4 v0x1cceee0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cceee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cceee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1cce970;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c8cd40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ccf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ccf540_0, 0;
    %assign/vec4 v0x1ccf4a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ccf810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ccf8b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ccfc70;
T_6 ;
    %wait E_0x1cb0100;
    %load/vec4 v0x1cd00b0_0;
    %load/vec4 v0x1cd01a0_0;
    %and;
    %load/vec4 v0x1ccfe90_0;
    %inv;
    %load/vec4 v0x1ccffa0_0;
    %inv;
    %and;
    %load/vec4 v0x1cd00b0_0;
    %and;
    %or;
    %store/vec4 v0x1cd0380_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1ccfc70;
T_7 ;
    %wait E_0x1cafde0;
    %load/vec4 v0x1cd00b0_0;
    %load/vec4 v0x1ccffa0_0;
    %inv;
    %load/vec4 v0x1cd01a0_0;
    %or;
    %and;
    %load/vec4 v0x1ccfe90_0;
    %inv;
    %load/vec4 v0x1ccffa0_0;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0420_0, 4, 1;
    %load/vec4 v0x1ccfe90_0;
    %inv;
    %load/vec4 v0x1cd01a0_0;
    %and;
    %load/vec4 v0x1cd00b0_0;
    %load/vec4 v0x1ccfe90_0;
    %inv;
    %load/vec4 v0x1ccffa0_0;
    %or;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0420_0, 4, 1;
    %load/vec4 v0x1cd0420_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1cd0420_0;
    %parti/s 1, 1, 2;
    %cmp/e;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x1cd0420_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x1cd0290_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1cd0290_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1c984e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd1020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd14b0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1c984e0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd1020_0;
    %inv;
    %store/vec4 v0x1cd1020_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1c984e0;
T_10 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ccf680_0, v0x1cd1730_0, v0x1cd0db0_0, v0x1cd0e50_0, v0x1cd0ef0_0, v0x1cd10c0_0, v0x1cd1340_0, v0x1cd12a0_0, v0x1cd1200_0, v0x1cd1160_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1c984e0;
T_11 ;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1c984e0;
T_12 ;
    %wait E_0x1c8cd40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd1410_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1410_0, 4, 32;
    %load/vec4 v0x1cd1660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1410_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd1410_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1410_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1cd1340_0;
    %load/vec4 v0x1cd1340_0;
    %load/vec4 v0x1cd12a0_0;
    %xor;
    %load/vec4 v0x1cd1340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1410_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1410_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1cd1200_0;
    %load/vec4 v0x1cd1200_0;
    %load/vec4 v0x1cd1160_0;
    %xor;
    %load/vec4 v0x1cd1200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1410_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1cd1410_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd1410_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter6/response0/top_module.sv";
