

================================================================
== Vitis HLS Report for 'A_IO_L2_in'
================================================================
* Date:           Thu Sep 12 16:26:59 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.193 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     1771|    33645|  8.855 us|  0.168 ms|  1771|  33645|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_trans_fu_142  |A_IO_L2_in_intra_trans  |        1|      515|  5.000 ns|  2.575 us|    1|  515|       no|
        |grp_A_IO_L2_in_inter_trans_fu_152  |A_IO_L2_in_inter_trans  |       25|       25|  0.125 us|  0.125 us|   25|   25|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_173_1     |     1768|    33128|  442 ~ 8282|          -|          -|     4|        no|
        | + VITIS_LOOP_174_2    |      440|     8280|  110 ~ 2070|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_175_3  |      108|     2068|    27 ~ 517|          -|          -|     4|        no|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       63|      543|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      218|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|       95|      833|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |grp_A_IO_L2_in_inter_trans_fu_152  |A_IO_L2_in_inter_trans  |        0|   0|  28|  239|    0|
    |grp_A_IO_L2_in_intra_trans_fu_142  |A_IO_L2_in_intra_trans  |        0|   0|  35|  304|    0|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |Total                              |                        |        0|   0|  63|  543|    0|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_U  |A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W  |        8|  0|   0|    0|     8|  512|     1|         4096|
    |local_A_pong_U  |A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W  |        8|  0|   0|    0|     8|  512|     1|         4096|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                          |       16|  0|   0|    0|    16| 1024|     2|         8192|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |c0_8_fu_175_p2                   |         +|   0|  0|  10|           3|           1|
    |c1_4_fu_187_p2                   |         +|   0|  0|  10|           3|           1|
    |c2_7_fu_203_p2                   |         +|   0|  0|  10|           3|           1|
    |icmp_ln173_fu_169_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln174_fu_181_p2             |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln175_fu_197_p2             |      icmp|   0|  0|  12|           3|           4|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |arb_fu_209_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  72|          21|          19|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  37|          7|    1|          7|
    |ap_done                                           |   9|          2|    1|          2|
    |arb_4_reg_119                                     |   9|          2|    1|          2|
    |c0_fu_56                                          |   9|          2|    3|          6|
    |c1_reg_95                                         |   9|          2|    3|          6|
    |c2_reg_131                                        |   9|          2|    3|          6|
    |fifo_A_A_IO_L2_in_0_read                          |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_1_write                         |   9|          2|    1|          2|
    |fifo_A_PE_0_0_write                               |   9|          2|    1|          2|
    |grp_A_IO_L2_in_intra_trans_fu_142_intra_trans_en  |  14|          3|    1|          3|
    |grp_A_IO_L2_in_intra_trans_fu_142_local_A_q0      |  14|          3|  512|       1536|
    |intra_trans_en_7_reg_82                           |   9|          2|    1|          2|
    |intra_trans_en_8_reg_106                          |   9|          2|    1|          2|
    |local_A_ping_ce0                                  |   9|          2|    1|          2|
    |local_A_ping_ce1                                  |   9|          2|    1|          2|
    |local_A_ping_we1                                  |   9|          2|    1|          2|
    |local_A_pong_ce0                                  |   9|          2|    1|          2|
    |local_A_pong_ce1                                  |   9|          2|    1|          2|
    |local_A_pong_we1                                  |   9|          2|    1|          2|
    |real_start                                        |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 218|         47|  537|       1592|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  6|   0|    6|          0|
    |ap_done_reg                                     |  1|   0|    1|          0|
    |arb_4_reg_119                                   |  1|   0|    1|          0|
    |c0_8_reg_225                                    |  3|   0|    3|          0|
    |c0_fu_56                                        |  3|   0|    3|          0|
    |c1_4_reg_233                                    |  3|   0|    3|          0|
    |c1_reg_95                                       |  3|   0|    3|          0|
    |c2_7_reg_241                                    |  3|   0|    3|          0|
    |c2_reg_131                                      |  3|   0|    3|          0|
    |grp_A_IO_L2_in_inter_trans_fu_152_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_intra_trans_fu_142_ap_start_reg  |  1|   0|    1|          0|
    |intra_trans_en_7_reg_82                         |  1|   0|    1|          0|
    |intra_trans_en_8_reg_106                        |  1|   0|    1|          0|
    |intra_trans_en_reg_68                           |  1|   0|    1|          0|
    |start_once_reg                                  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 32|   0|   32|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|           A_IO_L2_in|  return value|
|fifo_A_A_IO_L2_in_0_dout            |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_num_data_valid  |   in|    2|     ap_fifo|  fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_fifo_cap        |   in|    2|     ap_fifo|  fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_empty_n         |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_read            |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_1_din             |  out|  512|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_full_n          |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_write           |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_PE_0_0_din                   |  out|   64|     ap_fifo|        fifo_A_PE_0_0|       pointer|
|fifo_A_PE_0_0_num_data_valid        |   in|    2|     ap_fifo|        fifo_A_PE_0_0|       pointer|
|fifo_A_PE_0_0_fifo_cap              |   in|    2|     ap_fifo|        fifo_A_PE_0_0|       pointer|
|fifo_A_PE_0_0_full_n                |   in|    1|     ap_fifo|        fifo_A_PE_0_0|       pointer|
|fifo_A_PE_0_0_write                 |  out|    1|     ap_fifo|        fifo_A_PE_0_0|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

