Hazim Abdel-Shafi , Jonathan Hall , Sarita V. Adve , Vikram S. Adve, An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.204, February 01-05, 1997
Manuel E. Acacio , José González , José M. García , José Duato, Owner prediction for accelerating cache-to-cache transfer misses in a cc-NUMA architecture, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-12, November 16, 2002, Baltimore, Maryland
Manuel E. Acacio , José González , José M. García , José Duato, The Use of Prediction for Accelerating Upgrade Misses in cc-NUMA Multiprocessors, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.155-164, September 22-25, 2002
Ehsan Atoofian and Amirali Baniasadi. 2007. A power-aware prediction-based cache coherence protocol for chip multiprocessors. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS'07). 1--8.
Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]
CACTI. 2013. An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. http://www.hpl.hp.com/research/cacti/.
Liqun Cheng , John B. Carter , Donglai Dai, An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.328-339, February 10-14, 2007[doi>10.1109/HPCA.2007.346210]
Liqun Cheng , Naveen Muralimanohar , Karthik Ramani , Rajeev Balasubramonian , John B. Carter, Interconnect-Aware Coherence Protocols for Chip Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.339-351, June 17-21, 2006[doi>10.1109/ISCA.2006.23]
Socrates Demetriades , Sangyeun Cho, Predicting Coherence Communication by Tracking Synchronization Points at Run Time, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.351-362, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.40]
David L. Dill, The Murphi Verification System, Proceedings of the 8th International Conference on Computer Aided Verification, p.390-393, August 03, 1996
Noel Eisley , Li-Shiuan Peh , Li Shang, In-Network Cache Coherence, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.321-332, December 09-13, 2006[doi>10.1109/MICRO.2006.27]
Natalie D. Enright Jerger , Li-Shiuan Peh , Mikko H. Lipasti, Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.35-46, November 08-12, 2008[doi>10.1109/MICRO.2008.4771777]
Hemayet Hossain , Sandhya Dwarkadas , Michael C. Huang, Improving support for locality and fine-grain sharing in chip multiprocessors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454138]
Libo Huang , Zhiying Wang , Nong Xiao, An optimized multicore cache coherence design for exploiting communication locality, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206797]
Libo Huang , Zhiying Wang , Nong Xiao, VBON: Toward efficient on-chip networks via hierarchical virtual bus, Microprocessors & Microsystems, v.37 n.8, p.915-928, November, 2013[doi>10.1016/j.micpro.2012.06.013]
Jaehyuk Huh , Changkyu Kim , Hazim Shafi , Lixin Zhang , Doug Burger , Stephen W. Keckler, A NUCA substrate for flexible CMP cache sharing, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088154]
Ravi Iyer , Laxmi Narayan Bhuyan, Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.152, January 09-12, 1999
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Stefanos Kaxiras , James R. Goodman, Improving CC-NUMA Performance Using Instruction-Based Prediction, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.161, January 09-12, 1999
Stefanos Kaxiras , Georgios Keramidas, SARC Coherence: Scaling Directory Cache Coherence in Performance and Power, IEEE Micro, v.30 n.5, p.54-65, September 2010[doi>10.1109/MM.2010.82]
Stefanos Kaxiras and Cliff Young. 2000. Coherence communication prediction in shared-memory multiprocessors. In Proceedings of the 6<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'00). 156.
Abdullah Kayi , Tarek El-Ghazawi, An adaptive cache coherence protocol for chip multiprocessors, Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies, June 19-19, 2010, Saint-Malo, France[doi>10.1145/1882453.1882458]
David A. Koufaty , Xiangfeng Chen , David K. Poulsen , Josep Torrellas, Data Forwarding in Scalable Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.7 n.12, p.1250-1264, December 1996[doi>10.1109/71.553274]
George Kurian , Omer Khan , Srinivas Devadas, The locality-aware adaptive cache coherence protocol, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485967]
J. Kuskin , D. Ofelt , M. Heinrich , J. Heinlein , R. Simoni , K. Gharachorloo , J. Chapin , D. Nakahira , J. Baxter , M. Horowitz , A. Gupta , M. Rosenblum , J. Hennessy, The Stanford FLASH multiprocessor, Proceedings of the 21st annual international symposium on Computer architecture, p.302-313, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192056]
An-Chow Lai , Babak Falsafi, Memory sharing predictor: the key to a speculative coherent DSM, Proceedings of the 26th annual international symposium on Computer architecture, p.172-183, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300994]
James Laudon , Daniel Lenoski, The SGI Origin: a ccNUMA highly scalable server, Proceedings of the 24th annual international symposium on Computer architecture, p.241-251, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264206]
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992[doi>10.1109/2.121510]
Sean Leventhal and Manoj Franklin. 2006. Perceptron based consumer prediction in shared-memory multiprocessors. In Proceedings of the International Conference on Computer Design (ICCD'06). 148--154.
Mario Lodde, Antoni Roca, and Jose Flich. 2013. Built-in fast gather control network for efficient support of coherence protocols. IET Comput. Digit. Techniques 7, 2.
Tom Lovett , Russell Clapp, STiNG: a CC-NUMA computer system for the commercial marketplace, Proceedings of the 23rd annual international symposium on Computer architecture, p.308-317, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.233006]
Milo M. K. Martin , Pacia J. Harper , Daniel J. Sorin , Mark D. Hill , David A. Wood, Using destination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859642]
Maged M. Michael , Ashwini K. Nanda, Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.142, January 09-12, 1999
Shubhendu S. Mukherjee , Mark D. Hill, Using prediction to accelerate coherence protocols, Proceedings of the 25th annual international symposium on Computer architecture, p.179-190, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279386]
S. Palacharla , R. E. Kessler, Evaluating stream buffers as a secondary cache replacement, Proceedings of the 21st annual international symposium on Computer architecture, p.24-33, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192014]
Alberto Ros, Manuel E. Acacio, and Jose M. Garcia. 2008. DiCo-CMP: Efficient cache coherency in tiled CMP architectures. In Proceedings of the IEEE Symposium on Parallel and Distributed Processing (IPDPS'08). 1--11.
Robert Stets, Sandhya Dwarkadas, Leonidas I. Kontothanassis, Umit Rencuzogullari, and Michael L. Scott. 2000. The effect of network total order, broadcast, and remote-write capability on network-based shared memory computing. In Proceedings of the 6<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'00). IEEE Computer Society, 265--276.
Thomas F. Wenisch , Stephen Somogyi , Nikolaos Hardavellas , Jangwoo Kim , Chris Gniady , Anastassia Ailamaki , Babak Falsafi, Store-Ordered Streaming of Shared Memory, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.75-86, September 17-21, 2005[doi>10.1109/PACT.2005.37]
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Tse-Yu Yeh , Yale N. Patt, Alternative implementations of two-level adaptive branch prediction, Proceedings of the 19th annual international symposium on Computer architecture, p.124-134, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139709]
