#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Jun 26 22:55:03 2015
# Process ID: 5924
# Log file: D:/xilinx3/lab2/vivado.log
# Journal file: D:/xilinx3/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\xilinx3\lab2\lab2.xpr}
INFO: [Project 1-313] Project file moved from 'D:/xilinx/lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 891.195 ; gain = 65.762
open_bd_design {D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led1
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_4bit
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led4
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1152.523 ; gain = 253.125
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {3} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name ledArray [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ledArray/S_AXI]
</ledArray/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41250000[ 64K ]>
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins ledArray/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property name ledArray [get_bd_intf_ports GPIO]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name sw_4bit [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins sw_4bit/S_AXI]
</sw_4bit/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41260000[ 64K ]>
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins sw_4bit/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property name sw_4bit [get_bd_intf_ports GPIO]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {1.5 381 582} [get_bd_cells processing_system7_0_axi_periph]
regenerate_bd_layout
save_bd_design
Wrote  : <D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.vhd" into library xil_defaultlib [D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hdl/system.vhd" into library xil_defaultlib [D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hdl/system.vhd:1]
Exporting to file D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system.hwh
VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : <D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led4 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ledArray .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ledArray .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Fri Jun 26 23:09:55 2015] Launched synth_1...
Run output will be captured here: D:/xilinx3/lab2/lab2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1327.129 ; gain = 100.152
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from E:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from E:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from E:/Vivado/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/Vivado/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from E:/Vivado/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led1/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led1/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led1/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led1/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/led2/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/led2/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/led2/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/led2/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/led3/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/led3/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/led3/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/led3/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/led4/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/led4/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/led4/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/led4/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/ledArray/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/ledArray/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/ledArray/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/ledArray/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[1]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[0]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[0]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[1]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:27]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal led1_tri_o[0] cannot be placed on W20 (IOB_X0Y17) because the pad is already occupied by terminal sw_4bit_tri_i[0] possibly due to user constraint [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:34]
Finished Parsing XDC File [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1534.008 ; gain = 206.879
set_property package_pin "" [get_ports [list  {led1_tri_o[0]}]]
startgroup
set_property package_pin G15 [get_ports {sw_4bit_tri_i[0]}]
endgroup
save_constraints
startgroup
set_property package_pin W20 [get_ports {led1_tri_o[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {ledarray_tri_o[2]} {ledarray_tri_o[1]} {ledarray_tri_o[0]}]]
startgroup
set_property package_pin L15 [get_ports {ledarray_tri_o[0]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {ledarray_tri_o[1]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {ledarray_tri_o[2]}]
endgroup
save_constraints
generate_target all [get_files  D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block led1 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_2'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block led2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_3'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_3'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block led3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_4'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_4'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block led4 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_5'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_5'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ledArray .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_6'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_6'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_6'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1992.340 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 1992.340 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
[Fri Jun 26 23:52:59 2015] Launched impl_1...
Run output will be captured here: D:/xilinx3/lab2/lab2.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1992.340 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Parsing XDC File [d:/xilinx3/lab2/.Xil/Vivado-5924-LSM-PC/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [d:/xilinx3/lab2/.Xil/Vivado-5924-LSM-PC/dcp/system_wrapper_board.xdc]
Parsing XDC File [d:/xilinx3/lab2/.Xil/Vivado-5924-LSM-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [d:/xilinx3/lab2/.Xil/Vivado-5924-LSM-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [d:/xilinx3/lab2/.Xil/Vivado-5924-LSM-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [d:/xilinx3/lab2/.Xil/Vivado-5924-LSM-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1992.340 ; gain = 0.000
Restoring placement.
Restored 471 out of 471 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1992.340 ; gain = 0.000
file copy -force D:/xilinx3/lab2/lab2.runs/impl_1/system_wrapper.sysdef D:/final3/system_wrapper.hdf

launch_sdk -workspace D:/final3 -hwspec D:/final3/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/final3 -hwspec D:/final3/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd}
set_property name pin [get_bd_cells ledArray]
set_property name latchPin [get_bd_cells pin]
set_property name latchPin [get_bd_intf_ports ledArray]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells latchPin]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name clockPin [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells clockPin]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins clockPin/S_AXI]
</clockPin/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41270000[ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2058.496 ; gain = 0.000
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins clockPin/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property location {103 941} [get_bd_intf_ports GPIO]
set_property name clockPin [get_bd_intf_ports GPIO]
regenerate_bd_layout
set_property location {1015 767} [get_bd_intf_ports clockPin]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name dataPin [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells dataPin]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins dataPin/S_AXI]
</dataPin/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41280000[ 64K ]>
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins dataPin/GPIO] [get_bd_intf_ports GPIO]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins dataPin/GPIO] [get_bd_intf_ports GPIO]'
INFO: [Common 17-17] undo 'create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins dataPin/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property location {411 1194} [get_bd_intf_ports GPIO]
set_property location {160 1178} [get_bd_intf_ports GPIO]
set_property name dataPin [get_bd_intf_ports GPIO]
regenerate_bd_layout
save_bd_design
Wrote  : <D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.vhd" into library xil_defaultlib [D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hdl/system.vhd" into library xil_defaultlib [D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hdl/system.vhd:1]
Exporting to file D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system.hwh
VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : <D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led4 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block latchPin .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_6'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_7'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockPin .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_8'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataPin .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block latchPin .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockPin .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataPin .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Sat Jun 27 00:18:11 2015] Launched synth_1...
Run output will be captured here: D:/xilinx3/lab2/lab2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2058.496 ; gain = 0.000
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led1/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/led1/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led1/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/led1/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/led2/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'system_i/led2/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/led2/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'system_i/led2/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/led3/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xdc] for cell 'system_i/led3/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/led3/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3_board.xdc] for cell 'system_i/led3/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/led4/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xdc] for cell 'system_i/led4/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/led4/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4_board.xdc] for cell 'system_i/led4/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/latchPin/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'system_i/latchPin/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/latchPin/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'system_i/latchPin/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xdc] for cell 'system_i/clockPin/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xdc] for cell 'system_i/clockPin/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7_board.xdc] for cell 'system_i/clockPin/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7_board.xdc] for cell 'system_i/clockPin/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xdc] for cell 'system_i/dataPin/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xdc] for cell 'system_i/dataPin/U0'
Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8_board.xdc] for cell 'system_i/dataPin/U0'
Finished Parsing XDC File [d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8_board.xdc] for cell 'system_i/dataPin/U0'
Parsing XDC File [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[1]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[0]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[0]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_o[1]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[2]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[1]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[0]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[0]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[1]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ledarray_tri_o[2]'. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:45]
Finished Parsing XDC File [D:/xilinx3/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2158.664 ; gain = 100.168
set_property iostandard LVCMOS33 [get_ports [list {latchpin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {latchpin_tri_o[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {clockpin_tri_o[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {datapin_tri_o[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {datapin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {latchpin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {latchpin_tri_o[0]}]]
startgroup
set_property package_pin L15 [get_ports {latchpin_tri_o[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {latchpin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {latchpin_tri_o[0]}]]
startgroup
set_property package_pin J16 [get_ports {clockpin_tri_o[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {clockpin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {clockpin_tri_o[0]}]]
startgroup
set_property package_pin J14 [get_ports {datapin_tri_o[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {datapin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {datapin_tri_o[0]}]]
save_constraints
generate_target all [get_files  D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led1 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led2 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_3'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_3'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_3'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led3 .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_4'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_4'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_4'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led4 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_5'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_5'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_5'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block latchPin .
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'system_axi_gpio_0_6'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_6'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'system_axi_gpio_0_6'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Change Log' target for IP 'system_axi_gpio_0_6'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_7'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_7'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_7'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockPin .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_8'...
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_8'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_8'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataPin .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC'.
WARNING: [IP_Flow 19-892] Detected invalid port type 'wire'. Port type corrected to 'STD_LOGIC_VECTOR'.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.594 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2214.594 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_3/system_axi_gpio_0_3.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_4/system_axi_gpio_0_4.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_6/system_axi_gpio_0_6.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_7/system_axi_gpio_0_7.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_8/system_axi_gpio_0_8.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. d:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
[Sat Jun 27 00:27:04 2015] Launched impl_1...
Run output will be captured here: D:/xilinx3/lab2/lab2.runs/impl_1/runme.log
file mkdir D:/final3
file copy -force D:/xilinx3/lab2/lab2.runs/impl_1/system_wrapper.sysdef D:/final3/system_wrapper.hdf

launch_sdk -workspace D:/final3 -hwspec D:/final3/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/final3 -hwspec D:/final3/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
