m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Irman/Documents/Verilog/simple_dflop
vdflop_n_reset
Z0 !s110 1699482838
!i10b 1
!s100 ;I@gF9Ce@U93NX8J^hm^Q1
I3d03Fc;5@MlUzJC[>YEm90
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Irman/Documents/Verilog/dflop_n_reset
w1699482798
8C:/Users/Irman/Documents/Verilog/dflop_n_reset/dflop_n_reset.v
FC:/Users/Irman/Documents/Verilog/dflop_n_reset/dflop_n_reset.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1699482838.000000
!s107 C:/Users/Irman/Documents/Verilog/dflop_n_reset/dflop_n_reset.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Irman/Documents/Verilog/dflop_n_reset/dflop_n_reset.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vdflop_n_reset_tb
R0
!i10b 1
!s100 lIm@U:ThmaQ2lV87BJ>2:0
IaGbTEa@[3F9nFk;S6f2CS3
R1
R2
w1699482816
8C:/Users/Irman/Documents/Verilog/dflop_n_reset/dflop_n_reset_tb.v
FC:/Users/Irman/Documents/Verilog/dflop_n_reset/dflop_n_reset_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Irman/Documents/Verilog/dflop_n_reset/dflop_n_reset_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Irman/Documents/Verilog/dflop_n_reset/dflop_n_reset_tb.v|
!i113 1
R5
R6
