;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C
I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB11_A0
I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB11_A1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB11_D0
I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB11_D1
I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB11_F0
I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB11_F1
I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
I2C_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_bI2C_UDB_StsReg__2__POS EQU 2
I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_bI2C_UDB_StsReg__3__POS EQU 3
I2C_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_bI2C_UDB_StsReg__4__POS EQU 4
I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_bI2C_UDB_StsReg__5__POS EQU 5
I2C_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB09_ST
I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x02
I2C_I2C_IRQ__INTC_NUMBER EQU 1
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I2C_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I2C_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I2C_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_IntClock__INDEX EQU 0x00
I2C_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_IntClock__PM_ACT_MSK EQU 0x01
I2C_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_IntClock__PM_STBY_MSK EQU 0x01

; SCL
SCL__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT5_PC0
SCL__0__PORT EQU 5
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT5_AG
SCL__AMUX EQU CYREG_PRT5_AMUX
SCL__BIE EQU CYREG_PRT5_BIE
SCL__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SCL__BYP EQU CYREG_PRT5_BYP
SCL__CTL EQU CYREG_PRT5_CTL
SCL__DM0 EQU CYREG_PRT5_DM0
SCL__DM1 EQU CYREG_PRT5_DM1
SCL__DM2 EQU CYREG_PRT5_DM2
SCL__DR EQU CYREG_PRT5_DR
SCL__INP_DIS EQU CYREG_PRT5_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SCL__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SCL__LCD_EN EQU CYREG_PRT5_LCD_EN
SCL__MASK EQU 0x01
SCL__PORT EQU 5
SCL__PRT EQU CYREG_PRT5_PRT
SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SCL__PS EQU CYREG_PRT5_PS
SCL__SHIFT EQU 0
SCL__SLW EQU CYREG_PRT5_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT5_PC1
SDA__0__PORT EQU 5
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT5_AG
SDA__AMUX EQU CYREG_PRT5_AMUX
SDA__BIE EQU CYREG_PRT5_BIE
SDA__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SDA__BYP EQU CYREG_PRT5_BYP
SDA__CTL EQU CYREG_PRT5_CTL
SDA__DM0 EQU CYREG_PRT5_DM0
SDA__DM1 EQU CYREG_PRT5_DM1
SDA__DM2 EQU CYREG_PRT5_DM2
SDA__DR EQU CYREG_PRT5_DR
SDA__INP_DIS EQU CYREG_PRT5_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SDA__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SDA__LCD_EN EQU CYREG_PRT5_LCD_EN
SDA__MASK EQU 0x02
SDA__PORT EQU 5
SDA__PRT EQU CYREG_PRT5_PRT
SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SDA__PS EQU CYREG_PRT5_PS
SDA__SHIFT EQU 1
SDA__SLW EQU CYREG_PRT5_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT2_PC0
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT2_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT2_PC1
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT2_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; TIA_PD
TIA_PD_SC__BST EQU CYREG_SC0_BST
TIA_PD_SC__CLK EQU CYREG_SC0_CLK
TIA_PD_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_PD_SC__CMPINV_MASK EQU 0x01
TIA_PD_SC__CPTR EQU CYREG_SC_CPTR
TIA_PD_SC__CPTR_MASK EQU 0x01
TIA_PD_SC__CR0 EQU CYREG_SC0_CR0
TIA_PD_SC__CR1 EQU CYREG_SC0_CR1
TIA_PD_SC__CR2 EQU CYREG_SC0_CR2
TIA_PD_SC__MSK EQU CYREG_SC_MSK
TIA_PD_SC__MSK_MASK EQU 0x01
TIA_PD_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_PD_SC__PM_ACT_MSK EQU 0x01
TIA_PD_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_PD_SC__PM_STBY_MSK EQU 0x01
TIA_PD_SC__SR EQU CYREG_SC_SR
TIA_PD_SC__SR_MASK EQU 0x01
TIA_PD_SC__SW0 EQU CYREG_SC0_SW0
TIA_PD_SC__SW10 EQU CYREG_SC0_SW10
TIA_PD_SC__SW2 EQU CYREG_SC0_SW2
TIA_PD_SC__SW3 EQU CYREG_SC0_SW3
TIA_PD_SC__SW4 EQU CYREG_SC0_SW4
TIA_PD_SC__SW6 EQU CYREG_SC0_SW6
TIA_PD_SC__SW7 EQU CYREG_SC0_SW7
TIA_PD_SC__SW8 EQU CYREG_SC0_SW8
TIA_PD_SC__WRK1 EQU CYREG_SC_WRK1
TIA_PD_SC__WRK1_MASK EQU 0x01

; PinPD_A
PinPD_A__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
PinPD_A__0__MASK EQU 0x40
PinPD_A__0__PC EQU CYREG_PRT4_PC6
PinPD_A__0__PORT EQU 4
PinPD_A__0__SHIFT EQU 6
PinPD_A__AG EQU CYREG_PRT4_AG
PinPD_A__AMUX EQU CYREG_PRT4_AMUX
PinPD_A__BIE EQU CYREG_PRT4_BIE
PinPD_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PinPD_A__BYP EQU CYREG_PRT4_BYP
PinPD_A__CTL EQU CYREG_PRT4_CTL
PinPD_A__DM0 EQU CYREG_PRT4_DM0
PinPD_A__DM1 EQU CYREG_PRT4_DM1
PinPD_A__DM2 EQU CYREG_PRT4_DM2
PinPD_A__DR EQU CYREG_PRT4_DR
PinPD_A__INP_DIS EQU CYREG_PRT4_INP_DIS
PinPD_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PinPD_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PinPD_A__LCD_EN EQU CYREG_PRT4_LCD_EN
PinPD_A__MASK EQU 0x40
PinPD_A__PORT EQU 4
PinPD_A__PRT EQU CYREG_PRT4_PRT
PinPD_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PinPD_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PinPD_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PinPD_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PinPD_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PinPD_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PinPD_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PinPD_A__PS EQU CYREG_PRT4_PS
PinPD_A__SHIFT EQU 6
PinPD_A__SLW EQU CYREG_PRT4_SLW

; PinPD_K
PinPD_K__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
PinPD_K__0__MASK EQU 0x80
PinPD_K__0__PC EQU CYREG_PRT4_PC7
PinPD_K__0__PORT EQU 4
PinPD_K__0__SHIFT EQU 7
PinPD_K__AG EQU CYREG_PRT4_AG
PinPD_K__AMUX EQU CYREG_PRT4_AMUX
PinPD_K__BIE EQU CYREG_PRT4_BIE
PinPD_K__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PinPD_K__BYP EQU CYREG_PRT4_BYP
PinPD_K__CTL EQU CYREG_PRT4_CTL
PinPD_K__DM0 EQU CYREG_PRT4_DM0
PinPD_K__DM1 EQU CYREG_PRT4_DM1
PinPD_K__DM2 EQU CYREG_PRT4_DM2
PinPD_K__DR EQU CYREG_PRT4_DR
PinPD_K__INP_DIS EQU CYREG_PRT4_INP_DIS
PinPD_K__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PinPD_K__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PinPD_K__LCD_EN EQU CYREG_PRT4_LCD_EN
PinPD_K__MASK EQU 0x80
PinPD_K__PORT EQU 4
PinPD_K__PRT EQU CYREG_PRT4_PRT
PinPD_K__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PinPD_K__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PinPD_K__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PinPD_K__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PinPD_K__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PinPD_K__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PinPD_K__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PinPD_K__PS EQU CYREG_PRT4_PS
PinPD_K__SHIFT EQU 7
PinPD_K__SLW EQU CYREG_PRT4_SLW

; ADC_SAR_PD
ADC_SAR_PD_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_PD_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_PD_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_PD_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_PD_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_PD_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_PD_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_PD_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_PD_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_PD_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_PD_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_PD_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_PD_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_PD_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_PD_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_PD_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_PD_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_PD_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_PD_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_PD_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_PD_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_PD_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_PD_IRQ__INTC_MASK EQU 0x01
ADC_SAR_PD_IRQ__INTC_NUMBER EQU 0
ADC_SAR_PD_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_PD_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_PD_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_PD_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_PD_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_PD_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_PD_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_PD_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_PD_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_PD_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_PD_theACLK__INDEX EQU 0x00
ADC_SAR_PD_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_PD_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_PD_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_PD_theACLK__PM_STBY_MSK EQU 0x01

; Pin_TIA_OUT
Pin_TIA_OUT__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Pin_TIA_OUT__0__MASK EQU 0x01
Pin_TIA_OUT__0__PC EQU CYREG_PRT4_PC0
Pin_TIA_OUT__0__PORT EQU 4
Pin_TIA_OUT__0__SHIFT EQU 0
Pin_TIA_OUT__AG EQU CYREG_PRT4_AG
Pin_TIA_OUT__AMUX EQU CYREG_PRT4_AMUX
Pin_TIA_OUT__BIE EQU CYREG_PRT4_BIE
Pin_TIA_OUT__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_TIA_OUT__BYP EQU CYREG_PRT4_BYP
Pin_TIA_OUT__CTL EQU CYREG_PRT4_CTL
Pin_TIA_OUT__DM0 EQU CYREG_PRT4_DM0
Pin_TIA_OUT__DM1 EQU CYREG_PRT4_DM1
Pin_TIA_OUT__DM2 EQU CYREG_PRT4_DM2
Pin_TIA_OUT__DR EQU CYREG_PRT4_DR
Pin_TIA_OUT__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_TIA_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_TIA_OUT__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_TIA_OUT__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_TIA_OUT__MASK EQU 0x01
Pin_TIA_OUT__PORT EQU 4
Pin_TIA_OUT__PRT EQU CYREG_PRT4_PRT
Pin_TIA_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_TIA_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_TIA_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_TIA_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_TIA_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_TIA_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_TIA_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_TIA_OUT__PS EQU CYREG_PRT4_PS
Pin_TIA_OUT__SHIFT EQU 0
Pin_TIA_OUT__SLW EQU CYREG_PRT4_SLW

; Pin_USR_LED
Pin_USR_LED__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Pin_USR_LED__0__MASK EQU 0x80
Pin_USR_LED__0__PC EQU CYREG_PRT6_PC7
Pin_USR_LED__0__PORT EQU 6
Pin_USR_LED__0__SHIFT EQU 7
Pin_USR_LED__AG EQU CYREG_PRT6_AG
Pin_USR_LED__AMUX EQU CYREG_PRT6_AMUX
Pin_USR_LED__BIE EQU CYREG_PRT6_BIE
Pin_USR_LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_USR_LED__BYP EQU CYREG_PRT6_BYP
Pin_USR_LED__CTL EQU CYREG_PRT6_CTL
Pin_USR_LED__DM0 EQU CYREG_PRT6_DM0
Pin_USR_LED__DM1 EQU CYREG_PRT6_DM1
Pin_USR_LED__DM2 EQU CYREG_PRT6_DM2
Pin_USR_LED__DR EQU CYREG_PRT6_DR
Pin_USR_LED__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_USR_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_USR_LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_USR_LED__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_USR_LED__MASK EQU 0x80
Pin_USR_LED__PORT EQU 6
Pin_USR_LED__PRT EQU CYREG_PRT6_PRT
Pin_USR_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_USR_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_USR_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_USR_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_USR_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_USR_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_USR_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_USR_LED__PS EQU CYREG_PRT6_PS
Pin_USR_LED__SHIFT EQU 7
Pin_USR_LED__SLW EQU CYREG_PRT6_SLW

; Pin_USR_SW1
Pin_USR_SW1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_USR_SW1__0__MASK EQU 0x04
Pin_USR_SW1__0__PC EQU CYREG_PRT1_PC2
Pin_USR_SW1__0__PORT EQU 1
Pin_USR_SW1__0__SHIFT EQU 2
Pin_USR_SW1__AG EQU CYREG_PRT1_AG
Pin_USR_SW1__AMUX EQU CYREG_PRT1_AMUX
Pin_USR_SW1__BIE EQU CYREG_PRT1_BIE
Pin_USR_SW1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_USR_SW1__BYP EQU CYREG_PRT1_BYP
Pin_USR_SW1__CTL EQU CYREG_PRT1_CTL
Pin_USR_SW1__DM0 EQU CYREG_PRT1_DM0
Pin_USR_SW1__DM1 EQU CYREG_PRT1_DM1
Pin_USR_SW1__DM2 EQU CYREG_PRT1_DM2
Pin_USR_SW1__DR EQU CYREG_PRT1_DR
Pin_USR_SW1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_USR_SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_USR_SW1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_USR_SW1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_USR_SW1__MASK EQU 0x04
Pin_USR_SW1__PORT EQU 1
Pin_USR_SW1__PRT EQU CYREG_PRT1_PRT
Pin_USR_SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_USR_SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_USR_SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_USR_SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_USR_SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_USR_SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_USR_SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_USR_SW1__PS EQU CYREG_PRT1_PS
Pin_USR_SW1__SHIFT EQU 2
Pin_USR_SW1__SLW EQU CYREG_PRT1_SLW

; isr_UART_RX
isr_UART_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_RX__INTC_MASK EQU 0x04
isr_UART_RX__INTC_NUMBER EQU 2
isr_UART_RX__INTC_PRIOR_NUM EQU 7
isr_UART_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_UART_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_USR_SW1
isr_USR_SW1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_USR_SW1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_USR_SW1__INTC_MASK EQU 0x08
isr_USR_SW1__INTC_NUMBER EQU 3
isr_USR_SW1__INTC_PRIOR_NUM EQU 7
isr_USR_SW1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_USR_SW1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_USR_SW1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
