
---------- Begin Simulation Statistics ----------
final_tick                               4758927514500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44067                       # Simulator instruction rate (inst/s)
host_mem_usage                                 981852                       # Number of bytes of host memory used
host_op_rate                                    79083                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46519.58                       # Real time elapsed on the host
host_tick_rate                               70894309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000002                       # Number of instructions simulated
sim_ops                                    3678885960                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.297973                       # Number of seconds simulated
sim_ticks                                3297973154500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     63246210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     126492329                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           55                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     53705283                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    820149440                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    265800234                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    416031751                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    150231517                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     867879886                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect         1841                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong           83                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect      6555848                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      6480808                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect      1717589                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong       730363                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0     55286573                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2     13057986                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4     11065100                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      8005227                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      8821399                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      7723172                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      6084681                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      6288369                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11      4645216                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12      4142875                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13      2214964                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14      2266585                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15      1028908                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       912571                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       460538                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       526544                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       298201                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       235113                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       286816                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       249689                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       159180                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       109975                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect      9282935                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit      5499297                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong      3447730                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect    100303180                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong      2973922                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2     11609823                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4     11508459                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6     10233864                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7     14455051                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8     10984036                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9     10960132                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10     11841164                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11     11120281                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12     10917084                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      7949470                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      7825378                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      3683785                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      3536580                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      1589256                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18      1874597                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19       840535                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       803972                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       528707                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       399530                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       381509                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       414597                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       411872                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect    104303081                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit      2653629                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong     16835936                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS      29361627                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     23297318                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1716652012                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1095717037                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     53705289                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255668230                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     73590879                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   2345853437                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1749224785                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   6249598568                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.279894                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.143941                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   5700199536     91.21%     91.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    197433606      3.16%     94.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     56915661      0.91%     95.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    127106049      2.03%     97.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32608439      0.52%     97.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     36620045      0.59%     98.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21489774      0.34%     98.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3634579      0.06%     98.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     73590879      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   6249598568                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1517457                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743711716                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368401111                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3172258      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1306730778     74.70%     74.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52880      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368401111     21.06%     95.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70867758      4.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1749224785                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439268869                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1749224785                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     6.595946                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               6.595946                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   5663954464                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   4725714501                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      247572539                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       394898726                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     53769239                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    235751331                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         622455303                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            88462433                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         117616754                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              901447                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         867879886                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       345500627                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          6164392539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      8377894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           3424663597                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          157                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     107538478                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.131578                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    377784369                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    295161861                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.519207                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   6595946309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.920849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.388935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     5625621586     85.29%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       42106101      0.64%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       69404842      1.05%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       57264332      0.87%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       74922161      1.14%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       87705641      1.33%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       22615962      0.34%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       83199577      1.26%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      533106107      8.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   6595946309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     66567747                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      373829564                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.496688                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          907344316                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        117616754                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    4576154788                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    815003857                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      5319098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    189605065                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   4094701528                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    789727562                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     51734304                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3276130344                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     45972626                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     16385276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     53769239                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     97107386                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     26769273                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     13730729                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        27949                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        80419                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    446602736                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    118737302                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        80419                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     54219236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12348511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      3330191047                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2996240083                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.653017                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2174670561                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.454255                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3023015492                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     4256920356                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2497955423                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.151608                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.151608                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     11930248      0.36%      0.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2384672294     71.66%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       119981      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    808423637     24.29%     96.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    122718490      3.69%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3327864650                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3315934402                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  13426783132                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   2996240083                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   6440246458                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       4094701528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3327864650                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   2345476695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued    175107525                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   3719666564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   6595946309                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.504532                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.180493                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   5343448368     81.01%     81.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    362778657      5.50%     86.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    214566485      3.25%     89.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    164658173      2.50%     92.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    510494626      7.74%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   6595946309                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.504532                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         345500674                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  50                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     75662011                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     65387579                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    815003857                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    189605065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1819686493                       # number of misc regfile reads
system.switch_cpus_1.numCycles             6595946309                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    5118456649                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122994454                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    499137266                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      345730364                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32558079                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      5602814                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11591963741                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4453763788                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5331450496                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       497498550                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      2379740                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     53769239                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    580491498                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3208455980                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   6194350881                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts      1305273084                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        10271085911                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8539532252                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    105898450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          187                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    211796900                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            187                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           62118548                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16142881                       # Transaction distribution
system.membus.trans_dist::CleanEvict         47103238                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1127662                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1127662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      62118548                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    189738539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    189738539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              189738539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5080901824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   5080901824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5080901824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          63246210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                63246210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            63246210                       # Request fanout histogram
system.membus.reqLayer2.occupancy        207437739000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       345637218250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 4758927514500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 4758927514500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         101171615                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     49401662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       119743070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4726835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4726835                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    101171612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    317695341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             317695350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8906062592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8906062976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        63246285                       # Total snoops (count)
system.tol2bus.snoopTraffic                1033144384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        169144735                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001291                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              169144453    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    282      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          169144735                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139157234000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      158847670500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data     42652240                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42652240                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data     42652240                       # number of overall hits
system.l2.overall_hits::total                42652240                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     63246207                       # number of demand (read+write) misses
system.l2.demand_misses::total               63246210                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     63246207                       # number of overall misses
system.l2.overall_misses::total              63246210                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 6261429155500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6261429420500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       265000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 6261429155500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6261429420500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    105898447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            105898450                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    105898447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           105898450                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.597235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.597235                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.597235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.597235                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 88333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 99000.864281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99000.863775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 88333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 99000.864281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99000.863775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16142881                       # number of writebacks
system.l2.writebacks::total                  16142881                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     63246207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63246210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     63246207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         63246210                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 5628967085500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5628967320500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 5628967085500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5628967320500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.597235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.597235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.597235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.597235                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89000.864281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89000.863775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89000.864281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89000.863775                       # average overall mshr miss latency
system.l2.replacements                       63246285                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     33258781                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         33258781                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     33258781                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     33258781                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data      3599173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3599173                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1127662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1127662                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  93077122500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   93077122500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4726835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4726835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.238566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.238566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82539.912225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82539.912225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1127662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1127662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  81800502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  81800502500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.238566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.238566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72539.912225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72539.912225                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       265000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       235000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       235000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     39053067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          39053067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     62118545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        62118545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 6168352033000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6168352033000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data    101171612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     101171612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.613992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613992                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 99299.686318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99299.686318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     62118545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     62118545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 5547166583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5547166583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.613992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.613992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 89299.686318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89299.686318                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                   211893866                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  63279053                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.348563                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.038894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    12.798506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.001523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 32755.161077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.999608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        16743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1757620725                       # Number of tag accesses
system.l2.tags.data_accesses               1757620725                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   4047757248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4047757440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1033144384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1033144384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     63246207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            63246210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     16142881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16142881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           58                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1227346937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1227346995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           58                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               58                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      313266463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            313266463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      313266463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           58                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1227346937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1540613457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16142881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  63232401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000364346500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1006805                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1006805                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           130511832                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15159893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    63246210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16142881                       # Number of write requests accepted
system.mem_ctrls.readBursts                  63246210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16142881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13806                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3923263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3951674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3999045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4036537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3955452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3952143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3951885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3948014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3978853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3992423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3952686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3915511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3912577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3926007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3895638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3940696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1007082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1008001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1030761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1020598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            995003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            997114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            997575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            999931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1010130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1009740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1005985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1018738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1003050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1017647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           998231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1023276                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1820085969750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               316162020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3005693544750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28784.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47534.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20553907                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1358774                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 8.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              63246210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             16142881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                26920383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                23058389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                11145033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2108599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 728831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 962791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1006903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1017891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1025630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1024934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1022930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1025167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1028974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1028508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1031666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1042288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1072710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1053109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1033770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1008694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     57462570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.405649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.856526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    86.917342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     46055154     80.15%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10038433     17.47%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       700596      1.22%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       137057      0.24%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        92160      0.16%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        73347      0.13%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62376      0.11%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52009      0.09%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       251438      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     57462570                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1006805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.804961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.655387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.896299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         811772     80.63%     80.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       106483     10.58%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        43489      4.32%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        23657      2.35%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        11150      1.11%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         5208      0.52%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         2436      0.24%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1277      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          635      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          337      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          173      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           86      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           53      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           19      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1006805                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1006805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.271941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           989371     98.27%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4507      0.45%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9856      0.98%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2602      0.26%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              396      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1006805                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4046873856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  883584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1033143168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4047757440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1033144384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1227.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       313.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1227.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    313.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3297990391500                       # Total gap between requests
system.mem_ctrls.avgGap                      41542.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   4046873664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1033143168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 58.217575160677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1227079019.269196987152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 313266093.931147515774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     63246207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     16142881                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       111250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 3005693433500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 81464786962750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37083.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     47523.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5046483.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         205050347040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         108986813760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        225012751740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        42213080340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     260338762320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1429544132340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      62595053760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2333740941300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        707.628847                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 149363715500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 110126380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3038483059000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         205232509860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         109083639390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        226466612820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        42052659300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     260338762320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1432953241920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59724224640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2335851650250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        708.268849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 141476929250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 110126380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3046369845250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298624968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    345500623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1706160700                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298624968                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035109                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    345500623                       # number of overall hits
system.cpu.icache.overall_hits::total      1706160700                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1217                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1213                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total          1217                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       324000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       324000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       324000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       324000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    345500627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1706161917                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    345500627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1706161917                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        81000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   266.228431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        81000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   266.228431                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          709                       # number of writebacks
system.cpu.icache.writebacks::total               709                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       271000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       271000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    709                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298624968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    345500623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1706160700                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1217                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       324000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       324000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    345500627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1706161917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        81000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   266.228431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       271000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       271000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.406043                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1706161916                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1216                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1403093.680921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.802591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.603453                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3412325050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3412325050                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    327989428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16593799                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    404134099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        748717326                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    327989428                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16593799                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    404134099                       # number of overall hits
system.cpu.dcache.overall_hits::total       748717326                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     55179709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5138394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    253226054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      313544157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     55179709                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5138394                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    253226054                       # number of overall misses
system.cpu.dcache.overall_misses::total     313544157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 312067206000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 16600763960135                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 16912831166135                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 312067206000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 16600763960135                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 16912831166135                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169137                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    657360153                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1062261483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169137                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    657360153                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1062261483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.144009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.236442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.385217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.295167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.144009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.236442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.385217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.295167                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60732.440136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 65557.092953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53940.827117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60732.440136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 65557.092953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53940.827117                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    925154636                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        45148                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          29766329                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1203                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.080576                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    37.529510                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     49399318                       # number of writebacks
system.cpu.dcache.writebacks::total          49399318                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    147327607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    147327607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    147327607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    147327607                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5138394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    105898447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    111036841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5138394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    105898447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    111036841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 306928812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 6886135543291                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 7193064355291                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 306928812000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 6886135543291                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 7193064355291                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.236442                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.161097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.104529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.236442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.161097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.104529                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59732.440136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 65025.840684                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64780.880747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59732.440136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 65025.840684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64780.880747                       # average overall mshr miss latency
system.cpu.dcache.replacements              166216038                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231881803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13370096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    338000719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       583252618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52941276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4932078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    248491677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     306365031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 306611095000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 16457322292500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 16763933387500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    586492396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    889617649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.269480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.423691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.344378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62166.716544                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 66228.867265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54718.821312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    147318787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    147318787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4932078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data    101172890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    106104968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 301679017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 6747510277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 7049189294500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.269480                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.172505                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.119270                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61166.716544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 66692.868786                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66435.996611                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     96107625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3223703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     66133380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      165464708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2238433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       206316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      4734377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7179126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5456111000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 143441667635                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 148897778635                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70867757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172643834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022761                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.060150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.066806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 26445.408984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 30297.897196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20740.376842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         8820                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8820                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       206316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      4725557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4931873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5249795000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 138625265791                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 143875060791                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.060150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.066681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 25445.408984                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 29335.222449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29172.499128                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           914933876                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         166216550                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.504469                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   115.147245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.032103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   354.818960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.224897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.082094                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.693006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2290739516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2290739516                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4758927514500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247847500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 3688679667000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
