

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'
================================================================
* Date:           Tue Feb 20 09:49:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu4ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.75 ns|  6.612 ns|     3.71 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65537|  27.500 ns|  0.901 ms|    2|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_774_2  |        0|    65535|         2|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    551|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      1|    -|
|Multiplexer      |        -|    -|       -|    201|    -|
|Register         |        -|    -|     138|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     146|    753|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      256|  728|  175680|  87840|   48|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |whiYuv_2_U  |tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1912_fu_518_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln1916_fu_542_p2              |         +|   0|  0|  23|          16|          16|
    |boxBottom_fu_644_p2               |         +|   0|  0|  23|          16|          16|
    |boxRight_fu_639_p2                |         +|   0|  0|  23|          16|          16|
    |x_2_fu_440_p2                     |         +|   0|  0|  23|          16|           1|
    |sub_ln1914_fu_513_p2              |         -|   0|  0|  23|          16|          16|
    |sub_ln1918_fu_537_p2              |         -|   0|  0|  23|          16|          16|
    |and_ln1942_1_fu_687_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_2_fu_681_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1942_fu_693_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln1947_fu_699_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_232                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_289                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_323                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_361                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_618                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1884_fu_455_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1889_fu_465_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1894_fu_476_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1901_fu_491_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1906_fu_502_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_1_fu_660_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1932_fu_649_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_1_fu_676_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1937_fu_665_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1963_fu_571_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln774_fu_435_p2              |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln1884_fu_450_p2               |        or|   0|  0|  16|          16|          16|
    |or_ln1963_fu_576_p2               |        or|   0|  0|   2|           1|           1|
    |boxHCoord                         |    select|   0|  0|  16|           1|          16|
    |boxVCoord                         |    select|   0|  0|  16|           1|          16|
    |empty_fu_745_p3                   |    select|   0|  0|   8|           1|           8|
    |p_0_2_0_0_0269699_fu_724_p3       |    select|   0|  0|   8|           1|           8|
    |pixOut_11_fu_710_p3               |    select|   0|  0|   8|           1|           1|
    |pixOut_12_fu_731_p3               |    select|   0|  0|   8|           1|           8|
    |pixOut_7_fu_703_p3                |    select|   0|  0|   8|           1|           8|
    |select_ln1975_fu_581_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln1991_fu_738_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln1993_fu_717_p3           |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1932_fu_654_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1937_fu_670_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 551|         329|         362|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_empty_111_phi_fu_322_p8   |  14|          3|    1|          3|
    |ap_phi_mux_empty_112_phi_fu_305_p8   |  14|          3|    1|          3|
    |ap_phi_mux_phi_ln1975_phi_fu_339_p4  |  14|          3|    2|          6|
    |ap_phi_mux_pix_3_phi_fu_367_p12      |  20|          4|    8|         32|
    |ap_phi_mux_pix_4_phi_fu_349_p12      |  20|          4|    8|         32|
    |ap_phi_mux_pix_phi_fu_387_p12        |  20|          4|    8|         32|
    |ap_phi_reg_pp0_iter2_pix_3_reg_363   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_4_reg_346   |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_reg_383     |   9|          2|    8|         16|
    |bckgndYUV_blk_n                      |   9|          2|    1|          2|
    |boxHCoord_loc_1_fu_140               |   9|          2|   16|         32|
    |boxVCoord_loc_1_fu_136               |   9|          2|   16|         32|
    |ovrlayYUV_blk_n                      |   9|          2|    1|          2|
    |x_fu_132                             |   9|          2|   16|         32|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 201|         43|  105|        262|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_pix_3_reg_363  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_346  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_383    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_3_reg_363  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_346  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_383    |   8|   0|    8|          0|
    |boxHCoord_loc_1_fu_140              |  16|   0|   16|          0|
    |boxVCoord_loc_1_fu_136              |  16|   0|   16|          0|
    |hDir                                |   1|   0|    1|          0|
    |icmp_ln774_reg_913                  |   1|   0|    1|          0|
    |or_ln1963_reg_950                   |   1|   0|    1|          0|
    |trunc_ln774_reg_917                 |   1|   0|    1|          0|
    |vDir                                |   1|   0|    1|          0|
    |x_1_reg_907                         |  16|   0|   16|          0|
    |x_fu_132                            |  16|   0|   16|          0|
    |zext_ln1914_1_cast_reg_893          |   9|   0|   16|          7|
    |zext_ln1914_cast_reg_899            |   8|   0|   16|          8|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 138|   0|  153|         15|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_774_2|  return value|
|bckgndYUV_dout              |   in|   24|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_num_data_valid    |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_fifo_cap          |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_empty_n           |   in|    1|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_read              |  out|    1|     ap_fifo|                                bckgndYUV|       pointer|
|ovrlayYUV_din               |  out|   24|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid    |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap          |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_full_n            |   in|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_write             |  out|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|boxHCoord_loc_0             |   in|   16|     ap_none|                          boxHCoord_loc_0|        scalar|
|boxVCoord_loc_0             |   in|   16|     ap_none|                          boxVCoord_loc_0|        scalar|
|loopWidth                   |   in|   16|     ap_none|                                loopWidth|        scalar|
|boxColorB                   |   in|    8|     ap_none|                                boxColorB|        scalar|
|pixOut                      |   in|    8|     ap_none|                                   pixOut|        scalar|
|boxColorR                   |   in|    8|     ap_none|                                boxColorR|        scalar|
|and4_i                      |   in|    1|     ap_none|                                   and4_i|        scalar|
|and26_i                     |   in|    1|     ap_none|                                  and26_i|        scalar|
|tobool                      |   in|    1|     ap_none|                                   tobool|        scalar|
|and10_i                     |   in|    1|     ap_none|                                  and10_i|        scalar|
|patternId_val_load          |   in|    8|     ap_none|                       patternId_val_load|        scalar|
|boxSize                     |   in|   16|     ap_none|                                  boxSize|        scalar|
|y                           |   in|   16|     ap_none|                                        y|        scalar|
|zext_ln1914                 |   in|    8|     ap_none|                              zext_ln1914|        scalar|
|vMax                        |   in|   16|     ap_none|                                     vMax|        scalar|
|hMax                        |   in|   16|     ap_none|                                     hMax|        scalar|
|zext_ln1914_1               |   in|    9|     ap_none|                            zext_ln1914_1|        scalar|
|icmp                        |   in|    1|     ap_none|                                     icmp|        scalar|
|boxColorG                   |   in|    8|     ap_none|                                boxColorG|        scalar|
|crossHairX                  |   in|   16|     ap_none|                               crossHairX|        scalar|
|cmp2_i                      |   in|    1|     ap_none|                                   cmp2_i|        scalar|
|color                       |   in|    8|     ap_none|                                    color|        scalar|
|boxHCoord_loc_1_out         |  out|   16|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxHCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out         |  out|   16|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxHCoord                   |  out|   16|      ap_vld|                                boxHCoord|       pointer|
|boxHCoord_ap_vld            |  out|    1|      ap_vld|                                boxHCoord|       pointer|
|boxVCoord                   |  out|   16|      ap_vld|                                boxVCoord|       pointer|
|boxVCoord_ap_vld            |  out|    1|      ap_vld|                                boxVCoord|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%boxVCoord_loc_1 = alloca i32 1"   --->   Operation 6 'alloca' 'boxVCoord_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxHCoord_loc_1 = alloca i32 1"   --->   Operation 7 'alloca' 'boxHCoord_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color"   --->   Operation 8 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i"   --->   Operation 9 'read' 'cmp2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crossHairX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX"   --->   Operation 10 'read' 'crossHairX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%boxColorG_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG"   --->   Operation 11 'read' 'boxColorG_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp"   --->   Operation 12 'read' 'icmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1914_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1914_1"   --->   Operation 13 'read' 'zext_ln1914_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax"   --->   Operation 14 'read' 'hMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax"   --->   Operation 15 'read' 'vMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1914_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1914"   --->   Operation 16 'read' 'zext_ln1914_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 17 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%boxSize_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize"   --->   Operation 18 'read' 'boxSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%patternId_val_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val_load"   --->   Operation 19 'read' 'patternId_val_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%and10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and10_i"   --->   Operation 20 'read' 'and10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 21 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%and26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and26_i"   --->   Operation 22 'read' 'and26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and4_i"   --->   Operation 23 'read' 'and4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%boxColorR_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorR"   --->   Operation 24 'read' 'boxColorR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixOut_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut"   --->   Operation 25 'read' 'pixOut_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%boxColorB_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorB"   --->   Operation 26 'read' 'boxColorB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 27 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxVCoord_loc_0"   --->   Operation 28 'read' 'boxVCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxHCoord_loc_0"   --->   Operation 29 'read' 'boxHCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1914_1_cast = zext i9 %zext_ln1914_1_read"   --->   Operation 30 'zext' 'zext_ln1914_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1914_cast = zext i8 %zext_ln1914_read"   --->   Operation 31 'zext' 'zext_ln1914_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_26, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_26, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %boxHCoord_loc_0_read, i16 %boxHCoord_loc_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %boxVCoord_loc_0_read, i16 %boxVCoord_loc_1"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln1956 = store i16 0, i16 %x" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 36 'store' 'store_ln1956' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 38 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%boxVCoord_loc_1_load = load i16 %boxVCoord_loc_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 39 'load' 'boxVCoord_loc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%boxHCoord_loc_1_load = load i16 %boxHCoord_loc_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 40 'load' 'boxHCoord_loc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.01ns)   --->   "%icmp_ln774 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 41 'icmp' 'icmp_ln774' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.01ns)   --->   "%x_2 = add i16 %x_1, i16 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 42 'add' 'x_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln774 = br i1 %icmp_ln774, void %for.body6.split, void %for.inc17.loopexit.exitStub" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 43 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln774 = trunc i16 %x_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 44 'trunc' 'trunc_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1884)   --->   "%or_ln1884 = or i16 %x_1, i16 %y_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 45 'or' 'or_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.01ns) (out node of the LUT)   --->   "%icmp_ln1884 = icmp_eq  i16 %or_ln1884, i16 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 46 'icmp' 'icmp_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1884 = br i1 %icmp_ln1884, void %if.end64.i, void %if.then.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 47 'br' 'br_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 48 'load' 'hDir_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln1887 = br i1 %hDir_load, void %if.then12.i, void %if.else.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 49 'br' 'br_ln1887' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.01ns)   --->   "%icmp_ln1889 = icmp_ugt  i16 %boxHCoord_loc_1_load, i16 %hMax_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 50 'icmp' 'icmp_ln1889' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.48ns)   --->   "%br_ln1889 = br i1 %icmp_ln1889, void %if.end22.i, void %if.then16.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 51 'br' 'br_ln1889' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load)> <Delay = 0.48>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln1890 = store i1 1, i1 %hDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1890->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 52 'store' 'store_ln1890' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 0.48>
ST_2 : Operation 53 [1/1] (0.48ns)   --->   "%br_ln1890 = br void %if.end22.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1890->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 53 'br' 'br_ln1890' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 0.48>
ST_2 : Operation 54 [1/1] (1.01ns)   --->   "%icmp_ln1894 = icmp_ugt  i16 %zext_ln1914_1_cast, i16 %boxHCoord_loc_1_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 54 'icmp' 'icmp_ln1894' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.48ns)   --->   "%br_ln1894 = br i1 %icmp_ln1894, void %if.end22.i, void %if.then20.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 55 'br' 'br_ln1894' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load)> <Delay = 0.48>
ST_2 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln1895 = store i1 0, i1 %hDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1895->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 56 'store' 'store_ln1895' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894)> <Delay = 0.48>
ST_2 : Operation 57 [1/1] (0.48ns)   --->   "%br_ln1895 = br void %if.end22.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1895->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 57 'br' 'br_ln1895' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894)> <Delay = 0.48>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty_112 = phi i1 0, void %if.then20.i, i1 1, void %if.then16.i, i1 0, void %if.then12.i, i1 1, void %if.else.i"   --->   Operation 58 'phi' 'empty_112' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1899->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 59 'load' 'vDir_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1899 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1899->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 60 'br' 'br_ln1899' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.01ns)   --->   "%icmp_ln1901 = icmp_ugt  i16 %boxVCoord_loc_1_load, i16 %vMax_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 61 'icmp' 'icmp_ln1901' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.48ns)   --->   "%br_ln1901 = br i1 %icmp_ln1901, void %if.end38.i, void %if.then29.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 62 'br' 'br_ln1901' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load)> <Delay = 0.48>
ST_2 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln1902 = store i1 1, i1 %vDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 63 'store' 'store_ln1902' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 0.48>
ST_2 : Operation 64 [1/1] (0.48ns)   --->   "%br_ln1902 = br void %if.end38.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 64 'br' 'br_ln1902' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 0.48>
ST_2 : Operation 65 [1/1] (1.01ns)   --->   "%icmp_ln1906 = icmp_ugt  i16 %zext_ln1914_1_cast, i16 %boxVCoord_loc_1_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 65 'icmp' 'icmp_ln1906' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.48ns)   --->   "%br_ln1906 = br i1 %icmp_ln1906, void %if.end38.i, void %if.then36.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 66 'br' 'br_ln1906' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load)> <Delay = 0.48>
ST_2 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln1907 = store i1 0, i1 %vDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1907->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 67 'store' 'store_ln1907' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906)> <Delay = 0.48>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%br_ln1907 = br void %if.end38.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1907->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 68 'br' 'br_ln1907' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906)> <Delay = 0.48>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln1915)   --->   "%empty_111 = phi i1 0, void %if.then36.i, i1 1, void %if.then29.i, i1 0, void %if.then25.i, i1 1, void %if.else31.i"   --->   Operation 69 'phi' 'empty_111' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%sub_ln1914 = sub i16 %boxHCoord_loc_1_load, i16 %zext_ln1914_cast" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1914->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 70 'sub' 'sub_ln1914' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.01ns)   --->   "%add_ln1912 = add i16 %boxHCoord_loc_1_load, i16 %zext_ln1914_cast" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 71 'add' 'add_ln1912' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%select_ln1911 = select i1 %empty_112, i16 %sub_ln1914, i16 %add_ln1912" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 72 'select' 'select_ln1911' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln1912 = store i16 %select_ln1911, i16 %boxHCoord" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 73 'store' 'store_ln1912' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.01ns)   --->   "%sub_ln1918 = sub i16 %boxVCoord_loc_1_load, i16 %zext_ln1914_cast" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 74 'sub' 'sub_ln1918' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.01ns)   --->   "%add_ln1916 = add i16 %boxVCoord_loc_1_load, i16 %zext_ln1914_cast" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 75 'add' 'add_ln1916' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln1915 = select i1 %empty_111, i16 %sub_ln1918, i16 %add_ln1916" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1915->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 76 'select' 'select_ln1915' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln1916 = store i16 %select_ln1915, i16 %boxVCoord" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 77 'store' 'store_ln1916' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln1911 = store i16 %select_ln1911, i16 %boxHCoord_loc_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 78 'store' 'store_ln1911' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.48>
ST_2 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln1915 = store i16 %select_ln1915, i16 %boxVCoord_loc_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1915->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 79 'store' 'store_ln1915' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.48>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1922 = br void %if.end64.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1922->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 80 'br' 'br_ln1922' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.01ns)   --->   "%icmp_ln1963 = icmp_eq  i16 %x_1, i16 %crossHairX_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 81 'icmp' 'icmp_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.33ns)   --->   "%or_ln1963 = or i1 %cmp2_i_read, i1 %icmp_ln1963" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 82 'or' 'or_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.05ns)   --->   "%switch_ln1974 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 83 'switch' 'switch_ln1974' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963)> <Delay = 1.05>
ST_2 : Operation 84 [1/1] (0.26ns)   --->   "%select_ln1975 = select i1 %trunc_ln774, i2 2, i2 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 84 'select' 'select_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0 & color_read != 1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.48ns)   --->   "%br_ln1975 = br void %cond.end.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 85 'br' 'br_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0 & color_read != 1)> <Delay = 0.48>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%phi_ln1975 = phi i2 %select_ln1975, void %cond.false15.i, i2 1, void %if.then.i133" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 86 'phi' 'phi_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1975 = zext i2 %phi_ln1975" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 87 'zext' 'zext_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1975" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 88 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.79ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 89 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln1956 = store i16 %x_2, i16 %x" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 90 'store' 'store_ln1956' <Predicate = (!icmp_ln774)> <Delay = 0.48>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln1912 = store i16 %boxHCoord_loc_1_load, i16 %boxHCoord_loc_1_out" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 131 'store' 'store_ln1912' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln1916 = store i16 %boxVCoord_loc_1_load, i16 %boxVCoord_loc_1_out" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 132 'store' 'store_ln1916' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln777 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:777]   --->   Operation 91 'specpipeline' 'specpipeline_ln777' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln763 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln763' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln774 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 93 'specloopname' 'specloopname_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.25ns)   --->   "%bckgndYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %bckgndYUV" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 94 'read' 'bckgndYUV_read' <Predicate = (!icmp_ln774)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%pixIn = trunc i24 %bckgndYUV_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 95 'trunc' 'pixIn' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%pixIn_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 8, i32 15" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 96 'partselect' 'pixIn_5' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%pixIn_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 16, i32 23" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 97 'partselect' 'pixIn_6' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.05ns)   --->   "%switch_ln780 = switch i8 %patternId_val_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:780]   --->   Operation 98 'switch' 'switch_ln780' <Predicate = (!icmp_ln774)> <Delay = 1.05>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%boxTop = load i16 %boxVCoord_loc_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 99 'load' 'boxTop' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%boxLeft = load i16 %boxHCoord_loc_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 100 'load' 'boxLeft' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.01ns)   --->   "%boxRight = add i16 %boxSize_read, i16 %boxLeft" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1926->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 101 'add' 'boxRight' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.01ns)   --->   "%boxBottom = add i16 %boxSize_read, i16 %boxTop" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1928->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 102 'add' 'boxBottom' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.01ns)   --->   "%icmp_ln1932 = icmp_ult  i16 %y_read, i16 %boxTop" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 103 'icmp' 'icmp_ln1932' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%xor_ln1932 = xor i1 %icmp_ln1932, i1 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 104 'xor' 'xor_ln1932' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.01ns)   --->   "%icmp_ln1932_1 = icmp_ult  i16 %y_read, i16 %boxBottom" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 105 'icmp' 'icmp_ln1932_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.01ns)   --->   "%icmp_ln1937 = icmp_ult  i16 %x_1, i16 %boxLeft" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 106 'icmp' 'icmp_ln1937' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%xor_ln1937 = xor i1 %icmp_ln1937, i1 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 107 'xor' 'xor_ln1937' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.01ns)   --->   "%icmp_ln1937_1 = icmp_ult  i16 %x_1, i16 %boxRight" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 108 'icmp' 'icmp_ln1937_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%and_ln1942_2 = and i1 %icmp_ln1937_1, i1 %xor_ln1937" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 109 'and' 'and_ln1942_2' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%and_ln1942_1 = and i1 %xor_ln1932, i1 %icmp_ln1932_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 110 'and' 'and_ln1942_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1942 = and i1 %and_ln1942_1, i1 %and_ln1942_2" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 111 'and' 'and_ln1942' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.60ns)   --->   "%br_ln1942 = br i1 %and_ln1942, void %sw.epilog_ifconv, void %if.then97.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 112 'br' 'br_ln1942' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.60>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node pixOut_7)   --->   "%and_ln1947 = and i1 %icmp_read, i1 %trunc_ln774" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 113 'and' 'and_ln1947' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.44ns) (out node of the LUT)   --->   "%pixOut_7 = select i1 %and_ln1947, i8 %boxColorB_read, i8 %boxColorG_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 114 'select' 'pixOut_7' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.60ns)   --->   "%br_ln1951 = br void %sw.epilog_ifconv" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1951->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 115 'br' 'br_ln1951' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.60>
ST_3 : Operation 116 [1/1] (0.60ns)   --->   "%br_ln1963 = br i1 %or_ln1963, void %sw.epilog_ifconv, void %if.then.i133" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 116 'br' 'br_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 0.60>
ST_3 : Operation 117 [1/2] (0.79ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 117 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_3 : Operation 118 [1/1] (0.60ns)   --->   "%br_ln1974 = br void %sw.epilog_ifconv" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 118 'br' 'br_ln1974' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.60>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%pix_4 = phi i8 %boxColorB_read, void %if.then97.i, i8 %pixOut_read, void %cond.end.i, i8 %pixIn_6, void %for.body6.split, i8 %pixIn_6, void %if.end64.i, i8 %pixIn_6, void %sw.bb10, i8 %pixOut_read, void %if.then.i133"   --->   Operation 119 'phi' 'pix_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%pix_3 = phi i8 %pixOut_7, void %if.then97.i, i8 %whiYuv_2_load, void %cond.end.i, i8 %pixIn_5, void %for.body6.split, i8 %pixIn_5, void %if.end64.i, i8 %pixIn_5, void %sw.bb10, i8 240, void %if.then.i133"   --->   Operation 120 'phi' 'pix_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%pix = phi i8 %boxColorR_read, void %if.then97.i, i8 240, void %cond.end.i, i8 %pixIn, void %for.body6.split, i8 %pixIn, void %if.end64.i, i8 %pixIn, void %sw.bb10, i8 240, void %if.then.i133"   --->   Operation 121 'phi' 'pix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node pixOut_12)   --->   "%pixOut_11 = select i1 %and4_i_read, i8 0, i8 %pix" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1989->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 122 'select' 'pixOut_11' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_0_2_0_0_0269699)   --->   "%select_ln1993 = select i1 %and26_i_read, i8 0, i8 %pix_4" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1993->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 123 'select' 'select_ln1993' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_0_2_0_0_0269699 = select i1 %tobool_read, i8 %pix_4, i8 %select_ln1993" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 124 'select' 'p_0_2_0_0_0269699' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.44ns) (out node of the LUT)   --->   "%pixOut_12 = select i1 %tobool_read, i8 %pix, i8 %pixOut_11" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 125 'select' 'pixOut_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln1991 = select i1 %and10_i_read, i8 0, i8 %pix_3" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1991->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 126 'select' 'select_ln1991' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.44ns) (out node of the LUT)   --->   "%empty = select i1 %tobool_read, i8 %pix_3, i8 %select_ln1991" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 127 'select' 'empty' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_0269699, i8 %empty, i8 %pixOut_12" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 128 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.25ns)   --->   "%write_ln808 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV, i24 %p_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 129 'write' 'write_ln808' <Predicate = true> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln774 = br void %for.body6" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 130 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ boxHCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxVCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and4_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and26_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tobool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and10_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ patternId_val_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1914]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1914_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxColorG]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crossHairX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxHCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxHCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                       (alloca           ) [ 0110]
boxVCoord_loc_1         (alloca           ) [ 0111]
boxHCoord_loc_1         (alloca           ) [ 0111]
color_read              (read             ) [ 0111]
cmp2_i_read             (read             ) [ 0110]
crossHairX_read         (read             ) [ 0110]
boxColorG_read          (read             ) [ 0111]
icmp_read               (read             ) [ 0111]
zext_ln1914_1_read      (read             ) [ 0000]
hMax_read               (read             ) [ 0110]
vMax_read               (read             ) [ 0110]
zext_ln1914_read        (read             ) [ 0000]
y_read                  (read             ) [ 0111]
boxSize_read            (read             ) [ 0111]
patternId_val_load_read (read             ) [ 0111]
and10_i_read            (read             ) [ 0111]
tobool_read             (read             ) [ 0111]
and26_i_read            (read             ) [ 0111]
and4_i_read             (read             ) [ 0111]
boxColorR_read          (read             ) [ 0111]
pixOut_read             (read             ) [ 0111]
boxColorB_read          (read             ) [ 0111]
loopWidth_read          (read             ) [ 0110]
boxVCoord_loc_0_read    (read             ) [ 0000]
boxHCoord_loc_0_read    (read             ) [ 0000]
zext_ln1914_1_cast      (zext             ) [ 0110]
zext_ln1914_cast        (zext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln1956            (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
x_1                     (load             ) [ 0101]
boxVCoord_loc_1_load    (load             ) [ 0000]
boxHCoord_loc_1_load    (load             ) [ 0000]
icmp_ln774              (icmp             ) [ 0111]
x_2                     (add              ) [ 0000]
br_ln774                (br               ) [ 0000]
trunc_ln774             (trunc            ) [ 0101]
or_ln1884               (or               ) [ 0000]
icmp_ln1884             (icmp             ) [ 0111]
br_ln1884               (br               ) [ 0000]
hDir_load               (load             ) [ 0111]
br_ln1887               (br               ) [ 0000]
icmp_ln1889             (icmp             ) [ 0111]
br_ln1889               (br               ) [ 0000]
store_ln1890            (store            ) [ 0000]
br_ln1890               (br               ) [ 0000]
icmp_ln1894             (icmp             ) [ 0111]
br_ln1894               (br               ) [ 0000]
store_ln1895            (store            ) [ 0000]
br_ln1895               (br               ) [ 0000]
empty_112               (phi              ) [ 0000]
vDir_load               (load             ) [ 0111]
br_ln1899               (br               ) [ 0000]
icmp_ln1901             (icmp             ) [ 0111]
br_ln1901               (br               ) [ 0000]
store_ln1902            (store            ) [ 0000]
br_ln1902               (br               ) [ 0000]
icmp_ln1906             (icmp             ) [ 0111]
br_ln1906               (br               ) [ 0000]
store_ln1907            (store            ) [ 0000]
br_ln1907               (br               ) [ 0000]
empty_111               (phi              ) [ 0000]
sub_ln1914              (sub              ) [ 0000]
add_ln1912              (add              ) [ 0000]
select_ln1911           (select           ) [ 0000]
store_ln1912            (store            ) [ 0000]
sub_ln1918              (sub              ) [ 0000]
add_ln1916              (add              ) [ 0000]
select_ln1915           (select           ) [ 0000]
store_ln1916            (store            ) [ 0000]
store_ln1911            (store            ) [ 0000]
store_ln1915            (store            ) [ 0000]
br_ln1922               (br               ) [ 0000]
icmp_ln1963             (icmp             ) [ 0000]
or_ln1963               (or               ) [ 0111]
switch_ln1974           (switch           ) [ 0111]
select_ln1975           (select           ) [ 0000]
br_ln1975               (br               ) [ 0000]
phi_ln1975              (phi              ) [ 0000]
zext_ln1975             (zext             ) [ 0000]
whiYuv_2_addr           (getelementptr    ) [ 0101]
store_ln1956            (store            ) [ 0000]
specpipeline_ln777      (specpipeline     ) [ 0000]
speclooptripcount_ln763 (speclooptripcount) [ 0000]
specloopname_ln774      (specloopname     ) [ 0000]
bckgndYUV_read          (read             ) [ 0000]
pixIn                   (trunc            ) [ 0000]
pixIn_5                 (partselect       ) [ 0000]
pixIn_6                 (partselect       ) [ 0000]
switch_ln780            (switch           ) [ 0000]
boxTop                  (load             ) [ 0000]
boxLeft                 (load             ) [ 0000]
boxRight                (add              ) [ 0000]
boxBottom               (add              ) [ 0000]
icmp_ln1932             (icmp             ) [ 0000]
xor_ln1932              (xor              ) [ 0000]
icmp_ln1932_1           (icmp             ) [ 0000]
icmp_ln1937             (icmp             ) [ 0000]
xor_ln1937              (xor              ) [ 0000]
icmp_ln1937_1           (icmp             ) [ 0000]
and_ln1942_2            (and              ) [ 0000]
and_ln1942_1            (and              ) [ 0000]
and_ln1942              (and              ) [ 0101]
br_ln1942               (br               ) [ 0000]
and_ln1947              (and              ) [ 0000]
pixOut_7                (select           ) [ 0000]
br_ln1951               (br               ) [ 0000]
br_ln1963               (br               ) [ 0000]
whiYuv_2_load           (load             ) [ 0000]
br_ln1974               (br               ) [ 0000]
pix_4                   (phi              ) [ 0101]
pix_3                   (phi              ) [ 0101]
pix                     (phi              ) [ 0101]
pixOut_11               (select           ) [ 0000]
select_ln1993           (select           ) [ 0000]
p_0_2_0_0_0269699       (select           ) [ 0000]
pixOut_12               (select           ) [ 0000]
select_ln1991           (select           ) [ 0000]
empty                   (select           ) [ 0000]
p_0                     (bitconcatenate   ) [ 0000]
write_ln808             (write            ) [ 0000]
br_ln774                (br               ) [ 0000]
store_ln1912            (store            ) [ 0000]
store_ln1916            (store            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="boxHCoord_loc_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="boxVCoord_loc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loopWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="boxColorB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorB"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pixOut">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="boxColorR">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorR"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="and4_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and4_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="and26_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and26_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tobool">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tobool"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="and10_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and10_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bckgndYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="patternId_val_load">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val_load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="boxSize">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="y">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="zext_ln1914">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1914"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vMax">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vMax"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="hMax">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hMax"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="zext_ln1914_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1914_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="icmp">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="boxColorG">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crossHairX">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cmp2_i">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp2_i"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="color">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="boxHCoord_loc_1_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="boxVCoord_loc_1_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="boxHCoord">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="boxVCoord">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="vDir">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="hDir">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="whiYuv_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="x_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="boxVCoord_loc_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxVCoord_loc_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="boxHCoord_loc_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxHCoord_loc_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="color_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cmp2_i_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp2_i_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="crossHairX_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="boxColorG_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln1914_1_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1914_1_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="hMax_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hMax_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="vMax_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vMax_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln1914_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1914_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="y_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="boxSize_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="patternId_val_load_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_load_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="and10_i_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and10_i_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tobool_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tobool_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and26_i_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and26_i_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and4_i_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and4_i_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="boxColorR_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorR_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pixOut_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="boxColorB_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorB_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="loopWidth_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="boxVCoord_loc_0_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxVCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="boxHCoord_loc_0_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxHCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="bckgndYUV_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndYUV_read/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln808_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="0"/>
<pin id="285" dir="0" index="2" bw="24" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln808/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="whiYuv_2_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="2" slack="0"/>
<pin id="293" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="whiYuv_2_addr/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="whiYuv_2_load/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="empty_112_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_112 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="empty_112_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="4" bw="1" slack="0"/>
<pin id="311" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="1" slack="0"/>
<pin id="313" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_112/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="empty_111_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_111 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_111_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="1" slack="0"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="1" slack="0"/>
<pin id="330" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_111/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="phi_ln1975_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="338" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln1975 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="phi_ln1975_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1975/2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="pix_4_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="348" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_4 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="pix_4_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="2"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="8" slack="2"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="4" bw="8" slack="0"/>
<pin id="355" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="6" bw="8" slack="0"/>
<pin id="357" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="8" bw="8" slack="0"/>
<pin id="359" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="10" bw="8" slack="2"/>
<pin id="361" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_4/3 "/>
</bind>
</comp>

<comp id="363" class="1005" name="pix_3_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_3 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="pix_3_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="4" bw="8" slack="0"/>
<pin id="373" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="6" bw="8" slack="0"/>
<pin id="375" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="8" bw="8" slack="0"/>
<pin id="377" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="10" bw="5" slack="1"/>
<pin id="379" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_3/3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="pix_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="pix_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="2"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="5" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="4" bw="8" slack="0"/>
<pin id="393" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="6" bw="8" slack="0"/>
<pin id="395" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="8" bw="8" slack="0"/>
<pin id="397" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="10" bw="5" slack="1"/>
<pin id="399" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln1914_1_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1914_1_cast/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln1914_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1914_cast/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln0_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln0_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln1956_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1956/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="x_1_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="boxVCoord_loc_1_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="1"/>
<pin id="431" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxVCoord_loc_1_load/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="boxHCoord_loc_1_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="1"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxHCoord_loc_1_load/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln774_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="1"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln774/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="x_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln774_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln774/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="or_ln1884_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="1"/>
<pin id="453" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1884/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln1884_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="16" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1884/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="hDir_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hDir_load/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln1889_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="1"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1889/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln1890_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1890/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln1894_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1894/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln1895_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1895/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="vDir_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vDir_load/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln1901_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="1"/>
<pin id="494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1901/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln1902_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1902/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln1906_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="0" index="1" bw="16" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1906/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln1907_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1907/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sub_ln1914_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="1"/>
<pin id="516" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1914/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln1912_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="1"/>
<pin id="521" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1912/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln1911_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="0" index="2" bw="16" slack="0"/>
<pin id="527" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1911/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln1912_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1912/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sub_ln1918_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="1"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1918/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln1916_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="1"/>
<pin id="545" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1916/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln1915_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="0" index="2" bw="16" slack="0"/>
<pin id="551" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1915/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln1916_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1916/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln1911_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="1"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1911/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln1915_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="1"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1915/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln1963_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="1"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1963/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln1963_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1963/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln1975_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="0" index="2" bw="2" slack="0"/>
<pin id="585" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1975/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln1975_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1975/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln1956_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="1"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1956/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="pixIn_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="24" slack="0"/>
<pin id="602" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixIn/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="pixIn_5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="24" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="0" index="3" bw="5" slack="0"/>
<pin id="612" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_5/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="pixIn_6_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="24" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_6/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="boxTop_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="2"/>
<pin id="635" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="boxLeft_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="2"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="boxRight_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="2"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxRight/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="boxBottom_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="2"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxBottom/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln1932_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="2"/>
<pin id="651" dir="0" index="1" bw="16" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1932/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln1932_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1932/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln1932_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="2"/>
<pin id="662" dir="0" index="1" bw="16" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1932_1/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln1937_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="1"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1937/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln1937_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1937/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln1937_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="1"/>
<pin id="678" dir="0" index="1" bw="16" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1937_1/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln1942_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1942_2/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="and_ln1942_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1942_1/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="and_ln1942_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1942/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln1947_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="2"/>
<pin id="701" dir="0" index="1" bw="1" slack="1"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1947/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="pixOut_7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="2"/>
<pin id="706" dir="0" index="2" bw="8" slack="2"/>
<pin id="707" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_7/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="pixOut_11_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="2"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="0" index="2" bw="8" slack="0"/>
<pin id="714" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_11/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln1993_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="2"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="8" slack="0"/>
<pin id="721" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1993/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_0_2_0_0_0269699_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="2"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="0" index="2" bw="8" slack="0"/>
<pin id="728" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_2_0_0_0269699/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="pixOut_12_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="2"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="8" slack="0"/>
<pin id="735" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_12/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln1991_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="2"/>
<pin id="740" dir="0" index="1" bw="8" slack="0"/>
<pin id="741" dir="0" index="2" bw="8" slack="0"/>
<pin id="742" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1991/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="empty_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="2"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="0" index="2" bw="8" slack="0"/>
<pin id="749" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_0_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="24" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="0"/>
<pin id="755" dir="0" index="2" bw="8" slack="0"/>
<pin id="756" dir="0" index="3" bw="8" slack="0"/>
<pin id="757" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="store_ln1912_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="0" index="1" bw="16" slack="0"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1912/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="store_ln1916_store_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1916/2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="x_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="0"/>
<pin id="777" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="782" class="1005" name="boxVCoord_loc_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxVCoord_loc_1 "/>
</bind>
</comp>

<comp id="790" class="1005" name="boxHCoord_loc_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxHCoord_loc_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="color_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="1"/>
<pin id="800" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="color_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="cmp2_i_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="crossHairX_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="1"/>
<pin id="809" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crossHairX_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="boxColorG_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="2"/>
<pin id="814" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorG_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="icmp_read_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="2"/>
<pin id="819" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="hMax_read_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="1"/>
<pin id="824" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hMax_read "/>
</bind>
</comp>

<comp id="827" class="1005" name="vMax_read_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="1"/>
<pin id="829" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="vMax_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="y_read_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="1"/>
<pin id="834" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="839" class="1005" name="boxSize_read_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="2"/>
<pin id="841" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxSize_read "/>
</bind>
</comp>

<comp id="845" class="1005" name="patternId_val_load_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="1"/>
<pin id="847" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="patternId_val_load_read "/>
</bind>
</comp>

<comp id="849" class="1005" name="and10_i_read_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="2"/>
<pin id="851" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and10_i_read "/>
</bind>
</comp>

<comp id="854" class="1005" name="tobool_read_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="2"/>
<pin id="856" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tobool_read "/>
</bind>
</comp>

<comp id="861" class="1005" name="and26_i_read_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="2"/>
<pin id="863" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and26_i_read "/>
</bind>
</comp>

<comp id="866" class="1005" name="and4_i_read_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="2"/>
<pin id="868" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and4_i_read "/>
</bind>
</comp>

<comp id="871" class="1005" name="boxColorR_read_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="2"/>
<pin id="873" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorR_read "/>
</bind>
</comp>

<comp id="876" class="1005" name="pixOut_read_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="2"/>
<pin id="878" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixOut_read "/>
</bind>
</comp>

<comp id="882" class="1005" name="boxColorB_read_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="2"/>
<pin id="884" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorB_read "/>
</bind>
</comp>

<comp id="888" class="1005" name="loopWidth_read_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth_read "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln1914_1_cast_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="1"/>
<pin id="895" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1914_1_cast "/>
</bind>
</comp>

<comp id="899" class="1005" name="zext_ln1914_cast_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1914_cast "/>
</bind>
</comp>

<comp id="907" class="1005" name="x_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="icmp_ln774_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln774 "/>
</bind>
</comp>

<comp id="917" class="1005" name="trunc_ln774_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln774 "/>
</bind>
</comp>

<comp id="922" class="1005" name="icmp_ln1884_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1884 "/>
</bind>
</comp>

<comp id="926" class="1005" name="hDir_load_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hDir_load "/>
</bind>
</comp>

<comp id="930" class="1005" name="icmp_ln1889_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1889 "/>
</bind>
</comp>

<comp id="934" class="1005" name="icmp_ln1894_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1894 "/>
</bind>
</comp>

<comp id="938" class="1005" name="vDir_load_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vDir_load "/>
</bind>
</comp>

<comp id="942" class="1005" name="icmp_ln1901_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1901 "/>
</bind>
</comp>

<comp id="946" class="1005" name="icmp_ln1906_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1906 "/>
</bind>
</comp>

<comp id="950" class="1005" name="or_ln1963_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1963 "/>
</bind>
</comp>

<comp id="954" class="1005" name="whiYuv_2_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="2" slack="1"/>
<pin id="956" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="64" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="112" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="130" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="98" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="315"><net_src comp="88" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="86" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="88" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="305" pin=6"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="86" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="335"><net_src comp="86" pin="0"/><net_sink comp="322" pin=6"/></net>

<net id="345"><net_src comp="96" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="366"><net_src comp="126" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="381"><net_src comp="296" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="382"><net_src comp="363" pin="1"/><net_sink comp="367" pin=10"/></net>

<net id="386"><net_src comp="126" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="401"><net_src comp="126" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="402"><net_src comp="383" pin="1"/><net_sink comp="387" pin=10"/></net>

<net id="406"><net_src comp="174" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="192" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="270" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="264" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="82" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="439"><net_src comp="426" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="426" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="84" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="426" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="426" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="82" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="58" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="432" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="86" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="432" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="88" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="429" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="86" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="429" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="88" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="432" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="432" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="305" pin="8"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="513" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="429" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="429" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="322" pin="8"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="537" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="54" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="523" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="547" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="426" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="446" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="589"><net_src comp="581" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="593"><net_src comp="339" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="599"><net_src comp="440" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="276" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="387" pin=4"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="387" pin=6"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="387" pin=8"/></net>

<net id="613"><net_src comp="114" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="276" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="116" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="118" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="617"><net_src comp="607" pin="4"/><net_sink comp="367" pin=4"/></net>

<net id="618"><net_src comp="607" pin="4"/><net_sink comp="367" pin=6"/></net>

<net id="619"><net_src comp="607" pin="4"/><net_sink comp="367" pin=8"/></net>

<net id="626"><net_src comp="114" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="276" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="120" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="122" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="630"><net_src comp="620" pin="4"/><net_sink comp="349" pin=4"/></net>

<net id="631"><net_src comp="620" pin="4"/><net_sink comp="349" pin=6"/></net>

<net id="632"><net_src comp="620" pin="4"/><net_sink comp="349" pin=8"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="633" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="633" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="86" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="644" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="636" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="639" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="670" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="654" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="660" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="681" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="708"><net_src comp="699" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="703" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="715"><net_src comp="90" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="716"><net_src comp="387" pin="12"/><net_sink comp="710" pin=2"/></net>

<net id="722"><net_src comp="90" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="723"><net_src comp="349" pin="12"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="349" pin="12"/><net_sink comp="724" pin=1"/></net>

<net id="730"><net_src comp="717" pin="3"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="387" pin="12"/><net_sink comp="731" pin=1"/></net>

<net id="737"><net_src comp="710" pin="3"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="90" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="744"><net_src comp="367" pin="12"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="367" pin="12"/><net_sink comp="745" pin=1"/></net>

<net id="751"><net_src comp="738" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="128" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="724" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="745" pin="3"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="731" pin="3"/><net_sink comp="752" pin=3"/></net>

<net id="762"><net_src comp="752" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="767"><net_src comp="432" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="48" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="429" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="50" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="132" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="785"><net_src comp="136" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="793"><net_src comp="140" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="801"><net_src comp="144" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="150" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="810"><net_src comp="156" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="815"><net_src comp="162" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="820"><net_src comp="168" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="825"><net_src comp="180" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="830"><net_src comp="186" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="835"><net_src comp="198" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="842"><net_src comp="204" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="848"><net_src comp="210" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="216" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="857"><net_src comp="222" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="860"><net_src comp="854" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="864"><net_src comp="228" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="869"><net_src comp="234" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="874"><net_src comp="240" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="879"><net_src comp="246" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="349" pin=10"/></net>

<net id="885"><net_src comp="252" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="891"><net_src comp="258" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="896"><net_src comp="403" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="902"><net_src comp="407" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="906"><net_src comp="899" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="910"><net_src comp="426" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="916"><net_src comp="435" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="446" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="925"><net_src comp="455" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="461" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="465" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="476" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="487" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="491" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="502" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="576" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="289" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {3 }
	Port: bckgndYUV | {}
	Port: boxHCoord_loc_1_out | {2 }
	Port: boxVCoord_loc_1_out | {2 }
	Port: boxHCoord | {2 }
	Port: boxVCoord | {2 }
	Port: vDir | {2 }
	Port: hDir | {2 }
	Port: whiYuv_2 | {}
 - Input state : 
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxHCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxVCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : loopWidth | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxColorB | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : pixOut | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxColorR | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : and4_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : and26_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : tobool | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : and10_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : ovrlayYUV | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : bckgndYUV | {3 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : patternId_val_load | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxSize | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : y | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : zext_ln1914 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : vMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : hMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : zext_ln1914_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : icmp | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxColorG | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : crossHairX | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : cmp2_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : color | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxHCoord | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : boxVCoord | {}
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : vDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : hDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_774_2 : whiYuv_2 | {2 3 }
  - Chain level:
	State 1
		store_ln1956 : 1
	State 2
		icmp_ln774 : 1
		x_2 : 1
		br_ln774 : 2
		trunc_ln774 : 1
		or_ln1884 : 1
		icmp_ln1884 : 1
		br_ln1884 : 2
		br_ln1887 : 1
		icmp_ln1889 : 1
		br_ln1889 : 2
		icmp_ln1894 : 1
		br_ln1894 : 2
		empty_112 : 3
		br_ln1899 : 1
		icmp_ln1901 : 1
		br_ln1901 : 2
		icmp_ln1906 : 1
		br_ln1906 : 2
		empty_111 : 3
		sub_ln1914 : 1
		add_ln1912 : 1
		select_ln1911 : 4
		store_ln1912 : 5
		sub_ln1918 : 1
		add_ln1916 : 1
		select_ln1915 : 4
		store_ln1916 : 5
		store_ln1911 : 5
		store_ln1915 : 5
		icmp_ln1963 : 1
		or_ln1963 : 2
		select_ln1975 : 2
		phi_ln1975 : 3
		zext_ln1975 : 4
		whiYuv_2_addr : 5
		whiYuv_2_load : 6
		store_ln1956 : 2
		store_ln1912 : 1
		store_ln1916 : 1
	State 3
		boxRight : 1
		boxBottom : 1
		icmp_ln1932 : 1
		xor_ln1932 : 2
		icmp_ln1932_1 : 2
		icmp_ln1937 : 1
		xor_ln1937 : 2
		icmp_ln1937_1 : 2
		and_ln1942_2 : 2
		and_ln1942_1 : 2
		and_ln1942 : 2
		br_ln1942 : 2
		pix_4 : 3
		pix_3 : 3
		pix : 3
		pixOut_11 : 4
		select_ln1993 : 4
		p_0_2_0_0_0269699 : 5
		pixOut_12 : 5
		select_ln1991 : 4
		empty : 5
		p_0 : 6
		write_ln808 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |          icmp_ln774_fu_435          |    0    |    23   |
|          |          icmp_ln1884_fu_455         |    0    |    23   |
|          |          icmp_ln1889_fu_465         |    0    |    23   |
|          |          icmp_ln1894_fu_476         |    0    |    23   |
|          |          icmp_ln1901_fu_491         |    0    |    23   |
|   icmp   |          icmp_ln1906_fu_502         |    0    |    23   |
|          |          icmp_ln1963_fu_571         |    0    |    23   |
|          |          icmp_ln1932_fu_649         |    0    |    23   |
|          |         icmp_ln1932_1_fu_660        |    0    |    23   |
|          |          icmp_ln1937_fu_665         |    0    |    23   |
|          |         icmp_ln1937_1_fu_676        |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|          |              x_2_fu_440             |    0    |    23   |
|          |          add_ln1912_fu_518          |    0    |    23   |
|    add   |          add_ln1916_fu_542          |    0    |    23   |
|          |           boxRight_fu_639           |    0    |    23   |
|          |           boxBottom_fu_644          |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|          |         select_ln1911_fu_523        |    0    |    16   |
|          |         select_ln1915_fu_547        |    0    |    16   |
|          |         select_ln1975_fu_581        |    0    |    2    |
|          |           pixOut_7_fu_703           |    0    |    8    |
|  select  |           pixOut_11_fu_710          |    0    |    8    |
|          |         select_ln1993_fu_717        |    0    |    8    |
|          |       p_0_2_0_0_0269699_fu_724      |    0    |    8    |
|          |           pixOut_12_fu_731          |    0    |    8    |
|          |         select_ln1991_fu_738        |    0    |    8    |
|          |             empty_fu_745            |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|    sub   |          sub_ln1914_fu_513          |    0    |    23   |
|          |          sub_ln1918_fu_537          |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|    or    |           or_ln1884_fu_450          |    0    |    16   |
|          |           or_ln1963_fu_576          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |         and_ln1942_2_fu_681         |    0    |    2    |
|    and   |         and_ln1942_1_fu_687         |    0    |    2    |
|          |          and_ln1942_fu_693          |    0    |    2    |
|          |          and_ln1947_fu_699          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    xor   |          xor_ln1932_fu_654          |    0    |    2    |
|          |          xor_ln1937_fu_670          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |        color_read_read_fu_144       |    0    |    0    |
|          |       cmp2_i_read_read_fu_150       |    0    |    0    |
|          |     crossHairX_read_read_fu_156     |    0    |    0    |
|          |      boxColorG_read_read_fu_162     |    0    |    0    |
|          |        icmp_read_read_fu_168        |    0    |    0    |
|          |    zext_ln1914_1_read_read_fu_174   |    0    |    0    |
|          |        hMax_read_read_fu_180        |    0    |    0    |
|          |        vMax_read_read_fu_186        |    0    |    0    |
|          |     zext_ln1914_read_read_fu_192    |    0    |    0    |
|          |          y_read_read_fu_198         |    0    |    0    |
|          |       boxSize_read_read_fu_204      |    0    |    0    |
|   read   | patternId_val_load_read_read_fu_210 |    0    |    0    |
|          |       and10_i_read_read_fu_216      |    0    |    0    |
|          |       tobool_read_read_fu_222       |    0    |    0    |
|          |       and26_i_read_read_fu_228      |    0    |    0    |
|          |       and4_i_read_read_fu_234       |    0    |    0    |
|          |      boxColorR_read_read_fu_240     |    0    |    0    |
|          |       pixOut_read_read_fu_246       |    0    |    0    |
|          |      boxColorB_read_read_fu_252     |    0    |    0    |
|          |      loopWidth_read_read_fu_258     |    0    |    0    |
|          |   boxVCoord_loc_0_read_read_fu_264  |    0    |    0    |
|          |   boxHCoord_loc_0_read_read_fu_270  |    0    |    0    |
|          |      bckgndYUV_read_read_fu_276     |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln808_write_fu_282      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |      zext_ln1914_1_cast_fu_403      |    0    |    0    |
|   zext   |       zext_ln1914_cast_fu_407       |    0    |    0    |
|          |          zext_ln1975_fu_590         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln774_fu_446         |    0    |    0    |
|          |             pixIn_fu_600            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|partselect|            pixIn_5_fu_607           |    0    |    0    |
|          |            pixIn_6_fu_620           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|              p_0_fu_752             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   534   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      and10_i_read_reg_849     |    1   |
|      and26_i_read_reg_861     |    1   |
|      and4_i_read_reg_866      |    1   |
|     boxColorB_read_reg_882    |    8   |
|     boxColorG_read_reg_812    |    8   |
|     boxColorR_read_reg_871    |    8   |
|    boxHCoord_loc_1_reg_790    |   16   |
|      boxSize_read_reg_839     |   16   |
|    boxVCoord_loc_1_reg_782    |   16   |
|      cmp2_i_read_reg_802      |    1   |
|       color_read_reg_798      |    8   |
|    crossHairX_read_reg_807    |   16   |
|       empty_111_reg_319       |    1   |
|       empty_112_reg_302       |    1   |
|       hDir_load_reg_926       |    1   |
|       hMax_read_reg_822       |   16   |
|      icmp_ln1884_reg_922      |    1   |
|      icmp_ln1889_reg_930      |    1   |
|      icmp_ln1894_reg_934      |    1   |
|      icmp_ln1901_reg_942      |    1   |
|      icmp_ln1906_reg_946      |    1   |
|       icmp_ln774_reg_913      |    1   |
|       icmp_read_reg_817       |    1   |
|     loopWidth_read_reg_888    |   16   |
|       or_ln1963_reg_950       |    1   |
|patternId_val_load_read_reg_845|    8   |
|       phi_ln1975_reg_336      |    2   |
|      pixOut_read_reg_876      |    8   |
|         pix_3_reg_363         |    8   |
|         pix_4_reg_346         |    8   |
|          pix_reg_383          |    8   |
|      tobool_read_reg_854      |    1   |
|      trunc_ln774_reg_917      |    1   |
|       vDir_load_reg_938       |    1   |
|       vMax_read_reg_827       |   16   |
|     whiYuv_2_addr_reg_954     |    2   |
|          x_1_reg_907          |   16   |
|           x_reg_775           |   16   |
|         y_read_reg_832        |   16   |
|   zext_ln1914_1_cast_reg_893  |   16   |
|    zext_ln1914_cast_reg_899   |   16   |
+-------------------------------+--------+
|             Total             |   286  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_296 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    4   ||  0.489  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   534  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   286  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   286  |   543  |
+-----------+--------+--------+--------+
