--- verilog_synth
+++ uhdm_synth
@@ -1,18 +1,15 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-18.10" *)
+(* top =  1  *)
 module gen_test4(a, b);
-(* src = "dut.sv:3.13-3.14" *)
+(* src = "dut.sv:1.18-1.19" *)
 input [3:0] a;
 wire [3:0] a;
-(* src = "dut.sv:4.14-4.15" *)
+(* src = "dut.sv:1.21-1.22" *)
 output [3:0] b;
 wire [3:0] b;
-(* src = "dut.sv:10.8-10.12" *)
 wire \foo[0].temp ;
-(* src = "dut.sv:10.8-10.12" *)
 wire \foo[1].temp ;
-(* src = "dut.sv:10.8-10.12" *)
 wire \foo[2].temp ;
 \$_AND_  _0_ (
 .A(a[1]),
