#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x145737a90 .scope module, "multi_tb" "multi_tb" 2 1;
 .timescale 0 0;
v0x1457575d0_0 .net "Adr", 31 0, L_0x145759bd0;  1 drivers
v0x145757660_0 .net "MemWrite", 0 0, L_0x145759890;  1 drivers
v0x1457576f0_0 .net "WriteData", 31 0, v0x145750c40_0;  1 drivers
v0x145757780_0 .var "clk", 0 0;
v0x145757810_0 .var "reset", 0 0;
E_0x145737e90 .event negedge, v0x1457456a0_0;
S_0x145724850 .scope module, "dut" "top" 2 7, 3 1 0, S_0x145737a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x145756f80_0 .net "Adr", 31 0, L_0x145759bd0;  alias, 1 drivers
v0x145757090_0 .net "MemWrite", 0 0, L_0x145759890;  alias, 1 drivers
v0x1457571a0_0 .net "ReadData", 31 0, L_0x14575dbc0;  1 drivers
v0x1457572b0_0 .net "WriteData", 31 0, v0x145750c40_0;  alias, 1 drivers
v0x145757340_0 .net "clk", 0 0, v0x145757780_0;  1 drivers
v0x14574f060_0 .net "reset", 0 0, v0x145757810_0;  1 drivers
S_0x145724060 .scope module, "arm" "arm" 3 17, 4 1 0, S_0x145724850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "Adr";
    .port_info 4 /OUTPUT 32 "WriteData";
    .port_info 5 /INPUT 32 "ReadData";
v0x14574b090_0 .net "ALUControl", 1 0, v0x145748b90_0;  1 drivers
v0x145755a30_0 .net "ALUFlags", 3 0, L_0x14575d460;  1 drivers
v0x145755b50_0 .net "ALUSrcA", 1 0, L_0x145757f40;  1 drivers
v0x145755be0_0 .net "ALUSrcB", 1 0, L_0x1457580e0;  1 drivers
v0x145755c70_0 .net "Adr", 31 0, L_0x145759bd0;  alias, 1 drivers
v0x145755d40_0 .net "AdrSrc", 0 0, L_0x145757e00;  1 drivers
v0x145755dd0_0 .net "IRWrite", 0 0, L_0x145757d60;  1 drivers
v0x145755e60_0 .net "ImmSrc", 1 0, L_0x145758470;  1 drivers
v0x145755f70_0 .net "Instr", 31 0, v0x14574eb10_0;  1 drivers
v0x145756080_0 .net "MemWrite", 0 0, L_0x145759890;  alias, 1 drivers
v0x145756110_0 .net "PCWrite", 0 0, L_0x1457597b0;  1 drivers
v0x145756220_0 .net "ReadData", 31 0, L_0x14575dbc0;  alias, 1 drivers
v0x1457562b0_0 .net "RegSrc", 1 0, L_0x145758600;  1 drivers
v0x145756340_0 .net "RegWrite", 0 0, L_0x145759820;  1 drivers
v0x145756450_0 .net "ResultSrc", 1 0, L_0x145757ea0;  1 drivers
v0x1457564e0_0 .net "WriteData", 31 0, v0x145750c40_0;  alias, 1 drivers
v0x145756570_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145756700_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
L_0x145759ab0 .part v0x14574eb10_0, 12, 20;
S_0x145724e30 .scope module, "c" "controller" 4 27, 5 1 0, S_0x145724060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v0x145747090_0 .net "ALUControl", 1 0, v0x145748b90_0;  alias, 1 drivers
v0x145749fe0_0 .net "ALUFlags", 3 0, L_0x14575d460;  alias, 1 drivers
v0x14574a090_0 .net "ALUSrcA", 1 0, L_0x145757f40;  alias, 1 drivers
v0x14574a180_0 .net "ALUSrcB", 1 0, L_0x1457580e0;  alias, 1 drivers
v0x14574a250_0 .net "AdrSrc", 0 0, L_0x145757e00;  alias, 1 drivers
v0x14574a320_0 .net "FlagW", 1 0, v0x145748f30_0;  1 drivers
v0x14574a3f0_0 .net "IRWrite", 0 0, L_0x145757d60;  alias, 1 drivers
v0x14574a4c0_0 .net "ImmSrc", 1 0, L_0x145758470;  alias, 1 drivers
v0x14574a550_0 .net "Instr", 31 12, L_0x145759ab0;  1 drivers
v0x14574a660_0 .net "MemW", 0 0, L_0x145757aa0;  1 drivers
v0x14574a6f0_0 .net "MemWrite", 0 0, L_0x145759890;  alias, 1 drivers
v0x14574a780_0 .net "NextPC", 0 0, L_0x1457578a0;  1 drivers
v0x14574a810_0 .net "PCS", 0 0, L_0x1457583c0;  1 drivers
v0x14574a8a0_0 .net "PCWrite", 0 0, L_0x1457597b0;  alias, 1 drivers
v0x14574a930_0 .net "RegSrc", 1 0, L_0x145758600;  alias, 1 drivers
v0x14574a9e0_0 .net "RegW", 0 0, L_0x145757bc0;  1 drivers
v0x14574aa70_0 .net "RegWrite", 0 0, L_0x145759820;  alias, 1 drivers
v0x14574ac20_0 .net "ResultSrc", 1 0, L_0x145757ea0;  alias, 1 drivers
v0x14574acb0_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x14574ad40_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
L_0x1457588e0 .part L_0x145759ab0, 14, 2;
L_0x145758980 .part L_0x145759ab0, 8, 6;
L_0x145758aa0 .part L_0x145759ab0, 0, 4;
L_0x145759950 .part L_0x145759ab0, 16, 4;
S_0x1457183c0 .scope module, "cl" "condlogic" 5 58, 6 4 0, S_0x145724e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0x145758c60 .functor AND 2, v0x145748f30_0, L_0x145758b80, C4<11>, C4<11>;
L_0x145759640 .functor AND 1, L_0x1457583c0, v0x145744d80_0, C4<1>, C4<1>;
L_0x1457597b0 .functor OR 1, L_0x1457578a0, L_0x145759640, C4<0>, C4<0>;
L_0x145759820 .functor AND 1, L_0x145757bc0, v0x145744d80_0, C4<1>, C4<1>;
L_0x145759890 .functor AND 1, L_0x145757aa0, v0x145744d80_0, C4<1>, C4<1>;
v0x145746190_0 .net "ALUFlags", 3 0, L_0x14575d460;  alias, 1 drivers
v0x145746250_0 .net "Cond", 3 0, L_0x145759950;  1 drivers
v0x1457462f0_0 .net "CondEx", 0 0, v0x145744d80_0;  1 drivers
v0x1457463c0_0 .net "FlagW", 1 0, v0x145748f30_0;  alias, 1 drivers
v0x145746450_0 .net "FlagWriteCond", 1 0, L_0x145758c60;  1 drivers
v0x145746520_0 .net "Flags", 3 0, L_0x145759020;  1 drivers
v0x1457465c0_0 .net "MemW", 0 0, L_0x145757aa0;  alias, 1 drivers
v0x145746650_0 .net "MemWrite", 0 0, L_0x145759890;  alias, 1 drivers
v0x1457466f0_0 .net "NextPC", 0 0, L_0x1457578a0;  alias, 1 drivers
v0x145746810_0 .net "PCS", 0 0, L_0x1457583c0;  alias, 1 drivers
v0x1457468b0_0 .net "PCWrite", 0 0, L_0x1457597b0;  alias, 1 drivers
v0x145746950_0 .net "RegW", 0 0, L_0x145757bc0;  alias, 1 drivers
v0x1457469f0_0 .net "RegWrite", 0 0, L_0x145759820;  alias, 1 drivers
v0x145746a90_0 .net *"_ivl_0", 1 0, L_0x145758b80;  1 drivers
v0x145746b40_0 .net *"_ivl_17", 0 0, L_0x145759640;  1 drivers
v0x145746bf0_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145746c80_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
L_0x145758b80 .concat [ 1 1 0 0], v0x145744d80_0, v0x145744d80_0;
L_0x145758d10 .part L_0x145758c60, 1, 1;
L_0x145758df0 .part L_0x14575d460, 2, 2;
L_0x145758e90 .part L_0x145758c60, 0, 1;
L_0x145758f30 .part L_0x14575d460, 0, 2;
L_0x145759020 .concat8 [ 2 2 0 0], v0x145745fa0_0, v0x1457458b0_0;
S_0x145723a70 .scope module, "cc" "condcheck" 6 53, 7 1 0, S_0x1457183c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x1457594e0 .functor BUFZ 4, L_0x145759020, C4<0000>, C4<0000>, C4<0000>;
L_0x145759550 .functor XNOR 1, L_0x145759120, L_0x1457593c0, C4<0>, C4<0>;
v0x145724b90_0 .net "Cond", 3 0, L_0x145759950;  alias, 1 drivers
v0x145744d80_0 .var "CondEx", 0 0;
v0x145744e20_0 .net "Flags", 3 0, L_0x145759020;  alias, 1 drivers
v0x145744ee0_0 .net *"_ivl_6", 3 0, L_0x1457594e0;  1 drivers
v0x145744f90_0 .net "carry", 0 0, L_0x145759300;  1 drivers
v0x145745070_0 .net "ge", 0 0, L_0x145759550;  1 drivers
v0x145745110_0 .net "neg", 0 0, L_0x145759120;  1 drivers
v0x1457451b0_0 .net "overflow", 0 0, L_0x1457593c0;  1 drivers
v0x145745250_0 .net "zero", 0 0, L_0x145759200;  1 drivers
E_0x145729770/0 .event edge, v0x145724b90_0, v0x145745250_0, v0x145744f90_0, v0x145745110_0;
E_0x145729770/1 .event edge, v0x1457451b0_0, v0x145745070_0;
E_0x145729770 .event/or E_0x145729770/0, E_0x145729770/1;
L_0x145759120 .part L_0x1457594e0, 3, 1;
L_0x145759200 .part L_0x1457594e0, 2, 1;
L_0x145759300 .part L_0x1457594e0, 1, 1;
L_0x1457593c0 .part L_0x1457594e0, 0, 1;
S_0x1457453a0 .scope module, "flagwritereg0" "flopenr" 6 37, 8 1 0, S_0x1457183c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x145745560 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x1457456a0_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145745750_0 .net "d", 1 0, L_0x145758df0;  1 drivers
v0x145745800_0 .net "en", 0 0, L_0x145758d10;  1 drivers
v0x1457458b0_0 .var "q", 1 0;
v0x145745960_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
E_0x145745660 .event posedge, v0x145745960_0, v0x1457456a0_0;
S_0x145745ac0 .scope module, "flagwritereg1" "flopenr" 6 45, 8 1 0, S_0x1457183c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x145745c80 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x145745db0_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145745e60_0 .net "d", 1 0, L_0x145758f30;  1 drivers
v0x145745ef0_0 .net "en", 0 0, L_0x145758e90;  1 drivers
v0x145745fa0_0 .var "q", 1 0;
v0x145746050_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
S_0x145746ed0 .scope module, "dec" "decode" 5 38, 9 1 0, S_0x145724e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_0x145758310 .functor AND 1, L_0x145758270, L_0x145757bc0, C4<1>, C4<1>;
L_0x1457583c0 .functor OR 1, L_0x145758310, L_0x1457579c0, C4<0>, C4<0>;
L_0x145758470 .functor BUFZ 2, L_0x1457588e0, C4<00>, C4<00>, C4<00>;
v0x145748b90_0 .var "ALUControl", 1 0;
v0x145748c20_0 .net "ALUOp", 0 0, L_0x1457581d0;  1 drivers
v0x145748cb0_0 .net "ALUSrcA", 1 0, L_0x145757f40;  alias, 1 drivers
v0x145748d40_0 .net "ALUSrcB", 1 0, L_0x1457580e0;  alias, 1 drivers
v0x145748dd0_0 .net "AdrSrc", 0 0, L_0x145757e00;  alias, 1 drivers
v0x145748ea0_0 .net "Branch", 0 0, L_0x1457579c0;  1 drivers
v0x145748f30_0 .var "FlagW", 1 0;
v0x145748fe0_0 .net "Funct", 5 0, L_0x145758980;  1 drivers
v0x145749090_0 .net "IRWrite", 0 0, L_0x145757d60;  alias, 1 drivers
v0x1457491c0_0 .net "ImmSrc", 1 0, L_0x145758470;  alias, 1 drivers
v0x145749250_0 .net "MemW", 0 0, L_0x145757aa0;  alias, 1 drivers
v0x1457492e0_0 .net "NextPC", 0 0, L_0x1457578a0;  alias, 1 drivers
v0x1457493b0_0 .net "Op", 1 0, L_0x1457588e0;  1 drivers
v0x145749440_0 .net "PCS", 0 0, L_0x1457583c0;  alias, 1 drivers
v0x1457494d0_0 .net "Rd", 3 0, L_0x145758aa0;  1 drivers
v0x145749560_0 .net "RegSrc", 1 0, L_0x145758600;  alias, 1 drivers
v0x1457495f0_0 .net "RegW", 0 0, L_0x145757bc0;  alias, 1 drivers
v0x1457497c0_0 .net "ResultSrc", 1 0, L_0x145757ea0;  alias, 1 drivers
L_0x148050010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x145749850_0 .net/2u *"_ivl_0", 3 0, L_0x148050010;  1 drivers
L_0x148050058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1457498e0_0 .net/2u *"_ivl_12", 1 0, L_0x148050058;  1 drivers
v0x145749970_0 .net *"_ivl_14", 0 0, L_0x145758520;  1 drivers
L_0x1480500a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x145749a00_0 .net/2u *"_ivl_19", 1 0, L_0x1480500a0;  1 drivers
v0x145749a90_0 .net *"_ivl_2", 0 0, L_0x145758270;  1 drivers
v0x145749b20_0 .net *"_ivl_21", 0 0, L_0x145758780;  1 drivers
v0x145749bb0_0 .net *"_ivl_4", 0 0, L_0x145758310;  1 drivers
v0x145749c50_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145749d60_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
E_0x145722fd0 .event edge, v0x145747d10_0, v0x1457480b0_0, v0x145748b90_0;
L_0x145758270 .cmp/eq 4, L_0x145758aa0, L_0x148050010;
L_0x145758520 .cmp/eq 2, L_0x1457588e0, L_0x148050058;
L_0x145758600 .concat8 [ 1 1 0 0], L_0x145758520, L_0x145758780;
L_0x145758780 .cmp/eq 2, L_0x1457588e0, L_0x1480500a0;
S_0x1457472d0 .scope module, "fsm" "mainfsm" 9 43, 10 1 0, S_0x145746ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0x145747490 .param/l "ALUWB" 1 10 42, C4<1000>;
P_0x1457474d0 .param/l "BRANCH" 1 10 43, C4<1001>;
P_0x145747510 .param/l "DECODE" 1 10 35, C4<0001>;
P_0x145747550 .param/l "EXECUTEI" 1 10 41, C4<0111>;
P_0x145747590 .param/l "EXECUTER" 1 10 40, C4<0110>;
P_0x1457475d0 .param/l "FETCH" 1 10 34, C4<0000>;
P_0x145747610 .param/l "MEMADR" 1 10 36, C4<0010>;
P_0x145747650 .param/l "MEMREAD" 1 10 37, C4<0011>;
P_0x145747690 .param/l "MEMWB" 1 10 38, C4<0100>;
P_0x1457476d0 .param/l "MEMWRITE" 1 10 39, C4<0101>;
P_0x145747710 .param/l "UNKNOWN" 1 10 44, C4<1010>;
v0x145747d10_0 .net "ALUOp", 0 0, L_0x1457581d0;  alias, 1 drivers
v0x145747dc0_0 .net "ALUSrcA", 1 0, L_0x145757f40;  alias, 1 drivers
v0x145747e70_0 .net "ALUSrcB", 1 0, L_0x1457580e0;  alias, 1 drivers
v0x145747f30_0 .net "AdrSrc", 0 0, L_0x145757e00;  alias, 1 drivers
v0x145747fd0_0 .net "Branch", 0 0, L_0x1457579c0;  alias, 1 drivers
v0x1457480b0_0 .net "Funct", 5 0, L_0x145758980;  alias, 1 drivers
v0x145748160_0 .net "IRWrite", 0 0, L_0x145757d60;  alias, 1 drivers
v0x145748200_0 .net "MemW", 0 0, L_0x145757aa0;  alias, 1 drivers
v0x145748290_0 .net "NextPC", 0 0, L_0x1457578a0;  alias, 1 drivers
v0x1457483c0_0 .net "Op", 1 0, L_0x1457588e0;  alias, 1 drivers
v0x145748450_0 .net "RegW", 0 0, L_0x145757bc0;  alias, 1 drivers
v0x1457484e0_0 .net "ResultSrc", 1 0, L_0x145757ea0;  alias, 1 drivers
v0x145748570_0 .net *"_ivl_12", 12 0, v0x1457486a0_0;  1 drivers
v0x145748610_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x1457486a0_0 .var "controls", 12 0;
v0x145748750_0 .var "nextstate", 3 0;
v0x145748800_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
v0x145748990_0 .var "state", 3 0;
E_0x145747c80 .event edge, v0x145748990_0;
E_0x145747cc0 .event edge, v0x145748990_0, v0x1457483c0_0, v0x1457480b0_0;
L_0x1457578a0 .part v0x1457486a0_0, 12, 1;
L_0x1457579c0 .part v0x1457486a0_0, 11, 1;
L_0x145757aa0 .part v0x1457486a0_0, 10, 1;
L_0x145757bc0 .part v0x1457486a0_0, 9, 1;
L_0x145757d60 .part v0x1457486a0_0, 8, 1;
L_0x145757e00 .part v0x1457486a0_0, 7, 1;
L_0x145757ea0 .part v0x1457486a0_0, 5, 2;
L_0x145757f40 .part v0x1457486a0_0, 3, 2;
L_0x1457580e0 .part v0x1457486a0_0, 1, 2;
L_0x1457581d0 .part v0x1457486a0_0, 0, 1;
S_0x14574aed0 .scope module, "dp" "datapath" 4 44, 11 8 0, S_0x145724060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Adr";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "ReadData";
    .port_info 5 /OUTPUT 32 "Instr";
    .port_info 6 /OUTPUT 4 "ALUFlags";
    .port_info 7 /INPUT 1 "PCWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "IRWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 2 "RegSrc";
    .port_info 12 /INPUT 2 "ALUSrcA";
    .port_info 13 /INPUT 2 "ALUSrcB";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 2 "ImmSrc";
    .port_info 16 /INPUT 2 "ALUControl";
v0x1457540f0_0 .net "A", 31 0, v0x145750680_0;  1 drivers
v0x1457541e0_0 .net "ALUControl", 1 0, v0x145748b90_0;  alias, 1 drivers
v0x145754270_0 .net "ALUFlags", 3 0, L_0x14575d460;  alias, 1 drivers
v0x145754300_0 .net "ALUOut", 31 0, v0x14574dfe0_0;  1 drivers
v0x145754390_0 .net "ALUResult", 31 0, v0x14574bd50_0;  1 drivers
v0x145754460_0 .net "ALUSrcA", 1 0, L_0x145757f40;  alias, 1 drivers
v0x145754580_0 .net "ALUSrcB", 1 0, L_0x1457580e0;  alias, 1 drivers
v0x145754690_0 .net "Adr", 31 0, L_0x145759bd0;  alias, 1 drivers
v0x145754720_0 .net "AdrSrc", 0 0, L_0x145757e00;  alias, 1 drivers
v0x1457548b0_0 .net "Data", 31 0, v0x145751200_0;  1 drivers
v0x145754940_0 .net "ExtImm", 31 0, v0x14574e370_0;  1 drivers
v0x1457549d0_0 .net "IRWrite", 0 0, L_0x145757d60;  alias, 1 drivers
v0x145754ae0_0 .net "ImmSrc", 1 0, L_0x145758470;  alias, 1 drivers
v0x145754b70_0 .net "Instr", 31 0, v0x14574eb10_0;  alias, 1 drivers
v0x145754c00_0 .net "PC", 31 0, v0x14574f290_0;  1 drivers
o0x14801a4a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x145754c90_0 .net "PCNext", 31 0, o0x14801a4a0;  0 drivers
v0x145754d20_0 .net "PCWrite", 0 0, L_0x1457597b0;  alias, 1 drivers
v0x145754eb0_0 .net "RA1", 3 0, L_0x145759cf0;  1 drivers
v0x145754f40_0 .net "RA2", 3 0, L_0x145759f10;  1 drivers
v0x145754fd0_0 .net "RD1", 31 0, L_0x14575a6d0;  1 drivers
v0x145755060_0 .net "RD2", 31 0, L_0x14575ab40;  1 drivers
v0x145755130_0 .net "ReadData", 31 0, L_0x14575dbc0;  alias, 1 drivers
v0x1457551c0_0 .net "RegSrc", 1 0, L_0x145758600;  alias, 1 drivers
v0x145755290_0 .net "RegWrite", 0 0, L_0x145759820;  alias, 1 drivers
v0x145755320_0 .net "Result", 31 0, L_0x14575d8e0;  1 drivers
v0x145755430_0 .net "ResultSrc", 1 0, L_0x145757ea0;  alias, 1 drivers
v0x145755540_0 .net "SrcA", 31 0, L_0x14575b020;  1 drivers
v0x1457555d0_0 .net "SrcB", 31 0, L_0x14575b460;  1 drivers
v0x145755660_0 .net "WriteData", 31 0, v0x145750c40_0;  alias, 1 drivers
v0x145755730_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x1457557c0_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
L_0x145759d90 .part v0x14574eb10_0, 16, 4;
L_0x145759e30 .part L_0x145758600, 0, 1;
L_0x145759fb0 .part v0x14574eb10_0, 0, 4;
L_0x14575a090 .part v0x14574eb10_0, 12, 4;
L_0x14575a170 .part L_0x145758600, 1, 1;
L_0x14575a250 .part v0x14574eb10_0, 0, 24;
L_0x14575ac60 .part v0x14574eb10_0, 12, 4;
S_0x14574b2c0 .scope module, "adrmux" "mux2" 11 73, 12 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x14574b430 .param/l "WIDTH" 0 12 7, +C4<00000000000000000000000000100000>;
P_0x14574b470 .param/l "srca" 0 12 8, +C4<00000000000000000000000000000000>;
v0x14574b650_0 .net "d0", 31 0, v0x14574f290_0;  alias, 1 drivers
v0x14574b6f0_0 .net "d1", 31 0, L_0x14575d8e0;  alias, 1 drivers
v0x14574b790_0 .net "s", 0 0, L_0x145757e00;  alias, 1 drivers
v0x14574b820_0 .net "y", 31 0, L_0x145759bd0;  alias, 1 drivers
L_0x145759bd0 .functor MUXZ 32, v0x14574f290_0, L_0x14575d8e0, L_0x145757e00, C4<>;
S_0x14574b8d0 .scope module, "alu" "alu" 11 146, 13 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x14575b690 .functor NOT 32, L_0x14575b460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14575c560 .functor AND 1, L_0x14575c330, L_0x14575c4c0, C4<1>, C4<1>;
L_0x1457559b0 .functor XOR 1, L_0x14575cb20, L_0x14575cbc0, C4<0>, C4<0>;
L_0x14575cdc0 .functor XOR 1, L_0x1457559b0, L_0x14575cd20, C4<0>, C4<0>;
L_0x14575cef0 .functor NOT 1, L_0x14575cdc0, C4<0>, C4<0>, C4<0>;
L_0x14575cfd0 .functor AND 1, L_0x14575c9f0, L_0x14575cef0, C4<1>, C4<1>;
L_0x14575d200 .functor XOR 1, L_0x14575d0c0, L_0x14575d160, C4<0>, C4<0>;
L_0x14575d370 .functor AND 1, L_0x14575cfd0, L_0x14575d200, C4<1>, C4<1>;
v0x14574bb80_0 .net "ALUControl", 1 0, v0x145748b90_0;  alias, 1 drivers
v0x14574bc70_0 .net "ALUFlags", 3 0, L_0x14575d460;  alias, 1 drivers
v0x14574bd50_0 .var "Result", 31 0;
v0x14574bde0_0 .net *"_ivl_1", 0 0, L_0x14575b5f0;  1 drivers
v0x14574be80_0 .net *"_ivl_10", 32 0, L_0x14575b9a0;  1 drivers
L_0x1480502e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14574bf70_0 .net *"_ivl_13", 0 0, L_0x1480502e0;  1 drivers
v0x14574c020_0 .net *"_ivl_14", 32 0, L_0x14575bac0;  1 drivers
v0x14574c0d0_0 .net *"_ivl_17", 0 0, L_0x14575bc00;  1 drivers
v0x14574c180_0 .net *"_ivl_18", 32 0, L_0x14575bca0;  1 drivers
v0x14574c290_0 .net *"_ivl_2", 31 0, L_0x14575b690;  1 drivers
L_0x148050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14574c340_0 .net *"_ivl_21", 31 0, L_0x148050328;  1 drivers
L_0x148050370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14574c3f0_0 .net/2u *"_ivl_26", 31 0, L_0x148050370;  1 drivers
L_0x1480503b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14574c4a0_0 .net *"_ivl_31", 0 0, L_0x1480503b8;  1 drivers
v0x14574c550_0 .net *"_ivl_33", 0 0, L_0x14575c130;  1 drivers
v0x14574c600_0 .net *"_ivl_35", 1 0, L_0x14575c230;  1 drivers
L_0x148050400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14574c6b0_0 .net/2u *"_ivl_36", 1 0, L_0x148050400;  1 drivers
v0x14574c760_0 .net *"_ivl_38", 0 0, L_0x14575c330;  1 drivers
v0x14574c8f0_0 .net *"_ivl_41", 0 0, L_0x14575c4c0;  1 drivers
L_0x148050448 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14574c980_0 .net *"_ivl_45", 0 0, L_0x148050448;  1 drivers
v0x14574ca20_0 .net *"_ivl_47", 0 0, L_0x14575c650;  1 drivers
v0x14574cad0_0 .net *"_ivl_49", 1 0, L_0x14575c7f0;  1 drivers
L_0x148050490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14574cb80_0 .net/2u *"_ivl_50", 1 0, L_0x148050490;  1 drivers
v0x14574cc30_0 .net *"_ivl_52", 0 0, L_0x14575c9f0;  1 drivers
v0x14574ccd0_0 .net *"_ivl_55", 0 0, L_0x14575cb20;  1 drivers
v0x14574cd80_0 .net *"_ivl_57", 0 0, L_0x14575cbc0;  1 drivers
v0x14574ce30_0 .net *"_ivl_58", 0 0, L_0x1457559b0;  1 drivers
v0x14574cee0_0 .net *"_ivl_6", 32 0, L_0x14575b820;  1 drivers
v0x14574cf90_0 .net *"_ivl_61", 0 0, L_0x14575cd20;  1 drivers
v0x14574d040_0 .net *"_ivl_62", 0 0, L_0x14575cdc0;  1 drivers
v0x14574d0f0_0 .net *"_ivl_64", 0 0, L_0x14575cef0;  1 drivers
v0x14574d1a0_0 .net *"_ivl_66", 0 0, L_0x14575cfd0;  1 drivers
v0x14574d250_0 .net *"_ivl_69", 0 0, L_0x14575d0c0;  1 drivers
v0x14574d300_0 .net *"_ivl_71", 0 0, L_0x14575d160;  1 drivers
v0x14574c810_0 .net *"_ivl_72", 0 0, L_0x14575d200;  1 drivers
L_0x148050298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14574d590_0 .net *"_ivl_9", 0 0, L_0x148050298;  1 drivers
v0x14574d620_0 .net "a", 31 0, L_0x14575b020;  alias, 1 drivers
v0x14574d6c0_0 .net "b", 31 0, L_0x14575b460;  alias, 1 drivers
v0x14574d770_0 .net "carry", 0 0, L_0x14575c560;  1 drivers
v0x14574d810_0 .net "condinvb", 31 0, L_0x14575b780;  1 drivers
v0x14574d8c0_0 .net "negative", 0 0, L_0x14575bf20;  1 drivers
v0x14574d960_0 .net "overflow", 0 0, L_0x14575d370;  1 drivers
v0x14574da00_0 .net "sum", 32 0, L_0x14575bde0;  1 drivers
v0x14574dab0_0 .net "zero", 0 0, L_0x14575c090;  1 drivers
E_0x14574bb50 .event edge, v0x145748b90_0, v0x14574da00_0, v0x14574d620_0, v0x14574d6c0_0;
L_0x14575b5f0 .part v0x145748b90_0, 0, 1;
L_0x14575b780 .functor MUXZ 32, L_0x14575b460, L_0x14575b690, L_0x14575b5f0, C4<>;
L_0x14575b820 .concat [ 32 1 0 0], L_0x14575b020, L_0x148050298;
L_0x14575b9a0 .concat [ 32 1 0 0], L_0x14575b780, L_0x1480502e0;
L_0x14575bac0 .arith/sum 33, L_0x14575b820, L_0x14575b9a0;
L_0x14575bc00 .part v0x145748b90_0, 0, 1;
L_0x14575bca0 .concat [ 1 32 0 0], L_0x14575bc00, L_0x148050328;
L_0x14575bde0 .arith/sum 33, L_0x14575bac0, L_0x14575bca0;
L_0x14575bf20 .part v0x14574bd50_0, 31, 1;
L_0x14575c090 .cmp/eq 32, v0x14574bd50_0, L_0x148050370;
L_0x14575c130 .part v0x145748b90_0, 1, 1;
L_0x14575c230 .concat [ 1 1 0 0], L_0x14575c130, L_0x1480503b8;
L_0x14575c330 .cmp/eq 2, L_0x14575c230, L_0x148050400;
L_0x14575c4c0 .part L_0x14575bde0, 32, 1;
L_0x14575c650 .part v0x145748b90_0, 1, 1;
L_0x14575c7f0 .concat [ 1 1 0 0], L_0x14575c650, L_0x148050448;
L_0x14575c9f0 .cmp/eq 2, L_0x14575c7f0, L_0x148050490;
L_0x14575cb20 .part L_0x14575b020, 31, 1;
L_0x14575cbc0 .part L_0x14575b460, 31, 1;
L_0x14575cd20 .part v0x145748b90_0, 0, 1;
L_0x14575d0c0 .part L_0x14575b020, 31, 1;
L_0x14575d160 .part L_0x14575bde0, 31, 1;
L_0x14575d460 .concat [ 1 1 1 1], L_0x14575d370, L_0x14575c560, L_0x14575c090, L_0x14575bf20;
S_0x14574dbd0 .scope module, "alureg" "flopr" 11 153, 14 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x14574dd40 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x14574dec0_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x14574df50_0 .net "d", 31 0, v0x14574bd50_0;  alias, 1 drivers
v0x14574dfe0_0 .var "q", 31 0;
v0x14574e070_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
S_0x14574e110 .scope module, "ext" "extend" 11 104, 15 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x14574e370_0 .var "ExtImm", 31 0;
v0x14574e430_0 .net "ImmSrc", 1 0, L_0x145758470;  alias, 1 drivers
v0x14574e510_0 .net "Instr", 23 0, L_0x14575a250;  1 drivers
E_0x14574e320 .event edge, v0x1457491c0_0, v0x14574e510_0;
S_0x14574e600 .scope module, "irreg" "flopenr" 11 79, 8 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x14574e800 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000100000>;
v0x14574e930_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x14574e9c0_0 .net "d", 31 0, v0x14574eb10_0;  alias, 1 drivers
v0x14574ea60_0 .net "en", 0 0, L_0x145757d60;  alias, 1 drivers
v0x14574eb10_0 .var "q", 31 0;
v0x14574ebc0_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
S_0x14574ed00 .scope module, "pcreg" "flopenr" 11 66, 8 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x14574eec0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000100000>;
v0x14574efc0_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x14574f160_0 .net "d", 31 0, o0x14801a4a0;  alias, 0 drivers
v0x14574f200_0 .net "en", 0 0, L_0x1457597b0;  alias, 1 drivers
v0x14574f290_0 .var "q", 31 0;
v0x14574f320_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
S_0x14574f530 .scope module, "ra1mux" "mux2" 11 92, 12 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x14574f6a0 .param/l "WIDTH" 0 12 7, +C4<00000000000000000000000000000100>;
P_0x14574f6e0 .param/l "srca" 0 12 8, +C4<00000000000000000000000000000000>;
v0x14574f8a0_0 .net "d0", 3 0, L_0x145759d90;  1 drivers
L_0x1480500e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x14574f940_0 .net "d1", 3 0, L_0x1480500e8;  1 drivers
v0x14574f9e0_0 .net "s", 0 0, L_0x145759e30;  1 drivers
v0x14574fa70_0 .net "y", 3 0, L_0x145759cf0;  alias, 1 drivers
L_0x145759cf0 .functor MUXZ 4, L_0x145759d90, L_0x1480500e8, L_0x145759e30, C4<>;
S_0x14574fb30 .scope module, "ra2mux" "mux2" 11 98, 12 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x14574fcf0 .param/l "WIDTH" 0 12 7, +C4<00000000000000000000000000000100>;
P_0x14574fd30 .param/l "srca" 0 12 8, +C4<00000000000000000000000000000000>;
v0x14574ff10_0 .net "d0", 3 0, L_0x145759fb0;  1 drivers
v0x14574ffd0_0 .net "d1", 3 0, L_0x14575a090;  1 drivers
v0x145750070_0 .net "s", 0 0, L_0x14575a170;  1 drivers
v0x145750100_0 .net "y", 3 0, L_0x145759f10;  alias, 1 drivers
L_0x145759f10 .functor MUXZ 4, L_0x145759fb0, L_0x14575a090, L_0x14575a170, C4<>;
S_0x1457501c0 .scope module, "rd1reg" "flopr" 11 120, 14 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x14574e7c0 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x145750540_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x1457505e0_0 .net "d", 31 0, L_0x14575a6d0;  alias, 1 drivers
v0x145750680_0 .var "q", 31 0;
v0x145750710_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
S_0x1457507c0 .scope module, "rd2reg" "flopr" 11 126, 14 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x145750980 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x145750b00_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145750ba0_0 .net "d", 31 0, L_0x14575ab40;  alias, 1 drivers
v0x145750c40_0 .var "q", 31 0;
v0x145750cd0_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
S_0x145750d80 .scope module, "rdreg" "flopr" 11 86, 14 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x145750f40 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x1457510c0_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145751160_0 .net "d", 31 0, L_0x14575dbc0;  alias, 1 drivers
v0x145751200_0 .var "q", 31 0;
v0x145751290_0 .net "reset", 0 0, v0x145757810_0;  alias, 1 drivers
S_0x145751340 .scope module, "resultmux" "mux3" 11 159, 16 6 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x145751500 .param/l "WIDTH" 0 16 13, +C4<00000000000000000000000000100000>;
v0x145751630_0 .net *"_ivl_1", 0 0, L_0x14575d600;  1 drivers
v0x1457516f0_0 .net *"_ivl_3", 0 0, L_0x14575d6a0;  1 drivers
v0x1457517a0_0 .net *"_ivl_4", 31 0, L_0x14575d840;  1 drivers
v0x145751860_0 .net "d0", 31 0, v0x14574dfe0_0;  alias, 1 drivers
v0x145751920_0 .net "d1", 31 0, v0x145751200_0;  alias, 1 drivers
v0x1457519f0_0 .net "d2", 31 0, v0x14574bd50_0;  alias, 1 drivers
v0x145751ac0_0 .net "s", 1 0, L_0x145757ea0;  alias, 1 drivers
v0x145751b60_0 .net "y", 31 0, L_0x14575d8e0;  alias, 1 drivers
L_0x14575d600 .part L_0x145757ea0, 1, 1;
L_0x14575d6a0 .part L_0x145757ea0, 0, 1;
L_0x14575d840 .functor MUXZ 32, v0x14574dfe0_0, v0x145751200_0, L_0x14575d6a0, C4<>;
L_0x14575d8e0 .functor MUXZ 32, L_0x14575d840, v0x14574bd50_0, L_0x14575d600, C4<>;
S_0x145751c70 .scope module, "rf" "regfile" 11 109, 17 1 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x148050130 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x145751f80_0 .net/2u *"_ivl_0", 3 0, L_0x148050130;  1 drivers
L_0x1480501c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x145752040_0 .net/2u *"_ivl_12", 3 0, L_0x1480501c0;  1 drivers
v0x1457520f0_0 .net *"_ivl_14", 0 0, L_0x14575a7f0;  1 drivers
v0x1457521a0_0 .net *"_ivl_16", 31 0, L_0x14575a940;  1 drivers
v0x145752250_0 .net *"_ivl_18", 5 0, L_0x14575a9e0;  1 drivers
v0x145752340_0 .net *"_ivl_2", 0 0, L_0x14575a3f0;  1 drivers
L_0x148050208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1457523e0_0 .net *"_ivl_21", 1 0, L_0x148050208;  1 drivers
v0x145752490_0 .net *"_ivl_4", 31 0, L_0x14575a510;  1 drivers
v0x145752540_0 .net *"_ivl_6", 5 0, L_0x14575a5b0;  1 drivers
L_0x148050178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145752650_0 .net *"_ivl_9", 1 0, L_0x148050178;  1 drivers
v0x145752700_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145752790_0 .net "r15", 31 0, L_0x14575d8e0;  alias, 1 drivers
v0x145752830_0 .net "ra1", 3 0, L_0x145759cf0;  alias, 1 drivers
v0x1457528d0_0 .net "ra2", 3 0, L_0x145759f10;  alias, 1 drivers
v0x145752980_0 .net "rd1", 31 0, L_0x14575a6d0;  alias, 1 drivers
v0x145752a30_0 .net "rd2", 31 0, L_0x14575ab40;  alias, 1 drivers
v0x145752ae0 .array "rf", 0 14, 31 0;
v0x145752c70_0 .net "wa3", 3 0, L_0x14575ac60;  1 drivers
v0x145752d20_0 .net "wd3", 31 0, L_0x14575d8e0;  alias, 1 drivers
v0x145752dc0_0 .net "we3", 0 0, L_0x145759820;  alias, 1 drivers
E_0x145751600 .event posedge, v0x1457456a0_0;
L_0x14575a3f0 .cmp/eq 4, L_0x145759cf0, L_0x148050130;
L_0x14575a510 .array/port v0x145752ae0, L_0x14575a5b0;
L_0x14575a5b0 .concat [ 4 2 0 0], L_0x145759cf0, L_0x148050178;
L_0x14575a6d0 .functor MUXZ 32, L_0x14575a510, L_0x14575d8e0, L_0x14575a3f0, C4<>;
L_0x14575a7f0 .cmp/eq 4, L_0x145759f10, L_0x1480501c0;
L_0x14575a940 .array/port v0x145752ae0, L_0x14575a9e0;
L_0x14575a9e0 .concat [ 4 2 0 0], L_0x145759f10, L_0x148050208;
L_0x14575ab40 .functor MUXZ 32, L_0x14575a940, L_0x14575d8e0, L_0x14575a7f0, C4<>;
S_0x145752ef0 .scope module, "srcamux" "mux3" 11 132, 16 6 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x145753060 .param/l "WIDTH" 0 16 13, +C4<00000000000000000000000000100000>;
v0x145753190_0 .net *"_ivl_1", 0 0, L_0x14575ad40;  1 drivers
v0x145753250_0 .net *"_ivl_3", 0 0, L_0x14575ade0;  1 drivers
v0x145753300_0 .net *"_ivl_4", 31 0, L_0x14575af80;  1 drivers
v0x1457533c0_0 .net "d0", 31 0, v0x145750680_0;  alias, 1 drivers
v0x145753480_0 .net "d1", 31 0, v0x14574f290_0;  alias, 1 drivers
v0x145753590_0 .net "d2", 31 0, v0x14574dfe0_0;  alias, 1 drivers
v0x145753660_0 .net "s", 1 0, L_0x145757f40;  alias, 1 drivers
v0x1457536f0_0 .net "y", 31 0, L_0x14575b020;  alias, 1 drivers
L_0x14575ad40 .part L_0x145757f40, 1, 1;
L_0x14575ade0 .part L_0x145757f40, 0, 1;
L_0x14575af80 .functor MUXZ 32, v0x145750680_0, v0x14574f290_0, L_0x14575ade0, C4<>;
L_0x14575b020 .functor MUXZ 32, L_0x14575af80, v0x14574dfe0_0, L_0x14575ad40, C4<>;
S_0x1457537e0 .scope module, "srcbmux" "mux3" 11 139, 16 6 0, S_0x14574aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x1457539a0 .param/l "WIDTH" 0 16 13, +C4<00000000000000000000000000100000>;
v0x145753ac0_0 .net *"_ivl_1", 0 0, L_0x14575b180;  1 drivers
v0x145753b80_0 .net *"_ivl_3", 0 0, L_0x14575b220;  1 drivers
v0x145753c30_0 .net *"_ivl_4", 31 0, L_0x14575b3c0;  1 drivers
v0x145753cf0_0 .net "d0", 31 0, v0x145750c40_0;  alias, 1 drivers
v0x145753db0_0 .net "d1", 31 0, v0x14574e370_0;  alias, 1 drivers
L_0x148050250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x145753e80_0 .net "d2", 31 0, L_0x148050250;  1 drivers
v0x145753f20_0 .net "s", 1 0, L_0x1457580e0;  alias, 1 drivers
v0x145753fc0_0 .net "y", 31 0, L_0x14575b460;  alias, 1 drivers
L_0x14575b180 .part L_0x1457580e0, 1, 1;
L_0x14575b220 .part L_0x1457580e0, 0, 1;
L_0x14575b3c0 .functor MUXZ 32, v0x145750c40_0, v0x14574e370_0, L_0x14575b220, C4<>;
L_0x14575b460 .functor MUXZ 32, L_0x14575b3c0, L_0x148050250, L_0x14575b180, C4<>;
S_0x145756790 .scope module, "mem" "mem" 3 25, 18 1 0, S_0x145724850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x14575dbc0 .functor BUFZ 32, L_0x14575da80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x145756980 .array "RAM", 0 63, 31 0;
v0x145756a10_0 .net *"_ivl_0", 31 0, L_0x14575da80;  1 drivers
v0x145756aa0_0 .net *"_ivl_3", 29 0, L_0x14575db20;  1 drivers
v0x145756b60_0 .net "a", 31 0, L_0x145759bd0;  alias, 1 drivers
v0x145756c00_0 .net "clk", 0 0, v0x145757780_0;  alias, 1 drivers
v0x145756cd0_0 .net "rd", 31 0, L_0x14575dbc0;  alias, 1 drivers
v0x145756d70_0 .net "wd", 31 0, v0x145750c40_0;  alias, 1 drivers
v0x145756e90_0 .net "we", 0 0, L_0x145759890;  alias, 1 drivers
L_0x14575da80 .array/port v0x145756980, L_0x14575db20;
L_0x14575db20 .part L_0x145759bd0, 2, 30;
    .scope S_0x1457472d0;
T_0 ;
    %wait E_0x145745660;
    %load/vec4 v0x145748800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x145748990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x145748750_0;
    %assign/vec4 v0x145748990_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1457472d0;
T_1 ;
    %wait E_0x145747cc0;
    %load/vec4 v0x145748990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x1457483c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x1457480b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x1457480b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
T_1.16 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x145748750_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1457472d0;
T_2 ;
    %wait E_0x145747c80;
    %load/vec4 v0x145748990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 322, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 65, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 323, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2386, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 386, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1410, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 771, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 938, 0, 13;
    %store/vec4 v0x1457486a0_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x145746ed0;
T_3 ;
    %wait E_0x145722fd0;
    %load/vec4 v0x145748c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x145748fe0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x145748b90_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x145748b90_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x145748b90_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x145748b90_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x145748b90_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x145748fe0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145748f30_0, 4, 1;
    %load/vec4 v0x145748fe0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x145748b90_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x145748b90_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145748f30_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x145748b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x145748f30_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1457453a0;
T_4 ;
    %wait E_0x145745660;
    %load/vec4 v0x145745960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1457458b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x145745800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x145745750_0;
    %assign/vec4 v0x1457458b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x145745ac0;
T_5 ;
    %wait E_0x145745660;
    %load/vec4 v0x145746050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x145745fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x145745ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x145745e60_0;
    %assign/vec4 v0x145745fa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x145723a70;
T_6 ;
    %wait E_0x145729770;
    %load/vec4 v0x145724b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v0x145745250_0;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v0x145745250_0;
    %inv;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v0x145744f90_0;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v0x145744f90_0;
    %inv;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v0x145745110_0;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v0x145745110_0;
    %inv;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v0x1457451b0_0;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v0x1457451b0_0;
    %inv;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0x145744f90_0;
    %load/vec4 v0x145745250_0;
    %inv;
    %and;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0x145744f90_0;
    %load/vec4 v0x145745250_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0x145745070_0;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0x145745070_0;
    %inv;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0x145745250_0;
    %inv;
    %load/vec4 v0x145745070_0;
    %and;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0x145745250_0;
    %inv;
    %load/vec4 v0x145745070_0;
    %and;
    %inv;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145744d80_0, 0, 1;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14574ed00;
T_7 ;
    %wait E_0x145745660;
    %load/vec4 v0x14574f320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14574f290_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14574f200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x14574f160_0;
    %assign/vec4 v0x14574f290_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14574e600;
T_8 ;
    %wait E_0x145745660;
    %load/vec4 v0x14574ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14574eb10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14574ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14574e9c0_0;
    %assign/vec4 v0x14574eb10_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x145750d80;
T_9 ;
    %wait E_0x145745660;
    %load/vec4 v0x145751290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145751200_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x145751160_0;
    %assign/vec4 v0x145751200_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14574e110;
T_10 ;
    %wait E_0x14574e320;
    %load/vec4 v0x14574e430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x14574e370_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14574e510_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14574e370_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x14574e510_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14574e370_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x14574e510_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x14574e510_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14574e370_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x145751c70;
T_11 ;
    %wait E_0x145751600;
    %load/vec4 v0x145752dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x145752d20_0;
    %load/vec4 v0x145752c70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145752ae0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1457501c0;
T_12 ;
    %wait E_0x145745660;
    %load/vec4 v0x145750710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145750680_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1457505e0_0;
    %assign/vec4 v0x145750680_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1457507c0;
T_13 ;
    %wait E_0x145745660;
    %load/vec4 v0x145750cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145750c40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x145750ba0_0;
    %assign/vec4 v0x145750c40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14574b8d0;
T_14 ;
    %wait E_0x14574bb50;
    %load/vec4 v0x14574bb80_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_14.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_14.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_14.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_14.3, 4;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x14574da00_0;
    %pad/u 32;
    %store/vec4 v0x14574bd50_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x14574d620_0;
    %load/vec4 v0x14574d6c0_0;
    %and;
    %store/vec4 v0x14574bd50_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x14574d620_0;
    %load/vec4 v0x14574d6c0_0;
    %or;
    %store/vec4 v0x14574bd50_0, 0, 32;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x14574d620_0;
    %load/vec4 v0x14574d6c0_0;
    %xor;
    %store/vec4 v0x14574bd50_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x14574dbd0;
T_15 ;
    %wait E_0x145745660;
    %load/vec4 v0x14574e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14574dfe0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x14574df50_0;
    %assign/vec4 v0x14574dfe0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x145756790;
T_16 ;
    %vpi_call 18 14 "$readmemh", "memfile.dat", v0x145756980 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x145756790;
T_17 ;
    %wait E_0x145751600;
    %load/vec4 v0x145756e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x145756d70_0;
    %load/vec4 v0x145756b60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145756980, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x145737a90;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x145757810_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x145757810_0, 0;
    %end;
    .thread T_18;
    .scope S_0x145737a90;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x145757780_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x145757780_0, 0;
    %delay 5, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x145737a90;
T_20 ;
    %wait E_0x145737e90;
    %delay 1000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %jmp T_20;
    .thread T_20;
    .scope S_0x145737a90;
T_21 ;
    %vpi_call 2 31 "$dumpfile", "multi_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x145737a90 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "multi_tb.v";
    "top.v";
    "arm.v";
    "controller.v";
    "condlogic.v";
    "condcheck.v";
    "flopenr.v";
    "decode.v";
    "mainfsm.v";
    "datapath.v";
    "mux2.v";
    "alu.v";
    "flopr.v";
    "extend.v";
    "mux3.v";
    "regfile.v";
    "mem.v";
