#Timing report of worst 34 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: X~1.inpad[0] (.input clocked by clk)
Endpoint  : S~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n119_1.in[1] (.names)                                    0.100     0.649
new_new_n119_1.out[0] (.names)                                   0.261     0.910
new_new_n138.in[1] (.names)                                      0.310     1.219
new_new_n138.out[0] (.names)                                     0.261     1.480
new_new_n160.in[1] (.names)                                      0.100     1.580
new_new_n160.out[0] (.names)                                     0.261     1.841
n168.in[0] (.names)                                              0.383     2.224
n168.out[0] (.names)                                             0.261     2.485
S~16.D[0] (.latch)                                               0.000     2.485
data arrival time                                                          2.485

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~16.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.485
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.509


#Path 2
Startpoint: X~3.inpad[0] (.input clocked by clk)
Endpoint  : S~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~3.inpad[0] (.input)                                            0.000     0.000
new_new_n117.in[3] (.names)                                      0.423     0.423
new_new_n117.out[0] (.names)                                     0.235     0.658
new_new_n125.in[2] (.names)                                      0.100     0.758
new_new_n125.out[0] (.names)                                     0.261     1.019
new_new_n145.in[1] (.names)                                      0.309     1.327
new_new_n145.out[0] (.names)                                     0.261     1.588
n148.in[0] (.names)                                              0.100     1.688
n148.out[0] (.names)                                             0.235     1.923
S~11.D[0] (.latch)                                               0.505     2.429
data arrival time                                                          2.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~11.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.429
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.452


#Path 3
Startpoint: X~3.inpad[0] (.input clocked by clk)
Endpoint  : S~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~3.inpad[0] (.input)                                            0.000     0.000
new_new_n117.in[3] (.names)                                      0.423     0.423
new_new_n117.out[0] (.names)                                     0.235     0.658
new_new_n125.in[2] (.names)                                      0.100     0.758
new_new_n125.out[0] (.names)                                     0.261     1.019
new_new_n145.in[1] (.names)                                      0.309     1.327
new_new_n145.out[0] (.names)                                     0.261     1.588
new_new_n156.in[0] (.names)                                      0.100     1.688
new_new_n156.out[0] (.names)                                     0.261     1.949
n164.in[0] (.names)                                              0.100     2.049
n164.out[0] (.names)                                             0.261     2.310
S~15.D[0] (.latch)                                               0.000     2.310
data arrival time                                                          2.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~15.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.334


#Path 4
Startpoint: X~3.inpad[0] (.input clocked by clk)
Endpoint  : S~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~3.inpad[0] (.input)                                            0.000     0.000
new_new_n117.in[3] (.names)                                      0.423     0.423
new_new_n117.out[0] (.names)                                     0.235     0.658
new_new_n125.in[2] (.names)                                      0.100     0.758
new_new_n125.out[0] (.names)                                     0.261     1.019
new_new_n145.in[1] (.names)                                      0.309     1.327
new_new_n145.out[0] (.names)                                     0.261     1.588
new_new_n156.in[0] (.names)                                      0.100     1.688
new_new_n156.out[0] (.names)                                     0.261     1.949
n156.in[1] (.names)                                              0.100     2.049
n156.out[0] (.names)                                             0.235     2.284
S~13.D[0] (.latch)                                               0.000     2.284
data arrival time                                                          2.284

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~13.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.284
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.308


#Path 5
Startpoint: X~3.inpad[0] (.input clocked by clk)
Endpoint  : S~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~3.inpad[0] (.input)                                            0.000     0.000
new_new_n117.in[3] (.names)                                      0.423     0.423
new_new_n117.out[0] (.names)                                     0.235     0.658
new_new_n125.in[2] (.names)                                      0.100     0.758
new_new_n125.out[0] (.names)                                     0.261     1.019
new_new_n145.in[1] (.names)                                      0.309     1.327
new_new_n145.out[0] (.names)                                     0.261     1.588
n148.in[0] (.names)                                              0.100     1.688
n148.out[0] (.names)                                             0.235     1.923
n152.in[2] (.names)                                              0.100     2.023
n152.out[0] (.names)                                             0.235     2.258
S~12.D[0] (.latch)                                               0.000     2.258
data arrival time                                                          2.258

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~12.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.258
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.282


#Path 6
Startpoint: X~1.inpad[0] (.input clocked by clk)
Endpoint  : S~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n119_1.in[1] (.names)                                    0.100     0.649
new_new_n119_1.out[0] (.names)                                   0.261     0.910
new_new_n138.in[1] (.names)                                      0.310     1.219
new_new_n138.out[0] (.names)                                     0.261     1.480
new_new_n160.in[1] (.names)                                      0.100     1.580
new_new_n160.out[0] (.names)                                     0.261     1.841
n160.in[0] (.names)                                              0.100     1.941
n160.out[0] (.names)                                             0.235     2.176
S~14.D[0] (.latch)                                               0.000     2.176
data arrival time                                                          2.176

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~14.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.200


#Path 7
Startpoint: X~7.inpad[0] (.input clocked by clk)
Endpoint  : S~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~7.inpad[0] (.input)                                            0.000     0.000
new_new_n131_1.in[1] (.names)                                    0.306     0.306
new_new_n131_1.out[0] (.names)                                   0.235     0.541
new_new_n130.in[2] (.names)                                      0.100     0.641
new_new_n130.out[0] (.names)                                     0.235     0.876
n136.in[2] (.names)                                              0.386     1.262
n136.out[0] (.names)                                             0.261     1.523
S~8.D[0] (.latch)                                                0.599     2.122
data arrival time                                                          2.122

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~8.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.146


#Path 8
Startpoint: X~1.inpad[0] (.input clocked by clk)
Endpoint  : S~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n119_1.in[1] (.names)                                    0.100     0.649
new_new_n119_1.out[0] (.names)                                   0.261     0.910
new_new_n138.in[1] (.names)                                      0.310     1.219
new_new_n138.out[0] (.names)                                     0.261     1.480
n144.in[0] (.names)                                              0.270     1.751
n144.out[0] (.names)                                             0.235     1.986
S~10.D[0] (.latch)                                               0.000     1.986
data arrival time                                                          1.986

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~10.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.986
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.009


#Path 9
Startpoint: X~3.inpad[0] (.input clocked by clk)
Endpoint  : S~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~3.inpad[0] (.input)                                            0.000     0.000
new_new_n117.in[3] (.names)                                      0.423     0.423
new_new_n117.out[0] (.names)                                     0.235     0.658
new_new_n125.in[2] (.names)                                      0.100     0.758
new_new_n125.out[0] (.names)                                     0.261     1.019
new_new_n124_1.in[0] (.names)                                    0.386     1.405
new_new_n124_1.out[0] (.names)                                   0.235     1.640
n132.in[1] (.names)                                              0.100     1.740
n132.out[0] (.names)                                             0.235     1.975
S~7.D[0] (.latch)                                                0.000     1.975
data arrival time                                                          1.975

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~7.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.975
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 10
Startpoint: X~7.inpad[0] (.input clocked by clk)
Endpoint  : S~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~7.inpad[0] (.input)                                            0.000     0.000
new_new_n131_1.in[1] (.names)                                    0.306     0.306
new_new_n131_1.out[0] (.names)                                   0.235     0.541
new_new_n130.in[2] (.names)                                      0.100     0.641
new_new_n130.out[0] (.names)                                     0.235     0.876
n136.in[2] (.names)                                              0.386     1.262
n136.out[0] (.names)                                             0.261     1.523
n140.in[2] (.names)                                              0.100     1.623
n140.out[0] (.names)                                             0.235     1.858
S~9.D[0] (.latch)                                                0.000     1.858
data arrival time                                                          1.858

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~9.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.882


#Path 11
Startpoint: X~1.inpad[0] (.input clocked by clk)
Endpoint  : S~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
new_new_n119_1.in[1] (.names)                                    0.100     0.649
new_new_n119_1.out[0] (.names)                                   0.261     0.910
n128.in[1] (.names)                                              0.310     1.219
n128.out[0] (.names)                                             0.235     1.454
S~6.D[0] (.latch)                                                0.000     1.454
data arrival time                                                          1.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~6.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.478


#Path 12
Startpoint: X~3.inpad[0] (.input clocked by clk)
Endpoint  : S~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~3.inpad[0] (.input)                                            0.000     0.000
new_new_n117.in[3] (.names)                                      0.423     0.423
new_new_n117.out[0] (.names)                                     0.235     0.658
n124.in[2] (.names)                                              0.460     1.118
n124.out[0] (.names)                                             0.261     1.379
S~5.D[0] (.latch)                                                0.000     1.379
data arrival time                                                          1.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~5.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.402


#Path 13
Startpoint: X~1.inpad[0] (.input clocked by clk)
Endpoint  : S~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~1.inpad[0] (.input)                                            0.000     0.000
new_new_n110.in[2] (.names)                                      0.288     0.288
new_new_n110.out[0] (.names)                                     0.261     0.549
n120.in[0] (.names)                                              0.392     0.940
n120.out[0] (.names)                                             0.235     1.175
S~4.D[0] (.latch)                                                0.000     1.175
data arrival time                                                          1.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~4.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.199


#Path 14
Startpoint: S~2.Q[0] (.latch clocked by clk)
Endpoint  : out:S~2.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~2.clk[0] (.latch)                                              0.042     0.042
S~2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~2.outpad[0] (.output)                                      0.575     0.742
data arrival time                                                          0.742

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.742
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.742


#Path 15
Startpoint: S~4.Q[0] (.latch clocked by clk)
Endpoint  : out:S~4.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~4.clk[0] (.latch)                                              0.042     0.042
S~4.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~4.outpad[0] (.output)                                      0.541     0.708
data arrival time                                                          0.708

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.708
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.708


#Path 16
Startpoint: S~1.Q[0] (.latch clocked by clk)
Endpoint  : out:S~1.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~1.clk[0] (.latch)                                              0.042     0.042
S~1.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~1.outpad[0] (.output)                                      0.523     0.690
data arrival time                                                          0.690

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.690


#Path 17
Startpoint: S~14.Q[0] (.latch clocked by clk)
Endpoint  : out:S~14.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~14.clk[0] (.latch)                                             0.042     0.042
S~14.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~14.outpad[0] (.output)                                     0.520     0.686
data arrival time                                                          0.686

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.686
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.686


#Path 18
Startpoint: S~16.Q[0] (.latch clocked by clk)
Endpoint  : out:S~16.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~16.clk[0] (.latch)                                             0.042     0.042
S~16.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~16.outpad[0] (.output)                                     0.520     0.686
data arrival time                                                          0.686

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.686
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.686


#Path 19
Startpoint: S~5.Q[0] (.latch clocked by clk)
Endpoint  : out:S~5.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~5.clk[0] (.latch)                                              0.042     0.042
S~5.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~5.outpad[0] (.output)                                      0.517     0.684
data arrival time                                                          0.684

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.684
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.684


#Path 20
Startpoint: S~12.Q[0] (.latch clocked by clk)
Endpoint  : out:S~12.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~12.clk[0] (.latch)                                             0.042     0.042
S~12.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~12.outpad[0] (.output)                                     0.516     0.683
data arrival time                                                          0.683

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.683
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.683


#Path 21
Startpoint: X~3.inpad[0] (.input clocked by clk)
Endpoint  : S~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~3.inpad[0] (.input)                                            0.000     0.000
S~3.D[0] (.latch)                                                0.658     0.658
data arrival time                                                          0.658

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~3.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.681


#Path 22
Startpoint: X~1.inpad[0] (.input clocked by clk)
Endpoint  : S~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~1.inpad[0] (.input)                                            0.000     0.000
S~1.D[0] (.latch)                                                0.643     0.643
data arrival time                                                          0.643

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~1.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.667


#Path 23
Startpoint: X~0.inpad[0] (.input clocked by clk)
Endpoint  : S~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~0.inpad[0] (.input)                                            0.000     0.000
S~0.D[0] (.latch)                                                0.636     0.636
data arrival time                                                          0.636

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~0.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.636
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.660


#Path 24
Startpoint: S~7.Q[0] (.latch clocked by clk)
Endpoint  : out:S~7.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~7.clk[0] (.latch)                                              0.042     0.042
S~7.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~7.outpad[0] (.output)                                      0.481     0.647
data arrival time                                                          0.647

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.647
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.647


#Path 25
Startpoint: S~8.Q[0] (.latch clocked by clk)
Endpoint  : out:S~8.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~8.clk[0] (.latch)                                              0.042     0.042
S~8.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~8.outpad[0] (.output)                                      0.424     0.591
data arrival time                                                          0.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.591


#Path 26
Startpoint: X~2.inpad[0] (.input clocked by clk)
Endpoint  : S~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
X~2.inpad[0] (.input)                                            0.000     0.000
S~2.D[0] (.latch)                                                0.566     0.566
data arrival time                                                          0.566

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~2.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.566
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.590


#Path 27
Startpoint: S~9.Q[0] (.latch clocked by clk)
Endpoint  : out:S~9.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~9.clk[0] (.latch)                                              0.042     0.042
S~9.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~9.outpad[0] (.output)                                      0.404     0.571
data arrival time                                                          0.571

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.571


#Path 28
Startpoint: S~11.Q[0] (.latch clocked by clk)
Endpoint  : out:S~11.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~11.clk[0] (.latch)                                             0.042     0.042
S~11.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~11.outpad[0] (.output)                                     0.399     0.565
data arrival time                                                          0.565

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.565
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.565


#Path 29
Startpoint: S~15.Q[0] (.latch clocked by clk)
Endpoint  : out:S~15.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~15.clk[0] (.latch)                                             0.042     0.042
S~15.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~15.outpad[0] (.output)                                     0.363     0.530
data arrival time                                                          0.530

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.530


#Path 30
Startpoint: S~0.Q[0] (.latch clocked by clk)
Endpoint  : out:S~0.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~0.clk[0] (.latch)                                              0.042     0.042
S~0.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~0.outpad[0] (.output)                                      0.347     0.514
data arrival time                                                          0.514

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.514
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.514


#Path 31
Startpoint: S~6.Q[0] (.latch clocked by clk)
Endpoint  : out:S~6.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~6.clk[0] (.latch)                                              0.042     0.042
S~6.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~6.outpad[0] (.output)                                      0.308     0.474
data arrival time                                                          0.474

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.474


#Path 32
Startpoint: S~3.Q[0] (.latch clocked by clk)
Endpoint  : out:S~3.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~3.clk[0] (.latch)                                              0.042     0.042
S~3.Q[0] (.latch) [clock-to-output]                              0.124     0.166
out:S~3.outpad[0] (.output)                                      0.307     0.473
data arrival time                                                          0.473

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.473


#Path 33
Startpoint: S~13.Q[0] (.latch clocked by clk)
Endpoint  : out:S~13.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~13.clk[0] (.latch)                                             0.042     0.042
S~13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~13.outpad[0] (.output)                                     0.288     0.455
data arrival time                                                          0.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.455


#Path 34
Startpoint: S~10.Q[0] (.latch clocked by clk)
Endpoint  : out:S~10.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
S~10.clk[0] (.latch)                                             0.042     0.042
S~10.Q[0] (.latch) [clock-to-output]                             0.124     0.166
out:S~10.outpad[0] (.output)                                     0.227     0.394
data arrival time                                                          0.394

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.394


#End of timing report
