#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Feb 24 20:45:53 2020
# Process ID: 2852
# Current directory: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7540 C:\A2_project\Vivado\Demo_IP_HLS\Demo_IP_HLS\Demo_IP_HLS.xpr
# Log file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/vivado.log
# Journal file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

launch_sdk -workspace C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk -hwspec C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_INPUT_r]
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_OUTPUT_r]
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_INPUT_r]
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_OUTPUT_r]
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
reset_run impl_1
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_INPUT_r]
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_OUTPUT_r]
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_INPUT_r]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32}] [get_bd_cells processing_system7_0]
endgroup
undo
startgroup
set_property -dict [list CONFIG.PCW_USE_DMA0 {1} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
undo
undo
undo
undo
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {1} CONFIG.ENABLE_ADVANCED_OPTIONS {0}] [get_bd_cells axi_interconnect_0]
endgroup
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_INPUT_r]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
get_param general.maxThreads
set_param general.maxThreads 8
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

set_property location {4 1047 -196} [get_bd_cells processing_system7_0]
set_property location {4 1052 -220} [get_bd_cells processing_system7_0]
set_property location {2 57 -380} [get_bd_cells multiply_block_0]
set_property location {2 95 -44} [get_bd_cells kmeans_0]
set_property location {2 64 133} [get_bd_cells rst_kmeans]
connect_bd_net [get_bd_pins rst_kmeans/dcm_locked] [get_bd_pins clk_wiz_0/locked]
set_property location {2 22 -455} [get_bd_cells multiply_block_0]
set_property location {2 34 -388} [get_bd_cells multiply_block_0]
set_property location {2 26 -372} [get_bd_cells multiply_block_0]
set_property location {2 24 -373} [get_bd_cells multiply_block_0]
set_property location {2 19 -374} [get_bd_cells multiply_block_0]
set_property location {2 25 -386} [get_bd_cells multiply_block_0]
set_property location {2 26 -373} [get_bd_cells multiply_block_0]
set_property location {2 24 -377} [get_bd_cells multiply_block_0]
set_property location {2.5 442 -238} [get_bd_cells axi_interconnect_0]
set_property location {3 438 -244} [get_bd_cells axi_interconnect_0]
set_property location {3 439 -247} [get_bd_cells axi_interconnect_0]
set_property location {3.5 964 -226} [get_bd_cells processing_system7_0]
set_property location {3.5 934 -215} [get_bd_cells processing_system7_0]
set_property location {3.5 858 -198} [get_bd_cells processing_system7_0]
set_property location {3.5 792 -186} [get_bd_cells processing_system7_0]
set_property location {4 796 -202} [get_bd_cells processing_system7_0]
set_property location {4 802 -217} [get_bd_cells processing_system7_0]
set_property location {2760 -298} [get_bd_intf_ports DDR]
set_property location {2758 -282} [get_bd_intf_ports FIXED_IO]
set_property location {4.5 1207 -155} [get_bd_cells rst_ps7_0_100M]
set_property location {5 1138 -134} [get_bd_cells rst_ps7_0_100M]
set_property location {5 1201 -112} [get_bd_cells rst_ps7_0_100M]
set_property location {5 1201 -143} [get_bd_cells rst_ps7_0_100M]
set_property location {5 1215 -128} [get_bd_cells rst_ps7_0_100M]
set_property location {6.5 1778 -177} [get_bd_cells ps7_0_axi_periph]
set_property location {2830 -68} [get_bd_intf_ports leds_8bits]
set_property location {7.5 2049 -66} [get_bd_cells axi_gpio_0]
set_property location {8 2031 -171} [get_bd_cells axi_gpio_0]
set_property location {8 2067 -156} [get_bd_cells axi_gpio_0]
set_property location {2174 -155} [get_bd_intf_ports leds_8bits]
set_property location {2167 -156} [get_bd_intf_ports leds_8bits]
set_property location {2763 -322} [get_bd_intf_ports DDR]
set_property location {2766 -293} [get_bd_intf_ports FIXED_IO]
set_property location {2765 -305} [get_bd_intf_ports FIXED_IO]
set_property location {5 1068 88} [get_bd_cells clk_wiz_0]
set_property location {4 878 70} [get_bd_cells clk_wiz_0]
set_property location {5 1092 9} [get_bd_cells clk_wiz_0]
set_property location {5 1172 68} [get_bd_cells rst_ps7_0_100M]
set_property location {5 1167 -164} [get_bd_cells clk_wiz_0]
set_property location {5 1168 -141} [get_bd_cells clk_wiz_0]
set_property location {5 1137 -174} [get_bd_cells clk_wiz_0]
set_property location {5 1157 -168} [get_bd_cells clk_wiz_0]
set_property location {5 1118 -180} [get_bd_cells clk_wiz_0]
set_property location {5 1158 -180} [get_bd_cells clk_wiz_0]
set_property location {5 1162 -170} [get_bd_cells clk_wiz_0]
set_property location {6 1793 -220} [get_bd_cells ps7_0_axi_periph]
set_property location {5.5 1607 -236} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1506 -249} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1611 -258} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1613 -265} [get_bd_cells ps7_0_axi_periph]
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property location {6.5 1938 -255} [get_bd_cells axi_gpio_0]
set_property location {7 1939 -244} [get_bd_cells axi_gpio_0]
set_property location {6 1624 -223} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1627 -216} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1627 -215} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1626 -205} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1168 -138} [get_bd_cells clk_wiz_0]
set_property location {6 1618 -195} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1618 -188} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1619 -187} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1617 -165} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1624 -202} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1620 -193} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1620 -186} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1620 -175} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1621 -196} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1620 -188} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1620 -178} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1489 -199} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1616 -190} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1615 -193} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1616 -193} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1617 -189} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1613 -194} [get_bd_cells ps7_0_axi_periph]
set_property location {5.5 1470 -203} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1472 -188} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1472 -181} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1071 -152} [get_bd_cells clk_wiz_0]
set_property location {5 1158 -165} [get_bd_cells clk_wiz_0]
set_property location {5 1084 -160} [get_bd_cells clk_wiz_0]
set_property location {5 1116 -141} [get_bd_cells clk_wiz_0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property location {6 1425 -200} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1486 -192} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1488 -193} [get_bd_cells ps7_0_axi_periph]
set_property location {6 1482 -185} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1131 -158} [get_bd_cells clk_wiz_0]
set_property location {5 1128 -145} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins multiply_block_0/m_axi_INPUT_r]
save_bd_design
open_run impl_1
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {117.000} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {7} CONFIG.CLKOUT1_JITTER {149.337} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {144.645} CONFIG.CLKOUT2_PHASE_ERROR {122.577} CONFIG.CLKOUT3_JITTER {149.337} CONFIG.CLKOUT3_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

file copy -force C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.runs/impl_1/design_IP_wrapper.sysdef C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf

launch_sdk -workspace C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk -hwspec C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.sdk/design_IP_wrapper.hdf
