`define LRLI
`define RET
 
module ControlUnitFSM(
	Instr;	//Instruction
	CLK;		//Clock
	CW;		//Control Word
	);
	
	wire input [15:0] Instr;
	wire input CLK;
	reg output [52:0] CW;
	
	case (Instr)
		default:
endmodule 

module ControlUnitDecoder_0 (
	
);