Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: regfile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "regfile.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "regfile"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : regfile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/NTUST_FPGA/Eight-Register_Register_File/regfile.vhf" in Library work.
Entity <decoder_3t08_muser_regfile> compiled.
Entity <decoder_3t08_muser_regfile> (Architecture <behavioral>) compiled.
Entity <or8_mxilinx_regfile> compiled.
Entity <or8_mxilinx_regfile> (Architecture <behavioral>) compiled.
Entity <mux8to1_muser_regfile> compiled.
Entity <mux8to1_muser_regfile> (Architecture <behavioral>) compiled.
Entity <mux16bit8to1_muser_regfile> compiled.
Entity <mux16bit8to1_muser_regfile> (Architecture <behavioral>) compiled.
Entity <d_filp_flop_regwce_muser_regfile> compiled.
Entity <d_filp_flop_regwce_muser_regfile> (Architecture <behavioral>) compiled.
Entity <regfile> compiled.
Entity <regfile> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/NTUST_FPGA/Eight-Register_Register_File/decoder_3t08.vhf" in Library work.
Architecture behavioral of Entity decoder_3t08 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/Eight-Register_Register_File/D_filp_flop_regwce.vhf" in Library work.
Architecture behavioral of Entity d_filp_flop_regwce is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/Eight-Register_Register_File/mux16bit8to1.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux16bit8to1 is up to date.
Architecture behavioral of Entity mux8to1_muser_mux16bit8to1 is up to date.
Architecture behavioral of Entity mux16bit8to1 is up to date.
Compiling vhdl file "/home/ise/NTUST_FPGA/Eight-Register_Register_File/mux8to1.vhf" in Library work.
Architecture behavioral of Entity or8_mxilinx_mux8to1 is up to date.
Architecture behavioral of Entity mux8to1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <regfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D_filp_flop_regwce_MUSER_regfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16bit8to1_MUSER_regfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder_3t08_MUSER_regfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8to1_MUSER_regfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR8_MXILINX_regfile> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <regfile> in library <work> (Architecture <behavioral>).
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <D_filp_flop_regwce_MUSER_regfile> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_11> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_12> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_13> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_14> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_15> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_17> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_18> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_19> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_20> in unit <D_filp_flop_regwce_MUSER_regfile>.
    Set user-defined property "INIT =  0" for instance <XLXI_21> in unit <D_filp_flop_regwce_MUSER_regfile>.
Entity <D_filp_flop_regwce_MUSER_regfile> analyzed. Unit <D_filp_flop_regwce_MUSER_regfile> generated.

Analyzing Entity <mux16bit8to1_MUSER_regfile> in library <work> (Architecture <behavioral>).
Entity <mux16bit8to1_MUSER_regfile> analyzed. Unit <mux16bit8to1_MUSER_regfile> generated.

Analyzing Entity <mux8to1_MUSER_regfile> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_24_1" for instance <XLXI_24> in unit <mux8to1_MUSER_regfile>.
Entity <mux8to1_MUSER_regfile> analyzed. Unit <mux8to1_MUSER_regfile> generated.

Analyzing Entity <OR8_MXILINX_regfile> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_regfile>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_regfile>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_regfile>.
Entity <OR8_MXILINX_regfile> analyzed. Unit <OR8_MXILINX_regfile> generated.

Analyzing Entity <decoder_3t08_MUSER_regfile> in library <work> (Architecture <behavioral>).
Entity <decoder_3t08_MUSER_regfile> analyzed. Unit <decoder_3t08_MUSER_regfile> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <D_filp_flop_regwce_MUSER_regfile>.
    Related source file is "/home/ise/NTUST_FPGA/Eight-Register_Register_File/regfile.vhf".
Unit <D_filp_flop_regwce_MUSER_regfile> synthesized.


Synthesizing Unit <decoder_3t08_MUSER_regfile>.
    Related source file is "/home/ise/NTUST_FPGA/Eight-Register_Register_File/regfile.vhf".
Unit <decoder_3t08_MUSER_regfile> synthesized.


Synthesizing Unit <OR8_MXILINX_regfile>.
    Related source file is "/home/ise/NTUST_FPGA/Eight-Register_Register_File/regfile.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_regfile> synthesized.


Synthesizing Unit <mux8to1_MUSER_regfile>.
    Related source file is "/home/ise/NTUST_FPGA/Eight-Register_Register_File/regfile.vhf".
Unit <mux8to1_MUSER_regfile> synthesized.


Synthesizing Unit <mux16bit8to1_MUSER_regfile>.
    Related source file is "/home/ise/NTUST_FPGA/Eight-Register_Register_File/regfile.vhf".
Unit <mux16bit8to1_MUSER_regfile> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "/home/ise/NTUST_FPGA/Eight-Register_Register_File/regfile.vhf".
WARNING:Xst:647 - Input <WEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXI_18_Enable_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <regfile> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <regfile> ...

Optimizing unit <decoder_3t08_MUSER_regfile> ...

Optimizing unit <OR8_MXILINX_regfile> ...

Optimizing unit <mux8to1_MUSER_regfile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block regfile, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : regfile.ngr
Top Level Output File Name         : regfile
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 492
#      AND4                        : 264
#      GND                         : 33
#      INV                         : 99
#      OR2                         : 32
#      OR4                         : 64
# FlipFlops/Latches                : 128
#      FDE                         : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 25
#      OBUF                        : 32
# Others                           : 96
#      FMAP                        : 96
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       64  out of    960     6%  
 Number of Slice Flip Flops:            128  out of   1920     6%  
 Number of 4 input LUTs:                 99  out of   1920     5%  
 Number of IOs:                          59
 Number of bonded IOBs:                  58  out of     83    69%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 5.435ns
   Maximum output required time after clock: 7.682ns
   Maximum combinational path delay: 10.471ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 512 / 256
-------------------------------------------------------------------------
Offset:              5.435ns (Levels of Logic = 3)
  Source:            WR_addr<1> (PAD)
  Destination:       XLXI_9/XLXI_21 (FF)
  Destination Clock: clk rising

  Data Path: WR_addr<1> to XLXI_9/XLXI_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.633  WR_addr_1_IBUF (WR_addr_1_IBUF)
     INV:I->O              4   0.704   0.587  XLXI_18/XLXI_26 (XLXI_18/XLXN_86)
     AND4:I2->O           16   0.704   1.034  XLXI_18/XLXI_16 (XLXN_68)
     FDE:CE                    0.555          XLXI_8/XLXI_6
    ----------------------------------------
    Total                      5.435ns (3.181ns logic, 2.254ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 32
-------------------------------------------------------------------------
Offset:              7.682ns (Levels of Logic = 5)
  Source:            XLXI_11/XLXI_6 (FF)
  Destination:       RA_data<15> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_11/XLXI_6 to RA_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  XLXI_11/XLXI_6 (XLXN_48<15>)
     AND4:I3->O            1   0.704   0.420  XLXI_13/XLXI_7/XLXI_7 (XLXI_13/XLXI_7/XLXN_8)
     begin scope: 'XLXI_13/XLXI_7/XLXI_24'
     OR4:I0->O             1   0.704   0.420  I_36_112 (S0)
     OR2:I0->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_13/XLXI_7/XLXI_24'
     OBUF:I->O                 3.272          RA_data_15_OBUF (RA_data<15>)
    ----------------------------------------
    Total                      7.682ns (5.975ns logic, 1.707ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 768 / 32
-------------------------------------------------------------------------
Delay:               10.471ns (Levels of Logic = 7)
  Source:            RA_addr<0> (PAD)
  Destination:       RA_data<15> (PAD)

  Data Path: RA_addr<0> to RA_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.272  RA_addr_0_IBUF (RA_addr_0_IBUF)
     INV:I->O              5   0.704   0.633  XLXI_13/XLXI_58/XLXI_25 (XLXI_13/XLXI_58/XLXN_33)
     AND4:I0->O            1   0.704   0.420  XLXI_13/XLXI_58/XLXI_2 (XLXI_13/XLXI_58/XLXN_3)
     begin scope: 'XLXI_13/XLXI_58/XLXI_24'
     OR4:I1->O             1   0.704   0.420  I_36_95 (S1)
     OR2:I1->O             1   0.704   0.420  I_36_94 (O_DUMMY)
     end scope: 'XLXI_13/XLXI_58/XLXI_24'
     OBUF:I->O                 3.272          RA_data_0_OBUF (RA_data<0>)
    ----------------------------------------
    Total                     10.471ns (7.306ns logic, 3.165ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> 


Total memory usage is 626096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

