// Seed: 1266560256
module module_0 (
    output tri0 id_0,
    input  tri0 id_1
    , id_4,
    input  tri0 id_2
);
  always @(*) begin
    if (({~id_2, 1 & 1})) id_4 <= id_4;
  end
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output tri  id_2,
    input  tri1 id_3,
    output tri0 id_4,
    output wire id_5
    , id_9,
    input  tri  id_6,
    input  tri0 id_7
);
  assign id_9[1] = id_7;
  module_0(
      id_0, id_3, id_7
  );
endmodule
