
*** Running vivado
    with args -log click_ctrl_delay.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source click_ctrl_delay.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source click_ctrl_delay.tcl -notrace
Command: synth_design -top click_ctrl_delay -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23945 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1248.336 ; gain = 73.996 ; free physical = 154 ; free virtual = 4970
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'click_ctrl_delay' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:23]
	Parameter a_req_delay bound to: 10 - type: integer 
	Parameter b_ack_delay bound to: 10 - type: integer 
	Parameter initialOutput bound to: 1'b0 
	Parameter stages bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_a_req' of component 'delay_n_stage' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:44]
INFO: [Synth 8-638] synthesizing module 'delay_n_stage' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:19]
	Parameter stages bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:31]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferStart' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:49]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (1#1) [/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:18]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/buffer.vhdl:11' bound to instance 'bufferEnd' of component 'delay_buffer' [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:59]
INFO: [Synth 8-256] done synthesizing module 'delay_n_stage' (2#1) [/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:19]
	Parameter stages bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at '/home/andreas/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_b_req' of component 'delay_n_stage' [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'click_ctrl_delay' (3#1) [/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1290.867 ; gain = 116.527 ; free physical = 177 ; free virtual = 4994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1290.867 ; gain = 116.527 ; free physical = 177 ; free virtual = 4994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1298.871 ; gain = 124.531 ; free physical = 177 ; free virtual = 4994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.879 ; gain = 132.539 ; free physical = 167 ; free virtual = 4986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module click_ctrl_delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1431.355 ; gain = 257.016 ; free physical = 132 ; free virtual = 4842
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1431.355 ; gain = 257.016 ; free physical = 127 ; free virtual = 4837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 128 ; free virtual = 4835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 147 ; free virtual = 4833
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 147 ; free virtual = 4833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 147 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 147 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 147 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 147 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    21|
|2     |LUT2 |     1|
|3     |LUT4 |     1|
|4     |FDRE |     1|
|5     |IBUF |     3|
|6     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------------------+----------------+------+
|      |Instance                                            |Module          |Cells |
+------+----------------------------------------------------+----------------+------+
|1     |top                                                 |                |    30|
|2     |  delay_a_req                                       |delay_n_stage   |    11|
|3     |    \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_11 |     0|
|4     |    \generate_delays[10].final_buffer.bufferEnd     |delay_buffer_12 |     0|
|5     |    \generate_delays[1].internal_buffer.bufferX     |delay_buffer_13 |     0|
|6     |    \generate_delays[2].internal_buffer.bufferX     |delay_buffer_14 |     0|
|7     |    \generate_delays[3].internal_buffer.bufferX     |delay_buffer_15 |     0|
|8     |    \generate_delays[4].internal_buffer.bufferX     |delay_buffer_16 |     0|
|9     |    \generate_delays[5].internal_buffer.bufferX     |delay_buffer_17 |     0|
|10    |    \generate_delays[6].internal_buffer.bufferX     |delay_buffer_18 |     0|
|11    |    \generate_delays[7].internal_buffer.bufferX     |delay_buffer_19 |     0|
|12    |    \generate_delays[8].internal_buffer.bufferX     |delay_buffer_20 |     0|
|13    |    \generate_delays[9].internal_buffer.bufferX     |delay_buffer_21 |     0|
|14    |  delay_b_req                                       |delay_n_stage_0 |    10|
|15    |    \generate_delays[0].initial_buffer.bufferStart  |delay_buffer    |     0|
|16    |    \generate_delays[10].final_buffer.bufferEnd     |delay_buffer_1  |     0|
|17    |    \generate_delays[1].internal_buffer.bufferX     |delay_buffer_2  |     0|
|18    |    \generate_delays[2].internal_buffer.bufferX     |delay_buffer_3  |     0|
|19    |    \generate_delays[3].internal_buffer.bufferX     |delay_buffer_4  |     0|
|20    |    \generate_delays[4].internal_buffer.bufferX     |delay_buffer_5  |     0|
|21    |    \generate_delays[5].internal_buffer.bufferX     |delay_buffer_6  |     0|
|22    |    \generate_delays[6].internal_buffer.bufferX     |delay_buffer_7  |     0|
|23    |    \generate_delays[7].internal_buffer.bufferX     |delay_buffer_8  |     0|
|24    |    \generate_delays[8].internal_buffer.bufferX     |delay_buffer_9  |     0|
|25    |    \generate_delays[9].internal_buffer.bufferX     |delay_buffer_10 |     0|
+------+----------------------------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 147 ; free virtual = 4833
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.371 ; gain = 267.031 ; free physical = 147 ; free virtual = 4834
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1441.379 ; gain = 267.031 ; free physical = 147 ; free virtual = 4835
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1570.398 ; gain = 409.434 ; free physical = 195 ; free virtual = 4847
INFO: [Common 17-1381] The checkpoint '/home/andreas/github/02204_AsyncProject/component_library/ctrl_delay/vivado_ctrl/vivado_ctrl.runs/synth_1/click_ctrl_delay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file click_ctrl_delay_utilization_synth.rpt -pb click_ctrl_delay_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1594.410 ; gain = 0.000 ; free physical = 170 ; free virtual = 4848
INFO: [Common 17-206] Exiting Vivado at Thu May 31 09:12:30 2018...
