Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Xue, Y., Yang, C., Hu, J.","Age-aware Logic and Memory Co-Placement for RRAM-FPGAs",2017,"Proceedings - Design Automation Conference","Part 128280",, 1,"","",,,10.1145/3061639.3062198,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023604895&doi=10.1145%2f3061639.3062198&partnerID=40&md5=f4ea1edb079103e762fb42c6ba18d42e",Conference Paper,Scopus,2-s2.0-85023604895
"Ding, C., Liu, N., Wang, Y., Li, J., Heidari, S., Hu, J., Liu, Y.","Multisource Indoor Energy Harvesting for Nonvolatile Processors",2017,"IEEE Design and Test","34","3", 7879222,"42","49",,,10.1109/MDAT.2017.2682242,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019234983&doi=10.1109%2fMDAT.2017.2682242&partnerID=40&md5=adbdafa9db264a7e846a55bf823257c8",Article,Scopus,2-s2.0-85019234983
"Pan, C., Xie, M., Yang, C., Chen, Y., Hu, J.","Exploiting multiple write modes of Nonvolatile main memory in embedded systems",2017,"ACM Transactions on Embedded Computing Systems","16","4", 110,"","",,,10.1145/3063130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019921250&doi=10.1145%2f3063130&partnerID=40&md5=adb1979495278bb03c4dd4652c7ca6d5",Article,Scopus,2-s2.0-85019921250
"Yuan, Z., Liu, Y., Li, J., Hu, J., Xue, C.J., Yang, H.","CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2017.2680464,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017106419&doi=10.1109%2fTVLSI.2017.2680464&partnerID=40&md5=c1c9f67518648505b479200ff7028a8e",Article in Press,Scopus,2-s2.0-85017106419
"Zhao, M., Xue, Y., Hu, J., Yang, C., Liu, T., Jia, Z., Xue, C.J.","State Asymmetry Driven State Remapping in Phase Change Memory",2017,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","36","1", 7463545,"27","40",,,10.1109/TCAD.2016.2561408,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85012988710&doi=10.1109%2fTCAD.2016.2561408&partnerID=40&md5=dc0aa0a70aaaa8af7b04fc15a6d7e244",Article,Scopus,2-s2.0-85012988710
"Gu, S., Sha, E.H.-M., Zhuge, Q., Chen, Y., Hu, J.","A Time, Energy, and Area Efficient Domain Wall Memory-Based SPM for Embedded Systems",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","12", 7442797,"2008","2017",,1,10.1109/TCAD.2016.2547903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85012863638&doi=10.1109%2fTCAD.2016.2547903&partnerID=40&md5=00f83d5d4ab3d5ab56c64b45b2ede6c7",Article,Scopus,2-s2.0-85012863638
"Ding, C., Li, H., Hu, J., Liu, Y., Wang, Y.","Dynamic converter reconfiguration for near-threshold non-volatile processors using in-door energy harvesting",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753292,"289","295",,,10.1109/ICCD.2016.7753292,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006758345&doi=10.1109%2fICCD.2016.7753292&partnerID=40&md5=82c140caa14bb61243e307f1280d99b7",Conference Paper,Scopus,2-s2.0-85006758345
"Zhao, M., Qiu, K., Xie, Y., Hu, J., Xue, C.J.","Redesigning software and systems for non-volatile processors on self-powered devices",2016,"2016 IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2016",,, 7753544,"","",,1,10.1109/VLSI-SoC.2016.7753544,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006784954&doi=10.1109%2fVLSI-SoC.2016.7753544&partnerID=40&md5=1e928fc37d3db41b0af025e66470bfdc",Conference Paper,Scopus,2-s2.0-85006784954
"Xie, M., Zhao, M., Pan, C., Li, H., Liu, Y., Zhang, Y., Xue, C.J., Hu, J.","Checkpoint aware hybrid cache architecture for NV processor in energy harvesting powered systems",2016,"2016 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2016",,, 7750977,"","",,1,10.1145/2968456.2968477,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006918165&doi=10.1145%2f2968456.2968477&partnerID=40&md5=10ff8959c0d1e2970abcdbc5f5245de3",Conference Paper,Scopus,2-s2.0-85006918165
"Zhang, Y., Zhang, X., Hu, J., Nan, J., Zheng, Z., Zhang, Z., Zhang, Y., Vernier, N., Ravelosona, D., Zhao, W.","Ring-shaped Racetrack memory based on spin orbit torque driven chiral domain wall motions",2016,"Scientific Reports","6",, 35062,"","",,2,10.1038/srep35062,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991501132&doi=10.1038%2fsrep35062&partnerID=40&md5=7b1cdeade105802c67d066f9dbff0711",Article,Scopus,2-s2.0-84991501132
"Chen, R., Wang, Y., Hu, J., Liu, D., Shao, Z., Guan, Y.","Image-content-aware I/O optimization for mobile virtualization",2016,"ACM Transactions on Embedded Computing Systems","16","1", 12,"","",,,10.1145/2950059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84992176539&doi=10.1145%2f2950059&partnerID=40&md5=de060c1829cf2c713ca549919c0ecf02",Article,Scopus,2-s2.0-84992176539
"Xie, M., Zhao, M., Pan, C., Li, H., Liu, Y., Zhang, Y., Xue, C.J., Hu, J.","Checkpoint aware hybrid cache architecture for NV processor in energy harvesting powered systems",2016,"Proceedings of the 11th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES 2016",,, a22,"","",,1,10.1145/2968456.2968477,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995387412&doi=10.1145%2f2968456.2968477&partnerID=40&md5=4f9fcd44104be39505c4ce7542749dfd",Conference Paper,Scopus,2-s2.0-84995387412
"Ding, C., Heidari, S., Wang, Y., Liu, Y., Hu, J.","Multi-source in-door energy harvesting for non-volatile processors",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527198,"173","176",,5,10.1109/ISCAS.2016.7527198,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983427202&doi=10.1109%2fISCAS.2016.7527198&partnerID=40&md5=7d8cea1422d882f70a996a0773b5fe7b",Conference Paper,Scopus,2-s2.0-84983427202
"Gu, S., Zhuge, Q., Yi, J., Hu, J., Sha, E.H.-M.","Data Allocation with Minimum Cost under Guaranteed Probability for Multiple Types of Memories",2016,"Journal of Signal Processing Systems","84","1",,"151","162",,,10.1007/s11265-015-0985-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925435160&doi=10.1007%2fs11265-015-0985-5&partnerID=40&md5=6c8a82a59245c44152f34673711a1780",Article,Scopus,2-s2.0-84925435160
"Qiu, K., Li, Q., Hu, J., Zhang, W., Xue, C.J.","Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded Systems",2016,"IEEE Transactions on Computers","65","7", 7273842,"2313","2324",,,10.1109/TC.2015.2479605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976321785&doi=10.1109%2fTC.2015.2479605&partnerID=40&md5=6b59938e39512aebc32d43196c0a8c12",Article,Scopus,2-s2.0-84976321785
"Luo, H., Hu, J., Shi, L., Xue, C.J., Zhuge, Q.","Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a171,"","",,2,10.1145/2897937.2898106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977120302&doi=10.1145%2f2897937.2898106&partnerID=40&md5=6a3117316f23562b1131efeaeb7568ae",Conference Paper,Scopus,2-s2.0-84977120302
"Mao, M., Wen, W., Liu, X., Hu, J., Wang, D., Chen, Y., Li, H.","TEMP: Thread batch enabled memory partitioning for GPU",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a65,"","",,2,10.1145/2897937.2898103,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977071058&doi=10.1145%2f2897937.2898103&partnerID=40&md5=dfd0f04aa41fee2f41f59832040221d3",Conference Paper,Scopus,2-s2.0-84977071058
"Li, H., Liu, Y., Fu, C., Xue, C.J., Xiang, D., Yue, J., Li, J., Zhang, D., Hu, J., Yang, H.","Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a156,"","",,,10.1145/2897937.2898059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977138484&doi=10.1145%2f2897937.2898059&partnerID=40&md5=2930ffcd7e90914d77511fe094022324",Conference Paper,Scopus,2-s2.0-84977138484
"Liu, N., Ding, C., Wang, Y., Hu, J.","Neural network-based prediction algorithms for in-door multi-source energy harvesting system for non-volatile processors",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"275","280",,3,10.1145/2902961.2903037,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974661163&doi=10.1145%2f2902961.2903037&partnerID=40&md5=78cdcb16cbc8ab7f228fb5d39a7cc892",Conference Paper,Scopus,2-s2.0-84974661163
"Pan, C., Gu, S., Xie, M., Liu, Y., Xue, C.J., Hu, J.","Wear-Leveling Aware Page Management for Non-Volatile Main Memory on Embedded Systems",2016,"IEEE Transactions on Multi-Scale Computing Systems","2","2", 7399757,"129","142",,3,10.1109/TMSCS.2016.2525999,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979997820&doi=10.1109%2fTMSCS.2016.2525999&partnerID=40&md5=b9ae1bef6b7d07064ca7fee852323292",Article,Scopus,2-s2.0-84979997820
"Xue, Y., Cronin, P., Yang, C., Hu, J.","Routing path reuse maximization for efficient NV-FPGA reconfiguration",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428038,"360","365",,2,10.1109/ASPDAC.2016.7428038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996836026&doi=10.1109%2fASPDAC.2016.7428038&partnerID=40&md5=248d2d5610717d22a6a455a2891f4652",Conference Paper,Scopus,2-s2.0-84996836026
"Luo, H., Hu, J., Shi, L., Xue, C.J., Zhuge, Q.","Peak-to-average pumping efficiency improvement for charge pump in Phase Change Memories",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428053,"450","455",,,10.1109/ASPDAC.2016.7428053,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996848832&doi=10.1109%2fASPDAC.2016.7428053&partnerID=40&md5=cfe6d776047eef05ebd78fc3216624a3",Conference Paper,Scopus,2-s2.0-84996848832
"Heidari, S., Ding, C., Liu, Y., Wang, Y., Hu, J.","Multi-source energy harvesting management and optimization for non-volatile processors",2016,"2015 6th International Green and Sustainable Computing Conference",,, 7393721,"","",,5,10.1109/IGCC.2015.7393721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962903687&doi=10.1109%2fIGCC.2015.7393721&partnerID=40&md5=6357e8fa593f692a3282c15f638bdc5d",Conference Paper,Scopus,2-s2.0-84962903687
"Yi, J., Zhuge, Q., Hu, J., Gu, S., Qin, M., Sha, E.H.-M.","Reliability-Guaranteed Task Assignment and Scheduling for Heterogeneous Multiprocessors Considering Timing Constraint",2015,"Journal of Signal Processing Systems","81","3",,"359","375",,,10.1007/s11265-014-0958-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943358136&doi=10.1007%2fs11265-014-0958-0&partnerID=40&md5=d2e67e09cf2d3cee7fd49ceabd9dcd5b",Article,Scopus,2-s2.0-84943358136
"Chen, R., Wang, Y., Hu, J., Liu, D., Shao, Z., Guan, Y.","Virtual machine image content aware I/O optimization for mobile virtualization",2015,"Proceedings - 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security and 2015 IEEE 12th International Conference on Embedded Software and Systems, HPCC-CSS-ICESS 2015",,, 7336305,"1031","1036",,1,10.1109/HPCC-CSS-ICESS.2015.90,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961700460&doi=10.1109%2fHPCC-CSS-ICESS.2015.90&partnerID=40&md5=0cd16bf1453d74de8e0ea2d74cfb346d",Conference Paper,Scopus,2-s2.0-84961700460
"Pan, C., Xie, M., Yang, C., Shao, Z., Hu, J.","Nonvolatile main memory aware garbage collection in high-level language virtual machine",2015,"2015 Proceedings of the International Conference on Embedded Software, EMSOFT 2015",,, 7318275,"197","206",,4,10.1109/EMSOFT.2015.7318275,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962325857&doi=10.1109%2fEMSOFT.2015.7318275&partnerID=40&md5=651c7b0caa80cc9e7a26e7187752c6bb",Conference Paper,Scopus,2-s2.0-84962325857
"Xue, Y., Cronin, P., Yang, C., Hu, J.","Non-volatile memories in FPGAs: Exploiting logic similarity to accelerate reconfiguration and increase programming cycles",2015,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","2015-October",, 7314398,"92","97",,3,10.1109/VLSI-SoC.2015.7314398,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960127659&doi=10.1109%2fVLSI-SoC.2015.7314398&partnerID=40&md5=afc7332244f1cbd35a35a77f459df104",Conference Paper,Scopus,2-s2.0-84960127659
"Xue, Y., Cronin, P., Yang, C., Hu, J.","Fine-Tuning CLB placement to speed up reconfigurations in NVM-based FPGAS",2015,"25th International Conference on Field Programmable Logic and Applications, FPL 2015",,, 7294013,"","",,4,10.1109/FPL.2015.7294013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960076928&doi=10.1109%2fFPL.2015.7294013&partnerID=40&md5=c0b614ffc9157dcaedf902c95f89cff7",Conference Paper,Scopus,2-s2.0-84960076928
"Gu, S., Zhuge, Q., Yi, J., Hu, J., Sha, E.H.-M.","Optimizing Task and Data Assignment on Multi-Core Systems with Multi-Port SPMs",2015,"IEEE Transactions on Parallel and Distributed Systems","26","9", 6894167,"2549","2560",,6,10.1109/TPDS.2014.2356194,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939234424&doi=10.1109%2fTPDS.2014.2356194&partnerID=40&md5=b6f05c2f7c975770c59a16524fd92f65",Article,Scopus,2-s2.0-84939234424
"Gu, S., Sha, E.H.-M., Zhuge, Q., Chen, Y., Hu, J.","Area and performance co-optimization for domain wall memory in application-specific embedded systems",2015,"Proceedings - Design Automation Conference","2015-June",, a20,"","",,5,10.1145/2744769.2744800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951799949&doi=10.1145%2f2744769.2744800&partnerID=40&md5=bf42633ad7ba783c7dc7cfcb3f9a4a87",Conference Paper,Scopus,2-s2.0-84951799949
"Hu, J., Xie, M., Pan, C., Xue, C.J., Zhuge, Q., Sha, E.H.-M.","Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","4", 6820777,"654","663",,10,10.1109/TVLSI.2014.2321571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926356476&doi=10.1109%2fTVLSI.2014.2321571&partnerID=40&md5=9b86fe58cb17a37886386254454ebc87",Article,Scopus,2-s2.0-84926356476
"Chen, R., Wang, Y., Hu, J., Liu, D., Shao, Z., Guan, Y.","Unified non-volatile memory and NAND flash memory architecture in smartphones",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059028,"340","345",,12,10.1109/ASPDAC.2015.7059028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926476348&doi=10.1109%2fASPDAC.2015.7059028&partnerID=40&md5=a090479b539d428307b7a6c39b165abb",Conference Paper,Scopus,2-s2.0-84926476348
"Khouzani, H.A., Yang, C., Hu, J.","Improving performance and lifetime of DRAM-PCM hybrid main memory through a proactive page allocation strategy",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059057,"508","513",,10,10.1109/ASPDAC.2015.7059057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926484873&doi=10.1109%2fASPDAC.2015.7059057&partnerID=40&md5=5a25b5fb30d71fff9b0d24bf6e587eab",Conference Paper,Scopus,2-s2.0-84926484873
"Mao, M., Hu, J., Chen, Y., Li, H.","VWS: A versatile warp scheduler for exploring diverse cache localities of GPGPU applications",2015,"Proceedings - Design Automation Conference","2015-July",, 7167267,"","",,1,10.1145/2744769.2744931,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944096291&doi=10.1145%2f2744769.2744931&partnerID=40&md5=a56c81a28ab79b195b150e626b270204",Conference Paper,Scopus,2-s2.0-84944096291
"Xie, M., Pan, C., Hu, J., Yang, C., Chen, Y.","Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7059024,"316","321",,8,10.1109/ASPDAC.2015.7059024,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926435598&doi=10.1109%2fASPDAC.2015.7059024&partnerID=40&md5=88d77a407065f38a41c49af28a614de9",Conference Paper,Scopus,2-s2.0-84926435598
"Hu, J., Zhuge, Q., Xue, C.J., Tseng, W.-C., Sha, E.H.-M.","Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors",2015,"ACM Transactions on Embedded Computing Systems","13","4", 79,"","",,3,10.1145/2560019,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908302156&doi=10.1145%2f2560019&partnerID=40&md5=2741cc6c6fedcf8a9637afe727360528",Article,Scopus,2-s2.0-84908302156
"Zhao, M., Li, Q., Xie, M., Liu, Y., Hu, J., Xue, C.J.","Software assisted non-volatile register reduction for energy harvesting based cyber-physical system",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092451,"567","572",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944090247&partnerID=40&md5=331be2f4e7af8d2147df295af26c5aa4",Conference Paper,Scopus,2-s2.0-84944090247
"Guo, J., Wen, W., Hu, J., Wang, D., Li, H., Chen, Y.","FlexLevel: A novel NAND flash storage system design for LDPC latency reduction",2015,"Proceedings - Design Automation Conference","2015-July",, 7167379,"","",,4,10.1145/2744769.2744843,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944097057&doi=10.1145%2f2744769.2744843&partnerID=40&md5=005617e20eb91b62c6a018ed54ef0b02",Conference Paper,Scopus,2-s2.0-84944097057
"Li, Q., Zhao, M., Hu, J., Liu, Y., He, Y., Xue, C.J.","Compiler directed automatic stack trimming for efficient non-volatile processors",2015,"Proceedings - Design Automation Conference","2015-July",, 7167369,"","",,5,10.1145/2744769.2744809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944080645&doi=10.1145%2f2744769.2744809&partnerID=40&md5=bf449ec07ab0b38da081faeb48838c0d",Conference Paper,Scopus,2-s2.0-84944080645
"Xie, M., Zhao, M., Pan, C., Hu, J., Liu, Y., Xue, C.J.","Fixing the broken time machine: Consistency-aware checkpointing for energy harvesting powered non-volatile processor",2015,"Proceedings - Design Automation Conference","2015-July",, 7167204,"","",,16,10.1145/2744769.2744842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944111497&doi=10.1145%2f2744769.2744842&partnerID=40&md5=ebd551a94ab17d7e48c26a3783bd9927",Conference Paper,Scopus,2-s2.0-84944111497
"Long, L., Liu, D., Hu, J., Gu, S., Zhuge, Q., Sha, E.H.-M.","A space allocation and reuse strategy for PCM-based embedded systems",2014,"Journal of Systems Architecture",,,,"","",,3,10.1016/j.sysarc.2014.07.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905531031&doi=10.1016%2fj.sysarc.2014.07.002&partnerID=40&md5=9521e18974311b390732848bf300e170",Article in Press,Scopus,2-s2.0-84905531031
"Xu, Y., Li, K., Hu, J., Li, K.","A genetic algorithm for task scheduling on heterogeneous computing systems using multiple priority queues",2014,"Information Sciences","270",,,"255","257",,77,10.1016/j.ins.2014.02.122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898544384&doi=10.1016%2fj.ins.2014.02.122&partnerID=40&md5=fd4cdaebb6c2c15b1c639a072a38d404",Article,Scopus,2-s2.0-84898544384
"Hu, J., Xie, M., Pan, C., Xue, C.J., Zhuge, Q., Sha, E.H.-M.","Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2014.2321571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901112812&doi=10.1109%2fTVLSI.2014.2321571&partnerID=40&md5=16855305f72a27085cf46963c2a0cd51",Article in Press,Scopus,2-s2.0-84901112812
"Qiu, M., Chen, L., Zhu, Y., Hu, J., Qin, X.","Online data allocation for hybrid memories on embedded tele-health systems",2014,"Proceedings - 16th IEEE International Conference on High Performance Computing and Communications, HPCC 2014, 11th IEEE International Conference on Embedded Software and Systems, ICESS 2014 and 6th International Symposium on Cyberspace Safety and Security, CSS 2014",,, 7056801,"574","579",,8,10.1109/HPCC.2014.98,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949924445&doi=10.1109%2fHPCC.2014.98&partnerID=40&md5=4862f28a2c46137ad1949975f3cd96fe",Conference Paper,Scopus,2-s2.0-84949924445
"Lu, R., Wu, G., Xie, B., Hu, J.","Stream bench: Towards benchmarking modern distributed stream computing frameworks",2014,"Proceedings - 2014 IEEE/ACM 7th International Conference on Utility and Cloud Computing, UCC 2014",,, 7027482,"69","78",,11,10.1109/UCC.2014.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946688481&doi=10.1109%2fUCC.2014.15&partnerID=40&md5=5967e445bcc63ffc44e5e3a254d6c668",Conference Paper,Scopus,2-s2.0-84946688481
"Pan, C., Xie, M., Hu, J., Chen, Y., Yang, C.","3M-PCM: Exploiting multiple write modes MLC phase change main memory in embedded systems",2014,"2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2014",,, a33,"","",,7,10.1145/2656075.2656076,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84910630140&doi=10.1145%2f2656075.2656076&partnerID=40&md5=bd285f1ee83e0c475843b9796037a6e1",Conference Paper,Scopus,2-s2.0-84910630140
"Pan, C., Xie, M., Hu, J., Qiu, M., Zhuge, Q.","Wear-leveling for PCM main memory on embedded system via page management and process scheduling",2014,"RTCSA 2014 - 20th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications",,, 6910513,"","",,9,10.1109/RTCSA.2014.6910513,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908626170&doi=10.1109%2fRTCSA.2014.6910513&partnerID=40&md5=a04b7086e4727266ea61049a61bc2b05",Conference Paper,Scopus,2-s2.0-84908626170
"Xie, M., Pan, C., Hu, J., Xue, C.J., Zhuge, Q.","Non-volatile registers aware instruction selection for embedded systems",2014,"RTCSA 2014 - 20th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications",,, 6910508,"","",,8,10.1109/RTCSA.2014.6910508,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908635074&doi=10.1109%2fRTCSA.2014.6910508&partnerID=40&md5=be1519fa90b3377e5b7c7f544cff1761",Conference Paper,Scopus,2-s2.0-84908635074
"Sun, Q., Zhuge, Q., Hu, J., Yi, J., Sha, E.H.-M.","Efficient grouping-based mapping and scheduling on heterogeneous cluster architectures",2014,"Computers and Electrical Engineering","40","5",,"1604","1620",,3,10.1016/j.compeleceng.2014.03.009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902331664&doi=10.1016%2fj.compeleceng.2014.03.009&partnerID=40&md5=6c6ede235638863c792987ac5cff4bda",Article,Scopus,2-s2.0-84902331664
"Gu, S., Zhuge, Q., Hu, J., Yi, J., Sha, E.H.M.","Minimum-cost data allocation with guaranteed probability on multiple types of memory",2014,"RTCSA 2014 - 20th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications",,, 6910510,"","",,,10.1109/RTCSA.2014.6910510,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908608905&doi=10.1109%2fRTCSA.2014.6910510&partnerID=40&md5=0ab784c00aabdd200dd13850f7ac8db9",Conference Paper,Scopus,2-s2.0-84908608905
"Chen, R., Wang, Y., Hu, J., Liu, D., Shao, Z., Guan, Y.","Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization",2014,"2014 IEEE Non-Volatile Memory Systems and Applications Symposium, NVMSA 2014",,, 6927204,"","",,1,10.1109/NVMSA.2014.6927204,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912076455&doi=10.1109%2fNVMSA.2014.6927204&partnerID=40&md5=fc1513f0e197bd988323aaf817e75701",Conference Paper,Scopus,2-s2.0-84912076455
"Long, L., Liu, D., Hu, J., Gu, S., Zhuge, Q., Sha, E.H.-M.","A space allocation and reuse strategy for PCM-based embedded systems",2014,"Journal of Systems Architecture","60","8",,"655","667",,4,10.1016/j.sysarc.2014.07.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937026579&doi=10.1016%2fj.sysarc.2014.07.002&partnerID=40&md5=f8cd8a1749172860d9a2835884737b7c",Article,Scopus,2-s2.0-84937026579
"Liu, J., Zhuge, Q., Gu, S., Hu, J., Zhu, G., Sha, E.H.-M.","Minimizing system cost with efficient task assignment on heterogeneous multicore processors considering time constraint",2014,"IEEE Transactions on Parallel and Distributed Systems","25","8", 6853429,"2101","2113",,5,10.1109/TPDS.2013.312,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904686502&doi=10.1109%2fTPDS.2013.312&partnerID=40&md5=e1f75122903e5ea42df56998c9c598ba",Article,Scopus,2-s2.0-84904686502
"Hu, J., Zhuge, Q., Xue, C.J., Tseng, W.-C., Gu, S., Sha, E.H.-M.","Scheduling to optimize cache utilization for non-volatile main memories",2014,"IEEE Transactions on Computers","63","8", 6409835,"2039","2051",,5,10.1109/TC.2013.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904786486&doi=10.1109%2fTC.2013.11&partnerID=40&md5=5b9e640fff775e573bb9027c3ec0feac",Article,Scopus,2-s2.0-84904786486
"Hu, J., Zhuge, Q., Xue, C.J., Tseng, W.-C., Sha, E.H.-M.","Software Enabled wear-leveling for hybrid PCM main memory on embedded systems",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513577,"599","602",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885576582&partnerID=40&md5=e0093e6c8b61f1b380cf28fc4c0514af",Conference Paper,Scopus,2-s2.0-84885576582
"Gu, S., Zhuge, Q., Hu, J., Yi, J., Sha, E.H.M.","Efficient task assignment and scheduling for MPSoC DSPS with VS-SPM considering concurrent accesses through data allocation",2013,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",,, 6638129,"2615","2619",,3,10.1109/ICASSP.2013.6638129,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890463239&doi=10.1109%2fICASSP.2013.6638129&partnerID=40&md5=8ab0485281214a38eef9c7f1b86b234e",Conference Paper,Scopus,2-s2.0-84890463239
"Guo, Y., Zhuge, Q., Zhang, J., Hu, J., Sha, E.H.-M.","Optimal data allocation algorithm for loop-centric applications on scratch-pad memories",2013,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,, 6674537,"383","388",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896456072&partnerID=40&md5=7efc840a4906ea1b0f25c34a54715f7d",Conference Paper,Scopus,2-s2.0-84896456072
"Long, L., Liu, D., Hu, J., Gu, S., Zhuge, Q., Sha, E.H.-M.","A space-based wear leveling for PCM-based embedded systems",2013,"2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2013",,, 6732213,"145","148",,6,10.1109/RTCSA.2013.6732213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899433253&doi=10.1109%2fRTCSA.2013.6732213&partnerID=40&md5=5d17696e2f31f5bb76928a7c6b4084f8",Conference Paper,Scopus,2-s2.0-84899433253
"Yi, J., Zhuge, Q., Hu, J., Gu, S., Qin, M., Sha, E.H.-M.","Optimizing task assignment for heterogeneous multiprocessor system with guaranteed reliability and timing constraint",2013,"2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2013",,, 6732219,"193","200",,,10.1109/RTCSA.2013.6732219,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899454770&doi=10.1109%2fRTCSA.2013.6732219&partnerID=40&md5=a9b90e79267d2e0e701dd1217f3ce09f",Conference Paper,Scopus,2-s2.0-84899454770
