{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655292295159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655292295159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 13:24:38 2022 " "Processing started: Wed Jun 15 13:24:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655292295159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292295159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292295160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655292295909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655292295909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_32bits-behavior " "Found design unit 1: counter_32bits-behavior" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292305649 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_32bits " "Found entity 1: counter_32bits" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292305649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292305649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_vhdl-behavior " "Found design unit 1: histogram_vhdl-behavior" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292305659 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_vhdl " "Found entity 1: histogram_vhdl" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292305659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292305659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_mux-SYN " "Found design unit 1: out_mux-SYN" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292305677 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292305677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292305677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "histogram_vhdl " "Elaborating entity \"histogram_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655292305820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux out_mux:mux1 " "Elaborating entity \"out_mux\" for hierarchy \"out_mux:mux1\"" {  } { { "histogram_vhdl.vhd" "mux1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292305982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"out_mux:mux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "out_mux.vhd" "LPM_MUX_component" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"out_mux:mux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"out_mux:mux1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292306051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292306051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292306051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292306051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292306051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292306051 ""}  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655292306051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lce " "Found entity 1: mux_lce" {  } { { "db/mux_lce.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/mux_lce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292306272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292306272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lce out_mux:mux1\|LPM_MUX:LPM_MUX_component\|mux_lce:auto_generated " "Elaborating entity \"mux_lce\" for hierarchy \"out_mux:mux1\|LPM_MUX:LPM_MUX_component\|mux_lce:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:0:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:0:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:0:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:1:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:1:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:1:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:2:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:2:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:2:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:3:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:3:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:3:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:4:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:4:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:4:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:5:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:5:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:5:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:6:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:6:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:6:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:7:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:7:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:7:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:8:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:8:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:8:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:9:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:9:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:9:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:10:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:10:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:10:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:11:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:11:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:11:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:12:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:12:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:12:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:13:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:13:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:13:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:14:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:14:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:14:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:15:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:15:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:15:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:16:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:16:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:16:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:17:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:17:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:17:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:18:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:18:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:18:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:19:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:19:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:19:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:20:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:20:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:20:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:21:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:21:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:21:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:22:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:22:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:22:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:23:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:23:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:23:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:24:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:24:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:24:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:25:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:25:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:25:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:26:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:26:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:26:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:27:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:27:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:27:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:28:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:28:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:28:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:29:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:29:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:29:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:30:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:30:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:30:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:31:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:31:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:31:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:32:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:32:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:32:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:33:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:33:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:33:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:34:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:34:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:34:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:35:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:35:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:35:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:36:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:36:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:36:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:37:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:37:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:37:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:38:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:38:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:38:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:39:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:39:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:39:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:40:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:40:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:40:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:41:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:41:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:41:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:42:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:42:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:42:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:43:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:43:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:43:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:44:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:44:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:44:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:45:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:45:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:45:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:46:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:46:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:46:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:47:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:47:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:47:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:48:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:48:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:48:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:49:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:49:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:49:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:50:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:50:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:50:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:51:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:51:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:51:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:52:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:52:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:52:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:53:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:53:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:53:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:54:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:54:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:54:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:55:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:55:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:55:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:56:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:56:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:56:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:57:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:57:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:57:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:58:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:58:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:58:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:59:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:59:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:59:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:60:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:60:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:60:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:61:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:61:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:61:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:62:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:62:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:62:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:63:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:63:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:63:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:64:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:64:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:64:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:65:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:65:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:65:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:66:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:66:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:66:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:67:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:67:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:67:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:68:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:68:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:68:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:69:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:69:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:69:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:70:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:70:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:70:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:71:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:71:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:71:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:72:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:72:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:72:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:73:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:73:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:73:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:74:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:74:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:74:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:75:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:75:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:75:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:76:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:76:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:76:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:77:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:77:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:77:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:78:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:78:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:78:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:79:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:79:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:79:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:80:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:80:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:80:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:81:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:81:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:81:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:82:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:82:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:82:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:83:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:83:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:83:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:84:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:84:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:84:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:85:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:85:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:85:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:86:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:86:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:86:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:87:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:87:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:87:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:88:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:88:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:88:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:89:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:89:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:89:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:90:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:90:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:90:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:91:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:91:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:91:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:92:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:92:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:92:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:93:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:93:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:93:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:94:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:94:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:94:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:95:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:95:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:95:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:96:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:96:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:96:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:97:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:97:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:97:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:98:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:98:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:98:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:99:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:99:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:99:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:100:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:100:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:100:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:101:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:101:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:101:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:102:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:102:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:102:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:103:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:103:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:103:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:104:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:104:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:104:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:105:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:105:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:105:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:106:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:106:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:106:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:107:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:107:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:107:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:108:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:108:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:108:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:109:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:109:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:109:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:110:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:110:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:110:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:111:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:111:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:111:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:112:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:112:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:112:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:113:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:113:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:113:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:114:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:114:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:114:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:115:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:115:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:115:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:116:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:116:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:116:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:117:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:117:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:117:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:118:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:118:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:118:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:119:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:119:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:119:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:120:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:120:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:120:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:121:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:121:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:121:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:122:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:122:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:122:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:123:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:123:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:123:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:124:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:124:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:124:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:125:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:125:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:125:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292306991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:126:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:126:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:126:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292307001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:127:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:127:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:127:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292307011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655292323777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655292333167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292333167 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292333621 "|histogram_vhdl|input[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655292333621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7585 " "Implemented 7585 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655292333621 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655292333621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7528 " "Implemented 7528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655292333621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655292333621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655292333652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 13:25:33 2022 " "Processing ended: Wed Jun 15 13:25:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655292333652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655292333652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655292333652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292333652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655292351512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655292351512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 13:25:34 2022 " "Processing started: Wed Jun 15 13:25:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655292351512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655292351512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655292351512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655292351690 ""}
{ "Info" "0" "" "Project  = histogram_vhdl" {  } {  } 0 0 "Project  = histogram_vhdl" 0 0 "Fitter" 0 0 1655292351690 ""}
{ "Info" "0" "" "Revision = histogram_vhdl" {  } {  } 0 0 "Revision = histogram_vhdl" 0 0 "Fitter" 0 0 1655292351690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655292351844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655292351844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "histogram_vhdl EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"histogram_vhdl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655292351913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655292351960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655292351960 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655292352304 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655292352320 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655292352761 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1655292352761 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 16013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655292352783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 16015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655292352783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 16017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655292352783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 16019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655292352783 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 16021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655292352783 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1655292352783 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655292352783 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "No exact pin location assignment(s) for 57 pins of 57 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1655292354643 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "histogram_vhdl.sdc " "Synopsys Design Constraints File file not found: 'histogram_vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655292355408 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655292355408 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655292355508 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1655292355508 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655292355508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node master_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655292356168 ""}  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 16008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655292356168 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655292356925 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655292356935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655292356935 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655292356954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655292356966 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655292356986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655292356986 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655292356996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655292357230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1655292357230 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655292357230 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 2.5V 23 33 0 " "Number of I/O pins in group: 56 (unused VREF, 2.5V VCCIO, 23 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1655292357245 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1655292357245 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1655292357245 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655292357245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655292357245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655292357245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655292357245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655292357245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655292357245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655292357245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1655292357245 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1655292357245 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1655292357245 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655292358422 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1655292358431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655292360975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655292362355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655292362424 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655292377491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655292377491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655292378677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 12 { 0 ""} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655292383575 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655292383575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655292387369 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655292387369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655292387369 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.35 " "Total time spent on timing analysis during the Fitter is 3.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655292387623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655292387670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655292388438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655292388438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655292389242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655292390665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/output_files/histogram_vhdl.fit.smsg " "Generated suppressed messages file C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/output_files/histogram_vhdl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655292395937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5878 " "Peak virtual memory: 5878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655292396861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 13:26:36 2022 " "Processing ended: Wed Jun 15 13:26:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655292396861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655292396861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655292396861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655292396861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655292414485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655292414485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 13:26:37 2022 " "Processing started: Wed Jun 15 13:26:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655292414485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655292414485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655292414485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655292414986 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1655292417437 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655292417538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655292424434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 13:27:04 2022 " "Processing ended: Wed Jun 15 13:27:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655292424434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655292424434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655292424434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655292424434 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655292425085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655292442320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655292442320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 13:27:05 2022 " "Processing started: Wed Jun 15 13:27:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655292442320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655292442320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta histogram_vhdl -c histogram_vhdl " "Command: quartus_sta histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655292442320 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655292442501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655292443057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655292443057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292443135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292443135 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "histogram_vhdl.sdc " "Synopsys Design Constraints File file not found: 'histogram_vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655292443837 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292443837 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name master_clk master_clk " "create_clock -period 1.000 -name master_clk master_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655292443853 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655292443853 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655292443906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655292443906 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655292443906 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655292443922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655292444377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655292444377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.639 " "Worst-case setup slack is -2.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.639           -6514.745 master_clk  " "   -2.639           -6514.745 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292444377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 master_clk  " "    0.401               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292444408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655292444408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655292444408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5267.645 master_clk  " "   -3.000           -5267.645 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292444408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292444408 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655292444593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655292444624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655292445442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655292445708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655292445779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655292445779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.308 " "Worst-case setup slack is -2.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308           -5401.400 master_clk  " "   -2.308           -5401.400 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292445779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 master_clk  " "    0.353               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292445807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655292445807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655292445817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5267.645 master_clk  " "   -3.000           -5267.645 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292445817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292445817 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655292445992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655292446181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655292446201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655292446201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.809 " "Worst-case setup slack is -0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809           -1229.036 master_clk  " "   -0.809           -1229.036 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292446201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 master_clk  " "    0.181               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292446232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655292446240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655292446240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4390.551 master_clk  " "   -3.000           -4390.551 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655292446250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655292446250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655292446836 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655292446939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655292447030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 13:27:27 2022 " "Processing ended: Wed Jun 15 13:27:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655292447030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655292447030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655292447030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655292447030 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655292447747 ""}
