SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /nfs/ug/homes-1/t/tramblei/.Xil/Vivado-18452-ug75/coregen/design_1_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory /nfs/ug/homes-1/t/tramblei/.Xil/Vivado-18452-ug75/coregen/design_1_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name design_1_mig_7series_0_0
SET_PARAMETER xml_input_file /nfs/ug/homes-1/t/tramblei/vivaldo_fresh_eth_xadc_fft_dma_corr/vivaldo_fresh_eth_xadc_fft_dma_corr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
SET_PARAMETER data_dir_path /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0
SET_CORE_DATASHEET /cad1/Xilinx/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0/data/docs/ds176_7series_MIS.pdf
