
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:170.4-432.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

13.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

13.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

13.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

13.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

13.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

13.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

13.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

13.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc'.

13.2.14. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

13.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

13.2.17. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

13.2.18. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

13.2.19. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 11 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:385$2711 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:354$2672 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:340$2668 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:307$2652 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:292$2647 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:201$2633 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:169$2617 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:121$2587 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:103$2585 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:186$1671 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:139$1656 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:87$1632 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:74$1622 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:58$1620 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1604 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1604 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1602 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1592 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1440 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1433 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1429 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1422 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1419 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1416 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1413 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1410 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1402 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1395 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1391 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1384 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1381 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1378 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1375 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1372 in module SB_DFFSR.
Marked 54 switch rules as full_case in process $proc$../hdl/demo/app.v:170$1008 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:127$1006 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:80$1004 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:86$2567 in module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$946 in module prescaler.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:292$2086 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:260$2084 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:237$2071 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 89 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:316$2731 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:286$2729 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:267$2720 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Removed a total of 1 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 32 redundant assignments.
Promoted 153 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1443'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1439'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1432'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1428'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1421'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1415'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1412'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1409'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1407'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1405'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1401'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1394'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1390'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1383'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1380'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1377'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1374'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1369'.
  Set init value: \Q = 1'0
Found init rule in `\demo.$proc$../hdl/demo/demo.v:53$1199'.
  Set init value: \rstn_sync = 2'00

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2711'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2668'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2647'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2633'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2617'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1632'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1620'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1592'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1440'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1429'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1419'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1413'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1402'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1391'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1381'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1375'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:127$1006'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:80$1004'.
Found async reset \rstn_i in `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2567'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2071'.
Found async reset \rstn in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
Found async reset \rstn_i in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2720'.

13.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2711'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
     1/18: $5$lookahead\in_fifo_q$2671[71:0]$2696
     2/18: $5$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2582[71:0]$2695
     3/18: $5$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2581[71:0]$2694
     4/18: $4$lookahead\in_fifo_q$2671[71:0]$2692
     5/18: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2582[71:0]$2691
     6/18: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2581[71:0]$2690
     7/18: $3$lookahead\in_fifo_q$2671[71:0]$2688
     8/18: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2582[71:0]$2687
     9/18: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2581[71:0]$2686
    10/18: $2$lookahead\in_fifo_q$2671[71:0]$2683
    11/18: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2582[71:0]$2682
    12/18: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2581[71:0]$2681
    13/18: $1$lookahead\in_fifo_q$2671[71:0]$2679
    14/18: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2582[71:0]$2678
    15/18: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2581[71:0]$2677
    16/18: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2668'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2647'.
     1/1: $0\genblk1.u_gtex4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2633'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2617'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2580[71:0]$2601
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2579[71:0]$2600
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2580[71:0]$2595
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2579[71:0]$2594
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2580[71:0]$2592
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2579[71:0]$2591
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1671'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1632'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1622'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1620'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1592'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1443'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1440'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1439'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1433'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1432'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1429'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1428'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1422'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1421'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1419'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1416'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1415'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1413'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1412'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1410'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1409'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1408'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1407'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1406'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1405'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1402'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1401'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1395'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1394'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1391'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1390'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1384'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1383'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1381'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1380'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1378'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1377'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1375'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1374'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1370'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1369'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1368'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:53$1199'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:59$1198'.
Creating decoders for process `\app.$proc$../hdl/demo/app.v:170$1008'.
     1/229: $2\data_valid_d[0:0]
     2/229: $1\out_ready[0:0]
     3/229: $9\wait_cnt_d[7:0]
     4/229: $1\data_valid_d[0:0]
     5/229: $1\data_d[7:0]
     6/229: $1\lfsr_d[23:0] [23:16]
     7/229: $28\state_d[3:0]
     8/229: $8\ram_clke[0:0]
     9/229: $9\mem_valid_d[0:0]
    10/229: $18\byte_cnt_d[23:0]
    11/229: $8\wait_cnt_d[7:0]
    12/229: $7\ram_clke[0:0]
    13/229: $11\mem_addr_d[9:0]
    14/229: $8\mem_valid_d[0:0]
    15/229: $17\byte_cnt_d[23:0]
    16/229: $27\state_d[3:0]
    17/229: $6\in_valid[0:0]
    18/229: $6\ram_clke[0:0]
    19/229: $10\mem_addr_d[9:0]
    20/229: $7\mem_valid_d[0:0]
    21/229: $7\wait_cnt_d[7:0]
    22/229: $16\byte_cnt_d[23:0]
    23/229: $26\state_d[3:0]
    24/229: $9\mem_addr_d[9:0]
    25/229: $6\mem_valid_d[0:0]
    26/229: $5\ram_clke[0:0]
    27/229: $1\byte_cnt_d[23:0] [15:8]
    28/229: $25\state_d[3:0]
    29/229: $5\rom_clke[0:0]
    30/229: $5\mem_valid_d[0:0]
    31/229: $15\byte_cnt_d[23:0]
    32/229: $6\wait_cnt_d[7:0]
    33/229: $4\rom_clke[0:0]
    34/229: $7\mem_addr_d[9:0]
    35/229: $4\mem_valid_d[0:0]
    36/229: $14\byte_cnt_d[23:0]
    37/229: $24\state_d[3:0]
    38/229: $5\in_valid[0:0]
    39/229: $3\rom_clke[0:0]
    40/229: $6\mem_addr_d[9:0]
    41/229: $3\mem_valid_d[0:0]
    42/229: $5\wait_cnt_d[7:0]
    43/229: $13\byte_cnt_d[23:0]
    44/229: $23\state_d[3:0]
    45/229: $5\mem_addr_d[9:0]
    46/229: $2\mem_valid_d[0:0]
    47/229: $2\rom_clke[0:0]
    48/229: $1\byte_cnt_d[23:0] [7:0]
    49/229: $2\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1167 [6]
    50/229: $2\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1167 [5]
    51/229: $2\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1167 [4]
    52/229: $2\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1167 [3]
    53/229: $2\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1167 [2]
    54/229: $2\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1167 [1]
    55/229: $2\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1167 [0]
    56/229: $2\rev8$func$../hdl/demo/app.v:368$999.i[3:0]$1169
    57/229: $2\rev8$func$../hdl/demo/app.v:368$999.data[7:0]$1168
    58/229: $5\in_data[7:0]
    59/229: $22\state_d[3:0]
    60/229: $1\byte_cnt_d[23:0] [23:16]
    61/229: $2\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1161 [6]
    62/229: $2\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1161 [5]
    63/229: $2\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1161 [4]
    64/229: $2\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1161 [3]
    65/229: $2\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1161 [2]
    66/229: $2\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1161 [1]
    67/229: $2\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1161 [0]
    68/229: $2\rev8$func$../hdl/demo/app.v:358$998.i[3:0]$1163
    69/229: $2\rev8$func$../hdl/demo/app.v:358$998.data[7:0]$1162
    70/229: $4\in_data[7:0]
    71/229: $21\state_d[3:0]
    72/229: $8\mem_addr_d[9:0]
    73/229: $2\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1155 [6]
    74/229: $2\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1155 [5]
    75/229: $2\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1155 [4]
    76/229: $2\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1155 [3]
    77/229: $2\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1155 [2]
    78/229: $2\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1155 [1]
    79/229: $2\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1155 [0]
    80/229: $2\rev8$func$../hdl/demo/app.v:348$997.i[3:0]$1157
    81/229: $2\rev8$func$../hdl/demo/app.v:348$997.data[7:0]$1156
    82/229: $3\in_data[7:0]
    83/229: $20\state_d[3:0]
    84/229: $2\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1167 [7]
    85/229: $2\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1149 [6]
    86/229: $2\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1149 [5]
    87/229: $2\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1149 [4]
    88/229: $2\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1149 [3]
    89/229: $2\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1149 [2]
    90/229: $2\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1149 [1]
    91/229: $2\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1149 [0]
    92/229: $2\rev8$func$../hdl/demo/app.v:338$996.i[3:0]$1151
    93/229: $2\rev8$func$../hdl/demo/app.v:338$996.data[7:0]$1150
    94/229: $2\in_data[7:0]
    95/229: $19\state_d[3:0]
    96/229: $12\mem_addr_d[9:0]
    97/229: $12\byte_cnt_d[23:0]
    98/229: $10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143
    99/229: $9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139
   100/229: $8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135
   101/229: $7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131
   102/229: $6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127
   103/229: $5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123
   104/229: $4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119
   105/229: $3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115
   106/229: $11\data_ready[0:0]
   107/229: $11\byte_cnt_d[23:0]
   108/229: $17\state_d[3:0]
   109/229: $4\crc32_d[31:0]
   110/229: $2\crc32$func$../hdl/demo/app.v:323$995.i[3:0]$1112
   111/229: $2\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1109
   112/229: $2\crc32$func$../hdl/demo/app.v:323$995.crc[31:0]$1111
   113/229: $2\crc32$func$../hdl/demo/app.v:323$995.data[7:0]$1110
   114/229: $2\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1155 [7]
   115/229: $10\byte_cnt_d[23:0]
   116/229: $11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102
   117/229: $10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098
   118/229: $9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094
   119/229: $8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090
   120/229: $7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086
   121/229: $6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082
   122/229: $5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078
   123/229: $4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074
   124/229: $4\wait_cnt_d[7:0]
   125/229: $9\byte_cnt_d[23:0]
   126/229: $15\state_d[3:0]
   127/229: $9\lfsr_d[23:0]
   128/229: $3\crc32_d[31:0]
   129/229: $3\crc32$func$../hdl/demo/app.v:309$994.i[3:0]$1071
   130/229: $3\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1068
   131/229: $3\crc32$func$../hdl/demo/app.v:309$994.crc[31:0]$1070
   132/229: $3\crc32$func$../hdl/demo/app.v:309$994.data[7:0]$1069
   133/229: $4\in_valid[0:0]
   134/229: $2\crc32$func$../hdl/demo/app.v:309$994.i[3:0]$1066
   135/229: $2\crc32$func$../hdl/demo/app.v:309$994.crc[31:0]$1065
   136/229: $2\crc32$func$../hdl/demo/app.v:309$994.data[7:0]$1064
   137/229: $2\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1063
   138/229: $3\wait_cnt_d[7:0]
   139/229: $8\lfsr_d[23:0]
   140/229: $2\crc32_d[31:0]
   141/229: $8\byte_cnt_d[23:0]
   142/229: $14\state_d[3:0]
   143/229: $1\lfsr_d[23:0] [7:0]
   144/229: $13\state_d[3:0]
   145/229: $7\lfsr_d[23:16]
   146/229: $10\data_ready[0:0]
   147/229: $6\lfsr_d[23:16]
   148/229: $6\byte_cnt_d[23:16]
   149/229: $12\state_d[3:0]
   150/229: $16\state_d[3:0]
   151/229: $11\state_d[3:0]
   152/229: $5\lfsr_d[15:8]
   153/229: $9\data_ready[0:0]
   154/229: $4\lfsr_d[15:8]
   155/229: $4\byte_cnt_d[15:8]
   156/229: $10\state_d[3:0]
   157/229: $2\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1161 [7]
   158/229: $2\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1149 [7]
   159/229: $7\byte_cnt_d[23:16]
   160/229: $3\lfsr_d[7:0]
   161/229: $9\state_d[3:0]
   162/229: $7\data_ready[0:0]
   163/229: $3\wait_d[7:0]
   164/229: $8\state_d[3:0]
   165/229: $6\data_ready[0:0]
   166/229: $3\byte_cnt_d[7:0]
   167/229: $7\state_d[3:0]
   168/229: $5\data_ready[0:0]
   169/229: $2\byte_cnt_d[7:0]
   170/229: $6\state_d[3:0]
   171/229: $2\wait_d[7:0]
   172/229: $2\lfsr_d[7:0]
   173/229: $1\lfsr_d[23:0] [15:8]
   174/229: $18\state_d[3:0]
   175/229: $8\data_ready[0:0]
   176/229: $2\cmd_d[7:0]
   177/229: $5\state_d[3:0]
   178/229: $4\mem_addr_d[9:0]
   179/229: $4\ram_we[0:0]
   180/229: $4\ram_clke[0:0]
   181/229: $3\data_ready[0:0]
   182/229: $4\state_d[3:0]
   183/229: $3\ram_we[0:0]
   184/229: $3\ram_clke[0:0]
   185/229: $3\mem_addr_d[9:0]
   186/229: $3\in_valid[0:0]
   187/229: $2\ram_we[0:0]
   188/229: $2\ram_clke[0:0]
   189/229: $2\data_ready[0:0]
   190/229: $2\mem_addr_d[9:0]
   191/229: $2\in_valid[0:0]
   192/229: $3\state_d[3:0]
   193/229: $2\state_d[3:0]
   194/229: $1\state_d[3:0]
   195/229: $1\rev8$func$../hdl/demo/app.v:368$999.i[3:0]$1050
   196/229: $1\rev8$func$../hdl/demo/app.v:368$999.data[7:0]$1049
   197/229: $1\rev8$func$../hdl/demo/app.v:368$999.$result[7:0]$1048
   198/229: $1\rev8$func$../hdl/demo/app.v:358$998.i[3:0]$1047
   199/229: $1\rev8$func$../hdl/demo/app.v:358$998.data[7:0]$1046
   200/229: $1\rev8$func$../hdl/demo/app.v:358$998.$result[7:0]$1045
   201/229: $1\rev8$func$../hdl/demo/app.v:348$997.i[3:0]$1044
   202/229: $1\rev8$func$../hdl/demo/app.v:348$997.data[7:0]$1043
   203/229: $1\rev8$func$../hdl/demo/app.v:348$997.$result[7:0]$1042
   204/229: $1\rev8$func$../hdl/demo/app.v:338$996.i[3:0]$1041
   205/229: $1\rev8$func$../hdl/demo/app.v:338$996.data[7:0]$1040
   206/229: $1\rev8$func$../hdl/demo/app.v:338$996.$result[7:0]$1039
   207/229: $1\crc32$func$../hdl/demo/app.v:323$995.i[3:0]$1038
   208/229: $1\crc32$func$../hdl/demo/app.v:323$995.crc[31:0]$1037
   209/229: $1\crc32$func$../hdl/demo/app.v:323$995.data[7:0]$1036
   210/229: $1\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1035
   211/229: $1\crc32$func$../hdl/demo/app.v:309$994.i[3:0]$1034
   212/229: $1\crc32$func$../hdl/demo/app.v:309$994.crc[31:0]$1033
   213/229: $1\crc32$func$../hdl/demo/app.v:309$994.data[7:0]$1032
   214/229: $1\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1031
   215/229: $1\ram_we[0:0]
   216/229: $1\ram_clke[0:0]
   217/229: $1\rom_clke[0:0]
   218/229: $1\data_ready[0:0]
   219/229: $1\mem_addr_d[9:0]
   220/229: $1\mem_valid_d[0:0]
   221/229: $2\wait_cnt_d[7:0]
   222/229: $1\wait_d[7:0]
   223/229: $5\byte_cnt_d[15:8]
   224/229: $1\crc32_d[31:0]
   225/229: $1\cmd_d[7:0]
   226/229: $1\in_valid[0:0]
   227/229: $1\in_data[7:0]
   228/229: $4\data_ready[0:0]
   229/229: $1\wait_cnt_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:127$1006'.
     1/11: $0\mem_addr_q[9:0]
     2/11: $0\mem_valid_q[0:0]
     3/11: $0\wait_cnt_q[7:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\data_valid_q[0:0]
     9/11: $0\data_q[7:0]
    10/11: $0\cmd_q[7:0]
    11/11: $0\state_q[3:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:80$1004'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2567'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2538'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2534'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2509'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2502'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2189 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2189 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2189 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2189 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2189 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2189 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2189 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2186 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2186 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2186 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2186 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2186 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2186 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2484
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2480
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2476
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2472
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2468
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2464
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2460
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2423
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2419
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2415
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2411
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2407
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2403
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2399
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:443$2055[15:0]$2389
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:443$2054[15:0]$2388
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:443$2055[15:0]$2386
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:443$2054[15:0]$2385
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:434$2053[15:0]$2374
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:434$2052[15:0]$2373
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:443$2055[15:0]$2366
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:443$2054[15:0]$2365
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:434$2053[15:0]$2364
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:434$2052[15:0]$2363
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2360
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2352
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2348
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2344
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2340
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2336
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2332
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:443$2055[15:0]$2329
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:443$2054[15:0]$2328
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:434$2053[15:0]$2327
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:434$2052[15:0]$2326
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2051.i[3:0]$2325
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2051.crc[15:0]$2324
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2051.data[7:0]$2323
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2322
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2189 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2315
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2280
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2276
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2272
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2268
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2264
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2260
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2256
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2252
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2248
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2244
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2240
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2049.i[2:0]$2237
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2049.$result[4:0]$2235 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2049.$result[4:0]$2235 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2049.$result[4:0]$2235 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2049.$result[4:0]$2235 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2049.data[4:0]$2236
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2048.i[3:0]$2234
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2232
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2048.data[10:0]$2233
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2186 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2049.$result[4:0]$2235 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2427
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:364$2047[15:0]$2218
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:364$2046[15:0]$2217
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:364$2047[15:0]$2213
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:364$2046[15:0]$2212
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:364$2047[15:0]$2199
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:364$2046[15:0]$2198
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:364$2047[15:0]$2197
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:364$2046[15:0]$2196
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.i[3:0]$2191
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2059.data[7:0]$2190
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2186 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.i[3:0]$2188
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2058.data[7:0]$2187
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2057.i[3:0]$2185
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2057.crc[15:0]$2184
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2057.data[7:0]$2183
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2182
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2056.i[3:0]$2181
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2056.crc[15:0]$2180
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2056.data[7:0]$2179
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2178
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:443$2055[15:0]$2177
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:443$2054[15:0]$2176
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:434$2053[15:0]$2175
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:434$2052[15:0]$2174
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2051.i[3:0]$2173
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2051.crc[15:0]$2172
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2051.data[7:0]$2171
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2170
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2050.i[3:0]$2169
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2050.crc[15:0]$2168
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2050.data[7:0]$2167
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2166
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2049.i[2:0]$2165
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2049.data[4:0]$2164
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2049.$result[4:0]$2163
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2048.i[3:0]$2162
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2048.data[10:0]$2161
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2160
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:364$2047[15:0]$2159
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:364$2046[15:0]$2158
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2319
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2488
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2059.i[3:0]$2157
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2059.data[7:0]$2156
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2059.$result[7:0]$2155
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2058.i[3:0]$2154
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2058.data[7:0]$2153
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2058.$result[7:0]$2152
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2057.i[3:0]$2151
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2057.crc[15:0]$2150
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2057.data[7:0]$2149
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2057.$result[15:0]$2148
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2056.i[3:0]$2147
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2056.crc[15:0]$2146
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2056.data[7:0]$2145
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2056.$result[15:0]$2144
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:443$2055[15:0]$2143
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:443$2054[15:0]$2142
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:434$2053[15:0]$2141
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:434$2052[15:0]$2140
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2051.i[3:0]$2139
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2051.crc[15:0]$2138
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2051.data[7:0]$2137
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2136
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2050.i[3:0]$2135
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2050.crc[15:0]$2134
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2050.data[7:0]$2133
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2132
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2049.i[2:0]$2131
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2049.data[4:0]$2130
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2049.$result[4:0]$2129
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2048.i[3:0]$2128
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2048.data[10:0]$2127
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2126
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:364$2047[15:0]$2125
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:364$2046[15:0]$2124
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2071'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
     1/185: $8\out_toggle_reset[0:0]
     2/185: $8\in_toggle_reset[0:0]
     3/185: $8\dev_state_dd[1:0]
     4/185: $7\in_toggle_reset[0:0]
     5/185: $7\out_toggle_reset[0:0]
     6/185: $6\out_toggle_reset[0:0]
     7/185: $6\in_toggle_reset[0:0]
     8/185: $7\dev_state_dd[1:0]
     9/185: $6\dev_state_dd[1:0]
    10/185: $5\dev_state_dd[1:0]
    11/185: $5\addr_dd[6:0]
    12/185: $5\out_toggle_reset[0:0]
    13/185: $5\in_toggle_reset[0:0]
    14/185: $4\out_toggle_reset[0:0]
    15/185: $4\in_toggle_reset[0:0]
    16/185: $4\addr_dd[6:0]
    17/185: $4\dev_state_dd[1:0]
    18/185: $10\in_valid[0:0]
    19/185: $4\in_zlp[0:0]
    20/185: $15\state_d[2:0]
    21/185: $14\state_d[2:0]
    22/185: $9\in_valid[0:0]
    23/185: $9\in_data[7:0]
    24/185: $8\in_valid[0:0]
    25/185: $8\in_data[7:0]
    26/185: $7\in_valid[0:0]
    27/185: $7\in_data[7:0]
    28/185: $8\byte_cnt_d[6:0]
    29/185: $13\state_d[2:0]
    30/185: $12\state_d[2:0]
    31/185: $6\in_valid[0:0]
    32/185: $6\in_data[7:0]
    33/185: $7\byte_cnt_d[6:0]
    34/185: $11\state_d[2:0]
    35/185: $5\in_valid[0:0]
    36/185: $5\in_data[7:0]
    37/185: $6\byte_cnt_d[6:0]
    38/185: $4\in_valid[0:0]
    39/185: $4\in_data[7:0]
    40/185: $5\byte_cnt_d[6:0]
    41/185: $10\state_d[2:0]
    42/185: $9\state_d[2:0]
    43/185: $8\state_d[2:0]
    44/185: $7\state_d[2:0]
    45/185: $6\state_d[2:0]
    46/185: $65\req_d[3:0]
    47/185: $64\req_d[3:0]
    48/185: $63\req_d[3:0]
    49/185: $62\req_d[3:0]
    50/185: $10\max_length_d[6:0]
    51/185: $9\max_length_d[6:0]
    52/185: $61\req_d[3:0]
    53/185: $60\req_d[3:0]
    54/185: $59\req_d[3:0]
    55/185: $8\max_length_d[6:0]
    56/185: $58\req_d[3:0]
    57/185: $57\req_d[3:0]
    58/185: $56\req_d[3:0]
    59/185: $55\req_d[3:0]
    60/185: $7\max_length_d[6:0]
    61/185: $54\req_d[3:0]
    62/185: $53\req_d[3:0]
    63/185: $52\req_d[3:0]
    64/185: $6\max_length_d[6:0]
    65/185: $51\req_d[3:0]
    66/185: $50\req_d[3:0]
    67/185: $49\req_d[3:0]
    68/185: $48\req_d[3:0]
    69/185: $47\req_d[3:0]
    70/185: $46\req_d[3:0]
    71/185: $45\req_d[3:0]
    72/185: $44\req_d[3:0]
    73/185: $43\req_d[3:0]
    74/185: $42\req_d[3:0]
    75/185: $41\req_d[3:0]
    76/185: $40\req_d[3:0]
    77/185: $39\req_d[3:0]
    78/185: $38\req_d[3:0]
    79/185: $37\req_d[3:0]
    80/185: $36\req_d[3:0]
    81/185: $35\req_d[3:0]
    82/185: $34\req_d[3:0]
    83/185: $33\req_d[3:0]
    84/185: $32\req_d[3:0]
    85/185: $31\req_d[3:0]
    86/185: $30\req_d[3:0]
    87/185: $29\req_d[3:0]
    88/185: $28\req_d[3:0]
    89/185: $27\req_d[3:0]
    90/185: $8\dev_state_d[1:0]
    91/185: $26\req_d[3:0]
    92/185: $7\dev_state_d[1:0]
    93/185: $25\req_d[3:0]
    94/185: $7\addr_d[6:0]
    95/185: $24\req_d[3:0]
    96/185: $23\req_d[3:0]
    97/185: $22\req_d[3:0]
    98/185: $21\req_d[3:0]
    99/185: $20\req_d[3:0]
   100/185: $19\req_d[3:0]
   101/185: $18\req_d[3:0]
   102/185: $6\dev_state_d[1:0]
   103/185: $6\addr_d[6:0]
   104/185: $17\req_d[3:0]
   105/185: $16\req_d[3:0]
   106/185: $15\req_d[3:0]
   107/185: $14\req_d[3:0]
   108/185: $13\req_d[3:0]
   109/185: $12\req_d[3:0]
   110/185: $11\req_d[3:0]
   111/185: $10\req_d[3:0]
   112/185: $9\req_d[3:0]
   113/185: $8\req_d[3:0]
   114/185: $7\req_d[3:0]
   115/185: $6\req_d[3:0]
   116/185: $5\req_d[3:0]
   117/185: $5\rec_d[1:0]
   118/185: $5\class_d[0:0]
   119/185: $5\in_dir_d[0:0]
   120/185: $5\in_endp_d[0:0]
   121/185: $5\dev_state_d[1:0]
   122/185: $5\max_length_d[6:0]
   123/185: $5\addr_d[6:0]
   124/185: $4\in_endp_d[0:0]
   125/185: $4\dev_state_d[1:0]
   126/185: $4\req_d[3:0]
   127/185: $4\rec_d[1:0]
   128/185: $4\class_d[0:0]
   129/185: $4\in_dir_d[0:0]
   130/185: $4\max_length_d[6:0]
   131/185: $4\addr_d[6:0]
   132/185: $4\byte_cnt_d[6:0]
   133/185: $5\state_d[2:0]
   134/185: $3\out_toggle_reset[0:0]
   135/185: $3\in_toggle_reset[0:0]
   136/185: $3\in_valid[0:0]
   137/185: $3\in_zlp[0:0]
   138/185: $3\in_data[7:0]
   139/185: $3\in_endp_d[0:0]
   140/185: $3\addr_dd[6:0]
   141/185: $3\dev_state_dd[1:0]
   142/185: $3\dev_state_d[1:0]
   143/185: $3\req_d[3:0]
   144/185: $3\rec_d[1:0]
   145/185: $3\class_d[0:0]
   146/185: $3\in_dir_d[0:0]
   147/185: $3\max_length_d[6:0]
   148/185: $3\byte_cnt_d[6:0]
   149/185: $4\state_d[2:0]
   150/185: $3\addr_d[6:0]
   151/185: $3\state_d[2:0]
   152/185: $2\out_toggle_reset[0:0]
   153/185: $2\in_toggle_reset[0:0]
   154/185: $2\in_valid[0:0]
   155/185: $2\in_zlp[0:0]
   156/185: $2\in_data[7:0]
   157/185: $2\in_endp_d[0:0]
   158/185: $2\addr_dd[6:0]
   159/185: $2\dev_state_dd[1:0]
   160/185: $2\dev_state_d[1:0]
   161/185: $2\req_d[3:0]
   162/185: $2\rec_d[1:0]
   163/185: $2\class_d[0:0]
   164/185: $2\in_dir_d[0:0]
   165/185: $2\max_length_d[6:0]
   166/185: $2\byte_cnt_d[6:0]
   167/185: $2\addr_d[6:0]
   168/185: $2\state_d[2:0]
   169/185: $1\state_d[2:0]
   170/185: $1\out_toggle_reset[0:0]
   171/185: $1\in_toggle_reset[0:0]
   172/185: $1\in_valid[0:0]
   173/185: $1\in_zlp[0:0]
   174/185: $1\in_data[7:0]
   175/185: $1\in_endp_d[0:0]
   176/185: $1\addr_dd[6:0]
   177/185: $1\dev_state_dd[1:0]
   178/185: $1\dev_state_d[1:0]
   179/185: $1\req_d[3:0]
   180/185: $1\rec_d[1:0]
   181/185: $1\class_d[0:0]
   182/185: $1\in_dir_d[0:0]
   183/185: $1\max_length_d[6:0]
   184/185: $1\byte_cnt_d[6:0]
   185/185: $1\addr_d[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2720'.
     1/2: $0\usb_reset_q[0:0]
     2/2: $0\dev_state_qq[1:0]

13.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_state_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_fifo_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_dd' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_nak_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2579' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2580' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1622'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\data_valid_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\data_ready' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:309$994.$result' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:309$994.data' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:309$994.crc' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:309$994.i' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:323$995.$result' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:323$995.data' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:323$995.crc' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:323$995.i' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:338$996.$result' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:338$996.data' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:338$996.i' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:348$997.$result' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:348$997.data' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:348$997.i' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:358$998.$result' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:358$998.data' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:358$998.i' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:368$999.$result' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:368$999.data' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:368$999.i' from process `\app.$proc$../hdl/demo/app.v:170$1008'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:364$2046' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:364$2047' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2048.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2048.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2048.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2049.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2049.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2049.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2050.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2050.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2050.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2050.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2051.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2051.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2051.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2051.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:434$2052' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:434$2053' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:443$2054' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:443$2055' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2056.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2056.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2056.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2056.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2057.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2057.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2057.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2057.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2058.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2058.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2058.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2059.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2059.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2059.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_data' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_zlp' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_valid' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\out_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.

13.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2711'.
  created $adff cell `$procdff$14659' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2711'.
  created $adff cell `$procdff$14660' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_fifo_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
  created $adff cell `$procdff$14661' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_last_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
  created $adff cell `$procdff$14662' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\delay_in_cnt_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
  created $adff cell `$procdff$14663' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
  created $adff cell `$procdff$14664' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2581' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
  created $adff cell `$procdff$14665' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2582' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
  created $adff cell `$procdff$14666' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$lookahead\in_fifo_q$2671' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
  created $adff cell `$procdff$14667' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2668'.
  created $adff cell `$procdff$14668' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_first_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
  created $adff cell `$procdff$14669' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_full_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
  created $adff cell `$procdff$14670' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\delay_out_cnt_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
  created $adff cell `$procdff$14671' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
  created $adff cell `$procdff$14672' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
  created $adff cell `$procdff$14673' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.data_rstn_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2647'.
  created $adff cell `$procdff$14674' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_first_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2633'.
  created $adff cell `$procdff$14675' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_first_qq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2633'.
  created $adff cell `$procdff$14676' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_state_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2617'.
  created $adff cell `$procdff$14677' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_req_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2617'.
  created $adff cell `$procdff$14678' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_valid_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2617'.
  created $adff cell `$procdff$14679' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_state_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
  created $adff cell `$procdff$14680' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_fifo_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
  created $adff cell `$procdff$14681' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
  created $adff cell `$procdff$14682' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_qq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
  created $adff cell `$procdff$14683' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_nak_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
  created $adff cell `$procdff$14684' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14685' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14686' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14687' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14688' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14689' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14690' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14691' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14692' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
  created $adff cell `$procdff$14693' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1632'.
  created $adff cell `$procdff$14694' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1620'.
  created $adff cell `$procdff$14695' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1620'.
  created $adff cell `$procdff$14696' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
  created $adff cell `$procdff$14697' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
  created $adff cell `$procdff$14698' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
  created $adff cell `$procdff$14699' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
  created $adff cell `$procdff$14700' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
  created $adff cell `$procdff$14701' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
  created $adff cell `$procdff$14702' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1592'.
  created $adff cell `$procdff$14703' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1440'.
  created $adff cell `$procdff$14704' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1433'.
  created $dff cell `$procdff$14705' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1429'.
  created $adff cell `$procdff$14706' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1422'.
  created $dff cell `$procdff$14707' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1419'.
  created $adff cell `$procdff$14708' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1416'.
  created $dff cell `$procdff$14709' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1413'.
  created $adff cell `$procdff$14710' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1410'.
  created $dff cell `$procdff$14711' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1408'.
  created $dff cell `$procdff$14712' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1406'.
  created $dff cell `$procdff$14713' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1402'.
  created $adff cell `$procdff$14714' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1395'.
  created $dff cell `$procdff$14715' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1391'.
  created $adff cell `$procdff$14716' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1384'.
  created $dff cell `$procdff$14717' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1381'.
  created $adff cell `$procdff$14718' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1378'.
  created $dff cell `$procdff$14719' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1375'.
  created $adff cell `$procdff$14720' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1372'.
  created $dff cell `$procdff$14721' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1370'.
  created $dff cell `$procdff$14722' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1368'.
  created $dff cell `$procdff$14723' with positive edge clock.
Creating register for signal `\demo.\rstn_sync' using process `\demo.$proc$../hdl/demo/demo.v:59$1198'.
  created $dff cell `$procdff$14724' with positive edge clock.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14725' with positive edge clock and negative level reset.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14726' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14727' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14728' with positive edge clock and negative level reset.
Creating register for signal `\app.\data_valid_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14729' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14730' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14731' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14732' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14733' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14734' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:127$1006'.
  created $adff cell `$procdff$14735' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:80$1004'.
  created $adff cell `$procdff$14736' with positive edge clock and negative level reset.
Creating register for signal `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.\rstn_sq' using process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2567'.
  created $adff cell `$procdff$14737' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2538'.
  created $dff cell `$procdff$14738' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2534'.
  created $dff cell `$procdff$14739' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2509'.
  created $dff cell `$procdff$14740' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2502'.
  created $dff cell `$procdff$14741' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
  created $adff cell `$procdff$14742' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14743' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14744' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14745' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14746' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14747' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14748' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14749' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14750' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14751' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
  created $adff cell `$procdff$14752' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2071'.
  created $adff cell `$procdff$14753' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2071'.
  created $adff cell `$procdff$14754' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2071'.
  created $adff cell `$procdff$14755' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14756' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14757' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14758' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14759' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14760' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14761' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14762' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14763' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14764' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14765' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
  created $adff cell `$procdff$14766' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2720'.
  created $adff cell `$procdff$14767' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\usb_reset_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2720'.
  created $adff cell `$procdff$14768' with positive edge clock and negative level reset.

13.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2711'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2711'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2672'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2668'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2652'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2647'.
Found and cleaned up 5 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2633'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2633'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2617'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2617'.
Found and cleaned up 5 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2587'.
Found and cleaned up 1 empty switch in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2585'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1671'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1671'.
Found and cleaned up 10 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1656'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1632'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1632'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1622'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1622'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1620'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1604'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1602'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1592'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1592'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1443'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1440'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1440'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1439'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1433'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1433'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1432'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1429'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1429'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1428'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1422'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1422'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1421'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1419'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1416'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1416'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1415'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1413'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1412'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1410'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1410'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1409'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1408'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1408'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1407'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1406'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1405'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1402'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1402'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1401'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1395'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1395'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1394'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1391'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1391'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1390'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1384'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1384'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1383'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1381'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1380'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1378'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1378'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1377'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1375'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1374'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1372'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1372'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1370'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1370'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1369'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1368'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:53$1199'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:59$1198'.
Found and cleaned up 54 empty switches in `\app.$proc$../hdl/demo/app.v:170$1008'.
Removing empty process `app.$proc$../hdl/demo/app.v:170$1008'.
Removing empty process `app.$proc$../hdl/demo/app.v:127$1006'.
Removing empty process `app.$proc$../hdl/demo/app.v:80$1004'.
Removing empty process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2567'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2538'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2538'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2534'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2534'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2509'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2509'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2502'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2502'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2086'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2084'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2071'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2071'.
Found and cleaned up 89 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2731'.
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2729'.
Found and cleaned up 2 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2720'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2720'.
Cleaned up 320 empty switches.

13.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
<suppressed ~60 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module demo.
Optimizing module app.
<suppressed ~58 debug messages>
Optimizing module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~118 debug messages>

13.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~14 debug messages>

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~31 debug messages>

13.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 665 unused cells and 3929 unused wires.
<suppressed ~679 debug messages>

13.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3105 debug messages>
Removed a total of 1035 cells.

13.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4578: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4766: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3121: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3124: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3914: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5500.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4506.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5515.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5517.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5519.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11307.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11367.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11576.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11639.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11677.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11696.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11712.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11744.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11760.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11799.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11812.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11898.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11915.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11921.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11941.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11945.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11992.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12019.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12023.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12047.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12076.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12106.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12110.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12116.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5926.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12160.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12178.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12209.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12229.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12256.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12258.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12284.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12290.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12319.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12343.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12349.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12355.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6049.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12371.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12381.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12396.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12400.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12447.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12451.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12472.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12478.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12506.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12531.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12535.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12561.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12602.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6186.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6188.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12620.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12650.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12671.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12673.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12677.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12701.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12728.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12730.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12758.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12760.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12791.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12795.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12821.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12823.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12833.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6311.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4619.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4628.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6313.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12856.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12883.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12911.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12934.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12936.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12964.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12970.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13029.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13031.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13035.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4655.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13096.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13100.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13106.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6376.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4673.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5496.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13155.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13161.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13186.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13192.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13216.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13242.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13271.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13273.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13277.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13306.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13336.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13361.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13395.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13426.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13428.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13462.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13472.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6495.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4726.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6512.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13503.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13518.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13522.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13548.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13580.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13611.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13651.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13678.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13684.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13688.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13726.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13761.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13805.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13836.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13852.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6662.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6664.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4740.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6683.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13884.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13909.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13939.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13966.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13972.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4747.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6745.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13990.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13996.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14020.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14038.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14062.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14088.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14104.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14110.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14144.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14172.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14186.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14214.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14270.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14284.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14290.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14318.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14366.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14421.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14432.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4458.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14455.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14574.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4976.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4985.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4987.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4989.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4468.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5089.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7107.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7109.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5099.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4470.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5217.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5228.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4472.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5236.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5238.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5240.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5253.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5255.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5268.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7170.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10028.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10774.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7576.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8246.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9114.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9695.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9712.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9712.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3147.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3963.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4255.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4263.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4271.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5399.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4279.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4287.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4315.
Removed 1476 multiplexer ports.
<suppressed ~209 debug messages>

13.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10671: $auto$opt_reduce.cc:134:opt_mux$14772
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10687: $auto$opt_reduce.cc:134:opt_mux$14774
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10779: { $flatten\u_usb_cdc.\u_sie.$procmux$10291_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2076_Y $auto$opt_reduce.cc:134:opt_mux$14776 $flatten\u_usb_cdc.\u_sie.$procmux$10288_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7571: $auto$opt_reduce.cc:134:opt_mux$14778
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6065: $auto$opt_reduce.cc:134:opt_mux$14780
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4766: { }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9637: $auto$opt_reduce.cc:134:opt_mux$14782
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4578: { }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6181: $auto$opt_reduce.cc:134:opt_mux$14784
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3876: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3318_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1647_Y $auto$opt_reduce.cc:134:opt_mux$14786 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7137: { $flatten\u_app.$procmux$6554_CMP $flatten\u_app.$procmux$4424_CMP $auto$opt_reduce.cc:134:opt_mux$14788 $flatten\u_app.$procmux$4591_CMP $flatten\u_app.$procmux$4437_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4257: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4085_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000_CMP $auto$opt_reduce.cc:134:opt_mux$14790 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4297: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4085_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000_CMP $auto$opt_reduce.cc:134:opt_mux$14792 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14779: { $flatten\u_app.$procmux$5951_CMP $flatten\u_app.$procmux$5952_CMP $flatten\u_app.$procmux$5953_CMP $flatten\u_app.$procmux$5954_CMP $flatten\u_app.$procmux$5973_CMP }
  Optimizing cells in module \demo.
Performed a total of 14 changes.

13.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~240 debug messages>
Removed a total of 80 cells.

13.10.6. Executing OPT_DFF pass (perform DFF optimizations).

13.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 2560 unused wires.
<suppressed ~3 debug messages>

13.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~217 debug messages>

13.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4589: { $flatten\u_app.$procmux$4594_CMP $flatten\u_app.$procmux$4424_CMP $flatten\u_app.$procmux$4592_CMP $auto$opt_reduce.cc:134:opt_mux$14794 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4778: { $flatten\u_app.$procmux$4783_CMP $flatten\u_app.$procmux$4424_CMP $flatten\u_app.$procmux$4592_CMP $auto$opt_reduce.cc:134:opt_mux$14796 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4873: { $flatten\u_app.$procmux$4425_CMP $flatten\u_app.$procmux$4424_CMP $flatten\u_app.$procmux$4592_CMP $auto$opt_reduce.cc:134:opt_mux$14798 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6372: $auto$opt_reduce.cc:134:opt_mux$14800
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6409: { $flatten\u_app.$procmux$6248_CMP $auto$opt_reduce.cc:134:opt_mux$14802 $flatten\u_app.$eq$../hdl/demo/app.v:335$1148_Y }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6857: { $flatten\u_app.$procmux$6855_CMP $flatten\u_app.$procmux$6554_CMP $flatten\u_app.$procmux$6513_CMP $flatten\u_app.$procmux$4783_CMP $flatten\u_app.$procmux$4594_CMP $flatten\u_app.$procmux$4425_CMP $flatten\u_app.$procmux$4424_CMP $flatten\u_app.$procmux$4592_CMP $flatten\u_app.$procmux$5218_CMP $flatten\u_app.$procmux$5090_CMP $flatten\u_app.$procmux$4968_CMP $flatten\u_app.$procmux$4863_CMP $auto$opt_reduce.cc:134:opt_mux$14804 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7056: { $flatten\u_app.$procmux$6554_CMP $flatten\u_app.$procmux$4783_CMP $auto$opt_reduce.cc:134:opt_mux$14806 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7064: { $flatten\u_app.$procmux$6554_CMP $flatten\u_app.$procmux$6513_CMP $auto$opt_reduce.cc:134:opt_mux$14808 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7070: { $flatten\u_app.$procmux$6513_CMP $auto$opt_reduce.cc:134:opt_mux$14810 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7075: { $flatten\u_app.$procmux$4424_CMP $auto$opt_reduce.cc:134:opt_mux$14812 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7137: { $flatten\u_app.$procmux$6554_CMP $flatten\u_app.$procmux$4424_CMP $auto$opt_reduce.cc:134:opt_mux$14788 $auto$opt_reduce.cc:134:opt_mux$14814 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12124: $auto$opt_reduce.cc:134:opt_mux$14816
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12364: { $auto$opt_reduce.cc:134:opt_mux$14820 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965_CMP $auto$opt_reduce.cc:134:opt_mux$14818 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12612: $auto$opt_reduce.cc:134:opt_mux$14822
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12844: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2924_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11991_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965_CMP $auto$opt_reduce.cc:134:opt_mux$14824 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13118: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12999_CMP $auto$opt_reduce.cc:134:opt_mux$14826 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13485: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2924_Y $auto$opt_reduce.cc:134:opt_mux$14828 $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2926_Y }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10042: { $flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10044_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4281: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2493_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000_CMP $auto$opt_reduce.cc:134:opt_mux$14830 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4297: { $auto$opt_reduce.cc:134:opt_mux$14832 $auto$opt_reduce.cc:134:opt_mux$14790 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14799: { $flatten\u_app.$procmux$5951_CMP $flatten\u_app.$procmux$5952_CMP $flatten\u_app.$procmux$5953_CMP $flatten\u_app.$procmux$5954_CMP $flatten\u_app.$procmux$5973_CMP $flatten\u_app.$procmux$6248_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14801: { $flatten\u_app.$procmux$5951_CMP $flatten\u_app.$procmux$5952_CMP $flatten\u_app.$procmux$5953_CMP $flatten\u_app.$procmux$5954_CMP $flatten\u_app.$procmux$5973_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14821: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11991_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11565_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11425_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2926_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2924_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2922_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14823: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11565_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11425_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2926_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2922_Y }
  Optimizing cells in module \demo.
Performed a total of 24 changes.

13.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

13.10.13. Executing OPT_DFF pass (perform DFF optimizations).

13.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

13.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.16. Rerunning OPT passes. (Maybe there is more to do..)

13.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~217 debug messages>

13.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.10.20. Executing OPT_DFF pass (perform DFF optimizations).

13.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.23. Finished OPT passes. (There is nothing left to do.)

13.11. Executing FSM pass (extract and optimize FSM).

13.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register demo.u_app.state_q.
Found FSM state register demo.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

13.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_app.$procdff$14726
  root of input selection tree: \u_app.state_d
  found reset state: 4'0000 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14794
  found ctrl input: $flatten\u_app.$procmux$4863_CMP
  found ctrl input: $flatten\u_app.$procmux$4968_CMP
  found ctrl input: $flatten\u_app.$procmux$5090_CMP
  found ctrl input: $flatten\u_app.$procmux$5218_CMP
  found ctrl input: $flatten\u_app.$procmux$4592_CMP
  found ctrl input: $flatten\u_app.$procmux$4424_CMP
  found ctrl input: $flatten\u_app.$procmux$4425_CMP
  found ctrl input: $flatten\u_app.$procmux$4594_CMP
  found ctrl input: $flatten\u_app.$procmux$4783_CMP
  found ctrl input: $flatten\u_app.$procmux$6513_CMP
  found ctrl input: $flatten\u_app.$procmux$6554_CMP
  found ctrl input: $flatten\u_app.$procmux$6855_CMP
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:307$1062_Y
  found ctrl input: $flatten\u_app.$logic_and$../hdl/demo/app.v:378$1176_Y
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:311$1106_Y
  found state code: 4'0001
  found ctrl input: \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q
  found state code: 4'1011
  found state code: 4'1010
  found state code: 4'1001
  found ctrl input: \u_app.data_valid_q
  found state code: 4'1000
  found ctrl input: $flatten\u_app.$procmux$5951_CMP
  found ctrl input: $flatten\u_app.$procmux$5952_CMP
  found ctrl input: $flatten\u_app.$procmux$5953_CMP
  found ctrl input: $flatten\u_app.$procmux$5954_CMP
  found state code: 4'1101
  found state code: 4'1100
  found state code: 4'0111
  found state code: 4'0110
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14780
  found state code: 4'0101
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:335$1148_Y
  found ctrl input: $flatten\u_app.$procmux$6248_CMP
  found state code: 4'0100
  found state code: 4'0011
  found ctrl input: $flatten\u_app.$eq$../hdl/demo/app.v:203$1053_Y
  found state code: 4'0010
  found ctrl output: $flatten\u_app.$procmux$6855_CMP
  found ctrl output: $flatten\u_app.$procmux$6554_CMP
  found ctrl output: $flatten\u_app.$procmux$6513_CMP
  found ctrl output: $flatten\u_app.$procmux$5218_CMP
  found ctrl output: $flatten\u_app.$procmux$5090_CMP
  found ctrl output: $flatten\u_app.$procmux$4968_CMP
  found ctrl output: $flatten\u_app.$procmux$4863_CMP
  found ctrl output: $flatten\u_app.$procmux$4783_CMP
  found ctrl output: $flatten\u_app.$procmux$4594_CMP
  found ctrl output: $flatten\u_app.$procmux$4592_CMP
  found ctrl output: $flatten\u_app.$procmux$4591_CMP
  found ctrl output: $flatten\u_app.$procmux$4437_CMP
  found ctrl output: $flatten\u_app.$procmux$4425_CMP
  found ctrl output: $flatten\u_app.$procmux$4424_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$14794 \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q $auto$opt_reduce.cc:134:opt_mux$14780 \u_app.data_valid_q $flatten\u_app.$eq$../hdl/demo/app.v:203$1053_Y $flatten\u_app.$eq$../hdl/demo/app.v:307$1062_Y $flatten\u_app.$eq$../hdl/demo/app.v:311$1106_Y $flatten\u_app.$eq$../hdl/demo/app.v:335$1148_Y $flatten\u_app.$logic_and$../hdl/demo/app.v:378$1176_Y $flatten\u_app.$procmux$5951_CMP $flatten\u_app.$procmux$5952_CMP $flatten\u_app.$procmux$5953_CMP $flatten\u_app.$procmux$5954_CMP $flatten\u_app.$procmux$6248_CMP }
  ctrl outputs: { \u_app.state_d $flatten\u_app.$procmux$4424_CMP $flatten\u_app.$procmux$4425_CMP $flatten\u_app.$procmux$4437_CMP $flatten\u_app.$procmux$4591_CMP $flatten\u_app.$procmux$4592_CMP $flatten\u_app.$procmux$4594_CMP $flatten\u_app.$procmux$4783_CMP $flatten\u_app.$procmux$4863_CMP $flatten\u_app.$procmux$4968_CMP $flatten\u_app.$procmux$5090_CMP $flatten\u_app.$procmux$5218_CMP $flatten\u_app.$procmux$6513_CMP $flatten\u_app.$procmux$6554_CMP $flatten\u_app.$procmux$6855_CMP }
  transition:     4'0000 14'---0---------- ->     4'0000 18'000000000000000001
  transition:     4'0000 14'---1---------- ->     4'0001 18'000100000000000001
  transition:     4'1000 14'-0------------ ->     4'1000 18'100000000000001000
  transition:     4'1000 14'-1------------ ->     4'1001 18'100100000000001000
  transition:     4'0100 14'---0---------- ->     4'0100 18'010000000100000000
  transition:     4'0100 14'--01---------- ->     4'0001 18'000100000100000000
  transition:     4'0100 14'--11---------- ->     4'0101 18'010100000100000000
  transition:     4'1100 14'-----0-------- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----1--0----- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----10-1----- ->     4'1100 18'110000010000000000
  transition:     4'1100 14'-----11-1----- ->     4'0001 18'000100010000000000
  transition:     4'0010 14'---0---------- ->     4'0010 18'001000000000000100
  transition:     4'0010 14'---1---------- ->     4'0011 18'001100000000000100
  transition:     4'1010 14'-0------------ ->     4'1010 18'101000000000100000
  transition:     4'1010 14'-1------------ ->     4'1011 18'101100000000100000
  transition:     4'0110 14'-----0-------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'-0---1-------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'-1---10------- ->     4'0110 18'011010000000000000
  transition:     4'0110 14'-1---11------- ->     4'1000 18'100010000000000000
  transition:     4'0001 14'---0---------- ->     4'0001 18'000100000000000010
  transition:     4'0001 14'---10--------- ->     4'0001 18'000100000000000010
  transition:     4'0001 14'---11--------- ->     4'0010 18'001000000000000010
  transition:     4'1001 14'-0------------ ->     4'1001 18'100100000000010000
  transition:     4'1001 14'-1------------ ->     4'1010 18'101000000000010000
  transition:     4'0101 14'---0---------- ->     4'0101 18'010101000000000000
  transition:     4'0101 14'---1-----0000- ->     4'0001 18'000101000000000000
  transition:     4'0101 14'---1--------1- ->     4'0110 18'011001000000000000
  transition:     4'0101 14'---1-------1-- ->     4'0111 18'011101000000000000
  transition:     4'0101 14'---1------1--- ->     4'1100 18'110001000000000000
  transition:     4'0101 14'---1-----1---- ->     4'1101 18'110101000000000000
  transition:     4'1101 14'-----0-------- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----1--0----- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----10-1----- ->     4'1101 18'110100100000000000
  transition:     4'1101 14'-----11-1----- ->     4'0001 18'000100100000000000
  transition:     4'0011 14'--0----0-----0 ->     4'0001 18'000100000010000000
  transition:     4'0011 14'---0---------1 ->     4'0011 18'001100000010000000
  transition:     4'0011 14'---1---------1 ->     4'0001 18'000100000010000000
  transition:     4'0011 14'--10---------- ->     4'0011 18'001100000010000000
  transition:     4'0011 14'--11---------- ->     4'0100 18'010000000010000000
  transition:     4'0011 14'-------1------ ->     4'1000 18'100000000010000000
  transition:     4'1011 14'-0------------ ->     4'1011 18'101100000001000000
  transition:     4'1011 14'-1------------ ->     4'0001 18'000100000001000000
  transition:     4'0111 14'---0---------- ->     4'0111 18'011100001000000000
  transition:     4'0111 14'---1--0------- ->     4'0111 18'011100001000000000
  transition:     4'0111 14'---1--1------- ->     4'1000 18'100000001000000000
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14680
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2599_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2598_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2599_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2598_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14763
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11839_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11918_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12181_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12422_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12647_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12880_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13158_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13577_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13963_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14816
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2787_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14818
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14820
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2876_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2873_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14822
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14824
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11991_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2924_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2851_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2829_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2821_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12999_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2796_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2802_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2926_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2922_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14828
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2795_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2784_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2743_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13606_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13642_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13717_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13756_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13796_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2771_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2766_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2763_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2760_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2750_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2752_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2747_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2780_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2742_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2743_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2902_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2922_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2924_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2926_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11425_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11565_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11991_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12999_CMP
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13963_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13796_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13756_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13717_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13642_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13606_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13577_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13158_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12880_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12647_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12422_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12181_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11918_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11839_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2876_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2873_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2851_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2829_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2821_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2802_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2796_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2795_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2787_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2784_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2780_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2766_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2760_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2752_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2750_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2747_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2742_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.out_valid_i $auto$opt_reduce.cc:134:opt_mux$14822 $auto$opt_reduce.cc:134:opt_mux$14828 $auto$opt_reduce.cc:134:opt_mux$14818 $auto$opt_reduce.cc:134:opt_mux$14816 $auto$opt_reduce.cc:134:opt_mux$14824 $auto$opt_reduce.cc:134:opt_mux$14820 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12999_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11991_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11565_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11425_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2926_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2924_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2902_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2743_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'------------------------------------0-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------0-------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------1-------------------1-0------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-0-----00000001-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--000001------1------00-----------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------0-101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------1-101------ ->     4'0001 15'000000000010001
  transition:     4'0000 45'00--1----1------1---------------0---101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--1----1------1---------------1---101------ ->     4'0010 15'000000000010010
  transition:     4'0000 45'00---1---1------1----------------0--101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00---1---1------1----------------1--101------ ->     4'0011 15'000000000010011
  transition:     4'0000 45'00----1--1------1--------------0----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00----1--1------1--------------1----101------ ->     4'0110 15'000000000010110
  transition:     4'0000 45'00-------1------1-------1-----0-----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1-------1-----1-----101------ ->     4'0111 15'000000000010111
  transition:     4'0000 45'00-----1-1------1------------0------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-----1-1------1------------1------101------ ->     4'1000 15'000000000011000
  transition:     4'0000 45'00------11------1-----------0-------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00------11------1-----------1-------101------ ->     4'1001 15'000000000011001
  transition:     4'0000 45'00-------1------1----------0--------111------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1----------1--------111------ ->     4'1010 15'000000000011010
  transition:     4'0000 45'00--------1-----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00---------1----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00----------1---1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-----------1--1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00------------1-1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-------------11-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'10----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'------------------------------------0-------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'00--------------0-------------------1-------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'00--------------1-------------------1-0------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00-0-----00000001-------------------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00-1------------1------------------01-1------ ->     4'0000 15'000000001000000
  transition:     4'1000 45'00-1------------1------------------11-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'000-------1-----1-------------------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'001-------1-----1-------------------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00---------1----1--------0----------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00----------1---1--------0----------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00-----------1--1--------0----------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00------------1-1--------0----------1-1-----0 ->     4'1000 15'000000001001000
  transition:     4'1000 45'00------------1-1--------1----------1-1-----0 ->     4'1011 15'000000001001011
  transition:     4'1000 45'00-------------11--------0----------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'10----------------------------------1-------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-1----------------------------------1-------- ->     4'1000 15'000000001001000
  transition:     4'0100 45'------------------------------------0-------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'00--------------0-------------------1-------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'00--------------1-------------------1-0------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00-0-----00000001-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00-1------------1------------------01-1------ ->     4'0000 15'000100000000000
  transition:     4'0100 45'00-1------------1------------------11-1------ ->     4'1011 15'000100000001011
  transition:     4'0100 45'00-------1------1-------------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0100 45'00--------1-----1-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00---------1----1-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00----------1---1--------0----------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0100 45'00-----------1--1--------0----------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0100 45'00------------1-1-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00-------------11-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'10----------------------------------1-------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-1----------------------------------1-------- ->     4'0100 15'000100000000100
  transition:     4'0010 45'------------------------------------0-------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'00--------------0-------------------1-------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'00--------------1-------------------1-0------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00-0-----00000001-------------------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00-1------------1------------------01-1------ ->     4'0000 15'000001000000000
  transition:     4'0010 45'00-1------------1------------------11-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00--------1-----1--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00---------1----1--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00----------1---1--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00-----------1--1--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00------------1-1-0-----------------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00-------------11--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00-------------11--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'10----------------------------------1-------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-1----------------------------------1-------- ->     4'0010 15'000001000000010
  transition:     4'1010 45'------------------------------------0-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------0-------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------1-------------------1-0------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-0-----00000001-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000000000
  transition:     4'1010 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00--------1-----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00---------1----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00----------1---1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-----------1--1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00------------1-1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-------------11-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'10----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'------------------------------------0-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------0-------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------1-------------------1-0------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-0-----00000001-------------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-1------------1------------------01-1------ ->     4'0000 15'010000000000000
  transition:     4'0110 45'00-1------------1------------------11-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------1------1-------------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00--------1-----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00---------1----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00---------1----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---0---------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---1---------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00------------1-1-0-----------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------------11--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-------------11--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'10----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-1----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'------------------------------------0-------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'00--------------0-------------------1-------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'00--------------1-------------------1-0------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-0-----00000001-------------------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-1------------1------------------01-1------ ->     4'0000 15'000000010000000
  transition:     4'0001 45'00-1------------1------------------11-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00--------1-----1---------0---------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00--------1-----1---------1---------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00---------1----1--------0----------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00----------1---1----0--------------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00----------1---1----1--------------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-----------1--1--------0----------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00------------1-1--------0----------1-1-----0 ->     4'0001 15'000000010000001
  transition:     4'0001 45'00------------1-1--------1----------1-1-----0 ->     4'1011 15'000000010001011
  transition:     4'0001 45'00-------------11--------0----------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'10----------------------------------1-------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-1----------------------------------1-------- ->     4'0001 15'000000010000001
  transition:     4'1001 45'------------------------------------0-------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'00--------------0-------------------1-------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'00--------------1-------------------1-0------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00-0-----00000001-------------------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00-1------------1------------------01-1------ ->     4'0000 15'000000100000000
  transition:     4'1001 45'00-1------------1------------------11-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00--------1-----1------00-----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00--------1-----1------1------------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00--------1-----1-------1-----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00---------1----1--------0----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00----------1---1--------0----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00-----------1--1--------0----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00------------1-1--------0----------1-1-----0 ->     4'1001 15'000000100001001
  transition:     4'1001 45'00------------1-1--------1----------1-1-----0 ->     4'1011 15'000000100001011
  transition:     4'1001 45'00-------------11--------0----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'10----------------------------------1-------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-1----------------------------------1-------- ->     4'1001 15'000000100001001
  transition:     4'0101 45'------------------------------------0-------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'00--------------0-------------------1-------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'00--------------1-------------------1-0------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00-0-----00000001-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00-1------------1------------------01-1------ ->     4'0000 15'000010000000000
  transition:     4'0101 45'00-1------------1------------------11-1------ ->     4'1011 15'000010000001011
  transition:     4'0101 45'00-------1------1-------------------1-1------ ->     4'1011 15'000010000001011
  transition:     4'0101 45'00--------1-----1-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00---------1----1-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00----------1---1--------0----------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'0101 45'00-----------1--1--------0----------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'0101 45'00------------1-1-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00-------------11-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'10----------------------------------1-------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-1----------------------------------1-------- ->     4'0101 15'000010000000101
  transition:     4'0011 45'------------------------------------0-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------0-------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------1-------------------1-0------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-0-----00000001-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-1------------1------------------01-1------ ->     4'0000 15'100000000000000
  transition:     4'0011 45'00-1------------1------------------11-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00-------1------1-------------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00--------1-----1--------0----------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----00------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----10------------1-1------ ->     4'0101 15'100000000000101
  transition:     4'0011 45'00---------1----1------1------------1-1------ ->     4'0100 15'100000000000100
  transition:     4'0011 45'00----------1---1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-----------1--1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00------------1-1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-------------11-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'10----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'------------------------------------0-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------0-------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------1-------------------1-0------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-0-----00000001-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000100000
  transition:     4'1011 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------1-----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00---------1----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00----------1---1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-----------1--1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00------------1-1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------------11-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'10----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'------------------------------------0-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------0-------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------1-------------------1-0------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-0-----00000001-------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-1------------1------------------01-1------ ->     4'0000 15'001000000000000
  transition:     4'0111 45'00-1------------1------------------11-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------1------1-------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00--------1-----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00---------1----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00---------1----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--0----------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--1----------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00------------1-10------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00------------1-11------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------------11--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-------------11--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'10----------------------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-1----------------------------------1-------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14757
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11387_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11839_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14450_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2907_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2901_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2902_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2904_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2733_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2733_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11080_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11387_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11839_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14450_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2717_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14450_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2907_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2904_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2902_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2901_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14450_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11839_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11387_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11080_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2733_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2717_Y }
  transition:      3'000 11'-------0--- ->      3'000 9'100010000
  transition:      3'000 11'00-----1--- ->      3'000 9'100010000
  transition:      3'000 11'10-----1--- ->      3'010 9'100010100
  transition:      3'000 11'-1-----1--- ->      3'000 9'100010000
  transition:      3'100 11'-------0--- ->      3'100 9'000111000
  transition:      3'100 11'00-----1--- ->      3'000 9'000110000
  transition:      3'100 11'10-----1--- ->      3'010 9'000110100
  transition:      3'100 11'-1-----1--- ->      3'000 9'000110000
  transition:      3'010 11'-------0--- ->      3'010 9'010010100
  transition:      3'010 11'00----01--0 ->      3'001 9'010010010
  transition:      3'010 11'00--00110-0 ->      3'011 9'010010110
  transition:      3'010 11'00--10110-0 ->      3'100 9'010011000
  transition:      3'010 11'00---0111-0 ->      3'011 9'010010110
  transition:      3'010 11'00---111--0 ->      3'001 9'010010010
  transition:      3'010 11'00-----1--1 ->      3'010 9'010010100
  transition:      3'010 11'10-----1--- ->      3'010 9'010010100
  transition:      3'010 11'-1-----1--- ->      3'000 9'010010000
  transition:      3'001 11'-------0--- ->      3'001 9'000000011
  transition:      3'001 11'00-----1--- ->      3'001 9'000000011
  transition:      3'001 11'10-----1--- ->      3'010 9'000000101
  transition:      3'001 11'-1-----1--- ->      3'001 9'000000011
  transition:      3'011 11'-------0--- ->      3'011 9'001010110
  transition:      3'011 11'00-----1000 ->      3'100 9'001011000
  transition:      3'011 11'00-----1001 ->      3'011 9'001010110
  transition:      3'011 11'00-----101- ->      3'001 9'001010010
  transition:      3'011 11'00-0---11-0 ->      3'011 9'001010110
  transition:      3'011 11'00-1---1100 ->      3'100 9'001011000
  transition:      3'011 11'00-1---1110 ->      3'001 9'001010010
  transition:      3'011 11'00-----11-1 ->      3'001 9'001010010
  transition:      3'011 11'10-----1--- ->      3'010 9'001010100
  transition:      3'011 11'-1-----1--- ->      3'000 9'001010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$14744
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10287_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10288_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10289_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2076_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10291_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2074_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10293_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2073_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10260_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10280_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2457_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2443_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2448_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2362_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2283_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2284_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2285_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2286_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2195_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10044_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2210_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2073_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2074_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2076_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10260_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10280_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10287_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10288_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10289_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10291_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10293_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10688_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10692_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$10044_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2457_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2448_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2443_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2362_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2286_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2285_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2284_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2283_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2210_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2195_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$10692_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10688_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10293_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10291_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10289_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10288_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10287_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10280_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10260_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2076_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2074_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2073_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000000010001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000100001000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000100001001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000100001010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0001000000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0001000000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0010000000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0010000000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0010000000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0000001001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0000001001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0000000100000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1---------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01---------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01---------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000010001010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14688
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.rx_en
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1645_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1647_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3318_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3743_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3867_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1648_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1675_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1669_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1690_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1691_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1678_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1686_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1643_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1677_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1681_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1674_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3867_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3743_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3318_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1647_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1645_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1643_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1648_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1669_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1674_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1675_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1677_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1678_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1681_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1686_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1690_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1691_Y \u_usb_cdc.u_sie.rx_en }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1645_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1647_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3318_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3743_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3867_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1-----------0 ->      3'000 8'00000001
  transition:      3'000 13'1---0-------1 ->      3'000 8'00000001
  transition:      3'000 13'1---1-------1 ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1-----------0 ->      3'000 8'10000000
  transition:      3'100 13'1-----------1 ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1-----------0 ->      3'000 8'00000100
  transition:      3'010 13'1--0-0----001 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-0--011 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-1--011 ->      3'100 8'00100100
  transition:      3'010 13'1--0-0----1-1 ->      3'100 8'00100100
  transition:      3'010 13'10-1-0---0--1 ->      3'100 8'00100100
  transition:      3'010 13'11-1-0---0--1 ->      3'010 8'00010100
  transition:      3'010 13'1--1-0---1--1 ->      3'011 8'00011100
  transition:      3'010 13'1----1------1 ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1-----------0 ->      3'000 8'00000010
  transition:      3'001 13'1-----00----1 ->      3'001 8'00001010
  transition:      3'001 13'1-----010---1 ->      3'000 8'00000010
  transition:      3'001 13'1-----011---1 ->      3'010 8'00010010
  transition:      3'001 13'1-----1-----1 ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1-----------0 ->      3'000 8'01000000
  transition:      3'011 13'1-0---------1 ->      3'100 8'01100000
  transition:      3'011 13'1-1---------1 ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14697
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1605_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1583_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4085_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2493_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1613_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2493_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4085_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1583_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1605_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1613_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1583_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4085_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2493_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

13.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14894' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14887' from module `\demo'.
  Merging pattern 13'1-----------0 and 13'1-----------1 from group (1 0 8'10000000).
  Merging pattern 13'1-----------1 and 13'1-----------0 from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14873' from module `\demo'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14865' from module `\demo'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14450_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14852' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14822.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14828.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14818.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14816.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14824.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14849' from module `\demo'.
Optimizing FSM `$fsm$\u_app.state_q$14833' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14794.

13.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 192 unused cells and 192 unused wires.
<suppressed ~199 debug messages>

13.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.state_q$14833' from module `\demo'.
  Removing unused output signal $flatten\u_app.$procmux$6855_CMP.
  Removing unused output signal \u_app.state_d [0].
  Removing unused output signal \u_app.state_d [1].
  Removing unused output signal \u_app.state_d [2].
  Removing unused output signal \u_app.state_d [3].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14849' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14852' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2743_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12999_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14865' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2733_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14450_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14873' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10260_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10280_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14887' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14894' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

13.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.state_q$14833' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -------------1
  1000 -> ------------1-
  0100 -> -----------1--
  1100 -> ----------1---
  0010 -> ---------1----
  1010 -> --------1-----
  0110 -> -------1------
  0001 -> ------1-------
  1001 -> -----1--------
  0101 -> ----1---------
  1101 -> ---1----------
  0011 -> --1-----------
  1011 -> -1------------
  0111 -> 1-------------
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14849' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14852' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14865' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14873' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14887' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14894' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

13.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.state_q$14833' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_app.state_q$14833 (\u_app.state_q):

  Number of input signals:   13
  Number of output signals:  13
  Number of state bits:      14

  Input signals:
    0: $flatten\u_app.$procmux$6248_CMP
    1: $flatten\u_app.$procmux$5954_CMP
    2: $flatten\u_app.$procmux$5953_CMP
    3: $flatten\u_app.$procmux$5952_CMP
    4: $flatten\u_app.$procmux$5951_CMP
    5: $flatten\u_app.$logic_and$../hdl/demo/app.v:378$1176_Y
    6: $flatten\u_app.$eq$../hdl/demo/app.v:335$1148_Y
    7: $flatten\u_app.$eq$../hdl/demo/app.v:311$1106_Y
    8: $flatten\u_app.$eq$../hdl/demo/app.v:307$1062_Y
    9: $flatten\u_app.$eq$../hdl/demo/app.v:203$1053_Y
   10: \u_app.data_valid_q
   11: $auto$opt_reduce.cc:134:opt_mux$14780
   12: \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q

  Output signals:
    0: $flatten\u_app.$procmux$6554_CMP
    1: $flatten\u_app.$procmux$6513_CMP
    2: $flatten\u_app.$procmux$5218_CMP
    3: $flatten\u_app.$procmux$5090_CMP
    4: $flatten\u_app.$procmux$4968_CMP
    5: $flatten\u_app.$procmux$4863_CMP
    6: $flatten\u_app.$procmux$4783_CMP
    7: $flatten\u_app.$procmux$4594_CMP
    8: $flatten\u_app.$procmux$4592_CMP
    9: $flatten\u_app.$procmux$4591_CMP
   10: $flatten\u_app.$procmux$4437_CMP
   11: $flatten\u_app.$procmux$4425_CMP
   12: $flatten\u_app.$procmux$4424_CMP

  State encoding:
    0: 14'-------------1  <RESET STATE>
    1: 14'------------1-
    2: 14'-----------1--
    3: 14'----------1---
    4: 14'---------1----
    5: 14'--------1-----
    6: 14'-------1------
    7: 14'------1-------
    8: 14'-----1--------
    9: 14'----1---------
   10: 14'---1----------
   11: 14'--1-----------
   12: 14'-1------------
   13: 14'1-------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'--0----------   ->     0 13'0000000000000
      1:     0 13'--1----------   ->     7 13'0000000000000
      2:     1 13'0------------   ->     1 13'0000000000100
      3:     1 13'1------------   ->     8 13'0000000000100
      4:     2 13'--0----------   ->     2 13'0000010000000
      5:     2 13'-01----------   ->     7 13'0000010000000
      6:     2 13'-11----------   ->     9 13'0000010000000
      7:     3 13'----1--0-----   ->     3 13'0001000000000
      8:     3 13'----10-1-----   ->     3 13'0001000000000
      9:     3 13'----0--------   ->     3 13'0001000000000
     10:     3 13'----11-1-----   ->     7 13'0001000000000
     11:     4 13'--0----------   ->     4 13'0000000000010
     12:     4 13'--1----------   ->    11 13'0000000000010
     13:     5 13'0------------   ->     5 13'0000000010000
     14:     5 13'1------------   ->    12 13'0000000010000
     15:     6 13'1---11-------   ->     1 13'1000000000000
     16:     6 13'1---10-------   ->     6 13'1000000000000
     17:     6 13'----0--------   ->     6 13'1000000000000
     18:     6 13'0---1--------   ->     6 13'1000000000000
     19:     7 13'--11---------   ->     4 13'0000000000001
     20:     7 13'--10---------   ->     7 13'0000000000001
     21:     7 13'--0----------   ->     7 13'0000000000001
     22:     8 13'1------------   ->     5 13'0000000001000
     23:     8 13'0------------   ->     8 13'0000000001000
     24:     9 13'--1------1---   ->     3 13'0100000000000
     25:     9 13'--1--------1-   ->     6 13'0100000000000
     26:     9 13'--1-----0000-   ->     7 13'0100000000000
     27:     9 13'--0----------   ->     9 13'0100000000000
     28:     9 13'--1-----1----   ->    10 13'0100000000000
     29:     9 13'--1-------1--   ->    13 13'0100000000000
     30:    10 13'----11-1-----   ->     7 13'0010000000000
     31:    10 13'----1--0-----   ->    10 13'0010000000000
     32:    10 13'----10-1-----   ->    10 13'0010000000000
     33:    10 13'----0--------   ->    10 13'0010000000000
     34:    11 13'------1------   ->     1 13'0000001000000
     35:    11 13'-11----------   ->     2 13'0000001000000
     36:    11 13'-0----0-----0   ->     7 13'0000001000000
     37:    11 13'--1---------1   ->     7 13'0000001000000
     38:    11 13'--0---------1   ->    11 13'0000001000000
     39:    11 13'-10----------   ->    11 13'0000001000000
     40:    12 13'1------------   ->     7 13'0000000100000
     41:    12 13'0------------   ->    12 13'0000000100000
     42:    13 13'--1--1-------   ->     1 13'0000100000000
     43:    13 13'--1--0-------   ->    13 13'0000100000000
     44:    13 13'--0----------   ->    13 13'0000100000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14849' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14849 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2599_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2598_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14852' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$14852 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$14820
    1: \u_usb_cdc.u_bulk_endp.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2742_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2747_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2750_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2752_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2760_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2763_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2766_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2771_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2780_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2784_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2787_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2795_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2796_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2802_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2821_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2829_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2851_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2873_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2876_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11839_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11918_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12181_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12422_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12647_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12880_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13158_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13577_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13606_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13642_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13717_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13756_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13796_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13963_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2902_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2922_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2924_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2926_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11425_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11565_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11991_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00--------------1-------------------1-0-   ->     0 8'00000000
      1:     0 40'00-1------------1------------------01-1-   ->     0 8'00000000
      2:     0 40'00-0-----00000001-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-------------11-------------------1-1-   ->     0 8'00000000
      4:     0 40'00------------1-1-------------------1-1-   ->     0 8'00000000
      5:     0 40'00-----------1--1-------------------1-1-   ->     0 8'00000000
      6:     0 40'00----------1---1-------------------1-1-   ->     0 8'00000000
      7:     0 40'00---------1----1-------------------1-1-   ->     0 8'00000000
      8:     0 40'00--------1-----1-------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00--------------0-------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00-----1-1------1------------1------101-   ->     1 8'00000000
     14:     0 40'00--1----1------1---------------1---101-   ->     3 8'00000000
     15:     0 40'00-------1------1----------1--------111-   ->     4 8'00000000
     16:     0 40'00----1--1------1--------------1----101-   ->     5 8'00000000
     17:     0 40'00-------1------1------1----------1-101-   ->     6 8'00000000
     18:     0 40'00------11------1-----------1-------101-   ->     7 8'00000000
     19:     0 40'00---1---1------1----------------1--101-   ->     9 8'00000000
     20:     0 40'00-------1------1------1----------0-101-   ->    10 8'00000000
     21:     0 40'00---1---1------1----------------0--101-   ->    10 8'00000000
     22:     0 40'00--1----1------1---------------0---101-   ->    10 8'00000000
     23:     0 40'00----1--1------1--------------0----101-   ->    10 8'00000000
     24:     0 40'00-------1------1-------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00-----1-1------1------------0------101-   ->    10 8'00000000
     26:     0 40'00------11------1-----------0-------101-   ->    10 8'00000000
     27:     0 40'00--000001------1------00-----------101-   ->    10 8'00000000
     28:     0 40'00-------1------1----------0--------111-   ->    10 8'00000000
     29:     0 40'00-1------------1------------------11-1-   ->    10 8'00000000
     30:     0 40'00-------1------1-------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-1------------1------------------01-1-   ->     0 8'00000010
     32:     1 40'00------------1-1--------0----------1-10   ->     1 8'00000010
     33:     1 40'00--------------1-------------------1-0-   ->     1 8'00000010
     34:     1 40'00-------------11--------0----------1-1-   ->     1 8'00000010
     35:     1 40'00-----------1--1--------0----------1-1-   ->     1 8'00000010
     36:     1 40'00----------1---1--------0----------1-1-   ->     1 8'00000010
     37:     1 40'00---------1----1--------0----------1-1-   ->     1 8'00000010
     38:     1 40'00-0-----00000001-------------------1-1-   ->     1 8'00000010
     39:     1 40'000-------1-----1-------------------1-1-   ->     1 8'00000010
     40:     1 40'------------------------------------0---   ->     1 8'00000010
     41:     1 40'00--------------0-------------------1---   ->     1 8'00000010
     42:     1 40'10----------------------------------1---   ->     1 8'00000010
     43:     1 40'-1----------------------------------1---   ->     1 8'00000010
     44:     1 40'00------------1-1--------1----------1-10   ->    10 8'00000010
     45:     1 40'00-1------------1------------------11-1-   ->    10 8'00000010
     46:     1 40'00-------------11--------1----------1-1-   ->    10 8'00000010
     47:     1 40'00-----------1--1--------1----------1-1-   ->    10 8'00000010
     48:     1 40'00----------1---1--------1----------1-1-   ->    10 8'00000010
     49:     1 40'00---------1----1--------1----------1-1-   ->    10 8'00000010
     50:     1 40'001-------1-----1-------------------1-1-   ->    10 8'00000010
     51:     1 40'00-------1------1-------------------1-1-   ->    10 8'00000010
     52:     2 40'00-1------------1------------------01-1-   ->     0 8'01000000
     53:     2 40'00--------------1-------------------1-0-   ->     2 8'01000000
     54:     2 40'00-----------1--1--------0----------1-1-   ->     2 8'01000000
     55:     2 40'00----------1---1--------0----------1-1-   ->     2 8'01000000
     56:     2 40'00-0-----00000001-------------------1-1-   ->     2 8'01000000
     57:     2 40'00-------------11-------------------1-1-   ->     2 8'01000000
     58:     2 40'00------------1-1-------------------1-1-   ->     2 8'01000000
     59:     2 40'00---------1----1-------------------1-1-   ->     2 8'01000000
     60:     2 40'00--------1-----1-------------------1-1-   ->     2 8'01000000
     61:     2 40'------------------------------------0---   ->     2 8'01000000
     62:     2 40'00--------------0-------------------1---   ->     2 8'01000000
     63:     2 40'10----------------------------------1---   ->     2 8'01000000
     64:     2 40'-1----------------------------------1---   ->     2 8'01000000
     65:     2 40'00-1------------1------------------11-1-   ->    10 8'01000000
     66:     2 40'00-----------1--1--------1----------1-1-   ->    10 8'01000000
     67:     2 40'00----------1---1--------1----------1-1-   ->    10 8'01000000
     68:     2 40'00-------1------1-------------------1-1-   ->    10 8'01000000
     69:     3 40'00-1------------1------------------01-1-   ->     0 8'00010000
     70:     3 40'00--------------1-------------------1-0-   ->     3 8'00010000
     71:     3 40'00-------------11--------0----------1-1-   ->     3 8'00010000
     72:     3 40'00-----------1--1--------0----------1-1-   ->     3 8'00010000
     73:     3 40'00----------1---1--------0----------1-1-   ->     3 8'00010000
     74:     3 40'00---------1----1--------0----------1-1-   ->     3 8'00010000
     75:     3 40'00--------1-----1--------0----------1-1-   ->     3 8'00010000
     76:     3 40'00------------1-1-0-----------------1-1-   ->     3 8'00010000
     77:     3 40'00-0-----00000001-------------------1-1-   ->     3 8'00010000
     78:     3 40'------------------------------------0---   ->     3 8'00010000
     79:     3 40'00--------------0-------------------1---   ->     3 8'00010000
     80:     3 40'10----------------------------------1---   ->     3 8'00010000
     81:     3 40'-1----------------------------------1---   ->     3 8'00010000
     82:     3 40'00-1------------1------------------11-1-   ->    10 8'00010000
     83:     3 40'00-------------11--------1----------1-1-   ->    10 8'00010000
     84:     3 40'00-----------1--1--------1----------1-1-   ->    10 8'00010000
     85:     3 40'00----------1---1--------1----------1-1-   ->    10 8'00010000
     86:     3 40'00---------1----1--------1----------1-1-   ->    10 8'00010000
     87:     3 40'00--------1-----1--------1----------1-1-   ->    10 8'00010000
     88:     3 40'00------------1-1-1-----------------1-1-   ->    10 8'00010000
     89:     3 40'00-------1------1-------------------1-1-   ->    10 8'00010000
     90:     4 40'00-1------------1------------------01-1-   ->     0 8'00000000
     91:     4 40'00--------------1-------------------1-0-   ->     4 8'00000000
     92:     4 40'00-0-----00000001-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-------------11-------------------1-1-   ->     4 8'00000000
     94:     4 40'00------------1-1-------------------1-1-   ->     4 8'00000000
     95:     4 40'00-----------1--1-------------------1-1-   ->     4 8'00000000
     96:     4 40'00----------1---1-------------------1-1-   ->     4 8'00000000
     97:     4 40'00---------1----1-------------------1-1-   ->     4 8'00000000
     98:     4 40'00--------1-----1-------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00--------------0-------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-1------------1------------------11-1-   ->    10 8'00000000
    104:     4 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    105:     5 40'00-1------------1------------------01-1-   ->     0 8'10000000
    106:     5 40'00--------------1-------------------1-0-   ->     5 8'10000000
    107:     5 40'00-------------11--------0----------1-1-   ->     5 8'10000000
    108:     5 40'00-----------1--1--------0----------1-1-   ->     5 8'10000000
    109:     5 40'00---------1----1--------0----------1-1-   ->     5 8'10000000
    110:     5 40'00--------1-----1--------0----------1-1-   ->     5 8'10000000
    111:     5 40'00----------1---1---1---------------1-1-   ->     5 8'10000000
    112:     5 40'00------------1-1-0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-0-----00000001-------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00--------------0-------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-1------------1------------------11-1-   ->    10 8'10000000
    119:     5 40'00-------------11--------1----------1-1-   ->    10 8'10000000
    120:     5 40'00-----------1--1--------1----------1-1-   ->    10 8'10000000
    121:     5 40'00---------1----1--------1----------1-1-   ->    10 8'10000000
    122:     5 40'00--------1-----1--------1----------1-1-   ->    10 8'10000000
    123:     5 40'00----------1---1---0---------------1-1-   ->    10 8'10000000
    124:     5 40'00------------1-1-1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00-------1------1-------------------1-1-   ->    10 8'10000000
    126:     6 40'00-1------------1------------------01-1-   ->     0 8'00000100
    127:     6 40'00------------1-1--------0----------1-10   ->     6 8'00000100
    128:     6 40'00--------------1-------------------1-0-   ->     6 8'00000100
    129:     6 40'00--------1-----1---------1---------1-1-   ->     6 8'00000100
    130:     6 40'00-------------11--------0----------1-1-   ->     6 8'00000100
    131:     6 40'00-----------1--1--------0----------1-1-   ->     6 8'00000100
    132:     6 40'00---------1----1--------0----------1-1-   ->     6 8'00000100
    133:     6 40'00----------1---1----1--------------1-1-   ->     6 8'00000100
    134:     6 40'00-0-----00000001-------------------1-1-   ->     6 8'00000100
    135:     6 40'------------------------------------0---   ->     6 8'00000100
    136:     6 40'00--------------0-------------------1---   ->     6 8'00000100
    137:     6 40'10----------------------------------1---   ->     6 8'00000100
    138:     6 40'-1----------------------------------1---   ->     6 8'00000100
    139:     6 40'00------------1-1--------1----------1-10   ->    10 8'00000100
    140:     6 40'00-1------------1------------------11-1-   ->    10 8'00000100
    141:     6 40'00--------1-----1---------0---------1-1-   ->    10 8'00000100
    142:     6 40'00-------------11--------1----------1-1-   ->    10 8'00000100
    143:     6 40'00-----------1--1--------1----------1-1-   ->    10 8'00000100
    144:     6 40'00---------1----1--------1----------1-1-   ->    10 8'00000100
    145:     6 40'00----------1---1----0--------------1-1-   ->    10 8'00000100
    146:     6 40'00-------1------1-------------------1-1-   ->    10 8'00000100
    147:     7 40'00-1------------1------------------01-1-   ->     0 8'00001000
    148:     7 40'00------------1-1--------0----------1-10   ->     7 8'00001000
    149:     7 40'00--------------1-------------------1-0-   ->     7 8'00001000
    150:     7 40'00-------------11--------0----------1-1-   ->     7 8'00001000
    151:     7 40'00-----------1--1--------0----------1-1-   ->     7 8'00001000
    152:     7 40'00----------1---1--------0----------1-1-   ->     7 8'00001000
    153:     7 40'00---------1----1--------0----------1-1-   ->     7 8'00001000
    154:     7 40'00--------1-----1-------1-----------1-1-   ->     7 8'00001000
    155:     7 40'00--------1-----1------1------------1-1-   ->     7 8'00001000
    156:     7 40'00-0-----00000001-------------------1-1-   ->     7 8'00001000
    157:     7 40'------------------------------------0---   ->     7 8'00001000
    158:     7 40'00--------------0-------------------1---   ->     7 8'00001000
    159:     7 40'10----------------------------------1---   ->     7 8'00001000
    160:     7 40'-1----------------------------------1---   ->     7 8'00001000
    161:     7 40'00------------1-1--------1----------1-10   ->    10 8'00001000
    162:     7 40'00-1------------1------------------11-1-   ->    10 8'00001000
    163:     7 40'00-------------11--------1----------1-1-   ->    10 8'00001000
    164:     7 40'00-----------1--1--------1----------1-1-   ->    10 8'00001000
    165:     7 40'00----------1---1--------1----------1-1-   ->    10 8'00001000
    166:     7 40'00---------1----1--------1----------1-1-   ->    10 8'00001000
    167:     7 40'00--------1-----1------00-----------1-1-   ->    10 8'00001000
    168:     7 40'00-------1------1-------------------1-1-   ->    10 8'00001000
    169:     8 40'00-1------------1------------------01-1-   ->     0 8'00100000
    170:     8 40'00--------------1-------------------1-0-   ->     8 8'00100000
    171:     8 40'00-----------1--1--------0----------1-1-   ->     8 8'00100000
    172:     8 40'00----------1---1--------0----------1-1-   ->     8 8'00100000
    173:     8 40'00-0-----00000001-------------------1-1-   ->     8 8'00100000
    174:     8 40'00-------------11-------------------1-1-   ->     8 8'00100000
    175:     8 40'00------------1-1-------------------1-1-   ->     8 8'00100000
    176:     8 40'00---------1----1-------------------1-1-   ->     8 8'00100000
    177:     8 40'00--------1-----1-------------------1-1-   ->     8 8'00100000
    178:     8 40'------------------------------------0---   ->     8 8'00100000
    179:     8 40'00--------------0-------------------1---   ->     8 8'00100000
    180:     8 40'10----------------------------------1---   ->     8 8'00100000
    181:     8 40'-1----------------------------------1---   ->     8 8'00100000
    182:     8 40'00-1------------1------------------11-1-   ->    10 8'00100000
    183:     8 40'00-----------1--1--------1----------1-1-   ->    10 8'00100000
    184:     8 40'00----------1---1--------1----------1-1-   ->    10 8'00100000
    185:     8 40'00-------1------1-------------------1-1-   ->    10 8'00100000
    186:     9 40'00-1------------1------------------01-1-   ->     0 8'00000000
    187:     9 40'00---------1----1------1------------1-1-   ->     2 8'00000000
    188:     9 40'00---------1----1-----10------------1-1-   ->     8 8'00000000
    189:     9 40'00--------------1-------------------1-0-   ->     9 8'00000000
    190:     9 40'00--------1-----1--------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-0-----00000001-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-------------11-------------------1-1-   ->     9 8'00000000
    193:     9 40'00------------1-1-------------------1-1-   ->     9 8'00000000
    194:     9 40'00-----------1--1-------------------1-1-   ->     9 8'00000000
    195:     9 40'00----------1---1-------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00--------------0-------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-1------------1------------------11-1-   ->    10 8'00000000
    201:     9 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    202:     9 40'00---------1----1-----00------------1-1-   ->    10 8'00000000
    203:     9 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    204:    10 40'00-1------------1------------------01-1-   ->     0 8'00000001
    205:    10 40'00--------------1-------------------1-0-   ->    10 8'00000001
    206:    10 40'00-1------------1------------------11-1-   ->    10 8'00000001
    207:    10 40'00-0-----00000001-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-------------11-------------------1-1-   ->    10 8'00000001
    209:    10 40'00------------1-1-------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----------1--1-------------------1-1-   ->    10 8'00000001
    211:    10 40'00----------1---1-------------------1-1-   ->    10 8'00000001
    212:    10 40'00---------1----1-------------------1-1-   ->    10 8'00000001
    213:    10 40'00--------1-----1-------------------1-1-   ->    10 8'00000001
    214:    10 40'00-------1------1-------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00--------------0-------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-1------------1------------------01-1-   ->     0 8'00000000
    220:    11 40'00-1------------1------------------11-1-   ->    10 8'00000000
    221:    11 40'00-------------11--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-----------1--1--------1----------1-1-   ->    10 8'00000000
    223:    11 40'00---------1----1--------1----------1-1-   ->    10 8'00000000
    224:    11 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    225:    11 40'00----------1---1--0----------------1-1-   ->    10 8'00000000
    226:    11 40'00------------1-11------------------1-1-   ->    10 8'00000000
    227:    11 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    228:    11 40'00--------------1-------------------1-0-   ->    11 8'00000000
    229:    11 40'00-------------11--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-----------1--1--------0----------1-1-   ->    11 8'00000000
    231:    11 40'00---------1----1--------0----------1-1-   ->    11 8'00000000
    232:    11 40'00--------1-----1--------0----------1-1-   ->    11 8'00000000
    233:    11 40'00----------1---1--1----------------1-1-   ->    11 8'00000000
    234:    11 40'00------------1-10------------------1-1-   ->    11 8'00000000
    235:    11 40'00-0-----00000001-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00--------------0-------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14865' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$14865 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   10
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2901_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2902_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2904_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2907_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2717_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11080_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11387_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11839_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'------0---   ->     0 4'0000
      1:     0 10'00----1---   ->     0 4'0000
      2:     0 10'-1----1---   ->     0 4'0000
      3:     0 10'10----1---   ->     2 4'0000
      4:     1 10'00----1---   ->     0 4'0010
      5:     1 10'-1----1---   ->     0 4'0010
      6:     1 10'------0---   ->     1 4'0010
      7:     1 10'10----1---   ->     2 4'0010
      8:     2 10'-1----1---   ->     0 4'1000
      9:     2 10'00-10110-0   ->     1 4'1000
     10:     2 10'00----1--1   ->     2 4'1000
     11:     2 10'------0---   ->     2 4'1000
     12:     2 10'10----1---   ->     2 4'1000
     13:     2 10'00---01--0   ->     3 4'1000
     14:     2 10'00--111--0   ->     3 4'1000
     15:     2 10'00-00110-0   ->     4 4'1000
     16:     2 10'00--0111-0   ->     4 4'1000
     17:     3 10'10----1---   ->     2 4'0001
     18:     3 10'------0---   ->     3 4'0001
     19:     3 10'00----1---   ->     3 4'0001
     20:     3 10'-1----1---   ->     3 4'0001
     21:     4 10'-1----1---   ->     0 4'0100
     22:     4 10'00----1000   ->     1 4'0100
     23:     4 10'001---1100   ->     1 4'0100
     24:     4 10'10----1---   ->     2 4'0100
     25:     4 10'001---1110   ->     3 4'0100
     26:     4 10'00----11-1   ->     3 4'0100
     27:     4 10'00----101-   ->     3 4'0100
     28:     4 10'000---11-0   ->     4 4'0100
     29:     4 10'00----1001   ->     4 4'0100
     30:     4 10'------0---   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14873' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$14873 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2195_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2210_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2283_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2284_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2285_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2286_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2362_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2443_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2448_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2457_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$10044_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2073_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2074_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2076_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$10287_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$10288_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$10289_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$10291_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$10293_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$10688_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$10692_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000100000
      5:     1 16'10------------1-   ->     0 10'0000100000
      6:     1 16'-1------------1-   ->     0 10'0000100000
      7:     1 16'--------------0-   ->     1 10'0000100000
      8:     1 16'00---10-------1-   ->     4 10'0000100000
      9:     1 16'00---00-------1-   ->     7 10'0000100000
     10:     2 16'-0------------10   ->     0 10'0001000000
     11:     2 16'-1------------1-   ->     0 10'0001000000
     12:     2 16'--------------0-   ->     2 10'0001000000
     13:     2 16'-0------------11   ->     8 10'0001000000
     14:     3 16'-0------------10   ->     0 10'0010000000
     15:     3 16'-1------------1-   ->     0 10'0010000000
     16:     3 16'--------------0-   ->     3 10'0010000000
     17:     3 16'-0------------11   ->     9 10'0010000000
     18:     4 16'-1------------1-   ->     0 10'0000001000
     19:     4 16'--------------0-   ->     4 10'0000001000
     20:     4 16'-0------------1-   ->    10 10'0000001000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-01---------1111   ->     2 10'0000000001
     31:     6 16'-0-1---------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-01---------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000010000
     37:     7 16'-0--1---------1-   ->     4 10'0000010000
     38:     7 16'--------------0-   ->     7 10'0000010000
     39:     7 16'-0--0---------1-   ->     7 10'0000010000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14887' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14887 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_sie.rx_en
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1691_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1690_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1686_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1681_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1678_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1677_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1675_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1674_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1669_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1648_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1643_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3867_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3743_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3318_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1647_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1645_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1-----------0   ->     0 5'00001
      1:     0 13'1---0-------1   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1---1-------1   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1-----------0   ->     0 5'00100
      7:     2 13'1--0-0-1--011   ->     1 5'00100
      8:     2 13'1--0-0----1-1   ->     1 5'00100
      9:     2 13'10-1-0---0--1   ->     1 5'00100
     10:     2 13'1----1------1   ->     1 5'00100
     11:     2 13'1--0-0----001   ->     2 5'00100
     12:     2 13'1--0-0-0--011   ->     2 5'00100
     13:     2 13'11-1-0---0--1   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--1-0---1--1   ->     4 5'00100
     16:     3 13'1-----------0   ->     0 5'00010
     17:     3 13'1-----010---1   ->     0 5'00010
     18:     3 13'1-----1-----1   ->     0 5'00010
     19:     3 13'1-----011---1   ->     2 5'00010
     20:     3 13'1-----00----1   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1-----------0   ->     0 5'01000
     23:     4 13'1-1---------1   ->     0 5'01000
     24:     4 13'1-0---------1   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14894' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14894 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1613_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1605_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2493_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4085_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4000_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1583_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

13.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.state_q$14833' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14849' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14852' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14865' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14873' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14887' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14894' from module `\demo'.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~64 debug messages>

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~519 debug messages>
Removed a total of 173 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~206 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14702 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14701 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14700 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14699 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14698 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14693 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14692 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14691 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3922_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3922_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14691 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3922_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3922_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3922_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14690 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3927_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14689 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:207$1682_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14687 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14686 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14685 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14755 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14754 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14753 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14752 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14751 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14751 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$16398 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14750 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14750 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$16423 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14749 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14747 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14746 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14745 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14743 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14767 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14655_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14766 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14765 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14764 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14762 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14761 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14760 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14759 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14758 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14756 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14684 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14683 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14682 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14681 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2611_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14679 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14676 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3100_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14675 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14673 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3060_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14671 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14670 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14669 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3084_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14664 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3022_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14663 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14662 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3049_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14661 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2706_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14659 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$14739 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$14738 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$14741 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$14740 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.$procdff$14735 ($adff) from module demo (D = \u_app.mem_addr_d, Q = \u_app.mem_addr_q).
Adding EN signal on $flatten\u_app.$procdff$14734 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$14732 ($adff) from module demo (D = \u_app.data_q, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$14731 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$14731 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$14731 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$14730 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$14729 ($adff) from module demo (D = \u_app.data_valid_d, Q = \u_app.data_valid_q).
Adding EN signal on $flatten\u_app.$procdff$14728 ($adff) from module demo (D = \u_app.data_q, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$14727 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$14727 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$14727 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$14725 ($adff) from module demo (D = \u_app.out_data_i, Q = \u_app.data_q).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 143 unused cells and 395 unused wires.
<suppressed ~166 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~23 debug messages>

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~178 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.12.16. Rerunning OPT passes. (Maybe there is more to do..)

13.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~182 debug messages>

13.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.12.20. Executing OPT_DFF pass (perform DFF optimizations).

13.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.12.23. Finished OPT passes. (There is nothing left to do.)

13.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15673 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15671 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15665 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15655 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15610 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15565 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15561 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15528 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15524 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15504 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15496 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15471 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15455 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15451 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16434 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16432 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15418 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15414 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15394 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15341 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16411 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16409 ($ne).
Removed top 1 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16407 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16403 ($ne).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15288 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15667 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15669 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$14982 ($eq).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$2501 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$2508 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$2537 ($shiftx).
Removed cell demo.$flatten\u_app.$procmux$6797 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6702 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6546 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6447 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6393 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6248_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6204 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6181 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6016 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6002 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5972 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5973_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5954_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5953_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5952_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5951_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5911 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5898 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5885 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5728 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5712 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5680 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5652 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5650 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5648 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5633 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5631 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5629 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5614 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5612 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5610 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5595 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5593 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5591 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5576 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5574 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5572 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5557 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5555 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5553 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5538 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5536 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5534 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5421 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5397 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5375 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5373 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5360 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5358 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5345 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5343 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5330 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5328 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5315 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5313 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5300 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5298 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5285 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5283 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16390 ($ne).
Removed cell demo.$flatten\u_app.$procmux$4745 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4513 ($mux).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15243 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4398 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:335$1148 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1144 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1140 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1136 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1132 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1128 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1124 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1120 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:314$1107 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:314$1107 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1103 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1099 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1095 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1091 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1087 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1083 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1079 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1075 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:212$1055 ($add).
Removed top 22 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:212$1055 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:183$1030 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:183$1030 ($sub).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15685 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15689 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15695 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15701 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15707 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15808 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15713 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15753 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15757 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15719 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15761 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15013 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15765 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15723 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15769 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15773 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15804 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15777 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15781 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15727 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15735 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15739 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16353 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15745 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15731 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15812 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15816 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15820 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15824 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15828 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15832 ($eq).
Removed top 10 bits (of 13) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15836 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15844 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16493 ($ne).
Removed top 4 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16495 ($ne).
Removed top 3 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16497 ($ne).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15878 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15882 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15886 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15895 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15906 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15910 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15914 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15918 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15922 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15930 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15939 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15943 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15947 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15951 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15964 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15968 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15972 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15976 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15980 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15984 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15988 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15992 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15996 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16000 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16010 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16027 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16036 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16045 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16058 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16062 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16067 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16071 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16075 ($eq).
Removed top 4 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16103 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16107 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16123 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16136 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16141 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16253 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16261 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16567 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16586 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16605 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16627 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16647 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16651 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16677 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16681 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16696 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16698 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16700 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16713 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16720 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16737 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16752 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16775 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16794 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15061 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15683 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15681 ($eq).
Removed top 7 bits (of 14) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15679 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15677 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15675 ($eq).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2604 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2605 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2608 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2608 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2613 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2613 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2616 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2638 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2638 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643 ($sub).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2651 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2655 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2655 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2665 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2665 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2684 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2684 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2699 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2700 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2703 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2703 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2708 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2708 ($add).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3036 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3038 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3040 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3071 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3073 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3075 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3113 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3177 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3243 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2736 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2736 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:366$2746 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:378$2757 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:398$2773 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:399$2774 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:400$2776 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:401$2778 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2796 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2802 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2873 ($ne).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2876 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14601 ($mux).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2887 ($gt).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2901 ($eq).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2915 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2918 ($shiftx).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11111 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11341 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11451 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11512 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11588 ($mux).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15210 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11918_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12015 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12043 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12181_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12422_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12647_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16375 ($ne).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12880_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13150 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13158_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13212 ($mux).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15186 ($eq).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13577_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13606_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13642_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13717_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13756_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13796_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14360 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14517 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2082 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2082 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:351$2206 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:364$2222 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2226 ($and).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11061 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2245 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2249 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11056 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2253 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2257 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2261 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$11047 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2265 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2269 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2273 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2277 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2281 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2284 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:434$2378 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2382 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10992 ($mux).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2393 ($shl).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10989 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:469$2440 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:497$2451 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2490 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2490 ($add).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7273 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7296 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7299 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7307 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7310 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7318 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7321 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7329 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7332 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7340 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7343 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7351 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7354 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7362 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7365 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16363 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7587 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7590 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7601 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7604 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7615 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7618 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7629 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7632 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7643 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7646 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7657 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7660 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7671 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7674 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7878 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7881 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7883 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7886 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8006 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8111 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8113 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8116 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8128 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8130 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8133 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8145 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8147 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8150 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8162 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8164 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8167 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8179 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8181 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8184 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8196 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8198 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8201 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8213 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8215 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8218 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8230 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8232 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8235 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8398 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8412 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8449 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8452 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8464 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8467 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8479 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8482 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8494 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8497 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8509 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8512 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8524 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8527 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8539 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8542 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8589 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8620 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8707 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8735 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8787 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8812 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8906 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8928 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9034 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9053 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9150 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9152 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9155 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9169 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9171 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9174 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9188 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9190 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9193 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9207 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9209 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9212 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9226 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9228 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9231 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9245 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9247 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9250 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9264 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9266 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9269 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9283 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9285 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9288 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9302 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9304 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9307 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9321 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9323 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9326 ($mux).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9338 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9340 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9342 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9345 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9372 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9388 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10022_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16359 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15131 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10343 ($mux).
Removed top 12 bits (of 18) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3914 ($mux).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15116 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3630 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3582 ($mux).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3565 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16355 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3472 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3437 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3418 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15109 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3295 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1683 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1683 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:196$1672 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1664 ($add).
Removed top 14 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1664 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1648 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:126$1639 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1638 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1638 ($add).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15100 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1610 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1610 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1607 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1607 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1598 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1598 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:76$2547 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7989 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10202 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7836 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10128 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7707 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9916 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2396 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2396 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2396 ($or).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9764 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2227 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2227 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2227 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2393 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2395 ($and).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2395 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2395 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2224 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2226 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2226 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7876 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2383 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2383 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2383 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2380 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2382 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2382 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2225 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2225 ($not).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2219 ($shl).
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:183$1030_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:314$1107_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2613_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2638_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2665_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2708_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2605_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2700_Y.
Removed top 1 bits (of 2) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2240.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2490_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2226_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2382_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2395_Y.
Removed top 15 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:364$2221_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2225_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$7876_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$9338_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2219_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2224_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2380_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2393_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 14 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1664_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1683_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1638_Y.
Removed top 12 bits (of 18) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3914_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1610_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1598_Y.
Removed top 2 bits (of 3) from wire demo.led.

13.14. Executing PEEPOPT pass (run peephole optimizers).

13.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 244 unused wires.
<suppressed ~1 debug messages>

13.16. Executing SHARE pass (SAT-based resource sharing).

13.17. Executing TECHMAP pass (map to technology primitives).

13.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

13.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

13.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

13.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:212$1055 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:183$1030 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:314$1107 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2613 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2638 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2655 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2665 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2684 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2708 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2736 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2082 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2490 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1664 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1683 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1638 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1610 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1598 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1607 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1607.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1598.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1610.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1638.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1683.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1664.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2490.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2082.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2736.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2708.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2684.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2665.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2655.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2638.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2613.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:314$1107.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:183$1030.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:212$1055.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2887 ($gt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:611$2891 ($gt): new $alu
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:611$2891: $auto$alumacc.cc:485:replace_alu$16851
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2887: $auto$alumacc.cc:485:replace_alu$16862
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:212$1055: $auto$alumacc.cc:485:replace_alu$16867
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:183$1030: $auto$alumacc.cc:485:replace_alu$16870
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:314$1107: $auto$alumacc.cc:485:replace_alu$16873
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948: $auto$alumacc.cc:485:replace_alu$16876
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2613: $auto$alumacc.cc:485:replace_alu$16879
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2638: $auto$alumacc.cc:485:replace_alu$16882
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2655: $auto$alumacc.cc:485:replace_alu$16885
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2665: $auto$alumacc.cc:485:replace_alu$16888
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2684: $auto$alumacc.cc:485:replace_alu$16891
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2708: $auto$alumacc.cc:485:replace_alu$16894
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643: $auto$alumacc.cc:485:replace_alu$16897
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657: $auto$alumacc.cc:485:replace_alu$16900
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2736: $auto$alumacc.cc:485:replace_alu$16903
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2082: $auto$alumacc.cc:485:replace_alu$16906
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2490: $auto$alumacc.cc:485:replace_alu$16909
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1664: $auto$alumacc.cc:485:replace_alu$16912
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1683: $auto$alumacc.cc:485:replace_alu$16915
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1638: $auto$alumacc.cc:485:replace_alu$16918
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1610: $auto$alumacc.cc:485:replace_alu$16921
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1598: $auto$alumacc.cc:485:replace_alu$16924
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1607: $auto$alumacc.cc:485:replace_alu$16927
  created 23 $alu and 0 $macc cells.

13.21. Executing OPT pass (performing simple optimizations).

13.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

13.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~169 debug messages>

13.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4589: { \u_app.state_q [2] $auto$opt_reduce.cc:134:opt_mux$16931 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4778: { \u_app.state_q [11] $auto$opt_reduce.cc:134:opt_mux$16933 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4873: { \u_app.state_q [9] $auto$opt_reduce.cc:134:opt_mux$16935 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3876: $auto$opt_reduce.cc:134:opt_mux$14786
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16930: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16932: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16934: { \u_app.state_q [13] \u_app.state_q [10] \u_app.state_q [6] \u_app.state_q [3] }
  Optimizing cells in module \demo.
Performed a total of 7 changes.

13.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~183 debug messages>
Removed a total of 61 cells.

13.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$16784 ($adffe) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$16765 ($adffe) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$16746 ($adffe) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).

13.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

13.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.9. Rerunning OPT passes. (Maybe there is more to do..)

13.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~151 debug messages>

13.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16950: { $auto$opt_dff.cc:197:make_patterns_logic$16947 $auto$opt_dff.cc:197:make_patterns_logic$16761 $auto$opt_dff.cc:197:make_patterns_logic$16759 $auto$opt_dff.cc:197:make_patterns_logic$16751 $auto$opt_dff.cc:197:make_patterns_logic$16747 $auto$opt_dff.cc:197:make_patterns_logic$16736 $auto$opt_dff.cc:197:make_patterns_logic$16699 $auto$opt_dff.cc:197:make_patterns_logic$16697 $auto$opt_dff.cc:197:make_patterns_logic$16695 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16940: { $auto$opt_dff.cc:197:make_patterns_logic$16937 $auto$opt_dff.cc:197:make_patterns_logic$16793 $auto$opt_dff.cc:197:make_patterns_logic$16791 $auto$opt_dff.cc:197:make_patterns_logic$16785 $auto$opt_dff.cc:197:make_patterns_logic$16761 $auto$opt_dff.cc:197:make_patterns_logic$16759 $auto$opt_dff.cc:197:make_patterns_logic$16736 $auto$opt_dff.cc:197:make_patterns_logic$16699 $auto$opt_dff.cc:197:make_patterns_logic$16697 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16945: { $auto$opt_dff.cc:197:make_patterns_logic$16942 $auto$opt_dff.cc:197:make_patterns_logic$16774 $auto$opt_dff.cc:197:make_patterns_logic$16766 $auto$opt_dff.cc:197:make_patterns_logic$16761 $auto$opt_dff.cc:197:make_patterns_logic$16759 $auto$opt_dff.cc:197:make_patterns_logic$16736 $auto$opt_dff.cc:197:make_patterns_logic$16712 $auto$opt_dff.cc:197:make_patterns_logic$16699 $auto$opt_dff.cc:197:make_patterns_logic$16697 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10779: { $auto$opt_reduce.cc:134:opt_mux$14776 $auto$opt_reduce.cc:134:opt_mux$16952 }
  Optimizing cells in module \demo.
Performed a total of 4 changes.

13.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

13.21.13. Executing OPT_DFF pass (perform DFF optimizations).

13.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

13.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.16. Rerunning OPT passes. (Maybe there is more to do..)

13.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~151 debug messages>

13.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.21.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.23. Finished OPT passes. (There is nothing left to do.)

13.22. Executing MEMORY pass.

13.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

13.25. Executing TECHMAP pass (map to technology primitives).

13.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

13.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.26. Executing ICE40_BRAMINIT pass.

13.27. Executing OPT pass (performing simple optimizations).

13.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~299 debug messages>

13.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.27.3. Executing OPT_DFF pass (perform DFF optimizations).

13.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 332 unused wires.
<suppressed ~1 debug messages>

13.27.5. Finished fast OPT passes.

13.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.29. Executing OPT pass (performing simple optimizations).

13.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

13.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5266:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17471 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [25] $auto$opt_expr.cc:205:group_cell_inputs$17471 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17471 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [15] $auto$opt_expr.cc:205:group_cell_inputs$17471 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17471 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17471 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17471 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17471 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17471 [30] $auto$opt_expr.cc:205:group_cell_inputs$17471 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17471 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17471 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17471 [27] $auto$opt_expr.cc:205:group_cell_inputs$17471 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17471 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17471 [2] $auto$opt_expr.cc:205:group_cell_inputs$17471 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17471 [1] $auto$opt_expr.cc:205:group_cell_inputs$17471 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17471 [0] $auto$opt_expr.cc:205:group_cell_inputs$17471 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17471 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1143 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17471 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5281:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17442 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [25] $auto$opt_expr.cc:205:group_cell_inputs$17442 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17442 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [15] $auto$opt_expr.cc:205:group_cell_inputs$17442 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17442 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17442 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17442 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17442 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17442 [30] $auto$opt_expr.cc:205:group_cell_inputs$17442 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17442 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17442 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17442 [27] $auto$opt_expr.cc:205:group_cell_inputs$17442 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17442 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17442 [2] $auto$opt_expr.cc:205:group_cell_inputs$17442 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17442 [1] $auto$opt_expr.cc:205:group_cell_inputs$17442 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17442 [0] $auto$opt_expr.cc:205:group_cell_inputs$17442 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [31] $auto$opt_expr.cc:205:group_cell_inputs$17471 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [25] $auto$opt_expr.cc:205:group_cell_inputs$17471 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17471 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [15] $auto$opt_expr.cc:205:group_cell_inputs$17471 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17471 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17471 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17471 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17442 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17471 [13] $auto$opt_expr.cc:205:group_cell_inputs$17471 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [22] $auto$opt_expr.cc:205:group_cell_inputs$17471 [6] $auto$opt_expr.cc:205:group_cell_inputs$17471 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17471 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [7] $auto$opt_expr.cc:205:group_cell_inputs$17471 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [4] $auto$opt_expr.cc:205:group_cell_inputs$17471 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [31] $auto$opt_expr.cc:205:group_cell_inputs$17471 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [25] $auto$opt_expr.cc:205:group_cell_inputs$17471 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [21] $auto$opt_expr.cc:205:group_cell_inputs$17471 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [15] $auto$opt_expr.cc:205:group_cell_inputs$17471 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1139 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17442 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5296:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17413 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17413 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17413 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17413 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17413 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17413 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17413 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17413 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17413 [30] $auto$opt_expr.cc:205:group_cell_inputs$17413 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17413 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17413 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17413 [27] $auto$opt_expr.cc:205:group_cell_inputs$17413 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17413 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17413 [2] $auto$opt_expr.cc:205:group_cell_inputs$17413 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17413 [1] $auto$opt_expr.cc:205:group_cell_inputs$17413 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17413 [0] $auto$opt_expr.cc:205:group_cell_inputs$17413 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [31] $auto$opt_expr.cc:205:group_cell_inputs$17442 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [25] $auto$opt_expr.cc:205:group_cell_inputs$17442 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17442 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [15] $auto$opt_expr.cc:205:group_cell_inputs$17442 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17442 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17442 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17442 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17413 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17442 [13] $auto$opt_expr.cc:205:group_cell_inputs$17442 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [22] $auto$opt_expr.cc:205:group_cell_inputs$17442 [6] $auto$opt_expr.cc:205:group_cell_inputs$17442 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17442 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [7] $auto$opt_expr.cc:205:group_cell_inputs$17442 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [4] $auto$opt_expr.cc:205:group_cell_inputs$17442 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [31] $auto$opt_expr.cc:205:group_cell_inputs$17442 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [25] $auto$opt_expr.cc:205:group_cell_inputs$17442 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [21] $auto$opt_expr.cc:205:group_cell_inputs$17442 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [15] $auto$opt_expr.cc:205:group_cell_inputs$17442 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1135 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17413 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5311:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17384 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17384 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17384 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17384 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17384 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17384 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17384 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17384 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17384 [30] $auto$opt_expr.cc:205:group_cell_inputs$17384 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17384 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17384 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17384 [27] $auto$opt_expr.cc:205:group_cell_inputs$17384 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17384 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17384 [2] $auto$opt_expr.cc:205:group_cell_inputs$17384 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17384 [1] $auto$opt_expr.cc:205:group_cell_inputs$17384 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17384 [0] $auto$opt_expr.cc:205:group_cell_inputs$17384 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [31] $auto$opt_expr.cc:205:group_cell_inputs$17413 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17413 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17413 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17413 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17413 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17413 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17413 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17384 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17413 [13] $auto$opt_expr.cc:205:group_cell_inputs$17413 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [22] $auto$opt_expr.cc:205:group_cell_inputs$17413 [6] $auto$opt_expr.cc:205:group_cell_inputs$17413 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17413 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [7] $auto$opt_expr.cc:205:group_cell_inputs$17413 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [4] $auto$opt_expr.cc:205:group_cell_inputs$17413 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [31] $auto$opt_expr.cc:205:group_cell_inputs$17413 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17413 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [21] $auto$opt_expr.cc:205:group_cell_inputs$17413 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17413 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1131 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17384 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5326:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17355 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [25] $auto$opt_expr.cc:205:group_cell_inputs$17355 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17355 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [15] $auto$opt_expr.cc:205:group_cell_inputs$17355 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17355 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17355 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17355 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17355 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17355 [30] $auto$opt_expr.cc:205:group_cell_inputs$17355 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17355 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17355 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17355 [27] $auto$opt_expr.cc:205:group_cell_inputs$17355 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17355 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17355 [2] $auto$opt_expr.cc:205:group_cell_inputs$17355 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17355 [1] $auto$opt_expr.cc:205:group_cell_inputs$17355 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17355 [0] $auto$opt_expr.cc:205:group_cell_inputs$17355 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [31] $auto$opt_expr.cc:205:group_cell_inputs$17384 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17384 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17384 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17384 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17384 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17384 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17384 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17355 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17384 [13] $auto$opt_expr.cc:205:group_cell_inputs$17384 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [22] $auto$opt_expr.cc:205:group_cell_inputs$17384 [6] $auto$opt_expr.cc:205:group_cell_inputs$17384 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17384 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [7] $auto$opt_expr.cc:205:group_cell_inputs$17384 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [4] $auto$opt_expr.cc:205:group_cell_inputs$17384 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [31] $auto$opt_expr.cc:205:group_cell_inputs$17384 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17384 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [21] $auto$opt_expr.cc:205:group_cell_inputs$17384 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17384 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1127 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17355 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5341:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17326 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [25] $auto$opt_expr.cc:205:group_cell_inputs$17326 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17326 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [15] $auto$opt_expr.cc:205:group_cell_inputs$17326 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17326 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17326 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17326 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17326 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17326 [30] $auto$opt_expr.cc:205:group_cell_inputs$17326 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17326 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17326 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17326 [27] $auto$opt_expr.cc:205:group_cell_inputs$17326 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17326 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17326 [2] $auto$opt_expr.cc:205:group_cell_inputs$17326 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17326 [1] $auto$opt_expr.cc:205:group_cell_inputs$17326 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17326 [0] $auto$opt_expr.cc:205:group_cell_inputs$17326 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [31] $auto$opt_expr.cc:205:group_cell_inputs$17355 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [25] $auto$opt_expr.cc:205:group_cell_inputs$17355 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17355 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [15] $auto$opt_expr.cc:205:group_cell_inputs$17355 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17355 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17355 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17355 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17326 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17355 [13] $auto$opt_expr.cc:205:group_cell_inputs$17355 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [22] $auto$opt_expr.cc:205:group_cell_inputs$17355 [6] $auto$opt_expr.cc:205:group_cell_inputs$17355 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17355 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [7] $auto$opt_expr.cc:205:group_cell_inputs$17355 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [4] $auto$opt_expr.cc:205:group_cell_inputs$17355 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [31] $auto$opt_expr.cc:205:group_cell_inputs$17355 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [25] $auto$opt_expr.cc:205:group_cell_inputs$17355 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [21] $auto$opt_expr.cc:205:group_cell_inputs$17355 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [15] $auto$opt_expr.cc:205:group_cell_inputs$17355 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1123 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17326 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5356:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17297 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [25] $auto$opt_expr.cc:205:group_cell_inputs$17297 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17297 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [15] $auto$opt_expr.cc:205:group_cell_inputs$17297 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17297 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17297 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17297 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17297 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17297 [30] $auto$opt_expr.cc:205:group_cell_inputs$17297 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17297 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17297 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17297 [27] $auto$opt_expr.cc:205:group_cell_inputs$17297 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17297 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17297 [2] $auto$opt_expr.cc:205:group_cell_inputs$17297 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17297 [1] $auto$opt_expr.cc:205:group_cell_inputs$17297 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17297 [0] $auto$opt_expr.cc:205:group_cell_inputs$17297 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [31] $auto$opt_expr.cc:205:group_cell_inputs$17326 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [25] $auto$opt_expr.cc:205:group_cell_inputs$17326 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17326 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [15] $auto$opt_expr.cc:205:group_cell_inputs$17326 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17326 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17326 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17326 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17297 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17326 [13] $auto$opt_expr.cc:205:group_cell_inputs$17326 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [22] $auto$opt_expr.cc:205:group_cell_inputs$17326 [6] $auto$opt_expr.cc:205:group_cell_inputs$17326 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17326 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [7] $auto$opt_expr.cc:205:group_cell_inputs$17326 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [4] $auto$opt_expr.cc:205:group_cell_inputs$17326 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [31] $auto$opt_expr.cc:205:group_cell_inputs$17326 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [25] $auto$opt_expr.cc:205:group_cell_inputs$17326 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [21] $auto$opt_expr.cc:205:group_cell_inputs$17326 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [15] $auto$opt_expr.cc:205:group_cell_inputs$17326 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1119 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17297 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5371:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$17065 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$17065 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$17065 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$17065 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$17065 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$17065 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$17065 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [31] $auto$opt_expr.cc:205:group_cell_inputs$17297 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [25] $auto$opt_expr.cc:205:group_cell_inputs$17297 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17297 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [15] $auto$opt_expr.cc:205:group_cell_inputs$17297 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17297 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17297 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17297 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17065 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17297 [13] $auto$opt_expr.cc:205:group_cell_inputs$17297 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [22] $auto$opt_expr.cc:205:group_cell_inputs$17297 [6] $auto$opt_expr.cc:205:group_cell_inputs$17297 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17297 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [7] $auto$opt_expr.cc:205:group_cell_inputs$17297 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [4] $auto$opt_expr.cc:205:group_cell_inputs$17297 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [31] $auto$opt_expr.cc:205:group_cell_inputs$17297 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [25] $auto$opt_expr.cc:205:group_cell_inputs$17297 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [21] $auto$opt_expr.cc:205:group_cell_inputs$17297 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [15] $auto$opt_expr.cc:205:group_cell_inputs$17297 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:323$995.$result[31:0]$1115 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5513:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17268 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [25] $auto$opt_expr.cc:205:group_cell_inputs$17268 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17268 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [15] $auto$opt_expr.cc:205:group_cell_inputs$17268 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17268 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17268 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17268 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17268 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17268 [30] $auto$opt_expr.cc:205:group_cell_inputs$17268 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17268 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17268 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17268 [27] $auto$opt_expr.cc:205:group_cell_inputs$17268 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17268 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17268 [2] $auto$opt_expr.cc:205:group_cell_inputs$17268 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17268 [1] $auto$opt_expr.cc:205:group_cell_inputs$17268 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17268 [0] $auto$opt_expr.cc:205:group_cell_inputs$17268 [19:18] 1'1 }, Y=$flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102
      New ports: A={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [25] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [22:21] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [15] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [11:9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [7:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [4:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17268 [30:18] 1'1 }, Y={ $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [26] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [23:22] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [16] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [12:10] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [8:7] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [5:4] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [2:0] }
      New connections: { $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [31:27] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [25:24] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [21:17] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [15:13] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [9] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [6] $flatten\u_app.$11\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1102 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17268 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5532:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17239 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [25] $auto$opt_expr.cc:205:group_cell_inputs$17239 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17239 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [15] $auto$opt_expr.cc:205:group_cell_inputs$17239 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17239 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17239 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17239 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17239 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17239 [30] $auto$opt_expr.cc:205:group_cell_inputs$17239 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17239 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17239 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17239 [27] $auto$opt_expr.cc:205:group_cell_inputs$17239 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17239 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17239 [2] $auto$opt_expr.cc:205:group_cell_inputs$17239 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17239 [1] $auto$opt_expr.cc:205:group_cell_inputs$17239 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17239 [0] $auto$opt_expr.cc:205:group_cell_inputs$17239 [19:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [31] $auto$opt_expr.cc:205:group_cell_inputs$17268 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [25] $auto$opt_expr.cc:205:group_cell_inputs$17268 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17268 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [15] $auto$opt_expr.cc:205:group_cell_inputs$17268 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17268 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17268 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17268 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [1:0] }
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17239 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17268 [13] $auto$opt_expr.cc:205:group_cell_inputs$17268 [11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [22] $auto$opt_expr.cc:205:group_cell_inputs$17268 [6] $auto$opt_expr.cc:205:group_cell_inputs$17268 [3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17268 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [7] $auto$opt_expr.cc:205:group_cell_inputs$17268 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [4] $auto$opt_expr.cc:205:group_cell_inputs$17268 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [1:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [31] $auto$opt_expr.cc:205:group_cell_inputs$17268 [17:14] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [25] $auto$opt_expr.cc:205:group_cell_inputs$17268 [12] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [21] $auto$opt_expr.cc:205:group_cell_inputs$17268 [10:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [15] $auto$opt_expr.cc:205:group_cell_inputs$17268 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1098 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17239 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5551:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17210 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$17210 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17210 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$17210 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17210 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17210 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17210 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17210 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17210 [30] $auto$opt_expr.cc:205:group_cell_inputs$17210 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17210 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17210 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17210 [27] $auto$opt_expr.cc:205:group_cell_inputs$17210 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17210 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17210 [2] $auto$opt_expr.cc:205:group_cell_inputs$17210 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17210 [1] $auto$opt_expr.cc:205:group_cell_inputs$17210 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17210 [0] $auto$opt_expr.cc:205:group_cell_inputs$17210 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [31] $auto$opt_expr.cc:205:group_cell_inputs$17239 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [25] $auto$opt_expr.cc:205:group_cell_inputs$17239 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17239 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [15] $auto$opt_expr.cc:205:group_cell_inputs$17239 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17239 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17239 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17239 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17210 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17239 [13] $auto$opt_expr.cc:205:group_cell_inputs$17239 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [22] $auto$opt_expr.cc:205:group_cell_inputs$17239 [6] $auto$opt_expr.cc:205:group_cell_inputs$17239 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17239 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [7] $auto$opt_expr.cc:205:group_cell_inputs$17239 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [4] $auto$opt_expr.cc:205:group_cell_inputs$17239 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [31] $auto$opt_expr.cc:205:group_cell_inputs$17239 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [25] $auto$opt_expr.cc:205:group_cell_inputs$17239 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [21] $auto$opt_expr.cc:205:group_cell_inputs$17239 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [15] $auto$opt_expr.cc:205:group_cell_inputs$17239 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1094 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17210 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5570:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17181 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$17181 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17181 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$17181 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17181 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17181 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17181 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17181 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17181 [30] $auto$opt_expr.cc:205:group_cell_inputs$17181 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17181 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17181 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17181 [27] $auto$opt_expr.cc:205:group_cell_inputs$17181 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17181 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17181 [2] $auto$opt_expr.cc:205:group_cell_inputs$17181 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17181 [1] $auto$opt_expr.cc:205:group_cell_inputs$17181 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17181 [0] $auto$opt_expr.cc:205:group_cell_inputs$17181 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [31] $auto$opt_expr.cc:205:group_cell_inputs$17210 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$17210 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17210 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$17210 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17210 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17210 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17210 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17181 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17210 [13] $auto$opt_expr.cc:205:group_cell_inputs$17210 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [22] $auto$opt_expr.cc:205:group_cell_inputs$17210 [6] $auto$opt_expr.cc:205:group_cell_inputs$17210 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17210 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [7] $auto$opt_expr.cc:205:group_cell_inputs$17210 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [4] $auto$opt_expr.cc:205:group_cell_inputs$17210 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [31] $auto$opt_expr.cc:205:group_cell_inputs$17210 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$17210 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [21] $auto$opt_expr.cc:205:group_cell_inputs$17210 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$17210 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1090 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17181 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5589:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17152 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [25] $auto$opt_expr.cc:205:group_cell_inputs$17152 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17152 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [15] $auto$opt_expr.cc:205:group_cell_inputs$17152 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17152 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17152 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17152 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17152 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17152 [30] $auto$opt_expr.cc:205:group_cell_inputs$17152 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17152 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17152 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17152 [27] $auto$opt_expr.cc:205:group_cell_inputs$17152 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17152 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17152 [2] $auto$opt_expr.cc:205:group_cell_inputs$17152 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17152 [1] $auto$opt_expr.cc:205:group_cell_inputs$17152 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17152 [0] $auto$opt_expr.cc:205:group_cell_inputs$17152 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [31] $auto$opt_expr.cc:205:group_cell_inputs$17181 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$17181 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17181 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$17181 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17181 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17181 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17181 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17152 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17181 [13] $auto$opt_expr.cc:205:group_cell_inputs$17181 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [22] $auto$opt_expr.cc:205:group_cell_inputs$17181 [6] $auto$opt_expr.cc:205:group_cell_inputs$17181 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17181 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [7] $auto$opt_expr.cc:205:group_cell_inputs$17181 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [4] $auto$opt_expr.cc:205:group_cell_inputs$17181 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [31] $auto$opt_expr.cc:205:group_cell_inputs$17181 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$17181 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [21] $auto$opt_expr.cc:205:group_cell_inputs$17181 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$17181 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1086 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17152 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5608:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17123 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [25] $auto$opt_expr.cc:205:group_cell_inputs$17123 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17123 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [15] $auto$opt_expr.cc:205:group_cell_inputs$17123 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17123 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17123 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17123 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17123 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17123 [30] $auto$opt_expr.cc:205:group_cell_inputs$17123 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17123 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17123 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17123 [27] $auto$opt_expr.cc:205:group_cell_inputs$17123 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17123 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17123 [2] $auto$opt_expr.cc:205:group_cell_inputs$17123 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17123 [1] $auto$opt_expr.cc:205:group_cell_inputs$17123 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17123 [0] $auto$opt_expr.cc:205:group_cell_inputs$17123 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [31] $auto$opt_expr.cc:205:group_cell_inputs$17152 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [25] $auto$opt_expr.cc:205:group_cell_inputs$17152 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17152 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [15] $auto$opt_expr.cc:205:group_cell_inputs$17152 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17152 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17152 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17152 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17123 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17152 [13] $auto$opt_expr.cc:205:group_cell_inputs$17152 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [22] $auto$opt_expr.cc:205:group_cell_inputs$17152 [6] $auto$opt_expr.cc:205:group_cell_inputs$17152 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17152 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [7] $auto$opt_expr.cc:205:group_cell_inputs$17152 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [4] $auto$opt_expr.cc:205:group_cell_inputs$17152 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [31] $auto$opt_expr.cc:205:group_cell_inputs$17152 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [25] $auto$opt_expr.cc:205:group_cell_inputs$17152 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [21] $auto$opt_expr.cc:205:group_cell_inputs$17152 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [15] $auto$opt_expr.cc:205:group_cell_inputs$17152 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1082 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17123 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5627:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17094 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [25] $auto$opt_expr.cc:205:group_cell_inputs$17094 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17094 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [15] $auto$opt_expr.cc:205:group_cell_inputs$17094 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17094 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17094 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17094 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17094 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17094 [30] $auto$opt_expr.cc:205:group_cell_inputs$17094 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17094 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17094 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17094 [27] $auto$opt_expr.cc:205:group_cell_inputs$17094 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17094 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17094 [2] $auto$opt_expr.cc:205:group_cell_inputs$17094 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17094 [1] $auto$opt_expr.cc:205:group_cell_inputs$17094 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17094 [0] $auto$opt_expr.cc:205:group_cell_inputs$17094 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [31] $auto$opt_expr.cc:205:group_cell_inputs$17123 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [25] $auto$opt_expr.cc:205:group_cell_inputs$17123 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17123 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [15] $auto$opt_expr.cc:205:group_cell_inputs$17123 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17123 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17123 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17123 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17094 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17123 [13] $auto$opt_expr.cc:205:group_cell_inputs$17123 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [22] $auto$opt_expr.cc:205:group_cell_inputs$17123 [6] $auto$opt_expr.cc:205:group_cell_inputs$17123 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17123 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [7] $auto$opt_expr.cc:205:group_cell_inputs$17123 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [4] $auto$opt_expr.cc:205:group_cell_inputs$17123 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [31] $auto$opt_expr.cc:205:group_cell_inputs$17123 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [25] $auto$opt_expr.cc:205:group_cell_inputs$17123 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [21] $auto$opt_expr.cc:205:group_cell_inputs$17123 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [15] $auto$opt_expr.cc:205:group_cell_inputs$17123 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1078 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17094 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5646:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$17065 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$17065 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$17065 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$17065 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$17065 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$17065 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$17065 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [31] $auto$opt_expr.cc:205:group_cell_inputs$17094 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [25] $auto$opt_expr.cc:205:group_cell_inputs$17094 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17094 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [15] $auto$opt_expr.cc:205:group_cell_inputs$17094 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17094 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17094 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17094 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17065 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17094 [13] $auto$opt_expr.cc:205:group_cell_inputs$17094 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [22] $auto$opt_expr.cc:205:group_cell_inputs$17094 [6] $auto$opt_expr.cc:205:group_cell_inputs$17094 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17094 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [7] $auto$opt_expr.cc:205:group_cell_inputs$17094 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [4] $auto$opt_expr.cc:205:group_cell_inputs$17094 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [31] $auto$opt_expr.cc:205:group_cell_inputs$17094 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [25] $auto$opt_expr.cc:205:group_cell_inputs$17094 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [21] $auto$opt_expr.cc:205:group_cell_inputs$17094 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [15] $auto$opt_expr.cc:205:group_cell_inputs$17094 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:309$994.$result[31:0]$1074 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$2501:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2643_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2644_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2657_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2658_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12153:
      Old ports: A=7'0010010, B=7'1000011, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [4] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [6:5] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [3:1] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] 4'0001 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10758:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [14] $auto$opt_expr.cc:205:group_cell_inputs$17055 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [1] $auto$opt_expr.cc:205:group_cell_inputs$17055 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17055 [14] $auto$opt_expr.cc:205:group_cell_inputs$17055 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17055 [13] $auto$opt_expr.cc:205:group_cell_inputs$17055 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2319
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17055 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2319 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2319 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2319 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2319 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2319 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17055 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7294:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [14] $auto$opt_expr.cc:205:group_cell_inputs$17048 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [1] $auto$opt_expr.cc:205:group_cell_inputs$17048 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17048 [14] $auto$opt_expr.cc:205:group_cell_inputs$17048 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17048 [13] $auto$opt_expr.cc:205:group_cell_inputs$17048 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17055 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [1] $auto$opt_expr.cc:205:group_cell_inputs$17055 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17048 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [15] $auto$opt_expr.cc:205:group_cell_inputs$17055 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [14] $auto$opt_expr.cc:205:group_cell_inputs$17055 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2051.$result[15:0]$2356 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17048 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7305:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [14] $auto$opt_expr.cc:205:group_cell_inputs$17041 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [1] $auto$opt_expr.cc:205:group_cell_inputs$17041 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17041 [14] $auto$opt_expr.cc:205:group_cell_inputs$17041 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17041 [13] $auto$opt_expr.cc:205:group_cell_inputs$17041 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17048 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [1] $auto$opt_expr.cc:205:group_cell_inputs$17048 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17041 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [15] $auto$opt_expr.cc:205:group_cell_inputs$17048 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [14] $auto$opt_expr.cc:205:group_cell_inputs$17048 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2311 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17041 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7316:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [14] $auto$opt_expr.cc:205:group_cell_inputs$17034 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [1] $auto$opt_expr.cc:205:group_cell_inputs$17034 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17034 [14] $auto$opt_expr.cc:205:group_cell_inputs$17034 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17034 [13] $auto$opt_expr.cc:205:group_cell_inputs$17034 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17041 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [1] $auto$opt_expr.cc:205:group_cell_inputs$17041 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17034 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [15] $auto$opt_expr.cc:205:group_cell_inputs$17041 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [14] $auto$opt_expr.cc:205:group_cell_inputs$17041 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2307 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17034 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7327:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [14] $auto$opt_expr.cc:205:group_cell_inputs$17027 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [1] $auto$opt_expr.cc:205:group_cell_inputs$17027 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17027 [14] $auto$opt_expr.cc:205:group_cell_inputs$17027 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17027 [13] $auto$opt_expr.cc:205:group_cell_inputs$17027 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17034 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [1] $auto$opt_expr.cc:205:group_cell_inputs$17034 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17027 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [15] $auto$opt_expr.cc:205:group_cell_inputs$17034 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [14] $auto$opt_expr.cc:205:group_cell_inputs$17034 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2303 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17027 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7338:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [14] $auto$opt_expr.cc:205:group_cell_inputs$17020 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [1] $auto$opt_expr.cc:205:group_cell_inputs$17020 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17020 [14] $auto$opt_expr.cc:205:group_cell_inputs$17020 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17020 [13] $auto$opt_expr.cc:205:group_cell_inputs$17020 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17027 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [1] $auto$opt_expr.cc:205:group_cell_inputs$17027 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17020 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [15] $auto$opt_expr.cc:205:group_cell_inputs$17027 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [14] $auto$opt_expr.cc:205:group_cell_inputs$17027 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2299 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17020 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7349:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [14] $auto$opt_expr.cc:205:group_cell_inputs$17013 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [1] $auto$opt_expr.cc:205:group_cell_inputs$17013 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17013 [14] $auto$opt_expr.cc:205:group_cell_inputs$17013 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17013 [13] $auto$opt_expr.cc:205:group_cell_inputs$17013 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17020 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [1] $auto$opt_expr.cc:205:group_cell_inputs$17020 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17013 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [15] $auto$opt_expr.cc:205:group_cell_inputs$17020 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [14] $auto$opt_expr.cc:205:group_cell_inputs$17020 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2295 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17013 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7360:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17006 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$17006 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17013 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [1] $auto$opt_expr.cc:205:group_cell_inputs$17013 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17006 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [15] $auto$opt_expr.cc:205:group_cell_inputs$17013 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [14] $auto$opt_expr.cc:205:group_cell_inputs$17013 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2050.$result[15:0]$2291 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7426:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7444:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7684:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9148:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17001 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2276 [1] $auto$opt_expr.cc:205:group_cell_inputs$17001 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17001 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17001 [3] $auto$opt_expr.cc:205:group_cell_inputs$17001 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2280
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2276 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17001 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2280 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2280 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2280 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2280 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17001 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9167:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16996 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2272 [1] $auto$opt_expr.cc:205:group_cell_inputs$16996 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16996 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16996 [3] $auto$opt_expr.cc:205:group_cell_inputs$16996 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2276 [4] $auto$opt_expr.cc:205:group_cell_inputs$17001 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2276 [1] $auto$opt_expr.cc:205:group_cell_inputs$17001 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2272 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16996 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17001 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2276 [4] $auto$opt_expr.cc:205:group_cell_inputs$17001 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2276 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16996 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9186:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16991 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2268 [1] $auto$opt_expr.cc:205:group_cell_inputs$16991 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16991 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16991 [3] $auto$opt_expr.cc:205:group_cell_inputs$16991 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2272 [4] $auto$opt_expr.cc:205:group_cell_inputs$16996 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2272 [1] $auto$opt_expr.cc:205:group_cell_inputs$16996 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2268 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16991 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16996 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2272 [4] $auto$opt_expr.cc:205:group_cell_inputs$16996 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2272 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16991 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9205:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16986 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2264 [1] $auto$opt_expr.cc:205:group_cell_inputs$16986 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16986 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16986 [3] $auto$opt_expr.cc:205:group_cell_inputs$16986 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2268 [4] $auto$opt_expr.cc:205:group_cell_inputs$16991 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2268 [1] $auto$opt_expr.cc:205:group_cell_inputs$16991 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2264 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16986 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16991 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2268 [4] $auto$opt_expr.cc:205:group_cell_inputs$16991 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2268 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16986 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9224:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16981 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2260 [1] $auto$opt_expr.cc:205:group_cell_inputs$16981 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16981 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16981 [3] $auto$opt_expr.cc:205:group_cell_inputs$16981 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2264 [4] $auto$opt_expr.cc:205:group_cell_inputs$16986 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2264 [1] $auto$opt_expr.cc:205:group_cell_inputs$16986 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2260 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16981 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16986 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2264 [4] $auto$opt_expr.cc:205:group_cell_inputs$16986 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2264 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16981 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9243:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16976 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2256 [1] $auto$opt_expr.cc:205:group_cell_inputs$16976 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16976 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16976 [3] $auto$opt_expr.cc:205:group_cell_inputs$16976 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2260 [4] $auto$opt_expr.cc:205:group_cell_inputs$16981 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2260 [1] $auto$opt_expr.cc:205:group_cell_inputs$16981 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2256 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16976 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16981 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2260 [4] $auto$opt_expr.cc:205:group_cell_inputs$16981 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2260 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16976 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9262:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16971 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2252 [1] $auto$opt_expr.cc:205:group_cell_inputs$16971 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16971 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16971 [3] $auto$opt_expr.cc:205:group_cell_inputs$16971 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2256 [4] $auto$opt_expr.cc:205:group_cell_inputs$16976 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2256 [1] $auto$opt_expr.cc:205:group_cell_inputs$16976 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2252 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16971 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16976 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2256 [4] $auto$opt_expr.cc:205:group_cell_inputs$16976 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2256 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16971 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9281:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16966 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2248 [1] $auto$opt_expr.cc:205:group_cell_inputs$16966 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16966 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16966 [3] $auto$opt_expr.cc:205:group_cell_inputs$16966 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2252 [4] $auto$opt_expr.cc:205:group_cell_inputs$16971 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2252 [1] $auto$opt_expr.cc:205:group_cell_inputs$16971 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2248 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16966 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16971 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2252 [4] $auto$opt_expr.cc:205:group_cell_inputs$16971 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2252 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16966 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9300:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16961 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2244 [1] $auto$opt_expr.cc:205:group_cell_inputs$16961 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16961 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16961 [3] $auto$opt_expr.cc:205:group_cell_inputs$16961 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2248 [4] $auto$opt_expr.cc:205:group_cell_inputs$16966 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2248 [1] $auto$opt_expr.cc:205:group_cell_inputs$16966 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2244 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16961 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16966 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2248 [4] $auto$opt_expr.cc:205:group_cell_inputs$16966 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2248 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16961 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9319:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16956 [1] $auto$opt_expr.cc:205:group_cell_inputs$16956 [2] $auto$opt_expr.cc:205:group_cell_inputs$16956 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16956 [1] $auto$wreduce.cc:454:run$16821 [1] $auto$opt_expr.cc:205:group_cell_inputs$16956 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2244 [4] $auto$opt_expr.cc:205:group_cell_inputs$16961 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2244 [1] $auto$opt_expr.cc:205:group_cell_inputs$16961 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16956 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$16821 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16961 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2244 [4] $auto$opt_expr.cc:205:group_cell_inputs$16961 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2048.$result[4:0]$2244 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16956 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9338:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$16956 [1] $auto$wreduce.cc:454:run$16821 [1] $auto$opt_expr.cc:205:group_cell_inputs$16956 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$16956 [1:0]
      New connections: $auto$wreduce.cc:454:run$16821 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3565:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$16838 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16838 [7]
      New connections: $auto$wreduce.cc:454:run$16838 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3644:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$16838 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$16838 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3914:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$16842 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$16842 [2] $auto$wreduce.cc:454:run$16842 [0] }
      New connections: { $auto$wreduce.cc:454:run$16842 [5:3] $auto$wreduce.cc:454:run$16842 [1] } = { $auto$wreduce.cc:454:run$16842 [2] $auto$wreduce.cc:454:run$16842 [0] $auto$wreduce.cc:454:run$16842 [0] $auto$wreduce.cc:454:run$16842 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3951:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4019:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7477:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7492:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7776:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3644:
      Old ports: A=$auto$wreduce.cc:454:run$16838 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$16838 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7534:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7546:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
Performed a total of 53 changes.

13.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

13.29.6. Executing OPT_DFF pass (perform DFF optimizations).

13.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

13.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

13.29.9. Rerunning OPT passes. (Maybe there is more to do..)

13.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

13.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.13. Executing OPT_DFF pass (perform DFF optimizations).

13.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

13.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.16. Rerunning OPT passes. (Maybe there is more to do..)

13.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

13.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.20. Executing OPT_DFF pass (perform DFF optimizations).

13.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.23. Finished OPT passes. (There is nothing left to do.)

13.30. Executing ICE40_WRAPCARRY pass (wrap carries).

13.31. Executing TECHMAP pass (map to technology primitives).

13.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

13.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2297 debug messages>

13.31.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:66238140670a84ed07c7d89f723c4d7c895acfde$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2124 debug messages>

13.31.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~940 debug messages>

13.32. Executing OPT pass (performing simple optimizations).

13.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~13527 debug messages>

13.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~11811 debug messages>
Removed a total of 3937 cells.

13.32.3. Executing OPT_DFF pass (perform DFF optimizations).

13.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3511 unused cells and 2669 unused wires.
<suppressed ~3512 debug messages>

13.32.5. Finished fast OPT passes.

13.33. Executing ICE40_OPT pass (performing simple optimizations).

13.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16851.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.max_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16862.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16862.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16867.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16870.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16873.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16876.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16879.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16882.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16888.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16894.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16897.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16897.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16897.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16900.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16900.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16900.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16903.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16906.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16909.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16912.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16915.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16921.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16927.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

13.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~99 debug messages>

13.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

13.33.4. Executing OPT_DFF pass (perform DFF optimizations).

13.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

13.33.6. Rerunning OPT passes. (Removed registers in this run.)

13.33.7. Running ICE40 specific optimizations.

13.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.33.10. Executing OPT_DFF pass (perform DFF optimizations).

13.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.33.12. Finished OPT passes. (There is nothing left to do.)

13.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.35. Executing TECHMAP pass (map to technology primitives).

13.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~570 debug messages>

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16867.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16870.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16873.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16876.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16879.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16882.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16888.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16894.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16897.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16897.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16900.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16900.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16903.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16906.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16909.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16912.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16915.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16921.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16927.slice[0].carry ($lut).

13.38. Executing ICE40_OPT pass (performing simple optimizations).

13.38.1. Running ICE40 specific optimizations.

13.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~730 debug messages>

13.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~1704 debug messages>
Removed a total of 568 cells.

13.38.4. Executing OPT_DFF pass (perform DFF optimizations).

13.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 3821 unused wires.
<suppressed ~1 debug messages>

13.38.6. Rerunning OPT passes. (Removed registers in this run.)

13.38.7. Running ICE40 specific optimizations.

13.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.38.10. Executing OPT_DFF pass (perform DFF optimizations).

13.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.38.12. Finished OPT passes. (There is nothing left to do.)

13.39. Executing TECHMAP pass (map to technology primitives).

13.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.40. Executing ABC pass (technology mapping using ABC).

13.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 5128 gates and 5818 wires to a netlist network with 688 inputs and 546 outputs.

13.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     882.
ABC: Participating nodes from both networks       =    1935.
ABC: Participating nodes from the first network   =     881. (  61.95 % of nodes)
ABC: Participating nodes from the second network  =    1054. (  74.12 % of nodes)
ABC: Node pairs (any polarity)                    =     881. (  61.95 % of names can be moved)
ABC: Node pairs (same polarity)                   =     747. (  52.53 % of names can be moved)
ABC: Total runtime =     0.15 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1421
ABC RESULTS:        internal signals:     4584
ABC RESULTS:           input signals:      688
ABC RESULTS:          output signals:      546
Removing temp directory.

13.41. Executing ICE40_WRAPCARRY pass (wrap carries).

13.42. Executing TECHMAP pass (map to technology primitives).

13.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 33 unused cells and 3061 unused wires.

13.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1512
  1-LUT               21
  2-LUT              286
  3-LUT              454
  4-LUT              751
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Eliminating LUTs.
Number of LUTs:     1512
  1-LUT               21
  2-LUT              286
  3-LUT              454
  4-LUT              751
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Combining LUTs.
Number of LUTs:     1472
  1-LUT               21
  2-LUT              239
  3-LUT              429
  4-LUT              783
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Eliminated 0 LUTs.
Combined 40 LUTs.
<suppressed ~8150 debug messages>

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$26e2df3ec51b730bb541c0780f84ea91c3db55ae\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$7eded9fa3dcffe3b841b215ad3a26a9f9f5645eb\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$4197417ae3fa94f1ebf1150c2bcae4d3a73a22e9\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$4183384cbf8cf1105604a447ce916f15d3ec7399\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$91a9f6cc306249ccc5119d72edc0dd01cb6655e1\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$3e7c23c98805abf60e9dd462e9ebc6c346112de8\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$017b0f6e22afa072091804f6ea7bec6bef05308a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$9fed01b8a0c5f6113b8ac08943943d10264f3bee\$lut for cells of type $lut.
Using template $paramod$9623e0f0380510818a89bf843cc0ec2e173b151d\$lut for cells of type $lut.
Using template $paramod$2b9a3c94c7c8039de86b0db266c956ec6484a95e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$b9948a73a231c58d0ab55a22f9f8db02fd7396db\$lut for cells of type $lut.
Using template $paramod$ea374ad986719a61a7103d474299dbe36cbbb5d0\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$371a74549981f9fb141ace095403592b4ec6037a\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$59de045429641615f9fe556a2af28d0739e5972e\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$da9ccc23e767dba3b48ae5654c03ccb120aa1504\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod$88403721e7a9195608031e594ab311129d9372ad\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111101 for cells of type $lut.
Using template $paramod$987693cbecb4a281b23724d472f575ceae2391bd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$c8f07aef973f71b76e0c6a31237492b2778f5a58\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$fc4dcb2c8a6641d8d73c2b3192e65cdd7b56124c\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$3bd90dfefd2a93c12855dbf6fa4153076794a6ca\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$15279e1cc689f4f1072a523f8f9f0b7ce0799bce\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$5b82e1bbcbeac7b2f233de5920996c493e0d5fab\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$733dfd4d209dc1a6e016c6f00703d3ad45999a76\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$93a62495103ad230ce6bb69d9d3b02a71377727e\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4335 debug messages>
Removed 0 unused cells and 3303 unused wires.

13.45. Executing AUTONAME pass.
Renamed 44594 objects in module demo (75 iterations).
<suppressed ~3008 debug messages>

13.46. Executing HIERARCHY pass (managing design hierarchy).

13.46.1. Analyzing design hierarchy..
Top module:  \demo

13.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

13.47. Printing statistics.

=== demo ===

   Number of wires:               1231
   Number of wire bits:           4297
   Number of public wires:        1231
   Number of public wire bits:    4297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2118
     SB_CARRY                       91
     SB_DFF                          2
     SB_DFFE                         4
     SB_DFFER                      447
     SB_DFFES                        7
     SB_DFFR                        81
     SB_DFFS                         5
     SB_GB                           1
     SB_IO                           3
     SB_LUT4                      1472
     SB_RAM40_4K                     4
     SB_RGBA_DRV                     1

13.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

14. Executing JSON backend.

End of script. Logfile hash: 5cb5d9732c, CPU: user 8.68s system 0.11s, MEM: 129.16 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 46x opt_expr (2 sec), 12% 26x opt_clean (1 sec), ...
