Command: vcs -full64 -top glbl -top Test_RISCV_PROCESSOR -f flist.f -sverilog +incdir+./src/design/common \
+incdir+./src/design/newcache -fgp -debug_access+all +vcs+fsdbon+mda -kdb -lca -l \
vcs.log
                         Chronologic VCS (TM)
      Version O-2018.09-SP1-1_Full64 -- Wed Mar  6 09:03:27 2019
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/glbl.v'
Parsing design file './src/design/common/Multiplexer.v'
Parsing design file './src/design/common/RISCV_PROCESSOR.v'

Warning-[IPDW] Identifier previously declared
./src/design/common/RISCV_PROCESSOR.v, 795
  Second declaration for identifier 'dtlb_ready' ignored
  Identifier 'dtlb_ready' previously declared as wire. 
  [./src/design/common/RISCV_PROCESSOR.v, 468]

Parsing design file './src/design/m_standard/Division.v'
Parsing design file './src/design/m_standard/Multiplication.v'
Parsing design file './src/design/m_standard/RV32M.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/m_standard/RV32M.v'.
Parsing design file './src/design/newcache/Dcache.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/newcache/Dcache.v'.
Parsing design file './src/design/newcache/cache.v'
Parsing included file './src/design/newcache/i_cache_inst.vh'.
Back to file './src/design/newcache/cache.v'.
Parsing design file './src/design/newcache/memory.v'
Parsing design file './src/design/newcache/myip_v1_0_M00_AXI.v'
Parsing design file './src/design/newcache/myip_v1_0_S00_AXI.v'
Parsing design file './src/design/newcache/state_mem.v'
Parsing design file './src/design/pipeline/BHT.v'
Parsing design file './src/design/pipeline/CONTROL_UNIT.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/pipeline/CONTROL_UNIT.v'.
Parsing design file './src/design/pipeline/CSR_FILE.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/pipeline/CSR_FILE.v'.
Parsing design file './src/design/pipeline/DECODE_UNIT.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/pipeline/DECODE_UNIT.v'.
Parsing design file './src/design/pipeline/EXSTAGE.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/pipeline/EXSTAGE.v'.

Warning-[IPDW] Identifier previously declared
./src/design/pipeline/EXSTAGE.v, 282
  Second declaration for identifier 'comp_out_w' ignored
  Identifier 'comp_out_w' previously declared as wire. 
  [./src/design/pipeline/EXSTAGE.v, 222]

Parsing design file './src/design/pipeline/IMM_EXT.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/pipeline/IMM_EXT.v'.
Parsing design file './src/design/pipeline/INS_TYPE_ROM.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/pipeline/INS_TYPE_ROM.v'.
Parsing design file './src/design/pipeline/PIPELINE.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/pipeline/PIPELINE.v'.
Parsing included file './src/design/common/PipelineConnections.vh'.
Back to file './src/design/pipeline/PIPELINE.v'.
Parsing design file './src/design/pipeline/Peripheral.v'
Parsing design file './src/design/pipeline/REG_ARRAY.v'
Parsing design file './src/design/pipeline/STATE_REG.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/pipeline/STATE_REG.v'.
Parsing design file './src/simulation/TEST_RISCV_PROCESSOR.v'
Parsing design file './src/design/tlb/TLB.v'
Parsing included file './src/design/common/PipelineParams.vh'.
Back to file './src/design/tlb/TLB.v'.
Parsing design file './src/design/newcache/myip_slave_lite.v'
Parsing design file './src/design/m_standard/mul_top.v'
Parsing design file './src/design/wrapper/PERIPHERAL_INTERFACE.v'
Parsing design file './axi_interconnect_0.v'
Parsing design file '/remote/vgrnd21/subashar/fpgaaccel/sim_v5p0/ip/xpm_mem_simple.sv'
Parsing design file './axi_interconnect_v1_7_vl_rfs.v'
Parsing design file './fifo_generator_v13_2_rfs.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/AND2B1L.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/FDRE.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/FDSE.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/LUT4.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/LUT6.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/LUT6_2.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/MUXCY.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/MUXF7.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/MUXF8.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/OR2L.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC16E.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/SRLC32E.v'
Parsing library directory file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/verilog/src/unisims/XORCY.v'
Parsing library file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv'
Parsing library file '/global/snps_apps/vivado_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv'
Top Level Modules:
       glbl
       Test_RISCV_PROCESSOR
TimeScale is 1 ps / 1 ps

Warning-[TFIPC] Too few instance port connections
./src/design/pipeline/EXSTAGE.v, 206
EXSTAGE, "CSR_FILE csr_file( .CLK (CLK),  .PC (PC_FB_EX),  .CSR_CNT (CSR_CNT),  .CSR_ADDRESS (A[11:0]),  .RS1_DATA (COMP1),  .ZIMM (ZIMM),  .OUTPUT_DATA (csr_out),  .PRIV_JUMP_ADD (priv_jump_add),  .PROC_IDLE (PROC_IDLE),  .PRIV_JUMP (priv_jump),  .MEIP (MEIP),  .MTIP (MTIP),  .MSIP (MSIP),  .RST (RST),  .ILL_INS (ILEGAL),  .INS_ADDR_MISSALIG (((cbranch ? comp_out_w : (jump_reg | jumpr_reg)) ? (&jump_addr_for_non_priv_branch[1:0]) : 0)),  .INS_ACC_FAULT (ACCESS_FAULT_INS),  .INS_PAGE_FAULT (PAGE_FAULT_INS),  .LD_ACC_FAULT ((ACCESS_FAULT_DAT & (FAULT_TYPE == 1))),  .LD_PAGE_FAULT ((PAGE_FAULT_DAT & (FAULT_TYPE == 1))),  .LD_ADDR_MISSALIG (load_mis_al),  .STORE_ADDR_MISSALIG (store_mis_al),  .STORE_PAGE_FAULT ((PAGE_FAULT_DAT & (FAULT_TYPE == 2))),  .STORE_ACC_FAUL ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/pipeline/PIPELINE.v, 155
PIPELINE, "DECODE_UNIT decode_unit( .CLK (CLK),  .TYPE_MEM3_WB (type_mem3_wb),  .DATA_CACHE_READY (CACHE_READY_DATA),  .INS_CACHE_READY (CACHE_READY),  .INSTRUCTION (ins_if_id),  .WB_DATA (wb_data_final),  .WB_DES (rd_mem3_wb),  .FEED_BACK_MUX1_SEL (feed_back_muxa_sel),  .FEED_BACK_MUX2_SEL (feed_back_muxb_sel),  .ALU_CNT (alu_cnt),  .D_CACHE_CONTROL (data_cache_control_w),  .FUN3 (fun3),  .CSR_CNT (csr_cnt),  .ZIMM (zimm),  .JUMP (jump_w),  .JUMPR (jumpr_w),  .CBRANCH (cbranch_w),  .OP_TYPE (op_type),  .RS1_OUT (rs1_out),  .RS2_OUT (rs2_out),  .A_BUS_SEL (a_bus_sel),  .B_BUS_SEL (b_bus_sel),  .IMM_OUT (imm_out),  .STALL_ENABLE (stall_enable),  .RD_OUT (rd_out),  .FLUSH (flush_e),  .STALL_ENABLE_FB (stall_enable_id_fb),  .RS1_TYPE (rs1_type),  .RS2_TYPE (rs2_type) ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/newcache/i_cache_inst.vh, 39
Icache, "STATE_MEMORY #(.depth(cache_depth), .address_width(line_width)) state_memory_inst( .CLK (CLK),  .RST (RST),  .FLUSH ((flush_d3 & ADDR_VALID)),  .WREN (state_wren),  .WADDR (cache_porta_raddr),  .RADDR (state_raddr),  .STATE (state),  .DATA (1'b1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/tlb/TLB.v, 298
TLB, "STATE_MEMORY #(.depth(TLB_DEPTH), .address_width(TLB_ADDR_WIDTH)) valid_mem( .CLK (CLK),  .RST (RST),  .FLUSH (tlb_flush_reg),  .WREN (valid_wren),  .WADDR (valid_waddr),  .RADDR (valid_raddr),  .STATE (valid_out),  .DATA (1'b1));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/newcache/Dcache.v, 186
Dcache, "STATE_MEMORY #(.depth(cache_depth), .address_width(line_width)) dirty_memory_inst( .CLK (CLK),  .RST (RST),  .FLUSH (0),  .WREN (dirty_wren),  .WADDR (dirty_waddr),  .RADDR (dirty_raddr),  .STATE (dirty),  .DATA (dirty_din));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/common/RISCV_PROCESSOR.v, 452
RISCV_PROCESSOR, "PIPELINE pipeline( .CLK (CLK),  .RST ((~RSTN)),  .CACHE_READY (((((cache_ready_ins & (!exstage_stalled)) & (!stop_ins_cache)) & itlb_ready) & tlb_ready_d3)),  .PIPELINE_STALL (proc_ready_ins),  .BRANCH_TAKEN (branch_taken),  .BYTE_ENB_TO_CACHE (byte_enb_proc),  .BRANCH_ADDRESS (branch_address),  .PC_IF_ID (pc_to_proc_ins),  .INS_IF_ID (data_to_proc_ins),  .CONTROL_DATA_CACHE (control_from_proc_dat),  .ADDR_TO_DATA_CACHE (addr_from_proc_dat),  .DATA_TO_DATA_CACHE (data_from_proc_dat),  .DATA_TO_PROC ((p_flag ? data_from_peri : data_to_proc_dat)),  .CACHE_READY_DATA (((cache_ready_dat & (!stop_dat_cache)) & dtlb_ready)),  .EX_PC (ex_pc),  .BRANCH (branch),  .FLUSH (flush_w),  .RETURN_ADDR (return_addr),  .RETURN (return_w),  .PREDICTED (predicted),  .EXST ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/common/RISCV_PROCESSOR.v, 631
RISCV_PROCESSOR, "myip_v1_0_M00_AXI #(.C_M_TARGET_SLAVE_BASE_ADDR(C_M00_AXI_TARGET_SLAVE_BASE_ADDR), .C_M_AXI_BURST_LEN(C_M00_AXI_BURST_LEN), .C_M_AXI_ID_WIDTH(C_M00_AXI_ID_WIDTH), .C_M_AXI_ADDR_WIDTH(C_M00_AXI_ADDR_WIDTH), .C_M_AXI_DATA_WIDTH(C_M00_AXI_DATA_WIDTH), .C_M_AXI_AWUSER_WIDTH(C_M00_AXI_AWUSER_WIDTH), .C_M_AXI_ARUSER_WIDTH(C_M00_AXI_ARUSER_WIDTH), .C_M_AXI_WUSER_WIDTH(C_M00_AXI_WUSER_WIDTH), .C_M_AXI_RUSER_WIDTH(C_M00_AXI_RUSER_WIDTH), .C_M_AXI_BUSER_WIDTH(C_M00_AXI_BUSER_WIDTH), .cache_width(cache_width)) myip_v1_0_M00_AXI_inst( .RSTN (RSTN),  .INIT_AXI_TXN (m00_axi_init_axi_txn),  .TXN_DONE (m00_axi_txn_done),  .ERROR (m00_axi_error),  .M_AXI_ACLK (m00_axi_aclk),  .M_AXI_ARESETN (m00_axi_aresetn),  .M_AXI_AWID (m00_axi_awid),  .M_AXI_AWADDR (m00_axi_awaddr), ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/common/RISCV_PROCESSOR.v, 771
RISCV_PROCESSOR, "Icache #(.data_width(data_width), .address_width(address_width), .block_size(block_size), .cache_depth(cache_depth)) cache( .CLK (CLK),  .RST ((~RSTN)),  .FLUSH (fence),  .ADDR (PHY_ADDR),  .ADDR_vir (pc),  .ADDR_VALID ((((itlb_ready & proc_ready_ins) & (!exstage_stalled)) & (!stop_ins_cache))),  .DATA (data_to_proc_ins),  .CACHE_READY (cache_ready_ins),  .ADDR_TO_L2_VALID (addr_to_l2_valid),  .ADDR_TO_L2 (addr_to_l2),  .DATA_FROM_L2 (data_from_l2),  .DATA_FROM_L2_VALID (data_from_l2_valid),  .ADDR_OUT (pc_to_proc_ins),  .ACCESS_FAULT (access_fault_ins),  .PAGE_FAULT (page_fault_ins),  .PAGE_FAULT_OUT (page_fault_to_proc_ins),  .ACCESS_FAULT_OUT (access_fault_to_proc_ins),  .DCACHE_flusing (DCACHE_flusing));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/common/RISCV_PROCESSOR.v, 804
RISCV_PROCESSOR, "TLB #(.virt_addr_init(32'b0), .init_op(0)) dtlb( .CLK (CLK),  .RST ((~RSTN)),  .TLB_FLUSH (sfence_wire),  .VIRT_ADDR ((off_translation_for_tlb_request ? addr_to_dcache_from_itlb : addr_from_proc_dat)),  .VIRT_ADDR_VALID (1),  .PHY_ADDR_VALID (dtlb_ready),  .PHY_ADDR (addr_to_dat_cache_from_tlb),  .ADDR_TO_AXIM_VALID (ADDR_TO_AXIM_VALID_DAT),  .ADDR_TO_AXIM (ADDR_TO_AXIM_DAT),  .DATA_FROM_AXIM_VALID (DATA_FROM_AXIM_VALID_DAT),  .DATA_FROM_AXIM (DATA_FROM_AXIM_DAT),  .CACHE_READY (cache_ready_dat),  .OP_TYPE (final_dcache_control),  .FAULT_TYPE (fault_type),  .PAGE_FAULT (page_fault_dat),  .ACCESS_FAULT (access_fault_dat),  .MPRV (MPRV),  .SATP (SATP),  .CURR_PREV (CURR_PREV),  .MPP (MPP),  .DCACHE_flusing (DCACHE_flusing),  .OFF_TRANSLATION_FROM_TLB (off ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/common/RISCV_PROCESSOR.v, 835
RISCV_PROCESSOR, "TLB #(.virt_addr_init(32'b0), .init_op(3)) itlb( .CLK (CLK),  .RST ((~RSTN)),  .TLB_FLUSH (sfence_wire),  .VIRT_ADDR (prd_addr),  .VIRT_ADDR_VALID (((proc_ready_ins & (!exstage_stalled)) & (!stop_ins_cache))),  .CURR_ADDR (pc),  .PHY_ADDR_VALID (itlb_ready),  .PHY_ADDR (PHY_ADDR),  .ADDR_TO_AXIM_VALID (ADDR_TO_AXIM_VALID),  .ADDR_TO_AXIM (ADDR_TO_AXIM),  .DATA_FROM_AXIM_VALID (DATA_FROM_AXIM_VALID),  .DATA_FROM_AXIM (DATA_FROM_AXIM),  .CACHE_READY (cache_ready_ins),  .OP_TYPE (2'b11),  .PAGE_FAULT (page_fault_ins),  .ACCESS_FAULT (access_fault_ins),  .MPRV (MPRV),  .SATP (SATP),  .CURR_PREV (CURR_PREV),  .MPP (MPP),  .DCACHE_flusing (DCACHE_flusing),  .OFF_TRANSLATION_FROM_TLB (1'b0));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/design/common/RISCV_PROCESSOR.v, 976
RISCV_PROCESSOR, "myip_v1_0_M00_AXI #(.C_M_TARGET_SLAVE_BASE_ADDR(0), .C_M_AXI_BURST_LEN(2), .C_M_AXI_ID_WIDTH(0), .C_M_AXI_ADDR_WIDTH(32), .C_M_AXI_DATA_WIDTH(32), .C_M_AXI_AWUSER_WIDTH(C_M00_AXI_AWUSER_WIDTH), .C_M_AXI_ARUSER_WIDTH(C_M00_AXI_ARUSER_WIDTH), .C_M_AXI_WUSER_WIDTH(C_M00_AXI_WUSER_WIDTH), .C_M_AXI_RUSER_WIDTH(C_M00_AXI_RUSER_WIDTH), .C_M_AXI_BUSER_WIDTH(C_M00_AXI_BUSER_WIDTH), .cache_width(64)) DLTB_AXI_MASTER( .RSTN (RSTN),  .INIT_AXI_TXN (dtlb_axi_init_axi_txn),  .TXN_DONE (dtlb_axi_txn_done),  .ERROR (dtlb_axi_error),  .M_AXI_ACLK (dtlb_axi_aclk),  .M_AXI_ARESETN (dtlb_axi_aresetn),  .M_AXI_AWID (dtlb_axi_awid),  .M_AXI_AWADDR (dtlb_axi_awaddr),  .M_AXI_AWLEN (dtlb_axi_awlen),  .M_AXI_AWSIZE (dtlb_axi_awsize),  .M_AXI_AWBURST (dtlb_axi_awburst),  .M_AXI_ ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
./src/simulation/TEST_RISCV_PROCESSOR.v, 545
Test_RISCV_PROCESSOR, "RISCV_PROCESSOR #() uut( .CLK (CLK),  .RSTN (RSTN),  .peripheral_interface_aclk (CLK),  .m00_axi_aclk (m00_axi_aclk),  .m00_axi_aresetn (m00_axi_aresetn),  .m00_axi_awid (m00_axi_awid),  .m00_axi_awaddr (m00_axi_awaddr),  .m00_axi_awlen (m00_axi_awlen),  .m00_axi_awsize (m00_axi_awsize),  .m00_axi_awburst (m00_axi_awburst),  .m00_axi_awlock (m00_axi_awlock),  .m00_axi_awcache (m00_axi_awcache),  .m00_axi_awprot (m00_axi_awprot),  .m00_axi_awqos (m00_axi_awqos),  .m00_axi_awuser (m00_axi_awuser),  .m00_axi_awvalid (m00_axi_awvalid),  .m00_axi_awready (m00_axi_awready),  .m00_axi_wdata (m00_axi_wdata),  .m00_axi_wstrb (m00_axi_wstrb),  .m00_axi_wlast (m00_axi_wlast),  .m00_axi_wuser (m00_axi_wuser),  .m00_axi_wvalid (m00_axi_wvalid),  .m00_axi_wready (m00 ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 452
"PIPELINE pipeline( .CLK (CLK),  .RST ((~RSTN)),  .CACHE_READY (((((cache_ready_ins & (!exstage_stalled)) & (!stop_ins_cache)) & itlb_ready) & tlb_ready_d3)),  .PIPELINE_STALL (proc_ready_ins),  .BRANCH_TAKEN (branch_taken),  .BYTE_ENB_TO_CACHE (byte_enb_proc),  .BRANCH_ADDRESS (branch_address),  .PC_IF_ID (pc_to_proc_ins),  .INS_IF_ID (data_to_proc_ins),  .CONTROL_DATA_CACHE (control_from_proc_dat),  .ADDR_TO_DATA_CACHE (addr_from_proc_dat),  .DATA_TO_DATA_CACHE (data_from_proc_dat),  .DATA_TO_PROC ((p_flag ? data_from_peri : data_to_proc_dat)),  .CACHE_READY_DATA (((cache_ready_dat & (!stop_dat_cache)) & dtlb_ready)),  .EX_PC (ex_pc),  .BRANCH (branch),  .FLUSH (flush_w),  .RETURN_ADDR (return_addr),  .RETURN (return_w),  .PREDICTED (predicted),  .EXST ... "
  The following 32-bit expression is connected to 64-bit port "INS_IF_ID" of 
  module "PIPELINE", instance "pipeline".
  Expression: data_to_proc_ins
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 452
"PIPELINE pipeline( .CLK (CLK),  .RST ((~RSTN)),  .CACHE_READY (((((cache_ready_ins & (!exstage_stalled)) & (!stop_ins_cache)) & itlb_ready) & tlb_ready_d3)),  .PIPELINE_STALL (proc_ready_ins),  .BRANCH_TAKEN (branch_taken),  .BYTE_ENB_TO_CACHE (byte_enb_proc),  .BRANCH_ADDRESS (branch_address),  .PC_IF_ID (pc_to_proc_ins),  .INS_IF_ID (data_to_proc_ins),  .CONTROL_DATA_CACHE (control_from_proc_dat),  .ADDR_TO_DATA_CACHE (addr_from_proc_dat),  .DATA_TO_DATA_CACHE (data_from_proc_dat),  .DATA_TO_PROC ((p_flag ? data_from_peri : data_to_proc_dat)),  .CACHE_READY_DATA (((cache_ready_dat & (!stop_dat_cache)) & dtlb_ready)),  .EX_PC (ex_pc),  .BRANCH (branch),  .FLUSH (flush_w),  .RETURN_ADDR (return_addr),  .RETURN (return_w),  .PREDICTED (predicted),  .EXST ... "
  The following 32-bit expression is connected to 64-bit port "INS_ID_EX" of 
  module "PIPELINE", instance "pipeline".
  Expression: ins_id_ex
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 516
"Peripheral peripheral( .CLK (CLK),  .RSTN (RSTN),  .START (peri_start),  .ADDRESS (addr_to_peri),  .WRITE (control_to_peri),  .DATA_IN (data_to_peri),  .DATA_OUT (data_from_peri),  .DONE (peri_complete),  .WSTRB (wstrb_to_peri),  .RD_ADDR_TO_PERI (RD_ADDR_TO_PERI),  .RD_ADDR_TO_PERI_VALID (RD_ADDR_TO_PERI_VALID),  .RD_ADDR_TO_PERI_READY (RD_ADDR_TO_PERI_READY),  .WR_ADDR_TO_PERI (WR_ADDR_TO_PERI),  .WR_TO_PERI_VALID (WR_TO_PERI_VALID),  .WR_TO_PERI_READY (WR_TO_PERI_READY),  .DATA_TO_PERI (DATA_TO_PERI),  .DATA_FROM_PERI (DATA_FROM_PERI),  .DATA_FROM_PERI_READY (DATA_FROM_PERI_READY),  .DATA_FROM_PERI_VALID (DATA_FROM_PERI_VALID),  .TRANSACTION_COMPLETE_PERI (TRANSACTION_COMPLETE_PERI),  .CACHE_READY_DAT ((cache_ready_dat & dtlb_ready)),  .WSTRB_OUT (WS ... "
  The following 64-bit expression is connected to 32-bit port 
  "RD_ADDR_TO_PERI" of module "Peripheral", instance "peripheral".
  Expression: RD_ADDR_TO_PERI
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 516
"Peripheral peripheral( .CLK (CLK),  .RSTN (RSTN),  .START (peri_start),  .ADDRESS (addr_to_peri),  .WRITE (control_to_peri),  .DATA_IN (data_to_peri),  .DATA_OUT (data_from_peri),  .DONE (peri_complete),  .WSTRB (wstrb_to_peri),  .RD_ADDR_TO_PERI (RD_ADDR_TO_PERI),  .RD_ADDR_TO_PERI_VALID (RD_ADDR_TO_PERI_VALID),  .RD_ADDR_TO_PERI_READY (RD_ADDR_TO_PERI_READY),  .WR_ADDR_TO_PERI (WR_ADDR_TO_PERI),  .WR_TO_PERI_VALID (WR_TO_PERI_VALID),  .WR_TO_PERI_READY (WR_TO_PERI_READY),  .DATA_TO_PERI (DATA_TO_PERI),  .DATA_FROM_PERI (DATA_FROM_PERI),  .DATA_FROM_PERI_READY (DATA_FROM_PERI_READY),  .DATA_FROM_PERI_VALID (DATA_FROM_PERI_VALID),  .TRANSACTION_COMPLETE_PERI (TRANSACTION_COMPLETE_PERI),  .CACHE_READY_DAT ((cache_ready_dat & dtlb_ready)),  .WSTRB_OUT (WS ... "
  The following 64-bit expression is connected to 32-bit port 
  "WR_ADDR_TO_PERI" of module "Peripheral", instance "peripheral".
  Expression: WR_ADDR_TO_PERI
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 631
"myip_v1_0_M00_AXI #(C_M00_AXI_TARGET_SLAVE_BASE_ADDR, C_M00_AXI_BURST_LEN, C_M00_AXI_ID_WIDTH, C_M00_AXI_ADDR_WIDTH, C_M00_AXI_DATA_WIDTH, C_M00_AXI_AWUSER_WIDTH, C_M00_AXI_ARUSER_WIDTH, C_M00_AXI_WUSER_WIDTH, C_M00_AXI_RUSER_WIDTH, C_M00_AXI_BUSER_WIDTH, cache_width, , , ) myip_v1_0_M00_AXI_inst( .RSTN (RSTN),  .INIT_AXI_TXN (m00_axi_init_axi_txn),  .TXN_DONE (m00_axi_txn_done),  .ERROR (m00_axi_error),  .M_AXI_ACLK (m00_axi_aclk),  .M_AXI_ARESETN (m00_axi_aresetn),  .M_AXI_AWID (m00_axi_awid),  .M_AXI_AWADDR (m00_axi_awaddr),  .M_AXI_AWLEN (m00_axi_awlen),  .M_AXI_AWSIZE (m00_axi_awsize),  .M_AXI_AWBURST (m00_axi_awburst),  .M_AXI_AWLOCK (m00_axi_awlock),  .M_AXI_AWCACHE (m00_axi_awcache),  .M_AXI_AWPROT (m00_axi_awprot),  .M_AXI_AWQOS (m00_axi_awqos) ... "
  The following 64-bit expression is connected to 32-bit port "addr_to_l2" of 
  module "myip_v1_0_M00_AXI", instance "myip_v1_0_M00_AXI_inst".
  Expression: {addr_to_l2, {offset_width {1'b0}}}
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 699
"myip_v1_0_M00_AXI #(C_M00_AXI_TARGET_SLAVE_BASE_ADDR, (block_size_dat * 2), C_M00_AXI_ID_WIDTH, C_M00_AXI_ADDR_WIDTH, C_M00_AXI_DATA_WIDTH, C_M00_AXI_AWUSER_WIDTH, C_M00_AXI_ARUSER_WIDTH, C_M00_AXI_WUSER_WIDTH, C_M00_AXI_RUSER_WIDTH, C_M00_AXI_BUSER_WIDTH, (block_size_dat * 64), , , ) myip_v1_0_M01_AXI_inst( .RSTN (RSTN),  .INIT_AXI_TXN (m01_axi_init_axi_txn),  .TXN_DONE (m01_axi_txn_done),  .ERROR (m01_axi_error),  .M_AXI_ACLK (m01_axi_aclk),  .M_AXI_ARESETN (m01_axi_aresetn),  .M_AXI_AWID (m01_axi_awid),  .M_AXI_AWADDR (m01_axi_awaddr),  .M_AXI_AWLEN (m01_axi_awlen),  .M_AXI_AWSIZE (m01_axi_awsize),  .M_AXI_AWBURST (m01_axi_awburst),  .M_AXI_AWLOCK (m01_axi_awlock),  .M_AXI_AWCACHE (m01_axi_awcache),  .M_AXI_AWPROT (m01_axi_awprot),  .M_AXI_AWQOS (m01 ... "
  The following 63-bit expression is connected to 32-bit port "addr_to_l2" of 
  module "myip_v1_0_M00_AXI", instance "myip_v1_0_M01_AXI_inst".
  Expression: {addr_to_l2_dat, {offset_width_dat {1'b0}}}
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 699
"myip_v1_0_M00_AXI #(C_M00_AXI_TARGET_SLAVE_BASE_ADDR, (block_size_dat * 2), C_M00_AXI_ID_WIDTH, C_M00_AXI_ADDR_WIDTH, C_M00_AXI_DATA_WIDTH, C_M00_AXI_AWUSER_WIDTH, C_M00_AXI_ARUSER_WIDTH, C_M00_AXI_WUSER_WIDTH, C_M00_AXI_RUSER_WIDTH, C_M00_AXI_BUSER_WIDTH, (block_size_dat * 64), , , ) myip_v1_0_M01_AXI_inst( .RSTN (RSTN),  .INIT_AXI_TXN (m01_axi_init_axi_txn),  .TXN_DONE (m01_axi_txn_done),  .ERROR (m01_axi_error),  .M_AXI_ACLK (m01_axi_aclk),  .M_AXI_ARESETN (m01_axi_aresetn),  .M_AXI_AWID (m01_axi_awid),  .M_AXI_AWADDR (m01_axi_awaddr),  .M_AXI_AWLEN (m01_axi_awlen),  .M_AXI_AWSIZE (m01_axi_awsize),  .M_AXI_AWBURST (m01_axi_awburst),  .M_AXI_AWLOCK (m01_axi_awlock),  .M_AXI_AWCACHE (m01_axi_awcache),  .M_AXI_AWPROT (m01_axi_awprot),  .M_AXI_AWQOS (m01 ... "
  The following 63-bit expression is connected to 32-bit port "waddr_to_l2" of
  module "myip_v1_0_M00_AXI", instance "myip_v1_0_M01_AXI_inst".
  Expression: {waddr_to_l2, {offset_width_dat {1'b0}}}
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 804
"TLB #(, , , , , , , , , , , 32'b0, 0, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ) dtlb( .CLK (CLK),  .RST ((~RSTN)),  .TLB_FLUSH (sfence_wire),  .VIRT_ADDR ((off_translation_for_tlb_request ? addr_to_dcache_from_itlb : addr_from_proc_dat)),  .VIRT_ADDR_VALID (1),  .PHY_ADDR_VALID (dtlb_ready),  .PHY_ADDR (addr_to_dat_cache_from_tlb ... "
  The following 32-bit expression is connected to 1-bit port "VIRT_ADDR_VALID"
  of module "TLB", instance "dtlb".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 835
"TLB #(, , , , , , , , , , , 32'b0, 3, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ) itlb( .CLK (CLK),  .RST ((~RSTN)),  .TLB_FLUSH (sfence_wire),  .VIRT_ADDR (prd_addr),  .VIRT_ADDR_VALID (((proc_ready_ins & (!exstage_stalled)) & (!stop_ins_cache))),  .CURR_ADDR (pc),  .PHY_ADDR_VALID (itlb_ready),  .PHY_ADDR (PHY_ADDR),  .ADDR_TO_AX ... "
  The following 64-bit expression is connected to 56-bit port "PHY_ADDR" of 
  module "TLB", instance "itlb".
  Expression: PHY_ADDR
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 869
"Dcache #(64, 56, block_size_dat, cache_depth, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ) dcache( .CLK (CLK),  .RST ((~RSTN)),  .FLUSH (fence),  .ADDR (addr_to_dat_cache_from_tlb),  .ADDR_VALID (dtlb_ready),  .DATA (data_to_proc_dat),  .CACHE_READY (cache_ready_dat),  .ADDR_TO_L2_VALID (addr_to_l2_valid_dat),  .ADDR_TO_L2 (addr_to_l2_d ... "
  The following 59-bit expression is connected to 52-bit port "ADDR_TO_L2" of 
  module "Dcache", instance "dcache".
  Expression: addr_to_l2_dat
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 869
"Dcache #(64, 56, block_size_dat, cache_depth, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ) dcache( .CLK (CLK),  .RST ((~RSTN)),  .FLUSH (fence),  .ADDR (addr_to_dat_cache_from_tlb),  .ADDR_VALID (dtlb_ready),  .DATA (data_to_proc_dat),  .CACHE_READY (cache_ready_dat),  .ADDR_TO_L2_VALID (addr_to_l2_valid_dat),  .ADDR_TO_L2 (addr_to_l2_d ... "
  The following 59-bit expression is connected to 52-bit port "WADDR_TO_L2" of
  module "Dcache", instance "dcache".
  Expression: waddr_to_l2
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 976
"myip_v1_0_M00_AXI #(0, 2, 0, 32, 32, C_M00_AXI_AWUSER_WIDTH, C_M00_AXI_ARUSER_WIDTH, C_M00_AXI_WUSER_WIDTH, C_M00_AXI_RUSER_WIDTH, C_M00_AXI_BUSER_WIDTH, 64, , , ) DLTB_AXI_MASTER( .RSTN (RSTN),  .INIT_AXI_TXN (dtlb_axi_init_axi_txn),  .TXN_DONE (dtlb_axi_txn_done),  .ERROR (dtlb_axi_error),  .M_AXI_ACLK (dtlb_axi_aclk),  .M_AXI_ARESETN (dtlb_axi_aresetn),  .M_AXI_AWID (dtlb_axi_awid),  .M_AXI_AWADDR (dtlb_axi_awaddr),  .M_AXI_AWLEN (dtlb_axi_awlen),  .M_AXI_AWSIZE (dtlb_axi_awsize),  .M_AXI_AWBURST (dtlb_axi_awburst),  .M_AXI_AWLOCK (dtlb_axi_awlock),  .M_AXI_AWCACHE (dtlb_axi_awcache),  .M_AXI_AWPROT (dtlb_axi_awprot),  .M_AXI_AWQOS (dtlb_axi_awqos),  .M_AXI_AWUSER (dtlb_axi_awuser),  .M_AXI_AWVALID (dtlb_axi_awvalid),  .M_AXI_AWREADY (dtlb_axi_awread ... "
  The following 1-bit expression is connected to 2-bit port "M_AXI_AWID" of 
  module "myip_v1_0_M00_AXI", instance "DLTB_AXI_MASTER".
  Expression: dtlb_axi_awid
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 976
"myip_v1_0_M00_AXI #(0, 2, 0, 32, 32, C_M00_AXI_AWUSER_WIDTH, C_M00_AXI_ARUSER_WIDTH, C_M00_AXI_WUSER_WIDTH, C_M00_AXI_RUSER_WIDTH, C_M00_AXI_BUSER_WIDTH, 64, , , ) DLTB_AXI_MASTER( .RSTN (RSTN),  .INIT_AXI_TXN (dtlb_axi_init_axi_txn),  .TXN_DONE (dtlb_axi_txn_done),  .ERROR (dtlb_axi_error),  .M_AXI_ACLK (dtlb_axi_aclk),  .M_AXI_ARESETN (dtlb_axi_aresetn),  .M_AXI_AWID (dtlb_axi_awid),  .M_AXI_AWADDR (dtlb_axi_awaddr),  .M_AXI_AWLEN (dtlb_axi_awlen),  .M_AXI_AWSIZE (dtlb_axi_awsize),  .M_AXI_AWBURST (dtlb_axi_awburst),  .M_AXI_AWLOCK (dtlb_axi_awlock),  .M_AXI_AWCACHE (dtlb_axi_awcache),  .M_AXI_AWPROT (dtlb_axi_awprot),  .M_AXI_AWQOS (dtlb_axi_awqos),  .M_AXI_AWUSER (dtlb_axi_awuser),  .M_AXI_AWVALID (dtlb_axi_awvalid),  .M_AXI_AWREADY (dtlb_axi_awread ... "
  The following 1-bit expression is connected to 2-bit port "M_AXI_BID" of 
  module "myip_v1_0_M00_AXI", instance "DLTB_AXI_MASTER".
  Expression: dtlb_axi_bid
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 976
"myip_v1_0_M00_AXI #(0, 2, 0, 32, 32, C_M00_AXI_AWUSER_WIDTH, C_M00_AXI_ARUSER_WIDTH, C_M00_AXI_WUSER_WIDTH, C_M00_AXI_RUSER_WIDTH, C_M00_AXI_BUSER_WIDTH, 64, , , ) DLTB_AXI_MASTER( .RSTN (RSTN),  .INIT_AXI_TXN (dtlb_axi_init_axi_txn),  .TXN_DONE (dtlb_axi_txn_done),  .ERROR (dtlb_axi_error),  .M_AXI_ACLK (dtlb_axi_aclk),  .M_AXI_ARESETN (dtlb_axi_aresetn),  .M_AXI_AWID (dtlb_axi_awid),  .M_AXI_AWADDR (dtlb_axi_awaddr),  .M_AXI_AWLEN (dtlb_axi_awlen),  .M_AXI_AWSIZE (dtlb_axi_awsize),  .M_AXI_AWBURST (dtlb_axi_awburst),  .M_AXI_AWLOCK (dtlb_axi_awlock),  .M_AXI_AWCACHE (dtlb_axi_awcache),  .M_AXI_AWPROT (dtlb_axi_awprot),  .M_AXI_AWQOS (dtlb_axi_awqos),  .M_AXI_AWUSER (dtlb_axi_awuser),  .M_AXI_AWVALID (dtlb_axi_awvalid),  .M_AXI_AWREADY (dtlb_axi_awread ... "
  The following 1-bit expression is connected to 2-bit port "M_AXI_ARID" of 
  module "myip_v1_0_M00_AXI", instance "DLTB_AXI_MASTER".
  Expression: dtlb_axi_arid
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 976
"myip_v1_0_M00_AXI #(0, 2, 0, 32, 32, C_M00_AXI_AWUSER_WIDTH, C_M00_AXI_ARUSER_WIDTH, C_M00_AXI_WUSER_WIDTH, C_M00_AXI_RUSER_WIDTH, C_M00_AXI_BUSER_WIDTH, 64, , , ) DLTB_AXI_MASTER( .RSTN (RSTN),  .INIT_AXI_TXN (dtlb_axi_init_axi_txn),  .TXN_DONE (dtlb_axi_txn_done),  .ERROR (dtlb_axi_error),  .M_AXI_ACLK (dtlb_axi_aclk),  .M_AXI_ARESETN (dtlb_axi_aresetn),  .M_AXI_AWID (dtlb_axi_awid),  .M_AXI_AWADDR (dtlb_axi_awaddr),  .M_AXI_AWLEN (dtlb_axi_awlen),  .M_AXI_AWSIZE (dtlb_axi_awsize),  .M_AXI_AWBURST (dtlb_axi_awburst),  .M_AXI_AWLOCK (dtlb_axi_awlock),  .M_AXI_AWCACHE (dtlb_axi_awcache),  .M_AXI_AWPROT (dtlb_axi_awprot),  .M_AXI_AWQOS (dtlb_axi_awqos),  .M_AXI_AWUSER (dtlb_axi_awuser),  .M_AXI_AWVALID (dtlb_axi_awvalid),  .M_AXI_AWREADY (dtlb_axi_awread ... "
  The following 1-bit expression is connected to 2-bit port "M_AXI_RID" of 
  module "myip_v1_0_M00_AXI", instance "DLTB_AXI_MASTER".
  Expression: dtlb_axi_rid
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 976
"myip_v1_0_M00_AXI #(0, 2, 0, 32, 32, C_M00_AXI_AWUSER_WIDTH, C_M00_AXI_ARUSER_WIDTH, C_M00_AXI_WUSER_WIDTH, C_M00_AXI_RUSER_WIDTH, C_M00_AXI_BUSER_WIDTH, 64, , , ) DLTB_AXI_MASTER( .RSTN (RSTN),  .INIT_AXI_TXN (dtlb_axi_init_axi_txn),  .TXN_DONE (dtlb_axi_txn_done),  .ERROR (dtlb_axi_error),  .M_AXI_ACLK (dtlb_axi_aclk),  .M_AXI_ARESETN (dtlb_axi_aresetn),  .M_AXI_AWID (dtlb_axi_awid),  .M_AXI_AWADDR (dtlb_axi_awaddr),  .M_AXI_AWLEN (dtlb_axi_awlen),  .M_AXI_AWSIZE (dtlb_axi_awsize),  .M_AXI_AWBURST (dtlb_axi_awburst),  .M_AXI_AWLOCK (dtlb_axi_awlock),  .M_AXI_AWCACHE (dtlb_axi_awcache),  .M_AXI_AWPROT (dtlb_axi_awprot),  .M_AXI_AWQOS (dtlb_axi_awqos),  .M_AXI_AWUSER (dtlb_axi_awuser),  .M_AXI_AWVALID (dtlb_axi_awvalid),  .M_AXI_AWREADY (dtlb_axi_awread ... "
  The following 64-bit expression is connected to 32-bit port "addr_to_l2" of 
  module "myip_v1_0_M00_AXI", instance "DLTB_AXI_MASTER".
  Expression: ADDR_TO_AXIM_DAT
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 1034
"PERIPHERAL_INTERFACE #() peripheral_interface( .INIT_AXI_TXN (RSTN),  .ERROR (peripheral_interface_error),  .TXN_DONE (peripheral_interface_txn_done),  .M_AXI_ACLK (peripheral_interface_aclk),  .M_AXI_ARESETN (RSTN),  .M_AXI_AWADDR (peripheral_interface_awaddr),  .M_AXI_AWPROT (peripheral_interface_awprot),  .M_AXI_AWVALID (peripheral_interface_awvalid),  .M_AXI_AWREADY (peripheral_interface_awready),  .M_AXI_WDATA (peripheral_interface_wdata),  .M_AXI_WSTRB (peripheral_interface_wstrb),  .M_AXI_WVALID (peripheral_interface_wvalid),  .M_AXI_WREADY (peripheral_interface_wready),  .M_AXI_BRESP (peripheral_interface_bresp),  .M_AXI_BVALID (peripheral_interface_bvalid),  .M_AXI_BREADY (peripheral_interface_bready),  .M_AXI_ARADDR (peripheral_interface_aradd ... "
  The following 64-bit expression is connected to 32-bit port "dout_ra" of 
  module "PERIPHERAL_INTERFACE", instance "peripheral_interface".
  Expression: RD_ADDR_TO_PERI
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/common/RISCV_PROCESSOR.v, 1034
"PERIPHERAL_INTERFACE #() peripheral_interface( .INIT_AXI_TXN (RSTN),  .ERROR (peripheral_interface_error),  .TXN_DONE (peripheral_interface_txn_done),  .M_AXI_ACLK (peripheral_interface_aclk),  .M_AXI_ARESETN (RSTN),  .M_AXI_AWADDR (peripheral_interface_awaddr),  .M_AXI_AWPROT (peripheral_interface_awprot),  .M_AXI_AWVALID (peripheral_interface_awvalid),  .M_AXI_AWREADY (peripheral_interface_awready),  .M_AXI_WDATA (peripheral_interface_wdata),  .M_AXI_WSTRB (peripheral_interface_wstrb),  .M_AXI_WVALID (peripheral_interface_wvalid),  .M_AXI_WREADY (peripheral_interface_wready),  .M_AXI_BRESP (peripheral_interface_bresp),  .M_AXI_BVALID (peripheral_interface_bvalid),  .M_AXI_BREADY (peripheral_interface_bready),  .M_AXI_ARADDR (peripheral_interface_aradd ... "
  The following 64-bit expression is connected to 32-bit port "dout_wa" of 
  module "PERIPHERAL_INTERFACE", instance "peripheral_interface".
  Expression: WR_ADDR_TO_PERI
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/pipeline/EXSTAGE.v, 206
"CSR_FILE csr_file( .CLK (CLK),  .PC (PC_FB_EX),  .CSR_CNT (CSR_CNT),  .CSR_ADDRESS (A[11:0]),  .RS1_DATA (COMP1),  .ZIMM (ZIMM),  .OUTPUT_DATA (csr_out),  .PRIV_JUMP_ADD (priv_jump_add),  .PROC_IDLE (PROC_IDLE),  .PRIV_JUMP (priv_jump),  .MEIP (MEIP),  .MTIP (MTIP),  .MSIP (MSIP),  .RST (RST),  .ILL_INS (ILEGAL),  .INS_ADDR_MISSALIG (((cbranch ? comp_out_w : (jump_reg | jumpr_reg)) ? (&jump_addr_for_non_priv_branch[1:0]) : 0)),  .INS_ACC_FAULT (ACCESS_FAULT_INS),  .INS_PAGE_FAULT (PAGE_FAULT_INS),  .LD_ACC_FAULT ((ACCESS_FAULT_DAT & (FAULT_TYPE == 1))),  .LD_PAGE_FAULT ((PAGE_FAULT_DAT & (FAULT_TYPE == 1))),  .LD_ADDR_MISSALIG (load_mis_al),  .STORE_ADDR_MISSALIG (store_mis_al),  .STORE_PAGE_FAULT ((PAGE_FAULT_DAT & (FAULT_TYPE == 2))),  .STORE_ACC_FAUL ... "
  The following 32-bit expression is connected to 1-bit port 
  "INS_ADDR_MISSALIG" of module "CSR_FILE", instance "csr_file".
  Expression: ((cbranch ? comp_out_w : (jump_reg | jumpr_reg)) ? 
  (&jump_addr_for_non_priv_branch[1:0]) : 0)
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/pipeline/EXSTAGE.v, 254
"RV32M rv3m( .CLK (CLK),  .STALL ((!OPS_32)),  .RST (RST),  .START ((((ALU_CNT == alu_mstd) & OPS_32) & (!flush_internal))),  .M_CNT (FUN3),  .RS1 (B),  .RS2 (A),  .OUT (rv32m_out),  .READY (rv32m_ready));"
  The following 64-bit expression is connected to 32-bit port "RS1" of module 
  "RV32M", instance "rv3m".
  Expression: B
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/pipeline/EXSTAGE.v, 254
"RV32M rv3m( .CLK (CLK),  .STALL ((!OPS_32)),  .RST (RST),  .START ((((ALU_CNT == alu_mstd) & OPS_32) & (!flush_internal))),  .M_CNT (FUN3),  .RS1 (B),  .RS2 (A),  .OUT (rv32m_out),  .READY (rv32m_ready));"
  The following 64-bit expression is connected to 32-bit port "RS2" of module 
  "RV32M", instance "rv3m".
  Expression: A
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/pipeline/IMM_EXT.v, 47
"Multiplexer #(3, 64, ) imm_mux( .SELECT (TYPE),  .IN ({32'b0, imm_out[6], imm_out[5], imm_out[4], imm_out[3], imm_out[2], imm_out[1], imm_out[0]}),  .OUT (OUTPUT));"
  The following 480-bit expression is connected to 512-bit port "IN" of module
  "Multiplexer", instance "imm_mux".
  Expression: {32'b0, imm_out[6], imm_out[5], imm_out[4], imm_out[3], 
  imm_out[2], imm_out[1], imm_out[0]}
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/pipeline/PIPELINE.v, 155
"DECODE_UNIT decode_unit( .CLK (CLK),  .TYPE_MEM3_WB (type_mem3_wb),  .DATA_CACHE_READY (CACHE_READY_DATA),  .INS_CACHE_READY (CACHE_READY),  .INSTRUCTION (ins_if_id),  .WB_DATA (wb_data_final),  .WB_DES (rd_mem3_wb),  .FEED_BACK_MUX1_SEL (feed_back_muxa_sel),  .FEED_BACK_MUX2_SEL (feed_back_muxb_sel),  .ALU_CNT (alu_cnt),  .D_CACHE_CONTROL (data_cache_control_w),  .FUN3 (fun3),  .CSR_CNT (csr_cnt),  .ZIMM (zimm),  .JUMP (jump_w),  .JUMPR (jumpr_w),  .CBRANCH (cbranch_w),  .OP_TYPE (op_type),  .RS1_OUT (rs1_out),  .RS2_OUT (rs2_out),  .A_BUS_SEL (a_bus_sel),  .B_BUS_SEL (b_bus_sel),  .IMM_OUT (imm_out),  .STALL_ENABLE (stall_enable),  .RD_OUT (rd_out),  .FLUSH (flush_e),  .STALL_ENABLE_FB (stall_enable_id_fb),  .RS1_TYPE (rs1_type),  .RS2_TYPE (rs2_type) ... "
  The following 64-bit expression is connected to 32-bit port "INSTRUCTION" of
  module "DECODE_UNIT", instance "decode_unit".
  Expression: ins_if_id
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/pipeline/PIPELINE.v, 193
"EXSTAGE exstage( .CLK (CLK),  .COMP1 (comp1_fb_ex),  .COMP2 (comp2_fb_ex),  .COMP1_U (comp1_fb_ex),  .COMP2_U (comp2_fb_ex),  .JUMP_BUS1 (jump1_fb_ex),  .JUMP_BUS2 (jump2_fb_ex),  .FENCE (fence_fb_ex),  .A (a_bus_fb_ex),  .B (b_bus_fb_ex),  .A_signed (a_bus_fb_ex),  .B_signed (b_bus_fb_ex),  .PC_FB_EX (pc_fb_ex),  .ALU_CNT (alu_cnt_fb_ex),  .JUMP (jump_fb_ex),  .JUMPR (jumpr_fb_ex),  .CBRANCH (cbranch_fb_ex),  .PC_ID_FB (pc_id_fb),  .STALL_ENABLE_EX (stall_enable_fb_ex),  .DATA_CACHE_CONTROL_IN (data_cache_control_fb_ex),  .FUN3 (fun3_fb_ex),  .CSR_CNT (csr_cnt_fb_ex),  .ZIMM (zimm_fb_ex),  .CACHE_READY ((CACHE_READY & CACHE_READY_DATA)),  .TYPE_IN (type_fb_ex),  .PROC_IDLE ((!((CACHE_READY && CACHE_READY_DATA) && (!flush_internal)))),  .MEIP (MEIP),  . ... "
  The following 64-bit expression is connected to 32-bit port "INS_FB_EX" of 
  module "EXSTAGE", instance "exstage".
  Expression: ins_fb_ex
  	use +lint=PCWM for more details


Warning-[IWNF] Implicit wire has no fanin
./src/simulation/TEST_RISCV_PROCESSOR.v, 800
  Implicit wire 'M00_AXI_AWREGION' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
./src/simulation/TEST_RISCV_PROCESSOR.v, 824
  Implicit wire 'M00_AXI_ARREGION' does not have any driver, please make sure 
  this is intended.


Warning-[PCWM-W] Port connection width mismatch
./src/simulation/TEST_RISCV_PROCESSOR.v, 788
"myip_v1_0_S00_AXI #(C_S00_AXI_ID_WIDTH, C_S00_AXI_DATA_WIDTH, C_S00_AXI_ADDR_WIDTH, C_S00_AXI_AWUSER_WIDTH, C_S00_AXI_ARUSER_WIDTH, C_S00_AXI_WUSER_WIDTH, C_S00_AXI_RUSER_WIDTH, C_S00_AXI_BUSER_WIDTH, , , ) myip_v1_0_S00_AXI_inst( .S_AXI_ACLK (M00_AXI_ACLK),  .S_AXI_ARESETN (M00_AXI_ARESET_OUT_N),  .S_AXI_AWID (M00_AXI_AWID),  .S_AXI_AWADDR (M00_AXI_AWADDR),  .S_AXI_AWLEN (M00_AXI_AWLEN),  .S_AXI_AWSIZE (M00_AXI_AWSIZE),  .S_AXI_AWBURST (M00_AXI_AWBURST),  .S_AXI_AWLOCK (M00_AXI_AWLOCK),  .S_AXI_AWCACHE (M00_AXI_AWCACHE),  .S_AXI_AWPROT (M00_AXI_AWPROT),  .S_AXI_AWQOS (M00_AXI_AWQOS),  .S_AXI_AWREGION (M00_AXI_AWREGION),  .S_AXI_AWUSER (M00_AXI_AWUSER),  .S_AXI_AWVALID (M00_AXI_AWVALID),  .S_AXI_AWREADY (M00_AXI_AWREADY),  .S_AXI_WDATA (M00_AXI_WDATA),  ... "
  The following 1-bit expression is connected to 4-bit port "S_AXI_AWREGION" 
  of module "myip_v1_0_S00_AXI", instance "myip_v1_0_S00_AXI_inst".
  Expression: M00_AXI_AWREGION
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/simulation/TEST_RISCV_PROCESSOR.v, 788
"myip_v1_0_S00_AXI #(C_S00_AXI_ID_WIDTH, C_S00_AXI_DATA_WIDTH, C_S00_AXI_ADDR_WIDTH, C_S00_AXI_AWUSER_WIDTH, C_S00_AXI_ARUSER_WIDTH, C_S00_AXI_WUSER_WIDTH, C_S00_AXI_RUSER_WIDTH, C_S00_AXI_BUSER_WIDTH, , , ) myip_v1_0_S00_AXI_inst( .S_AXI_ACLK (M00_AXI_ACLK),  .S_AXI_ARESETN (M00_AXI_ARESET_OUT_N),  .S_AXI_AWID (M00_AXI_AWID),  .S_AXI_AWADDR (M00_AXI_AWADDR),  .S_AXI_AWLEN (M00_AXI_AWLEN),  .S_AXI_AWSIZE (M00_AXI_AWSIZE),  .S_AXI_AWBURST (M00_AXI_AWBURST),  .S_AXI_AWLOCK (M00_AXI_AWLOCK),  .S_AXI_AWCACHE (M00_AXI_AWCACHE),  .S_AXI_AWPROT (M00_AXI_AWPROT),  .S_AXI_AWQOS (M00_AXI_AWQOS),  .S_AXI_AWREGION (M00_AXI_AWREGION),  .S_AXI_AWUSER (M00_AXI_AWUSER),  .S_AXI_AWVALID (M00_AXI_AWVALID),  .S_AXI_AWREADY (M00_AXI_AWREADY),  .S_AXI_WDATA (M00_AXI_WDATA),  ... "
  The following 1-bit expression is connected to 4-bit port "S_AXI_ARREGION" 
  of module "myip_v1_0_S00_AXI", instance "myip_v1_0_S00_AXI_inst".
  Expression: M00_AXI_ARREGION
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/newcache/Dcache.v, 167
"STATE_MEMORY #(cache_depth, line_width) state_memory_inst( .CLK (CLK),  .RST (RST),  .FLUSH (0),  .WREN (state_wren),  .WADDR (state_waddr),  .RADDR (state_raddr),  .STATE (state),  .DATA (state_wdata),  .ONE_STATE (full_state));"
  The following 32-bit expression is connected to 1-bit port "FLUSH" of module
  "STATE_MEMORY", instance "state_memory_inst".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
./src/design/newcache/Dcache.v, 186
"STATE_MEMORY #(cache_depth, line_width) dirty_memory_inst( .CLK (CLK),  .RST (RST),  .FLUSH (0),  .WREN (dirty_wren),  .WADDR (dirty_waddr),  .RADDR (dirty_raddr),  .STATE (dirty),  .DATA (dirty_din));"
  The following 32-bit expression is connected to 1-bit port "FLUSH" of module
  "STATE_MEMORY", instance "dirty_memory_inst".
  Expression: 0
  	use +lint=PCWM for more details

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
28 modules and 0 UDP read.
recompiling module glbl
recompiling module Multiplexer
recompiling module Bit_Multiplexer
recompiling module myip_v1_0_M00_AXI
recompiling module myip_v1_0_S00_AXI
recompiling module BHT
recompiling module CSR_FILE
recompiling module EXSTAGE
recompiling module Peripheral
recompiling module Test_RISCV_PROCESSOR
recompiling module TLB
recompiling module myip11_v1_0_S00_AXI
recompiling module PERIPHERAL_INTERFACE
recompiling module axi_interconnect_0_new
recompiling module axi_interconnect_v1_7_15_addr_arbiter
recompiling module axi_interconnect_v1_7_15_addr_decoder
recompiling module axi_interconnect_v1_7_15_axi_clock_converter
recompiling module axi_interconnect_v1_7_15_axi_data_fifo
recompiling module axi_interconnect_v1_7_15_axi_register_slice
recompiling module axi_interconnect_v1_7_15_converter_bank
recompiling module axi_interconnect_v1_7_15_data_fifo_bank
recompiling module axi_interconnect_v1_7_15_ndeep_srl
recompiling module axi_interconnect_v1_7_15_protocol_conv_bank
recompiling module axi_interconnect_v1_7_15_register_slice_bank
recompiling module axi_interconnect_v1_7_15_si_transactor
recompiling module axi_interconnect_v1_7_15_splitter
recompiling module axi_interconnect_v1_7_15_wdata_mux
recompiling module SRLC32E
All of 28 modules done
make[1]: Entering directory `/remote/us01home55/ashenek/riscv-emu-c/rtl/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/global/apps/vcs_2018.09-SP1-1/linux64/lib \
-L/global/apps/vcs_2018.09-SP1-1/linux64/lib   objs/amcQw_d.o   _29598_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /global/apps/vcs_2018.09-SP1-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /global/apps/vcs_2018.09-SP1-1/linux64/lib/vcs_save_restore_new.o \
/global/apps/verdi_2018.09-SP1-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/remote/us01home55/ashenek/riscv-emu-c/rtl/csrc'
CPU time: 5.312 seconds to compile + .846 seconds to elab + .340 seconds to link
