
ubuntu-preinstalled/resizepart:     file format elf32-littlearm


Disassembly of section .init:

00001258 <.init>:
    1258:	push	{r3, lr}
    125c:	bl	1b64 <__assert_fail@plt+0x414>
    1260:	pop	{r3, pc}

Disassembly of section .plt:

00001264 <fdopen@plt-0x14>:
    1264:	push	{lr}		; (str lr, [sp, #-4]!)
    1268:	ldr	lr, [pc, #4]	; 1274 <fdopen@plt-0x4>
    126c:	add	lr, pc, lr
    1270:	ldr	pc, [lr, #8]!
    1274:	andeq	r6, r1, r0, asr #23

00001278 <fdopen@plt>:
    1278:			; <UNDEFINED> instruction: 0xe7fd4778
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #90112	; 0x16000
    1284:	ldr	pc, [ip, #3004]!	; 0xbbc

00001288 <calloc@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #90112	; 0x16000
    1290:	ldr	pc, [ip, #2996]!	; 0xbb4

00001294 <strstr@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #90112	; 0x16000
    129c:	ldr	pc, [ip, #2988]!	; 0xbac

000012a0 <raise@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #90112	; 0x16000
    12a8:	ldr	pc, [ip, #2980]!	; 0xba4

000012ac <fsync@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #90112	; 0x16000
    12b4:	ldr	pc, [ip, #2972]!	; 0xb9c

000012b8 <strcmp@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #90112	; 0x16000
    12c0:	ldr	pc, [ip, #2964]!	; 0xb94

000012c4 <__cxa_finalize@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #90112	; 0x16000
    12cc:	ldr	pc, [ip, #2956]!	; 0xb8c

000012d0 <rewinddir@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #90112	; 0x16000
    12d8:	ldr	pc, [ip, #2948]!	; 0xb84

000012dc <strtol@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #90112	; 0x16000
    12e4:	ldr	pc, [ip, #2940]!	; 0xb7c

000012e8 <strcspn@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #90112	; 0x16000
    12f0:	ldr	pc, [ip, #2932]!	; 0xb74

000012f4 <__isoc99_fscanf@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #90112	; 0x16000
    12fc:	ldr	pc, [ip, #2924]!	; 0xb6c

00001300 <read@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #90112	; 0x16000
    1308:	ldr	pc, [ip, #2916]!	; 0xb64

0000130c <getuid@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #90112	; 0x16000
    1314:	ldr	pc, [ip, #2908]!	; 0xb5c

00001318 <memmove@plt>:
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #90112	; 0x16000
    1320:	ldr	pc, [ip, #2900]!	; 0xb54

00001324 <free@plt>:
    1324:			; <UNDEFINED> instruction: 0xe7fd4778
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #90112	; 0x16000
    1330:	ldr	pc, [ip, #2888]!	; 0xb48

00001334 <fgets@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #90112	; 0x16000
    133c:	ldr	pc, [ip, #2880]!	; 0xb40

00001340 <nanosleep@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #90112	; 0x16000
    1348:	ldr	pc, [ip, #2872]!	; 0xb38

0000134c <faccessat@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #90112	; 0x16000
    1354:	ldr	pc, [ip, #2864]!	; 0xb30

00001358 <ferror@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #90112	; 0x16000
    1360:	ldr	pc, [ip, #2856]!	; 0xb28

00001364 <strndup@plt>:
    1364:			; <UNDEFINED> instruction: 0xe7fd4778
    1368:	add	ip, pc, #0, 12
    136c:	add	ip, ip, #90112	; 0x16000
    1370:	ldr	pc, [ip, #2844]!	; 0xb1c

00001374 <__openat64_2@plt>:
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #90112	; 0x16000
    137c:	ldr	pc, [ip, #2836]!	; 0xb14

00001380 <_exit@plt>:
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #90112	; 0x16000
    1388:	ldr	pc, [ip, #2828]!	; 0xb0c

0000138c <__vsnprintf_chk@plt>:
    138c:	add	ip, pc, #0, 12
    1390:	add	ip, ip, #90112	; 0x16000
    1394:	ldr	pc, [ip, #2820]!	; 0xb04

00001398 <memcpy@plt>:
    1398:	add	ip, pc, #0, 12
    139c:	add	ip, ip, #90112	; 0x16000
    13a0:	ldr	pc, [ip, #2812]!	; 0xafc

000013a4 <__strtoull_internal@plt>:
    13a4:	add	ip, pc, #0, 12
    13a8:	add	ip, ip, #90112	; 0x16000
    13ac:	ldr	pc, [ip, #2804]!	; 0xaf4

000013b0 <dcgettext@plt>:
    13b0:	add	ip, pc, #0, 12
    13b4:	add	ip, ip, #90112	; 0x16000
    13b8:	ldr	pc, [ip, #2796]!	; 0xaec

000013bc <__isoc99_vfscanf@plt>:
    13bc:	add	ip, pc, #0, 12
    13c0:	add	ip, ip, #90112	; 0x16000
    13c4:	ldr	pc, [ip, #2788]!	; 0xae4

000013c8 <strdup@plt>:
    13c8:			; <UNDEFINED> instruction: 0xe7fd4778
    13cc:	add	ip, pc, #0, 12
    13d0:	add	ip, ip, #90112	; 0x16000
    13d4:	ldr	pc, [ip, #2776]!	; 0xad8

000013d8 <__stack_chk_fail@plt>:
    13d8:	add	ip, pc, #0, 12
    13dc:	add	ip, ip, #90112	; 0x16000
    13e0:	ldr	pc, [ip, #2768]!	; 0xad0

000013e4 <dup@plt>:
    13e4:	add	ip, pc, #0, 12
    13e8:	add	ip, ip, #90112	; 0x16000
    13ec:	ldr	pc, [ip, #2760]!	; 0xac8

000013f0 <textdomain@plt>:
    13f0:	add	ip, pc, #0, 12
    13f4:	add	ip, ip, #90112	; 0x16000
    13f8:	ldr	pc, [ip, #2752]!	; 0xac0

000013fc <err@plt>:
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #90112	; 0x16000
    1404:	ldr	pc, [ip, #2744]!	; 0xab8

00001408 <geteuid@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #90112	; 0x16000
    1410:	ldr	pc, [ip, #2736]!	; 0xab0

00001414 <__fxstat64@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #90112	; 0x16000
    141c:	ldr	pc, [ip, #2728]!	; 0xaa8

00001420 <readlink@plt>:
    1420:			; <UNDEFINED> instruction: 0xe7fd4778
    1424:	add	ip, pc, #0, 12
    1428:	add	ip, ip, #90112	; 0x16000
    142c:	ldr	pc, [ip, #2716]!	; 0xa9c

00001430 <getegid@plt>:
    1430:	add	ip, pc, #0, 12
    1434:	add	ip, ip, #90112	; 0x16000
    1438:	ldr	pc, [ip, #2708]!	; 0xa94

0000143c <mkostemp64@plt>:
    143c:			; <UNDEFINED> instruction: 0xe7fd4778
    1440:	add	ip, pc, #0, 12
    1444:	add	ip, ip, #90112	; 0x16000
    1448:	ldr	pc, [ip, #2696]!	; 0xa88

0000144c <ioctl@plt>:
    144c:	add	ip, pc, #0, 12
    1450:	add	ip, ip, #90112	; 0x16000
    1454:	ldr	pc, [ip, #2688]!	; 0xa80

00001458 <__fpending@plt>:
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #90112	; 0x16000
    1460:	ldr	pc, [ip, #2680]!	; 0xa78

00001464 <open64@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #90112	; 0x16000
    146c:	ldr	pc, [ip, #2672]!	; 0xa70

00001470 <__asprintf_chk@plt>:
    1470:	add	ip, pc, #0, 12
    1474:	add	ip, ip, #90112	; 0x16000
    1478:	ldr	pc, [ip, #2664]!	; 0xa68

0000147c <getenv@plt>:
    147c:	add	ip, pc, #0, 12
    1480:	add	ip, ip, #90112	; 0x16000
    1484:	ldr	pc, [ip, #2656]!	; 0xa60

00001488 <malloc@plt>:
    1488:	add	ip, pc, #0, 12
    148c:	add	ip, ip, #90112	; 0x16000
    1490:	ldr	pc, [ip, #2648]!	; 0xa58

00001494 <__libc_start_main@plt>:
    1494:	add	ip, pc, #0, 12
    1498:	add	ip, ip, #90112	; 0x16000
    149c:	ldr	pc, [ip, #2640]!	; 0xa50

000014a0 <readlinkat@plt>:
    14a0:			; <UNDEFINED> instruction: 0xe7fd4778
    14a4:	add	ip, pc, #0, 12
    14a8:	add	ip, ip, #90112	; 0x16000
    14ac:	ldr	pc, [ip, #2628]!	; 0xa44

000014b0 <__vfprintf_chk@plt>:
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #90112	; 0x16000
    14b8:	ldr	pc, [ip, #2620]!	; 0xa3c

000014bc <strsep@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #90112	; 0x16000
    14c4:	ldr	pc, [ip, #2612]!	; 0xa34

000014c8 <getdtablesize@plt>:
    14c8:			; <UNDEFINED> instruction: 0xe7fd4778
    14cc:	add	ip, pc, #0, 12
    14d0:	add	ip, ip, #90112	; 0x16000
    14d4:	ldr	pc, [ip, #2600]!	; 0xa28

000014d8 <__ctype_tolower_loc@plt>:
    14d8:	add	ip, pc, #0, 12
    14dc:	add	ip, ip, #90112	; 0x16000
    14e0:	ldr	pc, [ip, #2592]!	; 0xa20

000014e4 <__gmon_start__@plt>:
    14e4:	add	ip, pc, #0, 12
    14e8:	add	ip, ip, #90112	; 0x16000
    14ec:	ldr	pc, [ip, #2584]!	; 0xa18

000014f0 <getopt_long@plt>:
    14f0:	add	ip, pc, #0, 12
    14f4:	add	ip, ip, #90112	; 0x16000
    14f8:	ldr	pc, [ip, #2576]!	; 0xa10

000014fc <__ctype_b_loc@plt>:
    14fc:	add	ip, pc, #0, 12
    1500:	add	ip, ip, #90112	; 0x16000
    1504:	ldr	pc, [ip, #2568]!	; 0xa08

00001508 <getpid@plt>:
    1508:	add	ip, pc, #0, 12
    150c:	add	ip, ip, #90112	; 0x16000
    1510:	ldr	pc, [ip, #2560]!	; 0xa00

00001514 <exit@plt>:
    1514:	add	ip, pc, #0, 12
    1518:	add	ip, ip, #90112	; 0x16000
    151c:	ldr	pc, [ip, #2552]!	; 0x9f8

00001520 <syscall@plt>:
    1520:	add	ip, pc, #0, 12
    1524:	add	ip, ip, #90112	; 0x16000
    1528:	ldr	pc, [ip, #2544]!	; 0x9f0

0000152c <strtoul@plt>:
    152c:	add	ip, pc, #0, 12
    1530:	add	ip, ip, #90112	; 0x16000
    1534:	ldr	pc, [ip, #2536]!	; 0x9e8

00001538 <strlen@plt>:
    1538:	add	ip, pc, #0, 12
    153c:	add	ip, ip, #90112	; 0x16000
    1540:	ldr	pc, [ip, #2528]!	; 0x9e0

00001544 <strchr@plt>:
    1544:	add	ip, pc, #0, 12
    1548:	add	ip, ip, #90112	; 0x16000
    154c:	ldr	pc, [ip, #2520]!	; 0x9d8

00001550 <warnx@plt>:
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #90112	; 0x16000
    1558:	ldr	pc, [ip, #2512]!	; 0x9d0

0000155c <__open64_2@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #90112	; 0x16000
    1564:	ldr	pc, [ip, #2504]!	; 0x9c8

00001568 <__errno_location@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #90112	; 0x16000
    1570:	ldr	pc, [ip, #2496]!	; 0x9c0

00001574 <strncasecmp@plt>:
    1574:	add	ip, pc, #0, 12
    1578:	add	ip, ip, #90112	; 0x16000
    157c:	ldr	pc, [ip, #2488]!	; 0x9b8

00001580 <__cxa_atexit@plt>:
    1580:			; <UNDEFINED> instruction: 0xe7fd4778
    1584:	add	ip, pc, #0, 12
    1588:	add	ip, ip, #90112	; 0x16000
    158c:	ldr	pc, [ip, #2476]!	; 0x9ac

00001590 <__isoc99_sscanf@plt>:
    1590:	add	ip, pc, #0, 12
    1594:	add	ip, ip, #90112	; 0x16000
    1598:	ldr	pc, [ip, #2468]!	; 0x9a4

0000159c <__vasprintf_chk@plt>:
    159c:	add	ip, pc, #0, 12
    15a0:	add	ip, ip, #90112	; 0x16000
    15a4:	ldr	pc, [ip, #2460]!	; 0x99c

000015a8 <mkdir@plt>:
    15a8:	add	ip, pc, #0, 12
    15ac:	add	ip, ip, #90112	; 0x16000
    15b0:	ldr	pc, [ip, #2452]!	; 0x994

000015b4 <getgid@plt>:
    15b4:	add	ip, pc, #0, 12
    15b8:	add	ip, ip, #90112	; 0x16000
    15bc:	ldr	pc, [ip, #2444]!	; 0x98c

000015c0 <__sched_cpufree@plt>:
    15c0:			; <UNDEFINED> instruction: 0xe7fd4778
    15c4:	add	ip, pc, #0, 12
    15c8:	add	ip, ip, #90112	; 0x16000
    15cc:	ldr	pc, [ip, #2432]!	; 0x980

000015d0 <memset@plt>:
    15d0:	add	ip, pc, #0, 12
    15d4:	add	ip, ip, #90112	; 0x16000
    15d8:	ldr	pc, [ip, #2424]!	; 0x978

000015dc <strncpy@plt>:
    15dc:	add	ip, pc, #0, 12
    15e0:	add	ip, ip, #90112	; 0x16000
    15e4:	ldr	pc, [ip, #2416]!	; 0x970

000015e8 <__xpg_basename@plt>:
    15e8:	add	ip, pc, #0, 12
    15ec:	add	ip, ip, #90112	; 0x16000
    15f0:	ldr	pc, [ip, #2408]!	; 0x968

000015f4 <fgetc@plt>:
    15f4:	add	ip, pc, #0, 12
    15f8:	add	ip, ip, #90112	; 0x16000
    15fc:	ldr	pc, [ip, #2400]!	; 0x960

00001600 <__printf_chk@plt>:
    1600:	add	ip, pc, #0, 12
    1604:	add	ip, ip, #90112	; 0x16000
    1608:	ldr	pc, [ip, #2392]!	; 0x958

0000160c <strtod@plt>:
    160c:	add	ip, pc, #0, 12
    1610:	add	ip, ip, #90112	; 0x16000
    1614:	ldr	pc, [ip, #2384]!	; 0x950

00001618 <write@plt>:
    1618:	add	ip, pc, #0, 12
    161c:	add	ip, ip, #90112	; 0x16000
    1620:	ldr	pc, [ip, #2376]!	; 0x948

00001624 <__sched_cpualloc@plt>:
    1624:	add	ip, pc, #0, 12
    1628:	add	ip, ip, #90112	; 0x16000
    162c:	ldr	pc, [ip, #2368]!	; 0x940

00001630 <__fprintf_chk@plt>:
    1630:	add	ip, pc, #0, 12
    1634:	add	ip, ip, #90112	; 0x16000
    1638:	ldr	pc, [ip, #2360]!	; 0x938

0000163c <fclose@plt>:
    163c:	add	ip, pc, #0, 12
    1640:	add	ip, ip, #90112	; 0x16000
    1644:	ldr	pc, [ip, #2352]!	; 0x930

00001648 <fcntl64@plt>:
    1648:	add	ip, pc, #0, 12
    164c:	add	ip, ip, #90112	; 0x16000
    1650:	ldr	pc, [ip, #2344]!	; 0x928

00001654 <setlocale@plt>:
    1654:	add	ip, pc, #0, 12
    1658:	add	ip, ip, #90112	; 0x16000
    165c:	ldr	pc, [ip, #2336]!	; 0x920

00001660 <errx@plt>:
    1660:	add	ip, pc, #0, 12
    1664:	add	ip, ip, #90112	; 0x16000
    1668:	ldr	pc, [ip, #2328]!	; 0x918

0000166c <strrchr@plt>:
    166c:	add	ip, pc, #0, 12
    1670:	add	ip, ip, #90112	; 0x16000
    1674:	ldr	pc, [ip, #2320]!	; 0x910

00001678 <warn@plt>:
    1678:	add	ip, pc, #0, 12
    167c:	add	ip, ip, #90112	; 0x16000
    1680:	ldr	pc, [ip, #2312]!	; 0x908

00001684 <fputc@plt>:
    1684:	add	ip, pc, #0, 12
    1688:	add	ip, ip, #90112	; 0x16000
    168c:	ldr	pc, [ip, #2304]!	; 0x900

00001690 <localeconv@plt>:
    1690:	add	ip, pc, #0, 12
    1694:	add	ip, ip, #90112	; 0x16000
    1698:	ldr	pc, [ip, #2296]!	; 0x8f8

0000169c <readdir64@plt>:
    169c:	add	ip, pc, #0, 12
    16a0:	add	ip, ip, #90112	; 0x16000
    16a4:	ldr	pc, [ip, #2288]!	; 0x8f0

000016a8 <fdopendir@plt>:
    16a8:	add	ip, pc, #0, 12
    16ac:	add	ip, ip, #90112	; 0x16000
    16b0:	ldr	pc, [ip, #2280]!	; 0x8e8

000016b4 <dirfd@plt>:
    16b4:	add	ip, pc, #0, 12
    16b8:	add	ip, ip, #90112	; 0x16000
    16bc:	ldr	pc, [ip, #2272]!	; 0x8e0

000016c0 <__strtoll_internal@plt>:
    16c0:	add	ip, pc, #0, 12
    16c4:	add	ip, ip, #90112	; 0x16000
    16c8:	ldr	pc, [ip, #2264]!	; 0x8d8

000016cc <fopen64@plt>:
    16cc:	add	ip, pc, #0, 12
    16d0:	add	ip, ip, #90112	; 0x16000
    16d4:	ldr	pc, [ip, #2256]!	; 0x8d0

000016d8 <bindtextdomain@plt>:
    16d8:	add	ip, pc, #0, 12
    16dc:	add	ip, ip, #90112	; 0x16000
    16e0:	ldr	pc, [ip, #2248]!	; 0x8c8

000016e4 <umask@plt>:
    16e4:	add	ip, pc, #0, 12
    16e8:	add	ip, ip, #90112	; 0x16000
    16ec:	ldr	pc, [ip, #2240]!	; 0x8c0

000016f0 <__xstat64@plt>:
    16f0:	add	ip, pc, #0, 12
    16f4:	add	ip, ip, #90112	; 0x16000
    16f8:	ldr	pc, [ip, #2232]!	; 0x8b8

000016fc <fputs@plt>:
    16fc:	add	ip, pc, #0, 12
    1700:	add	ip, ip, #90112	; 0x16000
    1704:	ldr	pc, [ip, #2224]!	; 0x8b0

00001708 <strncmp@plt>:
    1708:	add	ip, pc, #0, 12
    170c:	add	ip, ip, #90112	; 0x16000
    1710:	ldr	pc, [ip, #2216]!	; 0x8a8

00001714 <abort@plt>:
    1714:	add	ip, pc, #0, 12
    1718:	add	ip, ip, #90112	; 0x16000
    171c:	ldr	pc, [ip, #2208]!	; 0x8a0

00001720 <close@plt>:
    1720:	add	ip, pc, #0, 12
    1724:	add	ip, ip, #90112	; 0x16000
    1728:	ldr	pc, [ip, #2200]!	; 0x898

0000172c <closedir@plt>:
    172c:	add	ip, pc, #0, 12
    1730:	add	ip, ip, #90112	; 0x16000
    1734:	ldr	pc, [ip, #2192]!	; 0x890

00001738 <__snprintf_chk@plt>:
    1738:	add	ip, pc, #0, 12
    173c:	add	ip, ip, #90112	; 0x16000
    1740:	ldr	pc, [ip, #2184]!	; 0x888

00001744 <strspn@plt>:
    1744:	add	ip, pc, #0, 12
    1748:	add	ip, ip, #90112	; 0x16000
    174c:	ldr	pc, [ip, #2176]!	; 0x880

00001750 <__assert_fail@plt>:
    1750:	add	ip, pc, #0, 12
    1754:	add	ip, ip, #90112	; 0x16000
    1758:	ldr	pc, [ip, #2168]!	; 0x878

Disassembly of section .text:

00001760 <.text>:
    1760:	blmi	ff2d4290 <__assert_fail@plt+0xff2d2b40>
    1764:	push	{r1, r3, r4, r5, r6, sl, lr}
    1768:			; <UNDEFINED> instruction: 0x460c4ff0
    176c:	sbclt	r4, r9, r9, asr #19
    1770:			; <UNDEFINED> instruction: 0x460658d3
    1774:	ldrbtmi	r4, [r9], #-3528	; 0xfffff238
    1778:	ldmdavs	fp, {r1, r2, sp}
    177c:			; <UNDEFINED> instruction: 0xf04f9347
    1780:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    1784:	svc	0x0066f7ff
    1788:	strcs	r4, [r0, -r4, asr #19]
    178c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1790:	svc	0x00a2f7ff
    1794:			; <UNDEFINED> instruction: 0xf7ff4628
    1798:	stmiami	r1, {r2, r3, r5, r9, sl, fp, sp, lr, pc}^
    179c:	ldrbtmi	r4, [r8], #-3521	; 0xfffff23f
    17a0:	stc2l	0, cr15, [r4, #20]
    17a4:	bmi	ff0546ac <__assert_fail@plt+0xff052f5c>
    17a8:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    17ac:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    17b0:			; <UNDEFINED> instruction: 0xf7ff9700
    17b4:	ldrbtmi	lr, [sp], #-3742	; 0xfffff162
    17b8:	eorle	r1, sl, r3, asr #24
    17bc:	tstle	r1, r6, asr r8
    17c0:	andcs	r4, r5, #3063808	; 0x2ec000
    17c4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    17c8:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    17cc:	blmi	fee942b8 <__assert_fail@plt+0xfee92b68>
    17d0:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    17d4:			; <UNDEFINED> instruction: 0x46016812
    17d8:			; <UNDEFINED> instruction: 0xf7ff2001
    17dc:	shadd16mi	lr, r8, r2
    17e0:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
    17e4:			; <UNDEFINED> instruction: 0xf0002868
    17e8:	ldmibmi	r4!, {r0, r1, r3, r4, r5, r7, pc}
    17ec:	blmi	fed130d4 <__assert_fail@plt+0xfed11984>
    17f0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    17f4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    17f8:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    17fc:	smlatbcs	r1, sp, fp, r4
    1800:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1804:	strtmi	r4, [r0], -r2, lsl #12
    1808:	svc	0x0012f7ff
    180c:			; <UNDEFINED> instruction: 0xf7ff2001
    1810:	cdpcs	14, 0, cr14, cr4, cr2, {4}
    1814:	msrhi	CPSR_fs, r0, asr #32
    1818:	andcs	r4, r5, #2785280	; 0x2a8000
    181c:			; <UNDEFINED> instruction: 0xf8d44638
    1820:	ldrbtmi	r9, [r9], #-4
    1824:			; <UNDEFINED> instruction: 0xf7ff68a5
    1828:	strmi	lr, [r1], -r4, asr #27
    182c:			; <UNDEFINED> instruction: 0xf0004628
    1830:			; <UNDEFINED> instruction: 0x4639fe77
    1834:	strbmi	r4, [r8], -r0, lsl #13
    1838:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    183c:	vmull.p8	<illegal reg q8.5>, d0, d6
    1840:	stfged	f0, [r6, #-48]	; 0xffffffd0
    1844:	andcs	r4, r3, r1, lsr r6
    1848:			; <UNDEFINED> instruction: 0xf7ff462a
    184c:	strmi	lr, [r3], -r4, ror #27
    1850:			; <UNDEFINED> instruction: 0xf0402800
    1854:	stmdbvs	sl!, {r1, r2, r3, r4, r6, r7, pc}
    1858:	rsbsmi	pc, r0, #33554432	; 0x2000000
    185c:	svcmi	0x00c0f5b2
    1860:	sbcshi	pc, r7, r0, asr #32
    1864:	andls	r4, r3, r2, lsl #12
    1868:	ldrdeq	lr, [r8, -r5]
    186c:			; <UNDEFINED> instruction: 0xff44f003
    1870:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1874:	sbchi	pc, sp, r0
    1878:			; <UNDEFINED> instruction: 0xf0044641
    187c:	pkhbtmi	pc, r2, r9, lsl #17	; <UNPREDICTABLE>
    1880:	b	16932b4 <__assert_fail@plt+0x1691b64>
    1884:	blls	c24b8 <__assert_fail@plt+0xc0d68>
    1888:	sbchi	pc, r5, r0
    188c:			; <UNDEFINED> instruction: 0xf003463a
    1890:			; <UNDEFINED> instruction: 0x4603ff33
    1894:			; <UNDEFINED> instruction: 0xf0002800
    1898:	bmi	fe2e1b98 <__assert_fail@plt+0xfe2e0448>
    189c:	bleq	43dcd8 <__assert_fail@plt+0x43c588>
    18a0:	ldrbtmi	r9, [sl], #-3
    18a4:			; <UNDEFINED> instruction: 0xf0024659
    18a8:	blls	1017d4 <__assert_fail@plt+0x100084>
    18ac:	stmdacs	r0, {r1, r7, r9, sl, lr}
    18b0:	adcshi	pc, r1, r0, asr #32
    18b4:			; <UNDEFINED> instruction: 0xf0024618
    18b8:			; <UNDEFINED> instruction: 0x4638f813
    18bc:			; <UNDEFINED> instruction: 0xf810f002
    18c0:	andcs	r4, r5, #2129920	; 0x208000
    18c4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    18c8:	ldrdls	pc, [ip], -r4
    18cc:	ldrdvc	pc, [r0], -fp
    18d0:			; <UNDEFINED> instruction: 0xf7ff9c05
    18d4:	strmi	lr, [r1], -lr, ror #26
    18d8:			; <UNDEFINED> instruction: 0xf0004648
    18dc:	rsbeq	pc, r3, #2928	; 0xb70
    18e0:	bicspl	lr, r7, #274432	; 0x43000
    18e4:	eorscs	r9, ip, #-2080374784	; 0x84000000
    18e8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r9}^
    18ec:	strls	r8, [r0, -r4, lsr #20]!
    18f0:	stmdage	r6!, {r2, r9, sl, lr}
    18f4:			; <UNDEFINED> instruction: 0x93220263
    18f8:	ldrbmi	r4, [r1], -fp, lsl #12
    18fc:	b	10c2270 <__assert_fail@plt+0x10c0b20>
    1900:			; <UNDEFINED> instruction: 0x932353d4
    1904:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1908:			; <UNDEFINED> instruction: 0x4651223c
    190c:			; <UNDEFINED> instruction: 0xf8cda836
    1910:			; <UNDEFINED> instruction: 0xf7ffa0d4
    1914:			; <UNDEFINED> instruction: 0x462aee5e
    1918:	msrcs	(UNDEF: 105), r1
    191c:	orrscs	r4, r8, #48, 12	; 0x3000000
    1920:	adcvs	r2, fp, r3, lsl #8
    1924:	andge	pc, r4, r5, asr #17
    1928:	eorvs	sl, ip, r0, lsr #22
    192c:			; <UNDEFINED> instruction: 0xf7ff60eb
    1930:	stmdacs	r0, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    1934:	addhi	pc, fp, r0, asr #32
    1938:			; <UNDEFINED> instruction: 0xf7ff4630
    193c:			; <UNDEFINED> instruction: 0x4604ecb8
    1940:			; <UNDEFINED> instruction: 0xf7ff4630
    1944:			; <UNDEFINED> instruction: 0x4320eeee
    1948:	bmi	1875f2c <__assert_fail@plt+0x18747dc>
    194c:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    1950:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1954:	subsmi	r9, sl, r7, asr #22
    1958:	sublt	sp, r9, sp, ror r1
    195c:	svchi	0x00f0e8bd
    1960:	andcs	r4, r5, #92, 22	; 0x17000
    1964:			; <UNDEFINED> instruction: 0x4638495c
    1968:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    196c:			; <UNDEFINED> instruction: 0xf7ff681c
    1970:	strtmi	lr, [r1], -r0, lsr #26
    1974:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1978:	andcs	r4, r5, #88, 18	; 0x160000
    197c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1980:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1984:	tstcs	r1, fp, asr #22
    1988:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    198c:	strtmi	r4, [r0], -r2, lsl #12
    1990:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1994:	andcs	r4, sl, r1, lsr #12
    1998:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
    199c:	andcs	r4, r5, #80, 18	; 0x140000
    19a0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    19a4:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    19a8:			; <UNDEFINED> instruction: 0xf7ff4621
    19ac:	stmdbmi	sp, {r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    19b0:	ldrtmi	r2, [r8], -r5, lsl #4
    19b4:			; <UNDEFINED> instruction: 0xf7ff4479
    19b8:			; <UNDEFINED> instruction: 0x4621ecfc
    19bc:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    19c0:	andcs	r4, r5, #1196032	; 0x124000
    19c4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    19c8:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    19cc:	andcs	r4, r5, #1163264	; 0x11c000
    19d0:			; <UNDEFINED> instruction: 0x46034479
    19d4:	movwls	r4, #13880	; 0x3638
    19d8:	stcl	7, cr15, [sl], #1020	; 0x3fc
    19dc:	bmi	1153ef4 <__assert_fail@plt+0x11527a4>
    19e0:	tstls	r0, r9, ror r4
    19e4:	ldrbtmi	r4, [sl], #-2372	; 0xfffff6bc
    19e8:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    19ec:	andcs	r9, r1, r1
    19f0:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    19f4:	andcs	r4, r5, #1064960	; 0x104000
    19f8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    19fc:	ldcl	7, cr15, [r8], {255}	; 0xff
    1a00:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
    1a04:	andcs	r4, r1, r1, lsl #12
    1a08:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    1a0c:			; <UNDEFINED> instruction: 0xf7ff4638
    1a10:	movwcs	lr, #3458	; 0xd82
    1a14:			; <UNDEFINED> instruction: 0x4618461f
    1a18:			; <UNDEFINED> instruction: 0xff62f001
    1a1c:			; <UNDEFINED> instruction: 0xf0014638
    1a20:	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1a24:	andcs	r2, r0, r5, lsl #4
    1a28:			; <UNDEFINED> instruction: 0xf7ff4479
    1a2c:	stmiavs	r3!, {r1, r6, r7, sl, fp, sp, lr, pc}
    1a30:	strmi	r4, [r1], -sl, asr #12
    1a34:			; <UNDEFINED> instruction: 0xf7ff2001
    1a38:	ldmdbmi	r3!, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    1a3c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1a40:			; <UNDEFINED> instruction: 0xf7ff2000
    1a44:			; <UNDEFINED> instruction: 0x4601ecb6
    1a48:			; <UNDEFINED> instruction: 0xf7ff2001
    1a4c:	stmdbmi	pc!, {r3, r4, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1a50:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1a54:			; <UNDEFINED> instruction: 0xf7ffe7f4
    1a58:	pushmi	{r6, r7, sl, fp, sp, lr, pc}
    1a5c:	ldrtmi	r2, [r8], -r5, lsl #4
    1a60:			; <UNDEFINED> instruction: 0xf7ff4479
    1a64:	strbmi	lr, [sl], -r6, lsr #25
    1a68:	andcs	r4, r1, r1, lsl #12
    1a6c:	stcl	7, cr15, [r6], {255}	; 0xff
    1a70:	andcs	r4, r5, #40, 18	; 0xa0000
    1a74:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1a78:	ldc	7, cr15, [sl], {255}	; 0xff
    1a7c:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1a80:	blmi	3d3f1c <__assert_fail@plt+0x3d27cc>
    1a84:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1a88:	ldrt	r2, [r3], r5, lsl #4
    1a8c:	andeq	r6, r1, ip, asr #13
    1a90:	andeq	r0, r0, ip, lsr #3
    1a94:			; <UNDEFINED> instruction: 0x00005eb6
    1a98:	andeq	r5, r0, r2, ror #23
    1a9c:	andeq	r5, r0, r2, asr #23
    1aa0:	andeq	r0, r0, fp, lsl #9
    1aa4:	andeq	r6, r1, sl, ror r6
    1aa8:	andeq	r6, r1, r2, asr #10
    1aac:	andeq	r5, r0, r2, asr #23
    1ab0:	andeq	r5, r0, lr, lsr #23
    1ab4:	andeq	r0, r0, r4, asr #3
    1ab8:	andeq	r5, r0, lr, lsr #23
    1abc:	muleq	r0, sl, ip
    1ac0:			; <UNDEFINED> instruction: 0x000001b0
    1ac4:	andeq	r5, r0, sl, lsr #25
    1ac8:	andeq	r5, r0, lr, asr ip
    1acc:	andeq	r5, r0, r2, lsr #25
    1ad0:	andeq	r6, r1, r2, ror #9
    1ad4:			; <UNDEFINED> instruction: 0x000001bc
    1ad8:	andeq	r5, r0, r6, lsr #20
    1adc:	andeq	r5, r0, lr, lsl sl
    1ae0:	andeq	r5, r0, sl, lsr #20
    1ae4:	andeq	r5, r0, ip, asr #20
    1ae8:	andeq	r5, r0, r6, asr #20
    1aec:	andeq	r5, r0, r0, asr sl
    1af0:	andeq	r5, r0, r0, ror sl
    1af4:	andeq	r5, r0, sl, asr #20
    1af8:	andeq	r5, r0, r2, asr sl
    1afc:	andeq	r5, r0, r6, ror #20
    1b00:	andeq	r5, r0, sl, ror sl
    1b04:	andeq	r5, r0, ip, lsl #22
    1b08:	andeq	r5, r0, r6, ror #21
    1b0c:			; <UNDEFINED> instruction: 0x00005ab6
    1b10:	muleq	r0, r0, sl
    1b14:	andeq	r5, r0, lr, lsr sl
    1b18:	andeq	r5, r0, r6, lsl #20
    1b1c:	bleq	3dc60 <__assert_fail@plt+0x3c510>
    1b20:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1b24:	strbtmi	fp, [sl], -r2, lsl #24
    1b28:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1b2c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1b30:	ldrmi	sl, [sl], #776	; 0x308
    1b34:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1b38:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1b3c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1b40:			; <UNDEFINED> instruction: 0xf85a4b06
    1b44:	stmdami	r6, {r0, r1, ip, sp}
    1b48:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1b4c:	stc	7, cr15, [r2], #1020	; 0x3fc
    1b50:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
    1b54:	andeq	r6, r1, r0, ror #5
    1b58:	andeq	r0, r0, r0, lsr #3
    1b5c:			; <UNDEFINED> instruction: 0x000001b8
    1b60:	andeq	r0, r0, r0, asr #3
    1b64:	ldr	r3, [pc, #20]	; 1b80 <__assert_fail@plt+0x430>
    1b68:	ldr	r2, [pc, #20]	; 1b84 <__assert_fail@plt+0x434>
    1b6c:	add	r3, pc, r3
    1b70:	ldr	r2, [r3, r2]
    1b74:	cmp	r2, #0
    1b78:	bxeq	lr
    1b7c:	b	14e4 <__gmon_start__@plt>
    1b80:	andeq	r6, r1, r0, asr #5
    1b84:			; <UNDEFINED> instruction: 0x000001b4
    1b88:	blmi	1d3ba8 <__assert_fail@plt+0x1d2458>
    1b8c:	bmi	1d2d74 <__assert_fail@plt+0x1d1624>
    1b90:	addmi	r4, r3, #2063597568	; 0x7b000000
    1b94:	andle	r4, r3, sl, ror r4
    1b98:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b9c:	ldrmi	fp, [r8, -r3, lsl #2]
    1ba0:	svclt	0x00004770
    1ba4:	andeq	r6, r1, ip, ror r4
    1ba8:	andeq	r6, r1, r8, ror r4
    1bac:	muleq	r1, ip, r2
    1bb0:	andeq	r0, r0, r8, lsr #3
    1bb4:	stmdbmi	r9, {r3, fp, lr}
    1bb8:	bmi	252da0 <__assert_fail@plt+0x251650>
    1bbc:	bne	252da8 <__assert_fail@plt+0x251658>
    1bc0:	svceq	0x00cb447a
    1bc4:			; <UNDEFINED> instruction: 0x01a1eb03
    1bc8:	andle	r1, r3, r9, asr #32
    1bcc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1bd0:	ldrmi	fp, [r8, -r3, lsl #2]
    1bd4:	svclt	0x00004770
    1bd8:	andeq	r6, r1, r0, asr r4
    1bdc:	andeq	r6, r1, ip, asr #8
    1be0:	andeq	r6, r1, r0, ror r2
    1be4:	andeq	r0, r0, r8, asr #3
    1be8:	blmi	2af010 <__assert_fail@plt+0x2ad8c0>
    1bec:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1bf0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1bf4:	blmi	2701a8 <__assert_fail@plt+0x26ea58>
    1bf8:	ldrdlt	r5, [r3, -r3]!
    1bfc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1c00:			; <UNDEFINED> instruction: 0xf7ff6818
    1c04:			; <UNDEFINED> instruction: 0xf7ffeb60
    1c08:	blmi	1c1b0c <__assert_fail@plt+0x1c03bc>
    1c0c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1c10:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1c14:	andeq	r6, r1, sl, lsl r4
    1c18:	andeq	r6, r1, r0, asr #4
    1c1c:	andeq	r0, r0, r4, lsr #3
    1c20:	andeq	r6, r1, r2, lsl #8
    1c24:	strdeq	r6, [r1], -sl
    1c28:	svclt	0x0000e7c4
    1c2c:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1c30:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1c34:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1c38:			; <UNDEFINED> instruction: 0xf7ff4620
    1c3c:	strmi	lr, [r7], -lr, lsl #24
    1c40:			; <UNDEFINED> instruction: 0xf7ff4620
    1c44:	strmi	lr, [r6], -sl, lsl #23
    1c48:			; <UNDEFINED> instruction: 0xf7ff4620
    1c4c:			; <UNDEFINED> instruction: 0x4604ecf8
    1c50:			; <UNDEFINED> instruction: 0xb128bb66
    1c54:	stc	7, cr15, [r8], {255}	; 0xff
    1c58:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1c5c:	tstle	r7, r9, lsl #22
    1c60:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1c64:			; <UNDEFINED> instruction: 0x4620681c
    1c68:	bl	ffdbfc6c <__assert_fail@plt+0xffdbe51c>
    1c6c:	strtmi	r4, [r0], -r6, lsl #12
    1c70:	bl	1cbfc74 <__assert_fail@plt+0x1cbe524>
    1c74:	strtmi	r4, [r0], -r5, lsl #12
    1c78:	stcl	7, cr15, [r0], #1020	; 0x3fc
    1c7c:	bllt	f53494 <__assert_fail@plt+0xf51d44>
    1c80:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1c84:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1c88:	blcs	25bc9c <__assert_fail@plt+0x25a54c>
    1c8c:	ldfltp	f5, [r8, #44]!	; 0x2c
    1c90:	rscle	r2, r5, r0, lsr #22
    1c94:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1c98:	andcs	r2, r0, r5, lsl #4
    1c9c:			; <UNDEFINED> instruction: 0xf7ff4479
    1ca0:			; <UNDEFINED> instruction: 0xf7ffeb88
    1ca4:	andcs	lr, r1, sl, ror #25
    1ca8:	bl	1abfcac <__assert_fail@plt+0x1abe55c>
    1cac:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1cb0:	stccs	8, cr6, [r0], {3}
    1cb4:	blcs	83646c <__assert_fail@plt+0x834d1c>
    1cb8:	andvs	fp, r4, r8, lsl pc
    1cbc:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1cc0:	andcs	r2, r0, r5, lsl #4
    1cc4:			; <UNDEFINED> instruction: 0xf7ff4479
    1cc8:			; <UNDEFINED> instruction: 0xf7ffeb74
    1ccc:	strb	lr, [sl, r2, asr #24]!
    1cd0:	mvnle	r2, r0, lsl #16
    1cd4:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1cd8:	blcs	81bcec <__assert_fail@plt+0x81a59c>
    1cdc:	andvs	fp, r4, r8, lsl pc
    1ce0:	svclt	0x0000e7e1
    1ce4:	strdeq	r6, [r1], -lr
    1ce8:			; <UNDEFINED> instruction: 0x000001bc
    1cec:			; <UNDEFINED> instruction: 0x000001b0
    1cf0:	andeq	r5, r0, r8, lsr #13
    1cf4:	andeq	r5, r0, r0, lsl #13
    1cf8:	andvs	r2, fp, r0, lsl #6
    1cfc:			; <UNDEFINED> instruction: 0xb328b410
    1d00:	mulmi	r0, r0, r9
    1d04:	tstle	ip, pc, lsr #24
    1d08:	mulcc	r1, r0, r9
    1d0c:	andcc	r4, r1, r4, lsl #12
    1d10:	rscsle	r2, r9, pc, lsr #22
    1d14:	andvs	r2, fp, r1, lsl #6
    1d18:	mulcc	r1, r4, r9
    1d1c:	svclt	0x00182b2f
    1d20:	andle	r2, sl, r0, lsl #22
    1d24:			; <UNDEFINED> instruction: 0xf1c04603
    1d28:	ldmdane	sl, {r1}
    1d2c:			; <UNDEFINED> instruction: 0xf913600a
    1d30:	bcs	d93c <__assert_fail@plt+0xc1ec>
    1d34:	bcs	bf199c <__assert_fail@plt+0xbf024c>
    1d38:			; <UNDEFINED> instruction: 0x4620d1f7
    1d3c:	blmi	13feb8 <__assert_fail@plt+0x13e768>
    1d40:	stccs	7, cr4, [r0], {112}	; 0x70
    1d44:			; <UNDEFINED> instruction: 0x4604d0f9
    1d48:	strb	r3, [r3, r1]!
    1d4c:	ldrb	r4, [r4, r4, lsl #12]!
    1d50:			; <UNDEFINED> instruction: 0x460eb570
    1d54:	mulne	r0, r0, r9
    1d58:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1d5c:	cmplt	r1, r8, lsl #12
    1d60:			; <UNDEFINED> instruction: 0x4630295c
    1d64:			; <UNDEFINED> instruction: 0xf7ffd008
    1d68:	ldmdblt	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    1d6c:	strpl	r3, [r9, -r1, lsl #8]!
    1d70:	stmdbcs	r0, {r5, r9, sl, lr}
    1d74:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1d78:			; <UNDEFINED> instruction: 0xf993192b
    1d7c:			; <UNDEFINED> instruction: 0xb12b3001
    1d80:	strpl	r3, [r9, -r2, lsl #8]!
    1d84:	stmdbcs	r0, {r5, r9, sl, lr}
    1d88:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1d8c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1d90:	mvnsmi	lr, sp, lsr #18
    1d94:	bmi	8d35f4 <__assert_fail@plt+0x8d1ea4>
    1d98:	blmi	8edfa8 <__assert_fail@plt+0x8ec858>
    1d9c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1da0:	strmi	r4, [r8], r4, lsl #12
    1da4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1da8:			; <UNDEFINED> instruction: 0xf04f9301
    1dac:	strls	r0, [r0, -r0, lsl #6]
    1db0:	bl	ff6bfdb4 <__assert_fail@plt+0xff6be664>
    1db4:	tstlt	r4, r7
    1db8:	mulcc	r0, r4, r9
    1dbc:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1dc0:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1dc4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1dc8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1dcc:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1dd0:	ldrtmi	r4, [fp], -r5, lsl #12
    1dd4:			; <UNDEFINED> instruction: 0x46694632
    1dd8:			; <UNDEFINED> instruction: 0xf7ff4620
    1ddc:	stmdavs	fp!, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    1de0:	blls	30434 <__assert_fail@plt+0x2ece4>
    1de4:	rscle	r4, sl, r3, lsr #5
    1de8:			; <UNDEFINED> instruction: 0xf993b11b
    1dec:	blcs	ddf4 <__assert_fail@plt+0xc6a4>
    1df0:	bmi	43658c <__assert_fail@plt+0x434e3c>
    1df4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1df8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1dfc:	subsmi	r9, sl, r1, lsl #22
    1e00:	andlt	sp, r2, sp, lsl #2
    1e04:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1e08:	blcs	89463c <__assert_fail@plt+0x892eec>
    1e0c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1e10:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1e14:	strbmi	r4, [r2], -r3, lsr #12
    1e18:			; <UNDEFINED> instruction: 0xf7ff4479
    1e1c:			; <UNDEFINED> instruction: 0xf7ffeaf0
    1e20:	svclt	0x0000eadc
    1e24:	muleq	r1, r2, r0
    1e28:	andeq	r0, r0, ip, lsr #3
    1e2c:	andeq	r6, r1, lr, lsr r2
    1e30:	andeq	r5, r0, r0, asr #15
    1e34:	andeq	r6, r1, sl, lsr r0
    1e38:	strdeq	r6, [r1], -r8
    1e3c:	andeq	r5, r0, r0, ror r7
    1e40:	addlt	fp, r3, r0, lsl #10
    1e44:	tstls	r0, r7, lsl #24
    1e48:			; <UNDEFINED> instruction: 0xf7ff9001
    1e4c:	ldrbtmi	lr, [ip], #-2958	; 0xfffff472
    1e50:	ldmib	sp, {r1, r5, r8, sp}^
    1e54:	andvs	r2, r1, r0, lsl #6
    1e58:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1e5c:			; <UNDEFINED> instruction: 0xf7ff4479
    1e60:	svclt	0x0000eace
    1e64:			; <UNDEFINED> instruction: 0x000161b6
    1e68:	andeq	r5, r0, ip, lsr #14
    1e6c:			; <UNDEFINED> instruction: 0x4604b538
    1e70:			; <UNDEFINED> instruction: 0xf7ff460d
    1e74:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1e78:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1e7c:	lfmlt	f5, 1, [r8, #-0]
    1e80:	strtmi	r4, [r0], -r9, lsr #12
    1e84:			; <UNDEFINED> instruction: 0xffdcf7ff
    1e88:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1e8c:			; <UNDEFINED> instruction: 0x47706018
    1e90:	andeq	r6, r1, sl, ror r1
    1e94:	svcmi	0x00f0e92d
    1e98:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1e9c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1ea0:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1ea4:			; <UNDEFINED> instruction: 0xf8df2500
    1ea8:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1eac:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1eb0:	movwls	r6, #55323	; 0xd81b
    1eb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1eb8:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1ebc:	strmi	r9, [r5], -r2, lsl #4
    1ec0:	bl	14bfec4 <__assert_fail@plt+0x14be774>
    1ec4:	stccs	6, cr4, [r0, #-16]
    1ec8:	adchi	pc, r9, r0
    1ecc:	mulvs	r0, r5, r9
    1ed0:			; <UNDEFINED> instruction: 0xf0002e00
    1ed4:			; <UNDEFINED> instruction: 0xf7ff80a4
    1ed8:			; <UNDEFINED> instruction: 0x462aeb12
    1edc:	strmi	r6, [r2], r1, lsl #16
    1ee0:			; <UNDEFINED> instruction: 0xf912e001
    1ee4:	rscslt	r6, r3, #1, 30
    1ee8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1eec:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1ef0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    1ef4:	addshi	pc, r3, r0
    1ef8:	bleq	c3e334 <__assert_fail@plt+0xc3cbe4>
    1efc:	ldrmi	r4, [sl], -r8, lsr #12
    1f00:	ldrbmi	r6, [r9], -r3, lsr #32
    1f04:			; <UNDEFINED> instruction: 0xf7ff930c
    1f08:	vmlsls.f32	s28, s24, s28
    1f0c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1f10:	smlabteq	r0, sp, r9, lr
    1f14:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1f18:			; <UNDEFINED> instruction: 0xf0402d00
    1f1c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1f20:	tsthi	r6, r0	; <UNPREDICTABLE>
    1f24:	mulpl	r0, r6, r9
    1f28:			; <UNDEFINED> instruction: 0xf0002d00
    1f2c:	andcs	r8, r0, #12, 2
    1f30:	cdp	3, 0, cr2, cr8, cr0, {0}
    1f34:			; <UNDEFINED> instruction: 0x4657ba10
    1f38:	andsls	pc, r8, sp, asr #17
    1f3c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f40:			; <UNDEFINED> instruction: 0x469246b1
    1f44:			; <UNDEFINED> instruction: 0xf999469b
    1f48:	bcs	1a49f54 <__assert_fail@plt+0x1a48804>
    1f4c:	addhi	pc, sp, r0
    1f50:	msreq	CPSR_, r2, lsr #32
    1f54:			; <UNDEFINED> instruction: 0xf0402942
    1f58:			; <UNDEFINED> instruction: 0xf99980e9
    1f5c:	bcs	9f6c <__assert_fail@plt+0x881c>
    1f60:	bicshi	pc, r3, r0
    1f64:	bl	fe53ff68 <__assert_fail@plt+0xfe53e818>
    1f68:	subsle	r2, r8, r0, lsl #16
    1f6c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1f70:			; <UNDEFINED> instruction: 0x4630d055
    1f74:	b	ff83ff78 <__assert_fail@plt+0xff83e828>
    1f78:	movweq	lr, #47706	; 0xba5a
    1f7c:	cmple	lr, r5, lsl #12
    1f80:	mulne	r0, r9, r9
    1f84:	suble	r2, sl, r0, lsl #18
    1f88:			; <UNDEFINED> instruction: 0x462a4630
    1f8c:			; <UNDEFINED> instruction: 0xf7ff4649
    1f90:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1f94:			; <UNDEFINED> instruction: 0xf919d143
    1f98:	strbmi	ip, [sp], #-5
    1f9c:	svceq	0x0030f1bc
    1fa0:			; <UNDEFINED> instruction: 0xf108d10a
    1fa4:	bl	fea03fb0 <__assert_fail@plt+0xfea02860>
    1fa8:	bl	142bc4 <__assert_fail@plt+0x141474>
    1fac:			; <UNDEFINED> instruction: 0xf9150803
    1fb0:			; <UNDEFINED> instruction: 0xf1bccf01
    1fb4:	rscsle	r0, r8, r0, lsr pc
    1fb8:			; <UNDEFINED> instruction: 0xf833683b
    1fbc:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    1fc0:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    1fc4:	ldrle	r4, [lr, #1705]!	; 0x6a9
    1fc8:	strtmi	r2, [r8], -r0, lsl #6
    1fcc:	bne	43d834 <__assert_fail@plt+0x43c0e4>
    1fd0:	eorvs	r4, r3, sl, lsl r6
    1fd4:			; <UNDEFINED> instruction: 0xf7ff930c
    1fd8:			; <UNDEFINED> instruction: 0xf8dde9e6
    1fdc:	strmi	r9, [r9, #48]!	; 0x30
    1fe0:	strmi	r6, [r2], r5, lsr #16
    1fe4:			; <UNDEFINED> instruction: 0xf000468b
    1fe8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1fec:	adchi	pc, r6, r0
    1ff0:	mvnscc	pc, #16, 2
    1ff4:			; <UNDEFINED> instruction: 0xf1419304
    1ff8:	movwls	r3, #21503	; 0x53ff
    1ffc:	ldrdeq	lr, [r4, -sp]
    2000:	mvnscc	pc, #79	; 0x4f
    2004:	andeq	pc, r2, #111	; 0x6f
    2008:	svclt	0x0008428b
    200c:			; <UNDEFINED> instruction: 0xd3274282
    2010:	svceq	0x0000f1b9
    2014:			; <UNDEFINED> instruction: 0xf999d003
    2018:	bcs	a020 <__assert_fail@plt+0x88d0>
    201c:	tstcs	r6, #-1073741788	; 0xc0000024
    2020:	ldreq	pc, [r5, #-111]	; 0xffffff91
    2024:	bmi	ff49a0b8 <__assert_fail@plt+0xff498968>
    2028:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    202c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2030:	subsmi	r9, sl, sp, lsl #22
    2034:	orrshi	pc, r6, r0, asr #32
    2038:	andlt	r4, pc, r8, lsr #12
    203c:	blhi	bd338 <__assert_fail@plt+0xbbbe8>
    2040:	svchi	0x00f0e8bd
    2044:			; <UNDEFINED> instruction: 0xf1109b01
    2048:			; <UNDEFINED> instruction: 0xf04f37ff
    204c:			; <UNDEFINED> instruction: 0xf06f31ff
    2050:			; <UNDEFINED> instruction: 0xf1430002
    2054:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    2058:	adcsmi	fp, r8, #8, 30
    205c:	svcge	0x005ff4bf
    2060:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    2064:	rsbmi	sp, fp, #913408	; 0xdf000
    2068:			; <UNDEFINED> instruction: 0xf999e7dc
    206c:			; <UNDEFINED> instruction: 0xf0222002
    2070:	bcs	10828f8 <__assert_fail@plt+0x10811a8>
    2074:	svcge	0x0076f47f
    2078:	mulcs	r3, r9, r9
    207c:			; <UNDEFINED> instruction: 0xf47f2a00
    2080:			; <UNDEFINED> instruction: 0x464eaf71
    2084:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2088:			; <UNDEFINED> instruction: 0x9018f8dd
    208c:	blge	13c7c8 <__assert_fail@plt+0x13b078>
    2090:	ldcmi	3, cr9, [r8, #24]!
    2094:	mulne	r0, r6, r9
    2098:			; <UNDEFINED> instruction: 0x4628447d
    209c:			; <UNDEFINED> instruction: 0xf7ff9109
    20a0:	stmdbls	r9, {r1, r4, r6, r9, fp, sp, lr, pc}
    20a4:			; <UNDEFINED> instruction: 0xf0002800
    20a8:	blne	10e2594 <__assert_fail@plt+0x10e0e44>
    20ac:			; <UNDEFINED> instruction: 0xf1039309
    20b0:			; <UNDEFINED> instruction: 0xf1be0e01
    20b4:			; <UNDEFINED> instruction: 0xf0000f00
    20b8:	blls	1a25e8 <__assert_fail@plt+0x1a0e98>
    20bc:	mrscs	r2, (UNDEF: 0)
    20c0:	blvc	ff8fca04 <__assert_fail@plt+0xff8fb2b4>
    20c4:	blls	53b34 <__assert_fail@plt+0x523e4>
    20c8:			; <UNDEFINED> instruction: 0xf0402b00
    20cc:	b	1422594 <__assert_fail@plt+0x1420e44>
    20d0:	cmple	r7, r1, lsl #6
    20d4:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    20d8:	rdfnee	f0, f5, f0
    20dc:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    20e0:	and	r4, r4, ip, lsr #13
    20e4:	movweq	lr, #23124	; 0x5a54
    20e8:	ldfccp	f7, [pc], #48	; 2120 <__assert_fail@plt+0x9d0>
    20ec:	blx	365ce <__assert_fail@plt+0x34e7e>
    20f0:			; <UNDEFINED> instruction: 0xf1bcf20b
    20f4:	blx	2920fa <__assert_fail@plt+0x2909aa>
    20f8:	blx	fe80a906 <__assert_fail@plt+0xfe8091b6>
    20fc:	strmi	r0, [sl], #-266	; 0xfffffef6
    2100:			; <UNDEFINED> instruction: 0xf0004611
    2104:	strcs	r8, [r0], #-252	; 0xffffff04
    2108:	bcs	b510 <__assert_fail@plt+0x9dc0>
    210c:	blx	fe8364be <__assert_fail@plt+0xfe834d6e>
    2110:			; <UNDEFINED> instruction: 0xf04f670a
    2114:	blx	fea8591e <__assert_fail@plt+0xfea841ce>
    2118:	ldrtmi	r2, [lr], -r2, lsl #6
    211c:	bl	10c877c <__assert_fail@plt+0x10c702c>
    2120:	blcs	2d60 <__assert_fail@plt+0x1610>
    2124:	strcs	sp, [r1], #-222	; 0xffffff22
    2128:	ldrb	r2, [fp, r0, lsl #10]
    212c:			; <UNDEFINED> instruction: 0xf47f2a00
    2130:			; <UNDEFINED> instruction: 0xe7a6af19
    2134:			; <UNDEFINED> instruction: 0xf43f2d00
    2138:			; <UNDEFINED> instruction: 0xe791af72
    213c:	movweq	lr, #47706	; 0xba5a
    2140:	svcge	0x0066f47f
    2144:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    2148:	stmib	r9, {sl, ip, sp}^
    214c:	strb	r3, [sl, -r0, lsl #8]!
    2150:	strcc	lr, [r0], #-2525	; 0xfffff623
    2154:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    2158:	strb	r3, [r4, -r0, lsl #8]!
    215c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2160:	smlabteq	r0, sp, r9, lr
    2164:	streq	pc, [r1, #-111]!	; 0xffffff91
    2168:	tstlt	r3, r2, lsl #22
    216c:			; <UNDEFINED> instruction: 0xf8c39b02
    2170:	ldmib	sp, {sp, lr, pc}^
    2174:	strmi	r1, [fp], -r4, lsl #4
    2178:	svclt	0x00144313
    217c:	movwcs	r2, #769	; 0x301
    2180:	svceq	0x0000f1be
    2184:	movwcs	fp, #3848	; 0xf08
    2188:			; <UNDEFINED> instruction: 0xf0002b00
    218c:	blls	262460 <__assert_fail@plt+0x260d10>
    2190:			; <UNDEFINED> instruction: 0xf8cd2001
    2194:	tstcs	r0, r4, lsr #32
    2198:	ldfccp	f7, [pc], #12	; 21ac <__assert_fail@plt+0xa5c>
    219c:	strtmi	r9, [r8], r6, lsl #22
    21a0:	b	13e71b0 <__assert_fail@plt+0x13e5a60>
    21a4:	ldrmi	r7, [sl], r3, ror #23
    21a8:	b	153a1c0 <__assert_fail@plt+0x1538a70>
    21ac:			; <UNDEFINED> instruction: 0xf10c0305
    21b0:			; <UNDEFINED> instruction: 0xd11d3cff
    21b4:	vqdmulh.s<illegal width 8>	d15, d11, d0
    21b8:	svccc	0x00fff1bc
    21bc:	andcs	pc, r1, #10240	; 0x2800
    21c0:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    21c4:	ldrmi	r4, [r1], -sl, lsl #8
    21c8:	strcs	sp, [r0], #-18	; 0xffffffee
    21cc:	bcs	b5d4 <__assert_fail@plt+0x9e84>
    21d0:	blx	fe836586 <__assert_fail@plt+0xfe834e36>
    21d4:			; <UNDEFINED> instruction: 0xf04f670a
    21d8:	blx	fea859e2 <__assert_fail@plt+0xfea84292>
    21dc:	ldrtmi	r2, [lr], -r2, lsl #6
    21e0:	bl	10c8840 <__assert_fail@plt+0x10c70f0>
    21e4:	blcs	2e24 <__assert_fail@plt+0x16d4>
    21e8:	strcs	sp, [r1], #-223	; 0xffffff21
    21ec:	ldrb	r2, [ip, r0, lsl #10]
    21f0:	smlabteq	r6, sp, r9, lr
    21f4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    21f8:			; <UNDEFINED> instruction: 0xf04f0104
    21fc:			; <UNDEFINED> instruction: 0x9c020a0a
    2200:	bleq	3e344 <__assert_fail@plt+0x3cbf4>
    2204:			; <UNDEFINED> instruction: 0xf8dd2900
    2208:	svclt	0x00088024
    220c:	tstle	r1, #720896	; 0xb0000
    2210:	movweq	lr, #43802	; 0xab1a
    2214:	andeq	lr, fp, #76800	; 0x12c00
    2218:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    221c:	movweq	lr, #43795	; 0xab13
    2220:	andeq	lr, fp, #67584	; 0x10800
    2224:	beq	fce78 <__assert_fail@plt+0xfb728>
    2228:	bleq	bcf38 <__assert_fail@plt+0xbb7e8>
    222c:	svclt	0x0008458b
    2230:	mvnle	r4, #545259520	; 0x20800000
    2234:	svceq	0x0000f1b8
    2238:	tstcs	r0, r2, lsl r0
    223c:	movweq	lr, #43802	; 0xab1a
    2240:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    2244:	andeq	lr, fp, #76800	; 0x12c00
    2248:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    224c:	movweq	lr, #43795	; 0xab13
    2250:	andeq	lr, fp, #67584	; 0x10800
    2254:	beq	fcea8 <__assert_fail@plt+0xfb758>
    2258:	bleq	bcf68 <__assert_fail@plt+0xbb818>
    225c:	mvnle	r4, r8, lsl #11
    2260:	strcs	r2, [r0, -r1, lsl #12]
    2264:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2268:	strmi	lr, [r4, #-2525]	; 0xfffff623
    226c:	andsls	pc, r0, sp, asr #17
    2270:	strtmi	r4, [r9], -r0, lsr #12
    2274:	movwcs	r2, #522	; 0x20a
    2278:			; <UNDEFINED> instruction: 0xff8af004
    227c:	strtmi	r4, [r9], -r0, lsr #12
    2280:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2284:			; <UNDEFINED> instruction: 0x46994690
    2288:	movwcs	r2, #522	; 0x20a
    228c:			; <UNDEFINED> instruction: 0xff80f004
    2290:	bl	11c8964 <__assert_fail@plt+0x11c7214>
    2294:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2298:			; <UNDEFINED> instruction: 0x0c0ceb4c
    229c:	bl	1308910 <__assert_fail@plt+0x13071c0>
    22a0:	ldrtmi	r0, [r2], -r7, lsl #24
    22a4:			; <UNDEFINED> instruction: 0x463b18de
    22a8:	streq	lr, [ip, -ip, asr #22]
    22ac:	strmi	r4, [sp], -r4, lsl #12
    22b0:	svceq	0x0000f1b8
    22b4:			; <UNDEFINED> instruction: 0x4650d014
    22b8:			; <UNDEFINED> instruction: 0xf0044659
    22bc:	strbmi	pc, [r2], -r9, ror #30	; <UNPREDICTABLE>
    22c0:			; <UNDEFINED> instruction: 0xf004464b
    22c4:	strmi	pc, [fp], -r5, ror #30
    22c8:	ldmib	sp, {r1, r9, sl, lr}^
    22cc:			; <UNDEFINED> instruction: 0xf0040106
    22d0:	blls	42054 <__assert_fail@plt+0x40904>
    22d4:	movwls	r1, #2075	; 0x81b
    22d8:	bl	1068ee4 <__assert_fail@plt+0x1067794>
    22dc:	movwls	r0, #4867	; 0x1303
    22e0:	movwcs	lr, #10717	; 0x29dd
    22e4:	svclt	0x00082b00
    22e8:	sbcle	r2, r1, #40960	; 0xa000
    22ec:	strmi	lr, [r9, #-2525]	; 0xfffff623
    22f0:			; <UNDEFINED> instruction: 0x9010f8dd
    22f4:	movwcs	lr, #2525	; 0x9dd
    22f8:	movwcs	lr, #2505	; 0x9c9
    22fc:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2300:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2304:	smlabteq	r0, sp, r9, lr
    2308:	strbmi	lr, [lr], -lr, lsr #14
    230c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2310:			; <UNDEFINED> instruction: 0x9018f8dd
    2314:	blge	13ca50 <__assert_fail@plt+0x13b300>
    2318:	ldrt	r9, [sl], r6, lsl #6
    231c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2320:			; <UNDEFINED> instruction: 0xf7ff4628
    2324:	stmdacs	r0, {r4, r8, fp, sp, lr, pc}
    2328:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    232c:	blls	3bd10 <__assert_fail@plt+0x3a5c0>
    2330:	stcls	7, cr2, [r6, #-0]
    2334:	blx	fe893ba6 <__assert_fail@plt+0xfe892456>
    2338:	ldrmi	r2, [lr], -r5, lsl #6
    233c:	blx	ff8e8f4a <__assert_fail@plt+0xff8e77fa>
    2340:	svccs	0x00006705
    2344:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2348:	tstcs	r0, r1
    234c:	blls	bbe50 <__assert_fail@plt+0xba700>
    2350:	blcs	13d2c <__assert_fail@plt+0x125dc>
    2354:	svcge	0x000af47f
    2358:	strcc	lr, [r0], #-2525	; 0xfffff623
    235c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2360:	strbt	r3, [r0], -r0, lsl #8
    2364:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2368:	andeq	r5, r1, r6, lsl #31
    236c:	andeq	r0, r0, ip, lsr #3
    2370:	andeq	r5, r1, r6, lsl #28
    2374:	strdeq	r5, [r0], -ip
    2378:	andeq	r5, r0, r2, lsl #5
    237c:			; <UNDEFINED> instruction: 0xf7ff2200
    2380:	svclt	0x0000bd89
    2384:	mvnsmi	lr, sp, lsr #18
    2388:	strmi	r4, [r7], -r8, lsl #13
    238c:			; <UNDEFINED> instruction: 0x4605b1d8
    2390:			; <UNDEFINED> instruction: 0xf7ffe007
    2394:	rsclt	lr, r4, #180, 16	; 0xb40000
    2398:			; <UNDEFINED> instruction: 0xf8336803
    239c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    23a0:	strtmi	sp, [lr], -r4, lsl #10
    23a4:	blmi	80800 <__assert_fail@plt+0x7f0b0>
    23a8:	mvnsle	r2, r0, lsl #24
    23ac:	svceq	0x0000f1b8
    23b0:			; <UNDEFINED> instruction: 0xf8c8d001
    23b4:	adcsmi	r6, lr, #0
    23b8:			; <UNDEFINED> instruction: 0xf996d908
    23bc:	andcs	r3, r1, r0
    23c0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    23c4:	strdlt	r8, [r9, -r0]
    23c8:	andeq	pc, r0, r8, asr #17
    23cc:	ldmfd	sp!, {sp}
    23d0:	svclt	0x000081f0
    23d4:	mvnsmi	lr, sp, lsr #18
    23d8:	strmi	r4, [r7], -r8, lsl #13
    23dc:			; <UNDEFINED> instruction: 0x4605b1d8
    23e0:			; <UNDEFINED> instruction: 0xf7ffe007
    23e4:	rsclt	lr, r4, #140, 16	; 0x8c0000
    23e8:			; <UNDEFINED> instruction: 0xf8336803
    23ec:	ldrbeq	r3, [fp], #20
    23f0:	strtmi	sp, [lr], -r4, lsl #10
    23f4:	blmi	80850 <__assert_fail@plt+0x7f100>
    23f8:	mvnsle	r2, r0, lsl #24
    23fc:	svceq	0x0000f1b8
    2400:			; <UNDEFINED> instruction: 0xf8c8d001
    2404:	adcsmi	r6, lr, #0
    2408:			; <UNDEFINED> instruction: 0xf996d908
    240c:	andcs	r3, r1, r0
    2410:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2414:	strdlt	r8, [r9, -r0]
    2418:	andeq	pc, r0, r8, asr #17
    241c:	ldmfd	sp!, {sp}
    2420:	svclt	0x000081f0
    2424:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2428:	strdlt	fp, [r2], r0
    242c:	bmi	76d050 <__assert_fail@plt+0x76b900>
    2430:	cfstrsge	mvf4, [sl], {121}	; 0x79
    2434:	blvc	140588 <__assert_fail@plt+0x13ee38>
    2438:	stmpl	sl, {r1, r2, r9, sl, lr}
    243c:	andls	r6, r1, #1179648	; 0x120000
    2440:	andeq	pc, r0, #79	; 0x4f
    2444:	and	r9, r5, r0, lsl #6
    2448:	ldrtmi	r4, [r0], -r9, lsr #12
    244c:	svc	0x0034f7fe
    2450:	cmnlt	r0, r8, lsl #8
    2454:	stcne	8, cr15, [r8], {84}	; 0x54
    2458:			; <UNDEFINED> instruction: 0xf854b1b1
    245c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2460:			; <UNDEFINED> instruction: 0x4630b195
    2464:	svc	0x0028f7fe
    2468:	mvnle	r2, r0, lsl #16
    246c:	bmi	38a478 <__assert_fail@plt+0x388d28>
    2470:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2474:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2478:	subsmi	r9, sl, r1, lsl #22
    247c:	andlt	sp, r2, sp, lsl #2
    2480:	ldrhtmi	lr, [r0], #141	; 0x8d
    2484:	ldrbmi	fp, [r0, -r3]!
    2488:	ldrtmi	r4, [r3], -r8, lsl #16
    248c:	ldrtmi	r4, [sl], -r8, lsl #18
    2490:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2494:			; <UNDEFINED> instruction: 0xf7ff6800
    2498:			; <UNDEFINED> instruction: 0xf7fee8e4
    249c:	svclt	0x0000ef9e
    24a0:	andeq	r5, r1, r0, lsl #20
    24a4:	andeq	r0, r0, ip, lsr #3
    24a8:			; <UNDEFINED> instruction: 0x000159be
    24ac:	andeq	r5, r1, r4, ror fp
    24b0:	strdeq	r5, [r0], -r6
    24b4:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    24b8:	subslt	r4, r4, #16777216	; 0x1000000
    24bc:	and	r4, r3, r3, lsl #12
    24c0:	mulle	r8, r4, r2
    24c4:	andle	r4, r5, fp, lsl #5
    24c8:	mulcs	r0, r3, r9
    24cc:	movwcc	r4, #5656	; 0x1618
    24d0:	mvnsle	r2, r0, lsl #20
    24d4:			; <UNDEFINED> instruction: 0xf85d2000
    24d8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    24dc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    24e0:	andcs	fp, sl, #56, 10	; 0xe000000
    24e4:	strmi	r4, [sp], -r4, lsl #12
    24e8:	stc2l	7, cr15, [r0], {255}	; 0xff
    24ec:	svccc	0x0080f5b0
    24f0:	addlt	sp, r0, #268435456	; 0x10000000
    24f4:			; <UNDEFINED> instruction: 0x4629bd38
    24f8:			; <UNDEFINED> instruction: 0xf7ff4620
    24fc:	svclt	0x0000fca1
    2500:	andscs	fp, r0, #56, 10	; 0xe000000
    2504:	strmi	r4, [sp], -r4, lsl #12
    2508:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    250c:	svccc	0x0080f5b0
    2510:	addlt	sp, r0, #268435456	; 0x10000000
    2514:			; <UNDEFINED> instruction: 0x4629bd38
    2518:			; <UNDEFINED> instruction: 0xf7ff4620
    251c:	svclt	0x0000fc91
    2520:	strt	r2, [r3], #522	; 0x20a
    2524:	strt	r2, [r1], #528	; 0x210
    2528:	blmi	8d4db8 <__assert_fail@plt+0x8d3668>
    252c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2530:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2534:	strmi	r2, [r4], -r0, lsl #12
    2538:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    253c:			; <UNDEFINED> instruction: 0xf04f9301
    2540:	strls	r0, [r0], -r0, lsl #6
    2544:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2548:	tstlt	r4, r6
    254c:	mulcc	r0, r4, r9
    2550:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2554:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2558:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    255c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2560:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2564:	ldrtmi	r4, [r3], -r5, lsl #12
    2568:	strbtmi	r2, [r9], -sl, lsl #4
    256c:			; <UNDEFINED> instruction: 0xf7ff4620
    2570:	stmdavs	fp!, {r3, r5, r7, fp, sp, lr, pc}
    2574:	blls	30ba8 <__assert_fail@plt+0x2f458>
    2578:	rscle	r4, sl, r3, lsr #5
    257c:			; <UNDEFINED> instruction: 0xf993b11b
    2580:	blcs	e588 <__assert_fail@plt+0xce38>
    2584:	bmi	3f6d20 <__assert_fail@plt+0x3f55d0>
    2588:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    258c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2590:	subsmi	r9, sl, r1, lsl #22
    2594:	andlt	sp, r3, ip, lsl #2
    2598:	bmi	2f1d60 <__assert_fail@plt+0x2f0610>
    259c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    25a0:	bicsle	r6, r6, r0, lsl r8
    25a4:	strtmi	r4, [r3], -r9, lsl #18
    25a8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    25ac:	svc	0x0026f7fe
    25b0:	svc	0x0012f7fe
    25b4:	andeq	r5, r1, r4, lsl #18
    25b8:	andeq	r0, r0, ip, lsr #3
    25bc:	andeq	r5, r1, sl, lsr #21
    25c0:	andeq	r5, r0, ip, lsr #32
    25c4:	andeq	r5, r1, r6, lsr #17
    25c8:	andeq	r5, r1, r6, ror #20
    25cc:	ldrdeq	r4, [r0], -lr
    25d0:			; <UNDEFINED> instruction: 0x4606b5f8
    25d4:			; <UNDEFINED> instruction: 0xf7ff460f
    25d8:			; <UNDEFINED> instruction: 0xf110ffa7
    25dc:			; <UNDEFINED> instruction: 0xf1414400
    25e0:	cfstr32cs	mvfx0, [r1, #-0]
    25e4:	stccs	15, cr11, [r0], {8}
    25e8:	lfmlt	f5, 3, [r8]
    25ec:	svc	0x00bcf7fe
    25f0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    25f4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    25f8:	andvs	r4, r4, sl, lsr r6
    25fc:	stmdbmi	r3, {r3, fp, sp, lr}
    2600:			; <UNDEFINED> instruction: 0xf7fe4479
    2604:	svclt	0x0000eefc
    2608:	andeq	r5, r1, lr, lsl #20
    260c:	andeq	r4, r0, r8, lsl #31
    2610:			; <UNDEFINED> instruction: 0x4605b538
    2614:			; <UNDEFINED> instruction: 0xf7ff460c
    2618:			; <UNDEFINED> instruction: 0xf500ffdb
    261c:			; <UNDEFINED> instruction: 0xf5b34300
    2620:	andle	r3, r1, #128, 30	; 0x200
    2624:	lfmlt	f3, 1, [r8, #-0]
    2628:	svc	0x009ef7fe
    262c:	strtmi	r4, [r2], -r5, lsl #18
    2630:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    2634:	andvs	r4, r4, fp, lsr #12
    2638:	stmdbmi	r3, {r3, fp, sp, lr}
    263c:			; <UNDEFINED> instruction: 0xf7fe4479
    2640:	svclt	0x0000eede
    2644:	ldrdeq	r5, [r1], -r2
    2648:	andeq	r4, r0, ip, asr #30
    264c:			; <UNDEFINED> instruction: 0xf7ff220a
    2650:	svclt	0x0000bb9f
    2654:			; <UNDEFINED> instruction: 0xf7ff2210
    2658:	svclt	0x0000bb9b
    265c:	blmi	894ee8 <__assert_fail@plt+0x893798>
    2660:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2664:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2668:	strmi	r2, [r4], -r0, lsl #12
    266c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2670:			; <UNDEFINED> instruction: 0xf04f9301
    2674:	strls	r0, [r0], -r0, lsl #6
    2678:	svc	0x0076f7fe
    267c:	tstlt	r4, r6
    2680:	mulcc	r0, r4, r9
    2684:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2688:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    268c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2690:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2694:	svc	0x00e4f7fe
    2698:	strbtmi	r4, [r9], -r5, lsl #12
    269c:			; <UNDEFINED> instruction: 0xf7fe4620
    26a0:	stmdavs	fp!, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    26a4:	blls	30cd8 <__assert_fail@plt+0x2f588>
    26a8:	rscle	r4, ip, r3, lsr #5
    26ac:			; <UNDEFINED> instruction: 0xf993b11b
    26b0:	blcs	e6b8 <__assert_fail@plt+0xcf68>
    26b4:	bmi	3f6e58 <__assert_fail@plt+0x3f5708>
    26b8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    26bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    26c0:	subsmi	r9, sl, r1, lsl #22
    26c4:	andlt	sp, r3, ip, lsl #2
    26c8:	bmi	2f1e90 <__assert_fail@plt+0x2f0740>
    26cc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    26d0:	bicsle	r6, r8, r0, lsl r8
    26d4:	strtmi	r4, [r3], -r9, lsl #18
    26d8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    26dc:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    26e0:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    26e4:	ldrdeq	r5, [r1], -r0
    26e8:	andeq	r0, r0, ip, lsr #3
    26ec:	andeq	r5, r1, r6, ror r9
    26f0:	strdeq	r4, [r0], -r8
    26f4:	andeq	r5, r1, r6, ror r7
    26f8:	andeq	r5, r1, r6, lsr r9
    26fc:	andeq	r4, r0, lr, lsr #29
    2700:	blmi	8d4f90 <__assert_fail@plt+0x8d3840>
    2704:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2708:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    270c:	strmi	r2, [r4], -r0, lsl #12
    2710:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2714:			; <UNDEFINED> instruction: 0xf04f9301
    2718:	strls	r0, [r0], -r0, lsl #6
    271c:	svc	0x0024f7fe
    2720:	tstlt	r4, r6
    2724:	mulcc	r0, r4, r9
    2728:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    272c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2730:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2734:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2738:	svc	0x0092f7fe
    273c:	andcs	r4, sl, #5242880	; 0x500000
    2740:	strtmi	r4, [r0], -r9, ror #12
    2744:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    2748:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    274c:	adcmi	r9, r3, #0, 22
    2750:	tstlt	fp, fp, ror #1
    2754:	mulcc	r0, r3, r9
    2758:	mvnle	r2, r0, lsl #22
    275c:	blmi	314fa0 <__assert_fail@plt+0x313850>
    2760:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2764:	blls	5c7d4 <__assert_fail@plt+0x5b084>
    2768:	qaddle	r4, sl, ip
    276c:	ldcllt	0, cr11, [r0, #12]!
    2770:	blcs	894fa4 <__assert_fail@plt+0x893854>
    2774:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2778:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    277c:	ldrtmi	r4, [sl], -r3, lsr #12
    2780:			; <UNDEFINED> instruction: 0xf7fe4479
    2784:			; <UNDEFINED> instruction: 0xf7feee3c
    2788:	svclt	0x0000ee28
    278c:	andeq	r5, r1, ip, lsr #14
    2790:	andeq	r0, r0, ip, lsr #3
    2794:	ldrdeq	r5, [r1], -r2
    2798:	andeq	r4, r0, r4, asr lr
    279c:	ldrdeq	r5, [r1], -r0
    27a0:	muleq	r1, r0, r8
    27a4:	andeq	r4, r0, r8, lsl #28
    27a8:	blmi	8d5038 <__assert_fail@plt+0x8d38e8>
    27ac:	ldrblt	r4, [r0, #1146]!	; 0x47a
    27b0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    27b4:	strmi	r2, [r4], -r0, lsl #12
    27b8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    27bc:			; <UNDEFINED> instruction: 0xf04f9301
    27c0:	strls	r0, [r0], -r0, lsl #6
    27c4:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    27c8:	tstlt	r4, r6
    27cc:	mulcc	r0, r4, r9
    27d0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    27d4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    27d8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    27dc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    27e0:	svc	0x003ef7fe
    27e4:	andcs	r4, sl, #5242880	; 0x500000
    27e8:	strtmi	r4, [r0], -r9, ror #12
    27ec:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    27f0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    27f4:	adcmi	r9, r3, #0, 22
    27f8:	tstlt	fp, fp, ror #1
    27fc:	mulcc	r0, r3, r9
    2800:	mvnle	r2, r0, lsl #22
    2804:	blmi	315048 <__assert_fail@plt+0x3138f8>
    2808:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    280c:	blls	5c87c <__assert_fail@plt+0x5b12c>
    2810:	qaddle	r4, sl, ip
    2814:	ldcllt	0, cr11, [r0, #12]!
    2818:	blcs	89504c <__assert_fail@plt+0x8938fc>
    281c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2820:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2824:	ldrtmi	r4, [sl], -r3, lsr #12
    2828:			; <UNDEFINED> instruction: 0xf7fe4479
    282c:			; <UNDEFINED> instruction: 0xf7feede8
    2830:	svclt	0x0000edd4
    2834:	andeq	r5, r1, r4, lsl #13
    2838:	andeq	r0, r0, ip, lsr #3
    283c:	andeq	r5, r1, sl, lsr #16
    2840:	andeq	r4, r0, ip, lsr #27
    2844:	andeq	r5, r1, r8, lsr #12
    2848:	andeq	r5, r1, r8, ror #15
    284c:	andeq	r4, r0, r0, ror #26
    2850:	blmi	6550b8 <__assert_fail@plt+0x653968>
    2854:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2858:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    285c:	strbtmi	r4, [r9], -ip, lsl #12
    2860:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2864:			; <UNDEFINED> instruction: 0xf04f9303
    2868:			; <UNDEFINED> instruction: 0xf7ff0300
    286c:	orrslt	pc, r0, r7, lsl #27
    2870:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    2874:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2878:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    287c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2880:	strtmi	r4, [r2], -fp, lsr #12
    2884:			; <UNDEFINED> instruction: 0xf7fe4479
    2888:	stmdbmi	lr, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    288c:	strtmi	r4, [r2], -fp, lsr #12
    2890:			; <UNDEFINED> instruction: 0xf7fe4479
    2894:	bmi	33e434 <__assert_fail@plt+0x33cce4>
    2898:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    289c:	ldrdeq	lr, [r0, -sp]
    28a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    28a4:	subsmi	r9, sl, r3, lsl #22
    28a8:	andlt	sp, r5, r1, lsl #2
    28ac:			; <UNDEFINED> instruction: 0xf7febd30
    28b0:	svclt	0x0000ed94
    28b4:	ldrdeq	r5, [r1], -ip
    28b8:	andeq	r0, r0, ip, lsr #3
    28bc:	andeq	r5, r1, lr, lsl #15
    28c0:	andeq	r4, r0, r4, lsl #26
    28c4:	strdeq	r4, [r0], -r8
    28c8:	muleq	r1, r6, r5
    28cc:			; <UNDEFINED> instruction: 0x460cb510
    28d0:			; <UNDEFINED> instruction: 0xf7ff4611
    28d4:	ldc	14, cr15, [pc, #780]	; 2be8 <__assert_fail@plt+0x1498>
    28d8:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    28dc:	vcvt.f64.s32	d7, s0
    28e0:	vstr	d21, [r4, #924]	; 0x39c
    28e4:	vadd.f32	s14, s0, s0
    28e8:	vnmul.f64	d0, d0, d5
    28ec:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    28f0:	vstr	d0, [r4, #768]	; 0x300
    28f4:	vldrlt	s0, [r0, #-4]
    28f8:	andeq	r0, r0, r0
    28fc:	smlawbmi	lr, r0, r4, r8
    2900:	rsbsmi	pc, r0, #0, 8
    2904:			; <UNDEFINED> instruction: 0xf5b24603
    2908:			; <UNDEFINED> instruction: 0xf1014f80
    290c:	push	{r2, sl, fp}
    2910:	svclt	0x00044ff0
    2914:			; <UNDEFINED> instruction: 0xf04f460a
    2918:			; <UNDEFINED> instruction: 0xf1010a64
    291c:			; <UNDEFINED> instruction: 0xf1010901
    2920:			; <UNDEFINED> instruction: 0xf1010802
    2924:			; <UNDEFINED> instruction: 0xf1010e03
    2928:			; <UNDEFINED> instruction: 0xf1010705
    292c:			; <UNDEFINED> instruction: 0xf1010606
    2930:			; <UNDEFINED> instruction: 0xf1010507
    2934:			; <UNDEFINED> instruction: 0xf1010408
    2938:	svclt	0x00080009
    293c:	blge	2c094c <__assert_fail@plt+0x2bf1fc>
    2940:			; <UNDEFINED> instruction: 0xf5b2d03f
    2944:	svclt	0x00024f20
    2948:			; <UNDEFINED> instruction: 0xf04f460a
    294c:			; <UNDEFINED> instruction: 0xf8020a6c
    2950:	eorsle	sl, r6, sl, lsl #22
    2954:	svcpl	0x0000f5b2
    2958:	strmi	fp, [sl], -r2, lsl #30
    295c:	beq	18feaa0 <__assert_fail@plt+0x18fd350>
    2960:	blge	2c0970 <__assert_fail@plt+0x2bf220>
    2964:			; <UNDEFINED> instruction: 0xf5b2d02d
    2968:	svclt	0x00024fc0
    296c:			; <UNDEFINED> instruction: 0xf04f460a
    2970:			; <UNDEFINED> instruction: 0xf8020a62
    2974:	eorle	sl, r4, sl, lsl #22
    2978:	svcmi	0x0040f5b2
    297c:	strmi	fp, [sl], -r2, lsl #30
    2980:	beq	1cfeac4 <__assert_fail@plt+0x1cfd374>
    2984:	blge	2c0994 <__assert_fail@plt+0x2bf244>
    2988:			; <UNDEFINED> instruction: 0xf5b2d01b
    298c:	svclt	0x00025f80
    2990:			; <UNDEFINED> instruction: 0xf04f460a
    2994:			; <UNDEFINED> instruction: 0xf8020a70
    2998:	andsle	sl, r2, sl, lsl #22
    299c:	svcmi	0x0000f5b2
    29a0:	strmi	fp, [sl], -r2, lsl #30
    29a4:	beq	b7eae8 <__assert_fail@plt+0xb7d398>
    29a8:	blge	2c09b8 <__assert_fail@plt+0x2bf268>
    29ac:	strmi	sp, [r2], -r9
    29b0:	strtmi	r4, [ip], -r0, lsr #12
    29b4:			; <UNDEFINED> instruction: 0x463e4635
    29b8:	ldrbtmi	r4, [r4], r7, ror #12
    29bc:	strbmi	r4, [r8], r6, asr #13
    29c0:			; <UNDEFINED> instruction: 0xf4134689
    29c4:			; <UNDEFINED> instruction: 0xf0037f80
    29c8:	svclt	0x00140a40
    29cc:	bleq	1cbeb10 <__assert_fail@plt+0x1cbd3c0>
    29d0:	bleq	b7eb14 <__assert_fail@plt+0xb7d3c4>
    29d4:	svceq	0x0080f013
    29d8:	andlt	pc, r0, r9, lsl #17
    29dc:			; <UNDEFINED> instruction: 0xf04fbf14
    29e0:			; <UNDEFINED> instruction: 0xf04f0977
    29e4:			; <UNDEFINED> instruction: 0xf413092d
    29e8:			; <UNDEFINED> instruction: 0xf8886f00
    29ec:	eorsle	r9, pc, r0
    29f0:	svceq	0x0000f1ba
    29f4:			; <UNDEFINED> instruction: 0xf04fbf14
    29f8:			; <UNDEFINED> instruction: 0xf04f0873
    29fc:			; <UNDEFINED> instruction: 0xf0130853
    2a00:			; <UNDEFINED> instruction: 0xf88e0f20
    2a04:	svclt	0x00148000
    2a08:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2a0c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2a10:	svceq	0x0010f013
    2a14:	and	pc, r0, ip, lsl #17
    2a18:	stceq	0, cr15, [r8], {3}
    2a1c:			; <UNDEFINED> instruction: 0xf04fbf14
    2a20:			; <UNDEFINED> instruction: 0xf04f0e77
    2a24:			; <UNDEFINED> instruction: 0xf4130e2d
    2a28:			; <UNDEFINED> instruction: 0xf8876f80
    2a2c:	eorsle	lr, r1, r0
    2a30:	svceq	0x0000f1bc
    2a34:			; <UNDEFINED> instruction: 0x2773bf14
    2a38:			; <UNDEFINED> instruction: 0xf0132753
    2a3c:	eorsvc	r0, r7, r4, lsl #30
    2a40:	uhadd16cs	fp, r2, r4
    2a44:			; <UNDEFINED> instruction: 0xf013262d
    2a48:	eorvc	r0, lr, r2, lsl #30
    2a4c:	streq	pc, [r1, #-3]
    2a50:	uhadd16cs	fp, r7, r4
    2a54:	eorvc	r2, r6, sp, lsr #12
    2a58:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2a5c:	svclt	0x00142d00
    2a60:	cmpcs	r4, #116, 6	; 0xd0000001
    2a64:	movwcs	r7, #3
    2a68:	andsvc	r4, r3, r8, lsl #12
    2a6c:	svchi	0x00f0e8bd
    2a70:	svceq	0x0000f1ba
    2a74:			; <UNDEFINED> instruction: 0xf04fbf14
    2a78:			; <UNDEFINED> instruction: 0xf04f0878
    2a7c:	ldr	r0, [lr, sp, lsr #16]!
    2a80:	svclt	0x00142d00
    2a84:			; <UNDEFINED> instruction: 0x232d2378
    2a88:	movwcs	r7, #3
    2a8c:	andsvc	r4, r3, r8, lsl #12
    2a90:	svchi	0x00f0e8bd
    2a94:	svceq	0x0000f1bc
    2a98:			; <UNDEFINED> instruction: 0x2778bf14
    2a9c:	strb	r2, [ip, sp, lsr #14]
    2aa0:	svcmi	0x00f0e92d
    2aa4:			; <UNDEFINED> instruction: 0xf04fb097
    2aa8:	stmib	sp, {r0, sl, fp}^
    2aac:	bmi	1f8b6d4 <__assert_fail@plt+0x1f89f84>
    2ab0:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2ab4:			; <UNDEFINED> instruction: 0x078258d3
    2ab8:			; <UNDEFINED> instruction: 0xf10dbf54
    2abc:			; <UNDEFINED> instruction: 0xf10d082c
    2ac0:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2ac4:			; <UNDEFINED> instruction: 0xf04f9315
    2ac8:	svclt	0x00450300
    2acc:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2ad0:	strbmi	r2, [r6], r0, lsr #6
    2ad4:	eorcc	pc, ip, sp, lsl #17
    2ad8:			; <UNDEFINED> instruction: 0xf1a3230a
    2adc:			; <UNDEFINED> instruction: 0xf1c30120
    2ae0:	blx	b03368 <__assert_fail@plt+0xb01c18>
    2ae4:	blx	33f2f4 <__assert_fail@plt+0x33dba4>
    2ae8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2aec:	andne	lr, r8, #3620864	; 0x374000
    2af0:	vst1.8	{d15-d16}, [r3], ip
    2af4:	svclt	0x000842aa
    2af8:			; <UNDEFINED> instruction: 0xf0c042a1
    2afc:	movwcc	r8, #41099	; 0xa08b
    2b00:	mvnle	r2, r6, asr #22
    2b04:			; <UNDEFINED> instruction: 0xf64c223c
    2b08:			; <UNDEFINED> instruction: 0xf6cc45cd
    2b0c:			; <UNDEFINED> instruction: 0xf04f45cc
    2b10:			; <UNDEFINED> instruction: 0xf1a231ff
    2b14:	blx	fe944f9e <__assert_fail@plt+0xfe94384e>
    2b18:	blx	5bf28 <__assert_fail@plt+0x5a7d8>
    2b1c:	blx	81b2c <__assert_fail@plt+0x803dc>
    2b20:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2b24:			; <UNDEFINED> instruction: 0x0c09ea4c
    2b28:			; <UNDEFINED> instruction: 0xf1c24c61
    2b2c:	svcls	0x00090920
    2b30:			; <UNDEFINED> instruction: 0xf909fa21
    2b34:	b	1313d2c <__assert_fail@plt+0x13125dc>
    2b38:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2b3c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2b40:	blx	192d8c <__assert_fail@plt+0x19163c>
    2b44:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2b48:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2b4c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2b50:	streq	lr, [r1], #-2598	; 0xfffff5da
    2b54:			; <UNDEFINED> instruction: 0xf1ba40d6
    2b58:	svclt	0x000c0f42
    2b5c:			; <UNDEFINED> instruction: 0xf0002100
    2b60:	bcc	802f6c <__assert_fail@plt+0x80181c>
    2b64:	streq	lr, [r9], -r6, asr #20
    2b68:	vpmax.s8	d15, d2, d23
    2b6c:	andge	pc, r0, lr, lsl #17
    2b70:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2b74:	addhi	pc, r4, r0
    2b78:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2b7c:			; <UNDEFINED> instruction: 0xf88e2269
    2b80:	subcs	r2, r2, #1
    2b84:	andcs	pc, r2, lr, lsl #17
    2b88:	andvc	r2, sl, r0, lsl #4
    2b8c:	andeq	lr, r5, #84, 20	; 0x54000
    2b90:			; <UNDEFINED> instruction: 0xf1a3d04a
    2b94:			; <UNDEFINED> instruction: 0xf1c30114
    2b98:	blx	904870 <__assert_fail@plt+0x903120>
    2b9c:	blx	17f3a8 <__assert_fail@plt+0x17dc58>
    2ba0:	blcc	d407c4 <__assert_fail@plt+0xd3f074>
    2ba4:	blx	953894 <__assert_fail@plt+0x952144>
    2ba8:	blx	97f7bc <__assert_fail@plt+0x97e06c>
    2bac:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2bb0:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2bb4:			; <UNDEFINED> instruction: 0xf04f1d50
    2bb8:			; <UNDEFINED> instruction: 0xf1410300
    2bbc:	andcs	r0, sl, #0, 2
    2bc0:	blx	ff9bebd8 <__assert_fail@plt+0xff9bd488>
    2bc4:	movwcs	r2, #522	; 0x20a
    2bc8:	strmi	r4, [fp], r2, lsl #13
    2bcc:	blx	ff83ebe4 <__assert_fail@plt+0xff83d494>
    2bd0:	subsle	r4, r8, r3, lsl r3
    2bd4:	movweq	lr, #47706	; 0xba5a
    2bd8:			; <UNDEFINED> instruction: 0xf7fed026
    2bdc:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    2be0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2be4:	subsle	r2, r7, r0, lsl #20
    2be8:	mulcc	r0, r2, r9
    2bec:	bmi	c71020 <__assert_fail@plt+0xc6f8d0>
    2bf0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2bf4:			; <UNDEFINED> instruction: 0x23204d30
    2bf8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2bfc:	ldrmi	r4, [r9], -r0, lsr #12
    2c00:			; <UNDEFINED> instruction: 0xf8cd2201
    2c04:	stmib	sp, {r3, r4, pc}^
    2c08:	strls	sl, [r1], -r4, lsl #22
    2c0c:			; <UNDEFINED> instruction: 0xf7fe9500
    2c10:	muls	r5, r4, sp
    2c14:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2c18:	svcge	0x0075f47f
    2c1c:	movtcs	r9, #11784	; 0x2e08
    2c20:	andcs	pc, r1, lr, lsl #17
    2c24:	andcc	pc, r0, lr, lsl #17
    2c28:			; <UNDEFINED> instruction: 0xac0d4a24
    2c2c:	stmib	sp, {r5, r8, r9, sp}^
    2c30:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    2c34:	andls	r4, r0, #32, 12	; 0x2000000
    2c38:	andcs	r4, r1, #26214400	; 0x1900000
    2c3c:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2c40:			; <UNDEFINED> instruction: 0xf7fe4620
    2c44:	bmi	7bdb5c <__assert_fail@plt+0x7bc40c>
    2c48:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2c4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c50:	subsmi	r9, sl, r5, lsl fp
    2c54:	andslt	sp, r7, r6, lsr #2
    2c58:	svchi	0x00f0e8bd
    2c5c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2c60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c64:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2c68:			; <UNDEFINED> instruction: 0xf0042264
    2c6c:	stmdbcs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
    2c70:	svclt	0x00084682
    2c74:	strmi	r2, [fp], sl, lsl #16
    2c78:	strcc	fp, [r1], -r8, lsl #30
    2c7c:	ldrb	sp, [r3, sl, lsr #3]
    2c80:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2c84:	ldrbmi	lr, [r0], -r0, lsl #15
    2c88:	andcs	r4, sl, #93323264	; 0x5900000
    2c8c:			; <UNDEFINED> instruction: 0xf0042300
    2c90:			; <UNDEFINED> instruction: 0x4682fa7f
    2c94:	ldr	r4, [sp, fp, lsl #13]
    2c98:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2c9c:	bmi	2bcb48 <__assert_fail@plt+0x2bb3f8>
    2ca0:			; <UNDEFINED> instruction: 0xe7a6447a
    2ca4:	bl	fe640ca4 <__assert_fail@plt+0xfe63f554>
    2ca8:	andeq	r5, r1, lr, ror r3
    2cac:	andeq	r0, r0, ip, lsr #3
    2cb0:	andeq	r4, r0, ip, ror sl
    2cb4:			; <UNDEFINED> instruction: 0x000049bc
    2cb8:			; <UNDEFINED> instruction: 0x000049be
    2cbc:	muleq	r0, r2, r9
    2cc0:	andeq	r5, r1, r6, ror #3
    2cc4:	andeq	r4, r0, r2, lsl r9
    2cc8:	andeq	r4, r0, ip, lsl #18
    2ccc:	suble	r2, r5, r0, lsl #16
    2cd0:	mvnsmi	lr, #737280	; 0xb4000
    2cd4:			; <UNDEFINED> instruction: 0xf9904698
    2cd8:	orrlt	r3, r3, #0
    2cdc:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2ce0:	ldrmi	r4, [r7], -r9, lsl #13
    2ce4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2ce8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2cec:	svceq	0x0000f1b8
    2cf0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2cf4:			; <UNDEFINED> instruction: 0x4605bb1c
    2cf8:	strtmi	r2, [lr], -ip, lsr #22
    2cfc:	svccs	0x0001f915
    2d00:	bllt	b6d68 <__assert_fail@plt+0xb5618>
    2d04:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2d08:	bne	c77574 <__assert_fail@plt+0xc75e24>
    2d0c:	mcrrne	7, 12, r4, r3, cr0
    2d10:			; <UNDEFINED> instruction: 0xf849d015
    2d14:	strcc	r0, [r1], #-36	; 0xffffffdc
    2d18:	mulcc	r0, r6, r9
    2d1c:			; <UNDEFINED> instruction: 0xf995b1bb
    2d20:			; <UNDEFINED> instruction: 0xb1a33000
    2d24:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2d28:	strtmi	r2, [r8], -ip, lsr #22
    2d2c:			; <UNDEFINED> instruction: 0xf915462e
    2d30:	mvnle	r2, r1, lsl #30
    2d34:	svclt	0x00082a00
    2d38:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2d3c:			; <UNDEFINED> instruction: 0xf04fd3e5
    2d40:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2d44:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2d48:	ldrmi	sp, [r3], -r4, lsl #18
    2d4c:			; <UNDEFINED> instruction: 0x4620e7d4
    2d50:	mvnshi	lr, #12386304	; 0xbd0000
    2d54:	andeq	pc, r1, pc, rrx
    2d58:	mvnshi	lr, #12386304	; 0xbd0000
    2d5c:	rscscc	pc, pc, pc, asr #32
    2d60:	svclt	0x00004770
    2d64:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2d68:			; <UNDEFINED> instruction: 0xf990461c
    2d6c:	blx	fed56d74 <__assert_fail@plt+0xfed55624>
    2d70:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2d74:	svclt	0x00082c00
    2d78:	ldmiblt	r3, {r0, r8, r9, sp}
    2d7c:	addsmi	r6, r6, #2490368	; 0x260000
    2d80:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2d84:	eorvs	fp, r3, r1, lsl pc
    2d88:	bl	4ed94 <__assert_fail@plt+0x4d644>
    2d8c:	blne	fe4833ac <__assert_fail@plt+0xfe481c5c>
    2d90:			; <UNDEFINED> instruction: 0xf7ff9b04
    2d94:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2d98:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2d9c:	eorvs	r4, r3, r3, lsl #8
    2da0:			; <UNDEFINED> instruction: 0xf04fbd70
    2da4:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2da8:	rscscc	pc, pc, pc, asr #32
    2dac:	svclt	0x00004770
    2db0:	mvnsmi	lr, #737280	; 0xb4000
    2db4:			; <UNDEFINED> instruction: 0xf381fab1
    2db8:	bcs	532c <__assert_fail@plt+0x3bdc>
    2dbc:	movwcs	fp, #7944	; 0x1f08
    2dc0:	svclt	0x00082800
    2dc4:	blcs	b9d0 <__assert_fail@plt+0xa280>
    2dc8:			; <UNDEFINED> instruction: 0xf990d13d
    2dcc:	strmi	r3, [r0], r0
    2dd0:	pkhbtmi	r4, r9, r6, lsl #12
    2dd4:	strcs	r4, [r1, -r4, lsl #12]
    2dd8:			; <UNDEFINED> instruction: 0x4625b31b
    2ddc:			; <UNDEFINED> instruction: 0xf1042b2c
    2de0:	strbmi	r0, [r0], -r1, lsl #8
    2de4:	mulcs	r0, r4, r9
    2de8:	eorle	r4, r1, r0, lsr #13
    2dec:	strtmi	fp, [r5], -r2, ror #19
    2df0:	bl	fe953898 <__assert_fail@plt+0xfe952148>
    2df4:	eorle	r0, r2, #0, 2
    2df8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2dfc:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2e00:	rsceq	lr, r0, #323584	; 0x4f000
    2e04:	vpmax.u8	d15, d3, d7
    2e08:			; <UNDEFINED> instruction: 0xf819db0c
    2e0c:	movwmi	r1, #45058	; 0xb002
    2e10:	andcc	pc, r2, r9, lsl #16
    2e14:	mulcc	r0, r5, r9
    2e18:			; <UNDEFINED> instruction: 0xf994b11b
    2e1c:	blcs	ee24 <__assert_fail@plt+0xd6d4>
    2e20:	ldrdcs	sp, [r0], -fp
    2e24:	mvnshi	lr, #12386304	; 0xbd0000
    2e28:	ldrmi	r1, [r3], -ip, ror #24
    2e2c:	ldrb	r4, [r4, r0, lsl #13]
    2e30:	svclt	0x00082a00
    2e34:	adcmi	r4, r8, #38797312	; 0x2500000
    2e38:	smlatbeq	r0, r5, fp, lr
    2e3c:			; <UNDEFINED> instruction: 0xf04fd3dc
    2e40:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2e44:			; <UNDEFINED> instruction: 0xf06f83f8
    2e48:			; <UNDEFINED> instruction: 0xe7eb0015
    2e4c:			; <UNDEFINED> instruction: 0xf381fab1
    2e50:	bcs	53c4 <__assert_fail@plt+0x3c74>
    2e54:	movwcs	fp, #7944	; 0x1f08
    2e58:	svclt	0x00082800
    2e5c:	bllt	ff0cba68 <__assert_fail@plt+0xff0ca318>
    2e60:	mvnsmi	lr, sp, lsr #18
    2e64:			; <UNDEFINED> instruction: 0xf9904606
    2e68:	ldrmi	r3, [r7], -r0
    2e6c:	strmi	r4, [r4], -r8, lsl #13
    2e70:	strtmi	fp, [r5], -fp, ror #3
    2e74:			; <UNDEFINED> instruction: 0xf1042b2c
    2e78:	ldrtmi	r0, [r0], -r1, lsl #8
    2e7c:	mulcs	r0, r4, r9
    2e80:	andsle	r4, fp, r6, lsr #12
    2e84:			; <UNDEFINED> instruction: 0x4625b9b2
    2e88:	bl	fe953930 <__assert_fail@plt+0xfe9521e0>
    2e8c:	andsle	r0, ip, #0, 2
    2e90:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2e94:			; <UNDEFINED> instruction: 0xf8d8db0c
    2e98:	tstmi	r8, #0
    2e9c:	andeq	pc, r0, r8, asr #17
    2ea0:	mulcc	r0, r5, r9
    2ea4:			; <UNDEFINED> instruction: 0xf994b11b
    2ea8:	blcs	eeb0 <__assert_fail@plt+0xd760>
    2eac:	andcs	sp, r0, r1, ror #3
    2eb0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2eb4:	ldrmi	r1, [r3], -ip, ror #24
    2eb8:	ldrb	r4, [sl, r6, lsl #12]
    2ebc:	svclt	0x00082a00
    2ec0:	adcmi	r4, r8, #38797312	; 0x2500000
    2ec4:	smlatbeq	r0, r5, fp, lr
    2ec8:			; <UNDEFINED> instruction: 0xf04fd3e2
    2ecc:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2ed0:			; <UNDEFINED> instruction: 0xf06f81f0
    2ed4:			; <UNDEFINED> instruction: 0x47700015
    2ed8:	mvnsmi	lr, #737280	; 0xb4000
    2edc:	bmi	f54738 <__assert_fail@plt+0xf52fe8>
    2ee0:	blmi	f54760 <__assert_fail@plt+0xf53010>
    2ee4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2ee8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2eec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ef0:			; <UNDEFINED> instruction: 0xf04f9303
    2ef4:			; <UNDEFINED> instruction: 0xf8cd0300
    2ef8:	tstlt	r8, #8
    2efc:	strmi	r6, [r4], -lr
    2f00:	strmi	r6, [r8], lr, lsr #32
    2f04:	bl	c40f04 <__assert_fail@plt+0xc3f7b4>
    2f08:	andls	pc, r0, r0, asr #17
    2f0c:			; <UNDEFINED> instruction: 0xf9944607
    2f10:	blcs	e8ef18 <__assert_fail@plt+0xe8d7c8>
    2f14:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2f18:	strtmi	r2, [r0], -sl, lsl #4
    2f1c:			; <UNDEFINED> instruction: 0xf7fe9101
    2f20:			; <UNDEFINED> instruction: 0xf8c8e9de
    2f24:	eorvs	r0, r8, r0
    2f28:	bllt	1a1d010 <__assert_fail@plt+0x1a1b8c0>
    2f2c:	blcs	29b3c <__assert_fail@plt+0x283ec>
    2f30:	adcmi	fp, r3, #24, 30	; 0x60
    2f34:			; <UNDEFINED> instruction: 0xf993d028
    2f38:	stmdbls	r1, {sp}
    2f3c:	eorle	r2, r6, sl, lsr sl
    2f40:	eorle	r2, r9, sp, lsr #20
    2f44:	bmi	94af4c <__assert_fail@plt+0x9497fc>
    2f48:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2f4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f50:	subsmi	r9, sl, r3, lsl #22
    2f54:	andlt	sp, r5, fp, lsr r1
    2f58:	mvnshi	lr, #12386304	; 0xbd0000
    2f5c:	stmdbge	r2, {r0, sl, ip, sp}
    2f60:	strtmi	r2, [r0], -sl, lsl #4
    2f64:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f68:	ldmdavs	fp!, {r3, r5, sp, lr}
    2f6c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2f70:			; <UNDEFINED> instruction: 0xf990b150
    2f74:	blne	ef7c <__assert_fail@plt+0xd82c>
    2f78:			; <UNDEFINED> instruction: 0xf080fab0
    2f7c:	blcs	5484 <__assert_fail@plt+0x3d34>
    2f80:	andcs	fp, r1, r8, lsl pc
    2f84:	sbcsle	r2, sp, r0, lsl #16
    2f88:	rscscc	pc, pc, pc, asr #32
    2f8c:			; <UNDEFINED> instruction: 0xf993e7db
    2f90:	stmdblt	sl, {r0, sp}
    2f94:	ldrb	r6, [r6, lr, lsr #32]
    2f98:	andcs	r1, sl, #92, 24	; 0x5c00
    2f9c:	eorsvs	r2, fp, r0, lsl #6
    2fa0:	movwls	r4, #9760	; 0x2620
    2fa4:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fa8:	ldmdavs	fp!, {r3, r5, sp, lr}
    2fac:	mvnle	r2, r0, lsl #22
    2fb0:	blcs	29bc0 <__assert_fail@plt+0x28470>
    2fb4:			; <UNDEFINED> instruction: 0xf993d0e8
    2fb8:	blne	6cafc0 <__assert_fail@plt+0x6c9870>
    2fbc:			; <UNDEFINED> instruction: 0xf383fab3
    2fc0:	bcs	5534 <__assert_fail@plt+0x3de4>
    2fc4:	movwcs	fp, #7960	; 0x1f18
    2fc8:	adcsle	r2, fp, r0, lsl #22
    2fcc:			; <UNDEFINED> instruction: 0xf7fee7dc
    2fd0:	svclt	0x0000ea04
    2fd4:	andeq	r4, r1, sl, asr #30
    2fd8:	andeq	r0, r0, ip, lsr #3
    2fdc:	andeq	r4, r1, r6, ror #29
    2fe0:	mvnsmi	lr, #737280	; 0xb4000
    2fe4:	stcmi	14, cr1, [sl], #-12
    2fe8:	bmi	aaf204 <__assert_fail@plt+0xaadab4>
    2fec:	movwcs	fp, #7960	; 0x1f18
    2ff0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    2ff4:	movwcs	fp, #3848	; 0xf08
    2ff8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2ffc:			; <UNDEFINED> instruction: 0xf04f9203
    3000:	blcs	3808 <__assert_fail@plt+0x20b8>
    3004:	svcge	0x0001d03f
    3008:	strmi	sl, [sp], -r2, lsl #28
    300c:	blx	fed7b060 <__assert_fail@plt+0xfed79910>
    3010:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    3014:	svclt	0x00082c00
    3018:	strbmi	r2, [r1, #769]	; 0x301
    301c:			; <UNDEFINED> instruction: 0xf043bf18
    3020:	bllt	8c3c2c <__assert_fail@plt+0x8c24dc>
    3024:	strtmi	r4, [r9], -sl, asr #12
    3028:			; <UNDEFINED> instruction: 0xf7fe4620
    302c:	ldmiblt	r0!, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    3030:	andeq	lr, r9, r4, lsl #22
    3034:	ldrtmi	r4, [r9], -r5, asr #8
    3038:	mrc2	7, 2, pc, cr14, cr14, {7}
    303c:			; <UNDEFINED> instruction: 0x46044631
    3040:			; <UNDEFINED> instruction: 0xf7fe4628
    3044:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    3048:	bl	669054 <__assert_fail@plt+0x667904>
    304c:	strmi	r0, [r5], -r8, lsl #6
    3050:	blcs	77084 <__assert_fail@plt+0x75934>
    3054:			; <UNDEFINED> instruction: 0xb11cd1db
    3058:	mulcc	r0, r4, r9
    305c:	andle	r2, r4, pc, lsr #22
    3060:			; <UNDEFINED> instruction: 0xf995b12d
    3064:	blcs	bcf06c <__assert_fail@plt+0xbcd91c>
    3068:	ldrdcs	sp, [r1], -r1
    306c:	andcs	lr, r0, r0
    3070:	blmi	21589c <__assert_fail@plt+0x21414c>
    3074:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3078:	blls	dd0e8 <__assert_fail@plt+0xdb998>
    307c:	qaddle	r4, sl, r4
    3080:	pop	{r0, r2, ip, sp, pc}
    3084:			; <UNDEFINED> instruction: 0x461883f0
    3088:			; <UNDEFINED> instruction: 0xf7fee7f2
    308c:	svclt	0x0000e9a6
    3090:	andeq	r4, r1, r0, asr #28
    3094:	andeq	r0, r0, ip, lsr #3
    3098:			; <UNDEFINED> instruction: 0x00014dbc
    309c:	mvnsmi	lr, #737280	; 0xb4000
    30a0:	movweq	lr, #6736	; 0x1a50
    30a4:	strmi	sp, [ip], -r5, lsr #32
    30a8:			; <UNDEFINED> instruction: 0x46054616
    30ac:	cmnlt	r1, #56, 6	; 0xe0000000
    30b0:	b	10c10b0 <__assert_fail@plt+0x10bf960>
    30b4:	addsmi	r4, lr, #201326595	; 0xc000003
    30b8:	svclt	0x00884607
    30bc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    30c0:	bl	1b9118 <__assert_fail@plt+0x1b79c8>
    30c4:			; <UNDEFINED> instruction: 0xf1090900
    30c8:			; <UNDEFINED> instruction: 0xf7fe0001
    30cc:	pkhtbmi	lr, r0, lr, asr #19
    30d0:	strtmi	fp, [r9], -r0, ror #2
    30d4:			; <UNDEFINED> instruction: 0xf7fe463a
    30d8:	bl	23d660 <__assert_fail@plt+0x23bf10>
    30dc:	ldrtmi	r0, [r2], -r7
    30e0:			; <UNDEFINED> instruction: 0xf7fe4621
    30e4:	movwcs	lr, #2394	; 0x95a
    30e8:	andcc	pc, r9, r8, lsl #16
    30ec:	pop	{r6, r9, sl, lr}
    30f0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    30f4:	mvnsmi	lr, #12386304	; 0xbd0000
    30f8:			; <UNDEFINED> instruction: 0xf7fe4478
    30fc:	strtmi	fp, [r0], -r5, ror #18
    3100:	pop	{r0, r4, r9, sl, lr}
    3104:			; <UNDEFINED> instruction: 0xf7fe43f8
    3108:	pop	{r0, r2, r3, r5, r8, fp, ip, sp, pc}
    310c:			; <UNDEFINED> instruction: 0xf7fe43f8
    3110:	svclt	0x0000b95b
    3114:	andeq	r4, r0, r4, lsr r5
    3118:			; <UNDEFINED> instruction: 0x460ab538
    311c:	strmi	r4, [ip], -r5, lsl #12
    3120:			; <UNDEFINED> instruction: 0x4608b119
    3124:	b	241124 <__assert_fail@plt+0x23f9d4>
    3128:	strtmi	r4, [r1], -r2, lsl #12
    312c:	pop	{r3, r5, r9, sl, lr}
    3130:			; <UNDEFINED> instruction: 0xf7ff4038
    3134:	svclt	0x0000bfb3
    3138:	tstcs	r1, lr, lsl #8
    313c:	addlt	fp, r5, r0, lsl r5
    3140:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3144:			; <UNDEFINED> instruction: 0xf8dfab07
    3148:	strmi	ip, [r4], -r0, rrx
    314c:			; <UNDEFINED> instruction: 0xf85344fe
    3150:	stmdage	r2, {r2, r8, r9, fp, sp}
    3154:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3158:	ldrdgt	pc, [r0], -ip
    315c:	andgt	pc, ip, sp, asr #17
    3160:	stceq	0, cr15, [r0], {79}	; 0x4f
    3164:			; <UNDEFINED> instruction: 0xf7fe9301
    3168:			; <UNDEFINED> instruction: 0x1e02ea1a
    316c:	strcs	fp, [r0], #-4024	; 0xfffff048
    3170:	strtmi	sp, [r0], -r7, lsl #22
    3174:			; <UNDEFINED> instruction: 0xf7ff9902
    3178:			; <UNDEFINED> instruction: 0x4604ff91
    317c:			; <UNDEFINED> instruction: 0xf7fe9802
    3180:	bmi	2bd4d8 <__assert_fail@plt+0x2bbd88>
    3184:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3188:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    318c:	subsmi	r9, sl, r3, lsl #22
    3190:	strtmi	sp, [r0], -r5, lsl #2
    3194:	pop	{r0, r2, ip, sp, pc}
    3198:	andlt	r4, r3, r0, lsl r0
    319c:			; <UNDEFINED> instruction: 0xf7fe4770
    31a0:	svclt	0x0000e91c
    31a4:	andeq	r4, r1, r4, ror #25
    31a8:	andeq	r0, r0, ip, lsr #3
    31ac:	andeq	r4, r1, sl, lsr #25
    31b0:	mvnsmi	lr, #737280	; 0xb4000
    31b4:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    31b8:	bmi	d54c24 <__assert_fail@plt+0xd534d4>
    31bc:	blmi	d6f3d0 <__assert_fail@plt+0xd6dc80>
    31c0:			; <UNDEFINED> instruction: 0xf996447a
    31c4:	ldmpl	r3, {lr}^
    31c8:	movwls	r6, #6171	; 0x181b
    31cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    31d0:	eorsle	r2, r4, r0, lsl #24
    31d4:	strmi	r4, [r8], r5, lsl #12
    31d8:			; <UNDEFINED> instruction: 0x46394630
    31dc:	b	fecc11dc <__assert_fail@plt+0xfecbfa8c>
    31e0:			; <UNDEFINED> instruction: 0x56361834
    31e4:	suble	r2, ip, r0, lsl #28
    31e8:	svceq	0x0000f1b9
    31ec:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    31f0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    31f4:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31f8:	eorsle	r2, r5, r0, lsl #16
    31fc:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3200:	movwcs	r4, #1641	; 0x669
    3204:	andvs	pc, r0, sp, lsl #17
    3208:			; <UNDEFINED> instruction: 0xf88d4648
    320c:			; <UNDEFINED> instruction: 0xf7fe3001
    3210:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3214:	andeq	pc, r0, r8, asr #17
    3218:	mulcc	r1, r3, r9
    321c:	svclt	0x00181af6
    3220:	blcs	ca2c <__assert_fail@plt+0xb2dc>
    3224:	strcs	fp, [r1], -r8, lsl #30
    3228:	andcc	fp, r2, lr, asr fp
    322c:	strtpl	r1, [r1], -r6, lsr #16
    3230:			; <UNDEFINED> instruction: 0x4638b119
    3234:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3238:			; <UNDEFINED> instruction: 0x464cb318
    323c:	bmi	5db2fc <__assert_fail@plt+0x5d9bac>
    3240:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3244:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3248:	subsmi	r9, sl, r1, lsl #22
    324c:			; <UNDEFINED> instruction: 0x4620d11e
    3250:	pop	{r0, r1, ip, sp, pc}
    3254:			; <UNDEFINED> instruction: 0x463983f0
    3258:			; <UNDEFINED> instruction: 0xf7fe4620
    325c:			; <UNDEFINED> instruction: 0xf8c8e846
    3260:	strtmi	r0, [r0], #-0
    3264:	strb	r6, [sl, r8, lsr #32]!
    3268:			; <UNDEFINED> instruction: 0x46204639
    326c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3270:	andeq	pc, r0, r8, asr #17
    3274:	strtpl	r1, [r1], -r6, lsr #16
    3278:			; <UNDEFINED> instruction: 0x4638b131
    327c:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3280:	eorvs	fp, ip, r0, lsl r9
    3284:	ldrb	r2, [sl, r0, lsl #8]
    3288:	ldrb	r6, [r8, lr, lsr #32]
    328c:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3290:	andeq	r4, r1, r0, ror ip
    3294:	andeq	r0, r0, ip, lsr #3
    3298:	ldrdeq	r4, [r0], -sl
    329c:	andeq	r4, r1, lr, ror #23
    32a0:			; <UNDEFINED> instruction: 0x4604b510
    32a4:	stmdacs	sl, {r0, sp, lr, pc}
    32a8:	strtmi	sp, [r0], -r6
    32ac:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32b0:	mvnsle	r1, r3, asr #24
    32b4:	ldclt	0, cr2, [r0, #-4]
    32b8:	ldclt	0, cr2, [r0, #-0]
    32bc:	bmi	7302fc <__assert_fail@plt+0x72ebac>
    32c0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    32c4:	addlt	fp, r3, r0, ror r5
    32c8:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    32cc:	movwls	r6, #6171	; 0x181b
    32d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    32d4:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    32d8:	blmi	62f760 <__assert_fail@plt+0x62e010>
    32dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    32e0:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    32e4:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    32e8:	strtmi	sl, [sl], -r8, lsl #22
    32ec:	stmdavs	r0!, {r0, r8, sp}
    32f0:			; <UNDEFINED> instruction: 0xf7fe9300
    32f4:	stmdavs	r1!, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    32f8:			; <UNDEFINED> instruction: 0xf7fe200a
    32fc:	bmi	47da14 <__assert_fail@plt+0x47c2c4>
    3300:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3304:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3308:	subsmi	r9, sl, r1, lsl #22
    330c:	andlt	sp, r3, lr, lsl #2
    3310:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3314:	ldrbmi	fp, [r0, -r3]!
    3318:	strmi	r4, [r3], -r9, lsl #28
    331c:	tstcs	r1, sl, lsl #20
    3320:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    3324:			; <UNDEFINED> instruction: 0xf7fe6820
    3328:	ldrb	lr, [sp, r4, lsl #19]
    332c:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3330:	andeq	r4, r1, lr, ror #22
    3334:	andeq	r0, r0, ip, lsr #3
    3338:	andeq	r4, r1, sl, asr fp
    333c:	andeq	r4, r1, r0, lsr sp
    3340:			; <UNDEFINED> instruction: 0x000001b0
    3344:	andeq	r4, r1, lr, lsr #22
    3348:	andeq	r4, r0, lr, lsr #5
    334c:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    3350:	ldcmi	0, cr11, [r3], {130}	; 0x82
    3354:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    3358:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    335c:	blcs	1414b0 <__assert_fail@plt+0x13fd60>
    3360:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    3364:	stmdavs	r9, {r0, r4, sl, fp, lr}
    3368:			; <UNDEFINED> instruction: 0xf04f9101
    336c:	movwls	r0, #256	; 0x100
    3370:	stmdbpl	r4, {r0, r8, sp}
    3374:			; <UNDEFINED> instruction: 0xf7fe6820
    3378:	stmdavs	r1!, {r2, r3, r4, r7, fp, sp, lr, pc}
    337c:			; <UNDEFINED> instruction: 0xf7fe200a
    3380:	bmi	2fd990 <__assert_fail@plt+0x2fc240>
    3384:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3388:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    338c:	subsmi	r9, sl, r1, lsl #22
    3390:	andlt	sp, r2, r4, lsl #2
    3394:			; <UNDEFINED> instruction: 0x4010e8bd
    3398:	ldrbmi	fp, [r0, -r4]!
    339c:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33a0:	ldrdeq	r4, [r1], -r8
    33a4:	andeq	r0, r0, ip, lsr #3
    33a8:	andeq	r4, r1, lr, asr #21
    33ac:			; <UNDEFINED> instruction: 0x000001b0
    33b0:	andeq	r4, r1, sl, lsr #21
    33b4:	mvnsmi	lr, sp, lsr #18
    33b8:	strmi	fp, [sp], -r4, lsl #1
    33bc:			; <UNDEFINED> instruction: 0x46044616
    33c0:			; <UNDEFINED> instruction: 0xf7fe9003
    33c4:	ldrcc	lr, [r0], #-2258	; 0xfffff72e
    33c8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    33cc:	ldrmi	r2, [r9], -r0, lsl #14
    33d0:	strmi	r2, [r0], r1, lsl #4
    33d4:			; <UNDEFINED> instruction: 0xf8c84620
    33d8:	strls	r7, [r1], -r0
    33dc:			; <UNDEFINED> instruction: 0xf7fd9500
    33e0:	mcrne	15, 0, lr, cr3, cr6, {6}
    33e4:			; <UNDEFINED> instruction: 0xf5b3db0a
    33e8:	svclt	0x00a25f80
    33ec:			; <UNDEFINED> instruction: 0x2324463c
    33f0:	andcc	pc, r0, r8, asr #17
    33f4:	andlt	r4, r4, r0, lsr #12
    33f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    33fc:	ldrdmi	pc, [r0], -r8
    3400:	tstcs	r6, #28, 18	; 0x70000
    3404:	andcc	pc, r0, r8, asr #17
    3408:			; <UNDEFINED> instruction: 0x463ce7f4
    340c:	svclt	0x0000e7f2
    3410:	stmiavs	r1, {r1, r6, fp, sp, lr}^
    3414:			; <UNDEFINED> instruction: 0x4614b530
    3418:	bicslt	fp, r1, r5, lsl #1
    341c:			; <UNDEFINED> instruction: 0xf992b322
    3420:			; <UNDEFINED> instruction: 0xf1003000
    3424:	cfldrsmi	mvf0, [r2, #-64]	; 0xffffffc0
    3428:			; <UNDEFINED> instruction: 0xf44f2b2f
    342c:	svclt	0x00085380
    3430:	strtmi	r3, [r0], -r1, lsl #4
    3434:	andne	lr, r1, #3358720	; 0x334000
    3438:			; <UNDEFINED> instruction: 0x4619447d
    343c:	strls	r2, [r0, #-513]	; 0xfffffdff
    3440:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3444:	svclt	0x00b82800
    3448:	blle	8c450 <__assert_fail@plt+0x8ad00>
    344c:	svcpl	0x0080f5b0
    3450:	strtmi	sp, [r0], -r2, lsl #20
    3454:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3458:	stm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    345c:			; <UNDEFINED> instruction: 0x23242400
    3460:	strtmi	r6, [r0], -r3
    3464:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3468:	strtmi	r4, [r0], -ip, lsl #12
    346c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    3470:	andeq	r4, r0, r0, lsr #3
    3474:	addlt	fp, r4, r0, ror r5
    3478:	bmi	c56d40 <__assert_fail@plt+0xc555f0>
    347c:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    3480:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    3484:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    3488:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    348c:			; <UNDEFINED> instruction: 0xf04f9303
    3490:	mrslt	r0, SPSR_mon
    3494:	blmi	ad5d50 <__assert_fail@plt+0xad4600>
    3498:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    349c:	blls	dd50c <__assert_fail@plt+0xdbdbc>
    34a0:	qdaddle	r4, sl, r9
    34a4:	ldcllt	0, cr11, [r0, #-16]!
    34a8:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    34ac:	svc	0x00e6f7fd
    34b0:	strtmi	fp, [r2], -r0, lsl #3
    34b4:			; <UNDEFINED> instruction: 0xf7fea902
    34b8:	bls	bd5a8 <__assert_fail@plt+0xbbe58>
    34bc:			; <UNDEFINED> instruction: 0xb12a4604
    34c0:	ldrmi	r4, [r0], -r4, lsr #18
    34c4:			; <UNDEFINED> instruction: 0xf7fd4479
    34c8:	strdlt	lr, [r0, #-232]	; 0xffffff18
    34cc:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    34d0:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    34d4:	bmi	84c0e4 <__assert_fail@plt+0x84a994>
    34d8:	andsvs	r4, r3, sl, ror r4
    34dc:			; <UNDEFINED> instruction: 0xf64fe7da
    34e0:	ldrshtvs	r7, [r4], -pc
    34e4:	svc	0x0012f7fd
    34e8:			; <UNDEFINED> instruction: 0xf7fd4606
    34ec:	addmi	lr, r6, #568	; 0x238
    34f0:	mrcmi	0, 0, sp, cr11, cr7, {0}
    34f4:	strvc	pc, [r0], #68	; 0x44
    34f8:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    34fc:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    3500:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    3504:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3508:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    350c:	strls	r2, [r0], #-257	; 0xfffffeff
    3510:			; <UNDEFINED> instruction: 0x4603447a
    3514:			; <UNDEFINED> instruction: 0xf7fe4628
    3518:	ldmdavs	r3!, {r2, r3, r7, fp, sp, lr, pc}
    351c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    3520:			; <UNDEFINED> instruction: 0xf7fee7d9
    3524:	strmi	lr, [r6], -r8, asr #16
    3528:	svc	0x0082f7fd
    352c:	svclt	0x00084286
    3530:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    3534:			; <UNDEFINED> instruction: 0xe7ced1dd
    3538:	svc	0x004ef7fd
    353c:	andeq	r4, r1, lr, lsl #23
    3540:			; <UNDEFINED> instruction: 0x000149b0
    3544:	andeq	r0, r0, ip, lsr #3
    3548:	andeq	r4, r1, r8, lsr #19
    354c:	muleq	r1, r8, r9
    3550:	andeq	r4, r0, r6, lsr r1
    3554:	andeq	r4, r0, ip, lsr #2
    3558:	andeq	r4, r1, lr, lsr fp
    355c:	andeq	r4, r1, r4, lsr fp
    3560:	andeq	r4, r1, r2, lsl fp
    3564:			; <UNDEFINED> instruction: 0x000001b0
    3568:	andeq	r4, r0, r6, lsr #2
    356c:	andeq	r4, r0, r4, ror #1
    3570:	stmvs	r3, {r4, r8, ip, sp, pc}
    3574:	addvs	r3, r3, r1, lsl #6
    3578:	svclt	0x00004770
    357c:	ldrblt	r6, [r0, #2051]!	; 0x803
    3580:	vmulmi.f64	d2, d0, d0
    3584:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    3588:	strmi	sp, [r5], -pc, lsr #20
    358c:			; <UNDEFINED> instruction: 0xb129460c
    3590:			; <UNDEFINED> instruction: 0xf7fd4608
    3594:			; <UNDEFINED> instruction: 0x4604ef1c
    3598:	eorle	r2, pc, r0, lsl #16
    359c:			; <UNDEFINED> instruction: 0xf7fd68e8
    35a0:	blmi	67f0b8 <__assert_fail@plt+0x67d968>
    35a4:	ldrbtmi	r6, [fp], #-236	; 0xffffff14
    35a8:			; <UNDEFINED> instruction: 0xf0106818
    35ac:	tstle	r1, r4
    35b0:	ldcllt	0, cr11, [r0, #12]!
    35b4:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    35b8:	ldmdavs	pc, {r0, r2, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    35bc:	svc	0x00a4f7fd
    35c0:	ldrbtmi	r4, [lr], #-2324	; 0xfffff6ec
    35c4:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    35c8:	tstls	r1, r0, lsl #12
    35cc:	tstcs	r1, sl, ror r4
    35d0:	ldrtmi	r4, [r8], -r3, lsl #12
    35d4:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35d8:			; <UNDEFINED> instruction: 0x46284910
    35dc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    35e0:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    35e4:	andlt	r2, r3, r0
    35e8:	blmi	372db0 <__assert_fail@plt+0x371660>
    35ec:	stmdbmi	sp, {r0, r2, r3, r5, r6, r9, sp}
    35f0:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    35f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    35f8:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35fc:	andeq	pc, fp, pc, rrx
    3600:	svclt	0x0000e7d6
    3604:	andeq	r4, r1, sl, lsr #17
    3608:	andeq	r4, r1, r6, ror #20
    360c:			; <UNDEFINED> instruction: 0x000001b0
    3610:	andeq	r4, r0, lr, rrx
    3614:	muleq	r0, lr, r0
    3618:	andeq	r4, r0, r8, lsl #1
    361c:	andeq	r4, r0, sl, lsl #1
    3620:	andeq	r4, r0, lr, lsr #3
    3624:	andeq	r4, r0, r4, asr #32
    3628:	andeq	r4, r0, lr, asr #32
    362c:	stmiavs	r0, {r8, ip, sp, pc}^
    3630:	svclt	0x00004770
    3634:			; <UNDEFINED> instruction: 0x4605b5f0
    3638:	addlt	r4, r3, sp, lsl lr
    363c:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    3640:	strmi	fp, [r8], -r1, lsr #2
    3644:	mcr	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3648:	cmnlt	r0, #4, 12	; 0x400000
    364c:	stmdacs	r0, {r3, r5, fp, sp, lr}
    3650:			; <UNDEFINED> instruction: 0xf7fedb04
    3654:			; <UNDEFINED> instruction: 0xf04fe866
    3658:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    365c:			; <UNDEFINED> instruction: 0xf7fd6868
    3660:	blmi	53eff8 <__assert_fail@plt+0x53d8a8>
    3664:	ldrbtmi	r6, [fp], #-108	; 0xffffff94
    3668:			; <UNDEFINED> instruction: 0xf0106818
    366c:	tstle	r1, r4
    3670:	ldcllt	0, cr11, [r0, #12]!
    3674:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    3678:	ldmdavs	pc, {r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    367c:	svc	0x0044f7fd
    3680:	ldrbtmi	r4, [lr], #-2319	; 0xfffff6f1
    3684:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    3688:	tstls	r1, r0, lsl #12
    368c:	tstcs	r1, sl, ror r4
    3690:	ldrtmi	r4, [r8], -r3, lsl #12
    3694:	svc	0x00ccf7fd
    3698:	strtmi	r4, [r8], -fp, lsl #18
    369c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    36a0:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    36a4:	andlt	r2, r3, r0
    36a8:			; <UNDEFINED> instruction: 0xf06fbdf0
    36ac:	ldrb	r0, [pc, fp]
    36b0:	strdeq	r4, [r1], -r2
    36b4:	andeq	r4, r1, r6, lsr #19
    36b8:			; <UNDEFINED> instruction: 0x000001b0
    36bc:	andeq	r3, r0, lr, lsr #31
    36c0:	ldrdeq	r3, [r0], -lr
    36c4:	andeq	r3, r0, r8, asr #31
    36c8:	ldrdeq	r3, [r0], -lr
    36cc:	stmdavs	r0, {r8, ip, sp, pc}^
    36d0:	svclt	0x00004770
    36d4:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    36d8:			; <UNDEFINED> instruction: 0x4604447b
    36dc:	ldreq	pc, [r0, #-577]	; 0xfffffdbf
    36e0:	vtst.8	d22, d1, d8
    36e4:	cmnpl	r1, r4, lsl r3
    36e8:	rscpl	fp, r2, r2, lsl #1
    36ec:	blmi	4453fc <__assert_fail@plt+0x443cac>
    36f0:	strle	r4, [r2], #-1147	; 0xfffffb85
    36f4:	andlt	r2, r2, r0
    36f8:	bmi	3f2cc0 <__assert_fail@plt+0x3f1570>
    36fc:	ldmpl	fp, {r0, r1, r2, r3, r8, sl, fp, lr}
    3700:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    3704:	svc	0x0000f7fd
    3708:	bmi	395b44 <__assert_fail@plt+0x3943f4>
    370c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3710:	tstls	r1, sl, ror r4
    3714:	strmi	r2, [r3], -r1, lsl #2
    3718:			; <UNDEFINED> instruction: 0xf7fd4630
    371c:	stmdbmi	sl, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    3720:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3724:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    3728:	andlt	r2, r2, r0
    372c:	svclt	0x0000bd70
    3730:	andeq	r4, r1, r4, lsr r9
    3734:	andeq	r4, r1, r0, asr #14
    3738:			; <UNDEFINED> instruction: 0x000001b0
    373c:	andeq	r3, r0, r0, lsr pc
    3740:	andeq	r3, r0, r8, asr pc
    3744:	andeq	r3, r0, r4, asr #30
    3748:	andeq	r3, r0, sl, ror #30
    374c:	vand	d27, d1, d0
    3750:	stmiapl	r0, {r4, r8, r9}^
    3754:	svclt	0x00004770
    3758:	vmax.s8	d20, d1, d2
    375c:	andcs	r0, r0, r8, lsl r3
    3760:			; <UNDEFINED> instruction: 0x477050d1
    3764:	strdlt	fp, [r3], r0
    3768:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    376c:	suble	r2, r4, r0, lsl #16
    3770:	strmi	r6, [r4], -r3, asr #16
    3774:	eorsle	r2, r6, r0, lsl #22
    3778:	blcs	1d78c <__assert_fail@plt+0x1c03c>
    377c:	ldrmi	sp, [r8], -r2, lsl #22
    3780:	ldcllt	0, cr11, [r0, #12]!
    3784:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3788:	teqlt	r8, #6291456	; 0x600000
    378c:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    3790:	smmlaeq	fp, fp, r8, r6
    3794:	ldrtmi	sp, [r0], -r9, lsl #8
    3798:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    379c:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    37a0:	eorvs	r4, r0, r3, lsl #12
    37a4:	andlt	r4, r3, r8, lsl r6
    37a8:	blmi	6f2f70 <__assert_fail@plt+0x6f1820>
    37ac:	ldcmi	8, cr5, [fp, #-940]	; 0xfffffc54
    37b0:			; <UNDEFINED> instruction: 0xf7fd681f
    37b4:	ldmdbmi	sl, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    37b8:	bmi	6949b4 <__assert_fail@plt+0x693264>
    37bc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    37c0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    37c4:	strmi	r2, [r3], -r1, lsl #2
    37c8:			; <UNDEFINED> instruction: 0xf7fd4638
    37cc:	ldmdbmi	r6, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    37d0:			; <UNDEFINED> instruction: 0x46204632
    37d4:			; <UNDEFINED> instruction: 0xf7ff4479
    37d8:			; <UNDEFINED> instruction: 0xe7dcfd71
    37dc:	mcr	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    37e0:	subsmi	r6, fp, #196608	; 0x30000
    37e4:	blmi	47d718 <__assert_fail@plt+0x47bfc8>
    37e8:	ldmdbmi	r1, {r0, r3, r6, r7, r9, sp}
    37ec:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    37f0:	tstcc	r4, #2030043136	; 0x79000000
    37f4:			; <UNDEFINED> instruction: 0xf7fd4478
    37f8:	blmi	3ff6b0 <__assert_fail@plt+0x3fdf60>
    37fc:	stmdbmi	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
    3800:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    3804:	tstcc	r4, #2030043136	; 0x79000000
    3808:			; <UNDEFINED> instruction: 0xf7fd4478
    380c:	svclt	0x0000efa2
    3810:	andeq	r4, r1, r6, asr #13
    3814:	andeq	r4, r1, lr, ror r8
    3818:			; <UNDEFINED> instruction: 0x000001b0
    381c:	andeq	r3, r0, r8, ror lr
    3820:	andeq	r3, r0, r8, lsr #29
    3824:	muleq	r0, r2, lr
    3828:	ldrdeq	r3, [r0], -ip
    382c:			; <UNDEFINED> instruction: 0x00003fb2
    3830:	andeq	r3, r0, r8, asr #28
    3834:	andeq	r3, r0, ip, lsr #29
    3838:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    383c:	andeq	r3, r0, r4, lsr lr
    3840:	muleq	r0, r4, lr
    3844:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    3848:	addlt	r4, r2, fp, ror r4
    384c:	strmi	fp, [r4], -r8, asr #6
    3850:	stmdacs	r0, {fp, sp, lr}
    3854:	bmi	67a480 <__assert_fail@plt+0x678d30>
    3858:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    385c:	strle	r0, [r6], #-1874	; 0xfffff8ae
    3860:	svc	0x005ef7fd
    3864:	mvnscc	pc, #79	; 0x4f
    3868:	andlt	r6, r2, r3, lsr #32
    386c:	bmi	532e34 <__assert_fail@plt+0x5316e4>
    3870:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    3874:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    3878:	mcr	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    387c:	bmi	4d5ccc <__assert_fail@plt+0x4d457c>
    3880:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3884:	tstls	r1, sl, ror r4
    3888:	strmi	r2, [r3], -r1, lsl #2
    388c:			; <UNDEFINED> instruction: 0xf7fd4630
    3890:	stmdbmi	pc, {r4, r6, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3894:	stmdavs	r2!, {r5, r9, sl, lr}^
    3898:			; <UNDEFINED> instruction: 0xf7ff4479
    389c:	stmdavs	r0!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    38a0:	blmi	33d820 <__assert_fail@plt+0x33c0d0>
    38a4:	stmdbmi	ip, {r1, r3, r4, r6, r7, r9, sp}
    38a8:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    38ac:			; <UNDEFINED> instruction: 0x33284479
    38b0:			; <UNDEFINED> instruction: 0xf7fd4478
    38b4:	svclt	0x0000ef4e
    38b8:	andeq	r4, r1, r8, ror #11
    38bc:			; <UNDEFINED> instruction: 0x000147b4
    38c0:			; <UNDEFINED> instruction: 0x000001b0
    38c4:			; <UNDEFINED> instruction: 0x00003dbc
    38c8:	andeq	r3, r0, r4, ror #27
    38cc:	ldrdeq	r3, [r0], -r0
    38d0:	andeq	r3, r0, ip, lsr #28
    38d4:	strdeq	r3, [r0], -r6
    38d8:	andeq	r3, r0, ip, lsl #27
    38dc:	andeq	r3, r0, ip, ror #27
    38e0:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    38e4:	stmvs	r3, {r4, r5, r8, r9, ip, sp, pc}
    38e8:	blcc	70eb0 <__assert_fail@plt+0x6f760>
    38ec:	addlt	r2, r2, r0, lsl #22
    38f0:	addvs	r4, r3, r4, lsl #12
    38f4:	andlt	sp, r2, r1, lsl #26
    38f8:	blmi	732ec0 <__assert_fail@plt+0x731770>
    38fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3900:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    3904:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    3908:			; <UNDEFINED> instruction: 0xb12358e3
    390c:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    3910:	stmiapl	r3!, {r5, r9, sl, lr}^
    3914:			; <UNDEFINED> instruction: 0x46204798
    3918:			; <UNDEFINED> instruction: 0xff94f7ff
    391c:			; <UNDEFINED> instruction: 0xf7fd6860
    3920:	stmiavs	r0!, {r2, r8, sl, fp, sp, lr, pc}^
    3924:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3928:	andlt	r4, r2, r0, lsr #12
    392c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3930:	ldcllt	7, cr15, [r8], #1012	; 0x3f4
    3934:	blmi	3956fc <__assert_fail@plt+0x393fac>
    3938:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    393c:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    3940:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    3944:	bmi	355d7c <__assert_fail@plt+0x35462c>
    3948:	strls	r4, [r0, #-1145]	; 0xfffffb87
    394c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3950:	strmi	r2, [r3], -r1, lsl #2
    3954:			; <UNDEFINED> instruction: 0xf7fd4630
    3958:	stmdbmi	r9, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    395c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3960:	stc2	7, cr15, [ip], #1020	; 0x3fc
    3964:	svclt	0x0000e7ce
    3968:	andeq	r4, r1, lr, asr #10
    396c:	andeq	r4, r1, r0, lsl r7
    3970:			; <UNDEFINED> instruction: 0x000001b0
    3974:	strdeq	r3, [r0], -r4
    3978:	andeq	r3, r0, ip, lsl sp
    397c:	andeq	r3, r0, r6, lsl #26
    3980:	andeq	r3, r0, sl, ror sp
    3984:	vshl.s8	d27, d15, d1
    3988:	bmi	a83e00 <__assert_fail@plt+0xa826b0>
    398c:	blmi	a8b998 <__assert_fail@plt+0xa8a248>
    3990:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3994:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    3998:	ldmdavs	fp, {r1, r3, r8, sl, fp, ip, pc}
    399c:			; <UNDEFINED> instruction: 0xf04f9303
    39a0:			; <UNDEFINED> instruction: 0xf7fd0300
    39a4:	blmi	97eb74 <__assert_fail@plt+0x97d424>
    39a8:			; <UNDEFINED> instruction: 0x4604447b
    39ac:	bmi	930034 <__assert_fail@plt+0x92e8e4>
    39b0:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    39b4:	ldrle	r0, [sp], #-1874	; 0xfffff8ae
    39b8:			; <UNDEFINED> instruction: 0xf04f2101
    39bc:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    39c0:	cmplt	sp, r3, lsr #32
    39c4:	fstmdbxne	r0!, {d10-d14}	;@ Deprecated
    39c8:	movwls	r4, #9770	; 0x262a
    39cc:	stcl	7, cr15, [r6, #1012]!	; 0x3f4
    39d0:	blle	9cd9d8 <__assert_fail@plt+0x9cc288>
    39d4:			; <UNDEFINED> instruction: 0xb32b6863
    39d8:	blmi	5d6248 <__assert_fail@plt+0x5d4af8>
    39dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    39e0:	blls	dda50 <__assert_fail@plt+0xdc300>
    39e4:	qsuble	r4, sl, r2
    39e8:	andlt	r4, r5, r0, lsr #12
    39ec:	ldrhtmi	lr, [r0], #141	; 0x8d
    39f0:	ldrbmi	fp, [r0, -r4]!
    39f4:			; <UNDEFINED> instruction: 0x4e154a14
    39f8:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    39fc:			; <UNDEFINED> instruction: 0xf7fd681f
    3a00:	ldmdbmi	r3, {r2, r7, r8, sl, fp, sp, lr, pc}
    3a04:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    3a08:	tstls	r1, r0, lsl #12
    3a0c:	tstcs	r1, sl, ror r4
    3a10:	ldrtmi	r4, [r8], -r3, lsl #12
    3a14:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3a18:	strtmi	r4, [r0], -pc, lsl #18
    3a1c:			; <UNDEFINED> instruction: 0xf7ff4479
    3a20:	strb	pc, [r9, sp, asr #24]	; <UNPREDICTABLE>
    3a24:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    3a28:			; <UNDEFINED> instruction: 0xff5af7ff
    3a2c:			; <UNDEFINED> instruction: 0xf7fde7d4
    3a30:	svclt	0x0000ecd4
    3a34:	andeq	r4, r1, r0, lsr #9
    3a38:	andeq	r0, r0, ip, lsr #3
    3a3c:	andeq	r4, r1, r8, lsl #9
    3a40:	andeq	r4, r1, ip, asr r6
    3a44:	andeq	r4, r1, r4, asr r4
    3a48:			; <UNDEFINED> instruction: 0x000001b0
    3a4c:	andeq	r3, r0, r6, lsr ip
    3a50:	andeq	r3, r0, lr, asr ip
    3a54:	andeq	r3, r0, r8, asr #24
    3a58:	andeq	r3, r0, r4, asr #25
    3a5c:	stmdavs	r0, {r4, r8, ip, sp, pc}
    3a60:	svceq	0x00c043c0
    3a64:	svclt	0x00004770
    3a68:	push	{r3, sl, ip, sp, pc}
    3a6c:			; <UNDEFINED> instruction: 0x461441f0
    3a70:	addlt	r4, r7, r6, lsr sl
    3a74:			; <UNDEFINED> instruction: 0x460f4b36
    3a78:			; <UNDEFINED> instruction: 0xf8dd447a
    3a7c:	ldmpl	r3, {r2, r4, r5, pc}^
    3a80:	movwls	r6, #22555	; 0x581b
    3a84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3a88:	svceq	0x0000f1b8
    3a8c:	stmdavs	r6, {r1, r2, r6, ip, lr, pc}^
    3a90:	strbmi	sl, [r1], -lr, lsl #20
    3a94:	andls	r4, r4, #5242880	; 0x500000
    3a98:	stc2	7, cr15, [ip], {255}	; 0xff
    3a9c:			; <UNDEFINED> instruction: 0xf996b126
    3aa0:	blcs	bcfaa8 <__assert_fail@plt+0xbce358>
    3aa4:	strcc	fp, [r1], -r8, lsl #30
    3aa8:			; <UNDEFINED> instruction: 0xf990b120
    3aac:	blcs	bcfab4 <__assert_fail@plt+0xbce364>
    3ab0:	andcc	fp, r1, r8, lsl #30
    3ab4:	ldrdgt	pc, [ip], -r5
    3ab8:	svceq	0x0000f1bc
    3abc:	tstlt	r6, #40	; 0x28
    3ac0:	stfmid	f3, [r4, #-960]!	; 0xfffffc40
    3ac4:	mvnscc	pc, #79	; 0x4f
    3ac8:	andcs	r9, r1, #3
    3acc:			; <UNDEFINED> instruction: 0x4621447d
    3ad0:			; <UNDEFINED> instruction: 0x96024638
    3ad4:	andgt	pc, r4, sp, asr #17
    3ad8:			; <UNDEFINED> instruction: 0xf7fd9500
    3adc:	adcmi	lr, r0, #736	; 0x2e0
    3ae0:	shasxmi	fp, r8, r8
    3ae4:	bmi	73838c <__assert_fail@plt+0x736c3c>
    3ae8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    3aec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3af0:	subsmi	r9, sl, r5, lsl #22
    3af4:	andlt	sp, r7, r7, lsr #2
    3af8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    3afc:	ldrbmi	fp, [r0, -r1]!
    3b00:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    3b04:	mrcmi	7, 0, lr, cr6, cr13, {6}
    3b08:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    3b0c:	ubfx	sp, r9, #3, #24
    3b10:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3b14:	mcrcs	4, 0, r4, cr0, cr12, {7}
    3b18:	ubfx	sp, r2, #3, #21
    3b1c:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    3b20:	rscle	r2, r0, r0, lsl #16
    3b24:	strmi	r3, [r1], -r1, lsl #24
    3b28:			; <UNDEFINED> instruction: 0x46224638
    3b2c:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3b30:			; <UNDEFINED> instruction: 0xf8074638
    3b34:	ldrb	r8, [r6, r4]
    3b38:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3b3c:	strmi	r2, [r3], -r4, lsr #4
    3b40:	andsvs	r2, sl, r0
    3b44:			; <UNDEFINED> instruction: 0xf7fde7cf
    3b48:	svclt	0x0000ec48
    3b4c:			; <UNDEFINED> instruction: 0x000143b8
    3b50:	andeq	r0, r0, ip, lsr #3
    3b54:	andeq	r3, r0, ip, lsl ip
    3b58:	andeq	r4, r1, r6, asr #6
    3b5c:	andeq	r3, r0, sl, lsr #22
    3b60:	andeq	r3, r0, r4, lsr #22
    3b64:	andeq	r3, r0, r8, lsl fp
    3b68:	mvnsmi	lr, sp, lsr #18
    3b6c:	bmi	c553c8 <__assert_fail@plt+0xc53c78>
    3b70:	blmi	c6fd90 <__assert_fail@plt+0xc6e640>
    3b74:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    3b78:	strmi	r9, [r7], -r3
    3b7c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b80:			; <UNDEFINED> instruction: 0xf04f9305
    3b84:			; <UNDEFINED> instruction: 0xf7ff0300
    3b88:	blmi	b43344 <__assert_fail@plt+0xb41bf4>
    3b8c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    3b90:	andls	r4, r4, r4, lsl #12
    3b94:	bmi	aba7cc <__assert_fail@plt+0xab907c>
    3b98:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    3b9c:	strtle	r0, [fp], #-1874	; 0xfffff8ae
    3ba0:	movwcs	r4, #1568	; 0x620
    3ba4:			; <UNDEFINED> instruction: 0x46294632
    3ba8:	bl	ff441ba4 <__assert_fail@plt+0xff440454>
    3bac:	ldmdblt	r8, {r2, r9, sl, lr}^
    3bb0:	blmi	856448 <__assert_fail@plt+0x854cf8>
    3bb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3bb8:	blls	15dc28 <__assert_fail@plt+0x15c4d8>
    3bbc:	teqle	r6, sl, asr r0
    3bc0:	andlt	r4, r6, r0, lsr #12
    3bc4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3bc8:	stcl	7, cr15, [lr], {253}	; 0xfd
    3bcc:	blcs	9dbe0 <__assert_fail@plt+0x9c490>
    3bd0:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q15
    3bd4:	ldmpl	fp!, {r3, r4, r8, r9}^
    3bd8:	rscle	r2, r9, r0, lsl #22
    3bdc:	ldrtmi	sl, [r8], -r4, lsl #20
    3be0:	ldrmi	r4, [r8, r9, lsr #12]
    3be4:	mvnle	r2, r0, lsl #16
    3be8:	ldrtmi	r4, [r2], -r3, lsl #12
    3bec:	strtmi	r9, [r9], -r4, lsl #16
    3bf0:	bl	feb41bec <__assert_fail@plt+0xfeb4049c>
    3bf4:	ldrb	r4, [fp, r4, lsl #12]
    3bf8:			; <UNDEFINED> instruction: 0x4c144a13
    3bfc:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
    3c00:	ldrdhi	pc, [r0], -r3
    3c04:	stc	7, cr15, [r0], {253}	; 0xfd
    3c08:	bmi	496054 <__assert_fail@plt+0x494904>
    3c0c:	strls	r4, [r0], #-1145	; 0xfffffb87
    3c10:	tstls	r1, sl, ror r4
    3c14:	strmi	r2, [r3], -r1, lsl #2
    3c18:			; <UNDEFINED> instruction: 0xf7fd4640
    3c1c:	stmdbmi	lr, {r1, r3, r8, sl, fp, sp, lr, pc}
    3c20:	ldrtmi	r4, [r8], -sl, lsr #12
    3c24:			; <UNDEFINED> instruction: 0xf7ff4479
    3c28:			; <UNDEFINED> instruction: 0x9c04fb49
    3c2c:			; <UNDEFINED> instruction: 0xf7fde7b8
    3c30:	svclt	0x0000ebd4
    3c34:			; <UNDEFINED> instruction: 0x000142ba
    3c38:	andeq	r0, r0, ip, lsr #3
    3c3c:	andeq	r4, r1, r4, lsr #5
    3c40:	andeq	r4, r1, r4, ror r4
    3c44:	andeq	r4, r1, ip, ror r2
    3c48:			; <UNDEFINED> instruction: 0x000001b0
    3c4c:	andeq	r3, r0, r2, lsr sl
    3c50:	andeq	r3, r0, r8, asr sl
    3c54:	andeq	r3, r0, r4, asr #20
    3c58:	ldrdeq	r3, [r0], -r0
    3c5c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    3c60:	ldcmi	0, cr11, [r5], {131}	; 0x83
    3c64:	strmi	sl, [sp], -r6, lsl #20
    3c68:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    3c6c:	blcc	141dbc <__assert_fail@plt+0x14066c>
    3c70:	strmi	r5, [r4], -r1, ror #16
    3c74:	tstls	r1, r9, lsl #16
    3c78:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3c7c:	andls	r4, r0, #26214400	; 0x1900000
    3c80:	blx	fe641c86 <__assert_fail@plt+0xfe640536>
    3c84:	strmi	fp, [r2], -r8, lsl #3
    3c88:	strtmi	r4, [r0], -r9, lsr #12
    3c8c:			; <UNDEFINED> instruction: 0xff6cf7ff
    3c90:	blmi	2964c4 <__assert_fail@plt+0x294d74>
    3c94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c98:	blls	5dd08 <__assert_fail@plt+0x5c5b8>
    3c9c:	qaddle	r4, sl, r9
    3ca0:	pop	{r0, r1, ip, sp, pc}
    3ca4:	andlt	r4, r2, r0, lsr r0
    3ca8:			; <UNDEFINED> instruction: 0xf7fd4770
    3cac:	stmdavs	r0, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    3cb0:	strb	r4, [sp, r0, asr #4]!
    3cb4:	bl	fe441cb0 <__assert_fail@plt+0xfe440560>
    3cb8:	andeq	r4, r1, r6, asr #3
    3cbc:	andeq	r0, r0, ip, lsr #3
    3cc0:	muleq	r1, ip, r1
    3cc4:	mvnsmi	lr, #737280	; 0xb4000
    3cc8:	bmi	1455528 <__assert_fail@plt+0x1453dd8>
    3ccc:	blmi	146fee8 <__assert_fail@plt+0x146e798>
    3cd0:	svcmi	0x0051447a
    3cd4:	ldrbtmi	r5, [pc], #-2259	; 3cdc <__assert_fail@plt+0x258c>
    3cd8:	movwls	r6, #14363	; 0x381b
    3cdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3ce0:			; <UNDEFINED> instruction: 0x4680b1f0
    3ce4:			; <UNDEFINED> instruction: 0xf7ff460d
    3ce8:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    3cec:	andls	r4, r2, r4, lsl #12
    3cf0:	strtmi	sp, [sl], -sl, lsl #22
    3cf4:			; <UNDEFINED> instruction: 0xf7fd4631
    3cf8:	vmovne.16	d4[0], lr
    3cfc:	blmi	11fa9c8 <__assert_fail@plt+0x11f9278>
    3d00:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3d04:	strbtle	r0, [r0], #-1883	; 0xfffff8a5
    3d08:	blmi	1096624 <__assert_fail@plt+0x1094ed4>
    3d0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d10:	blls	ddd80 <__assert_fail@plt+0xdc630>
    3d14:	cmnle	r3, sl, asr r0
    3d18:	andlt	r4, r5, r0, lsr #12
    3d1c:	mvnshi	lr, #12386304	; 0xbd0000
    3d20:			; <UNDEFINED> instruction: 0xf7fd4630
    3d24:	blmi	ffed9c <__assert_fail@plt+0xffd64c>
    3d28:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3d2c:			; <UNDEFINED> instruction: 0x46040759
    3d30:	blmi	f794e0 <__assert_fail@plt+0xf77d90>
    3d34:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, lr}^
    3d38:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3d3c:	bl	ff941d38 <__assert_fail@plt+0xff9405e8>
    3d40:	bmi	f16234 <__assert_fail@plt+0xf14ae4>
    3d44:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3d48:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3d4c:	strmi	r2, [r3], -r1, lsl #2
    3d50:			; <UNDEFINED> instruction: 0xf7fd4638
    3d54:	ldmdami	r8!, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    3d58:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3d5c:	blx	ffdc1d60 <__assert_fail@plt+0xffdc0610>
    3d60:			; <UNDEFINED> instruction: 0xf7fde7d2
    3d64:	stmdavs	r3, {r1, sl, fp, sp, lr, pc}
    3d68:	bicle	r2, r8, r2, lsl #22
    3d6c:	tsteq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    3d70:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3d74:	sbcle	r2, r2, r0, lsl #22
    3d78:	ldrtmi	sl, [r1], -r2, lsl #20
    3d7c:	ldrmi	r4, [r8, r0, asr #12]
    3d80:			; <UNDEFINED> instruction: 0xd1bc2800
    3d84:	stmdals	r2, {r1, r3, r5, r9, sl, lr}
    3d88:			; <UNDEFINED> instruction: 0xf7fd4631
    3d8c:	blmi	afe964 <__assert_fail@plt+0xafd214>
    3d90:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3d94:	pkhtbmi	r0, r1, sl, asr #14
    3d98:	blmi	8f927c <__assert_fail@plt+0x8f7b2c>
    3d9c:	ldmpl	fp!, {r3, r5, r8, sl, fp, lr}^
    3da0:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3da4:	bl	fec41da0 <__assert_fail@plt+0xfec40650>
    3da8:	bmi	9d6248 <__assert_fail@plt+0x9d4af8>
    3dac:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3db0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3db4:	strmi	r2, [r3], -r1, lsl #2
    3db8:			; <UNDEFINED> instruction: 0xf7fd4638
    3dbc:	strbmi	lr, [ip, #-3130]	; 0xfffff3c6
    3dc0:	blmi	8b7e48 <__assert_fail@plt+0x8b66f8>
    3dc4:	ldrbtmi	r4, [fp], #-1612	; 0xfffff9b4
    3dc8:	blmi	5fbe1c <__assert_fail@plt+0x5fa6cc>
    3dcc:	ldmpl	fp!, {r5, r8, sl, fp, lr}^
    3dd0:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3dd4:	bl	fe641dd0 <__assert_fail@plt+0xfe640680>
    3dd8:	bmi	7d6258 <__assert_fail@plt+0x7d4b08>
    3ddc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    3de0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3de4:	strmi	r2, [r3], -r1, lsl #2
    3de8:			; <UNDEFINED> instruction: 0xf7fd4638
    3dec:	blmi	6fee7c <__assert_fail@plt+0x6fd72c>
    3df0:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3df4:			; <UNDEFINED> instruction: 0x46404632
    3df8:			; <UNDEFINED> instruction: 0xf7ff4479
    3dfc:			; <UNDEFINED> instruction: 0xe783fa5f
    3e00:	b	ffac1dfc <__assert_fail@plt+0xffac06ac>
    3e04:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    3e08:			; <UNDEFINED> instruction: 0x4604e7f3
    3e0c:	svclt	0x0000e77c
    3e10:	andeq	r4, r1, r0, ror #2
    3e14:	andeq	r0, r0, ip, lsr #3
    3e18:	andeq	r4, r1, sl, asr r1
    3e1c:	andeq	r4, r1, ip, lsl #6
    3e20:	andeq	r4, r1, r4, lsr #2
    3e24:	andeq	r4, r1, r4, ror #5
    3e28:			; <UNDEFINED> instruction: 0x000001b0
    3e2c:	strdeq	r3, [r0], -r8
    3e30:	andeq	r3, r0, r0, lsr #18
    3e34:	andeq	r3, r0, sl, lsl #18
    3e38:			; <UNDEFINED> instruction: 0x000039ba
    3e3c:	andeq	r4, r1, ip, ror r2
    3e40:	muleq	r0, r0, r8
    3e44:			; <UNDEFINED> instruction: 0x000038b8
    3e48:	andeq	r3, r0, r2, lsr #17
    3e4c:	andeq	r3, r0, lr, lsr r9
    3e50:	andeq	r3, r0, r0, ror #16
    3e54:	andeq	r3, r0, r8, lsl #17
    3e58:	andeq	r3, r0, r2, ror r8
    3e5c:	andeq	r3, r0, ip, lsr r8
    3e60:	andeq	r3, r0, r8, lsr r9
    3e64:	andeq	r3, r0, r6, lsr #16
    3e68:			; <UNDEFINED> instruction: 0x4614b538
    3e6c:	ldrmi	r4, [sl], -sp, lsl #12
    3e70:	strmi	r4, [r4], -r1, lsr #12
    3e74:	blx	fe7c1e78 <__assert_fail@plt+0xfe7c0728>
    3e78:			; <UNDEFINED> instruction: 0x4602b130
    3e7c:	strtmi	r4, [r0], -r9, lsr #12
    3e80:	ldrhtmi	lr, [r8], -sp
    3e84:	svclt	0x001ef7ff
    3e88:	bl	1bc1e84 <__assert_fail@plt+0x1bc0734>
    3e8c:	submi	r6, r0, #0, 16
    3e90:	svclt	0x0000bd38
    3e94:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    3e98:	ldrbtmi	fp, [ip], #1036	; 0x40c
    3e9c:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    3ea0:			; <UNDEFINED> instruction: 0xf85cb083
    3ea4:	blge	10beb4 <__assert_fail@plt+0x10a764>
    3ea8:	andls	r6, r1, #1179648	; 0x120000
    3eac:	andeq	pc, r0, #79	; 0x4f
    3eb0:	blcs	142004 <__assert_fail@plt+0x1408b4>
    3eb4:			; <UNDEFINED> instruction: 0xf7ff9300
    3eb8:	bmi	283e1c <__assert_fail@plt+0x2826cc>
    3ebc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3ec0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ec4:	subsmi	r9, sl, r1, lsl #22
    3ec8:	andlt	sp, r3, r4, lsl #2
    3ecc:	bl	142048 <__assert_fail@plt+0x1408f8>
    3ed0:	ldrbmi	fp, [r0, -r2]!
    3ed4:	b	fe041ed0 <__assert_fail@plt+0xfe040780>
    3ed8:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    3edc:	andeq	r0, r0, ip, lsr #3
    3ee0:	andeq	r3, r1, r2, ror pc
    3ee4:	mvnsmi	lr, sp, lsr #18
    3ee8:	bicslt	r4, r9, ip, lsl #12
    3eec:	mulcc	r0, r1, r9
    3ef0:	vmax.s8	d20, d0, d14
    3ef4:	tstcs	r0, r1, lsl #24
    3ef8:	stmdami	r2, {r6, r9, ip, sp, lr, pc}
    3efc:	strcs	pc, [r1, -r0, asr #4]
    3f00:	cdpcs	2, 0, cr15, cr2, cr0, {2}
    3f04:	blcs	1cb04d8 <__assert_fail@plt+0x1caed88>
    3f08:	svcpl	0x0001f916
    3f0c:	blcs	1df7f7c <__assert_fail@plt+0x1df682c>
    3f10:	blcs	1877f5c <__assert_fail@plt+0x187680c>
    3f14:	blcs	1977f8c <__assert_fail@plt+0x197683c>
    3f18:	svclt	0x0008462b
    3f1c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    3f20:	mvnsle	r2, r0, lsl #22
    3f24:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    3f28:	blle	64df30 <__assert_fail@plt+0x64c7e0>
    3f2c:	pop	{r0, r5, r9, sl, lr}
    3f30:			; <UNDEFINED> instruction: 0xf7fd41f0
    3f34:			; <UNDEFINED> instruction: 0x2d2bb9a1
    3f38:	svclt	0x000c462b
    3f3c:	tsteq	lr, r1, asr #20
    3f40:			; <UNDEFINED> instruction: 0xe7ed4339
    3f44:	strtmi	r2, [fp], -fp, lsr #26
    3f48:			; <UNDEFINED> instruction: 0xf041bf08
    3f4c:	strb	r0, [r7, r2, lsl #2]!
    3f50:	strtmi	r2, [fp], -fp, lsr #26
    3f54:	b	1073b8c <__assert_fail@plt+0x107243c>
    3f58:	b	1044380 <__assert_fail@plt+0x1042c30>
    3f5c:	ldrb	r0, [pc, ip, lsl #2]
    3f60:	ldmfd	sp!, {sp}
    3f64:	svclt	0x000081f0
    3f68:			; <UNDEFINED> instruction: 0x4614b538
    3f6c:	ldrmi	r4, [sl], -sp, lsl #12
    3f70:	strmi	r4, [r4], -r1, lsr #12
    3f74:	blx	7c1f78 <__assert_fail@plt+0x7c0828>
    3f78:			; <UNDEFINED> instruction: 0x4602b130
    3f7c:	strtmi	r4, [r0], -r9, lsr #12
    3f80:	ldrhtmi	lr, [r8], -sp
    3f84:	svclt	0x00aef7ff
    3f88:	svclt	0x0000bd38
    3f8c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3f90:	ldmdbmi	sl!, {r1, r2, r3, r9, sl, lr}
    3f94:	stmiaeq	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    3f98:	bmi	e557f4 <__assert_fail@plt+0xe540a4>
    3f9c:	addlt	r4, r2, r9, ror r4
    3fa0:			; <UNDEFINED> instruction: 0xf1084699
    3fa4:	stmpl	sl, {r0, r1, r2, r8, r9}
    3fa8:	ldmdbmi	r6!, {r8, r9, sl, fp, sp, pc}
    3fac:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    3fb0:	rsbsvs	r6, sl, r2, lsl r8
    3fb4:	andeq	pc, r0, #79	; 0x4f
    3fb8:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    3fbc:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    3fc0:	ldmib	r7, {r1, r4, r5, sp, lr}^
    3fc4:			; <UNDEFINED> instruction: 0xf7ff230a
    3fc8:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3fcc:	strmi	sp, [r4], -fp, asr #32
    3fd0:	strbmi	r4, [r1], -r2, lsl #12
    3fd4:	strbtmi	r4, [sl], r8, ror #12
    3fd8:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fdc:	eorsle	r2, r5, r0, lsl #16
    3fe0:			; <UNDEFINED> instruction: 0xf7fd4620
    3fe4:	ldrbmi	lr, [r0], -ip, lsr #22
    3fe8:	b	fe9c1fe4 <__assert_fail@plt+0xfe9c0894>
    3fec:	andcs	r4, r0, #59768832	; 0x3900000
    3ff0:			; <UNDEFINED> instruction: 0xf91a3801
    3ff4:	blcs	28fffc <__assert_fail@plt+0x28e8ac>
    3ff8:	movwcs	fp, #3844	; 0xf04
    3ffc:	andcc	pc, r0, sl, lsl #16
    4000:			; <UNDEFINED> instruction: 0xf0024628
    4004:	strmi	pc, [r1], -sp, asr #27
    4008:	orrlt	r6, r8, #48	; 0x30
    400c:			; <UNDEFINED> instruction: 0x4650683a
    4010:	svceq	0x0000f1b9
    4014:			; <UNDEFINED> instruction: 0xf002d10f
    4018:	stmiblt	r8, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    401c:	bmi	68c024 <__assert_fail@plt+0x68a8d4>
    4020:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    4024:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4028:	subsmi	r6, sl, fp, ror r8
    402c:	strcc	sp, [r8, -r3, lsr #2]
    4030:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    4034:	movwcs	r8, #2032	; 0x7f0
    4038:			; <UNDEFINED> instruction: 0xffacf002
    403c:	rscle	r2, sp, r0, lsl #16
    4040:			; <UNDEFINED> instruction: 0xf0026830
    4044:			; <UNDEFINED> instruction: 0xf06ffdc1
    4048:			; <UNDEFINED> instruction: 0xe7e80015
    404c:	b	fe342048 <__assert_fail@plt+0xfe3408f8>
    4050:	ldrdhi	pc, [r0], -r0
    4054:			; <UNDEFINED> instruction: 0xf7fd4620
    4058:			; <UNDEFINED> instruction: 0xf1c8eaf2
    405c:			; <UNDEFINED> instruction: 0xf1b80000
    4060:	bicsle	r0, ip, r0, lsl #30
    4064:			; <UNDEFINED> instruction: 0xf7fde7bf
    4068:	stmdavs	r0, {r7, r9, fp, sp, lr, pc}
    406c:	ldrb	r4, [r6, r0, asr #4]
    4070:	andeq	pc, fp, pc, rrx
    4074:			; <UNDEFINED> instruction: 0xf7fde7d3
    4078:	svclt	0x0000e9b0
    407c:	muleq	r1, r4, lr
    4080:	andeq	r0, r0, ip, lsr #3
    4084:	andeq	r3, r0, r2, lsl #15
    4088:	andeq	r3, r1, lr, lsl #28
    408c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    4090:	ldrbtmi	fp, [ip], #1036	; 0x40c
    4094:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    4098:			; <UNDEFINED> instruction: 0xf85cb083
    409c:	blge	10c0ac <__assert_fail@plt+0x10a95c>
    40a0:	andls	r6, r1, #1179648	; 0x120000
    40a4:	andeq	pc, r0, #79	; 0x4f
    40a8:	blcs	1421fc <__assert_fail@plt+0x140aac>
    40ac:			; <UNDEFINED> instruction: 0xf7ff9300
    40b0:	bmi	283e24 <__assert_fail@plt+0x2826d4>
    40b4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    40b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    40bc:	subsmi	r9, sl, r1, lsl #22
    40c0:	andlt	sp, r3, r4, lsl #2
    40c4:	bl	142240 <__assert_fail@plt+0x140af0>
    40c8:	ldrbmi	fp, [r0, -r2]!
    40cc:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40d0:	muleq	r1, lr, sp
    40d4:	andeq	r0, r0, ip, lsr #3
    40d8:	andeq	r3, r1, sl, ror sp
    40dc:	ldrblt	r4, [r0, #2856]!	; 0xb28
    40e0:	addlt	r4, r3, fp, ror r4
    40e4:	orrslt	r4, r1, ip, lsl #12
    40e8:	vst1.8	{d20-d22}, [pc], sl
    40ec:			; <UNDEFINED> instruction: 0xf7ff2100
    40f0:	strmi	pc, [r5], -r9, ror #27
    40f4:	blle	74f4fc <__assert_fail@plt+0x74ddac>
    40f8:			; <UNDEFINED> instruction: 0xf7fd4628
    40fc:			; <UNDEFINED> instruction: 0x4606ead6
    4100:	eorsle	r2, r8, r0, lsl #16
    4104:	eorsle	r2, r1, r0, lsl #24
    4108:	andlt	r4, r3, r0, lsr r6
    410c:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    4110:	cmnlt	sl, r5, lsl #12
    4114:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    4118:	smmlaeq	r2, r2, r8, r6
    411c:	strtmi	sp, [r8], -lr, lsl #8
    4120:	blx	842126 <__assert_fail@plt+0x8409d6>
    4124:	blle	14e12c <__assert_fail@plt+0x14c9dc>
    4128:			; <UNDEFINED> instruction: 0xf0022103
    412c:	strmi	pc, [r5], -r5, lsl #25
    4130:	ble	ff84f538 <__assert_fail@plt+0xff84dde8>
    4134:	ldrtmi	r2, [r0], -r0, lsl #12
    4138:	ldcllt	0, cr11, [r0, #12]!
    413c:			; <UNDEFINED> instruction: 0x4e134a12
    4140:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    4144:			; <UNDEFINED> instruction: 0xf7fd681f
    4148:	ldmdbmi	r1, {r5, r6, r7, r8, fp, sp, lr, pc}
    414c:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    4150:	tstls	r1, r0, lsl #12
    4154:	tstcs	r1, sl, ror r4
    4158:	ldrtmi	r4, [r8], -r3, lsl #12
    415c:	b	1a42158 <__assert_fail@plt+0x1a40a08>
    4160:	strtmi	r4, [r8], -sp, lsl #18
    4164:			; <UNDEFINED> instruction: 0xf7ff4479
    4168:	ldrb	pc, [r8, r9, lsr #17]	; <UNPREDICTABLE>
    416c:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4170:	andlt	r4, r3, r0, lsr r6
    4174:			; <UNDEFINED> instruction: 0x4628bdf0
    4178:	b	ff4c2174 <__assert_fail@plt+0xff4c0a24>
    417c:	svclt	0x0000e7c4
    4180:	andeq	r3, r1, r0, asr sp
    4184:	strdeq	r3, [r1], -r6
    4188:			; <UNDEFINED> instruction: 0x000001b0
    418c:	andeq	r3, r0, lr, ror #9
    4190:	andeq	r3, r0, r6, lsl r5
    4194:	andeq	r3, r0, r0, lsl #10
    4198:	andeq	r3, r0, r0, ror #11
    419c:			; <UNDEFINED> instruction: 0x4604b510
    41a0:			; <UNDEFINED> instruction: 0xf908f7ff
    41a4:	strmi	fp, [r1], -r8, lsr #2
    41a8:	pop	{r5, r9, sl, lr}
    41ac:			; <UNDEFINED> instruction: 0xf7ff4010
    41b0:	ldclt	15, cr11, [r0, #-596]	; 0xfffffdac
    41b4:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    41b8:	addlt	fp, r2, r0, lsl #10
    41bc:	bge	d6dfc <__assert_fail@plt+0xd56ac>
    41c0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    41c4:	blne	142314 <__assert_fail@plt+0x140bc4>
    41c8:	movwls	r6, #6171	; 0x181b
    41cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    41d0:			; <UNDEFINED> instruction: 0xf7ff9200
    41d4:	bmi	284168 <__assert_fail@plt+0x282a18>
    41d8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    41dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    41e0:	subsmi	r9, sl, r1, lsl #22
    41e4:	andlt	sp, r2, r4, lsl #2
    41e8:	bl	142364 <__assert_fail@plt+0x140c14>
    41ec:	ldrbmi	fp, [r0, -r3]!
    41f0:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41f4:	andeq	r3, r1, r0, ror ip
    41f8:	andeq	r0, r0, ip, lsr #3
    41fc:	andeq	r3, r1, r6, asr ip
    4200:			; <UNDEFINED> instruction: 0x460db570
    4204:	cmplt	fp, r6, lsl r6
    4208:			; <UNDEFINED> instruction: 0xf7ff461c
    420c:	vmlane.f32	s30, s7, s23
    4210:			; <UNDEFINED> instruction: 0x4633db13
    4214:	strtmi	r4, [r1], -sl, lsr #12
    4218:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    421c:	stmdblt	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4220:			; <UNDEFINED> instruction: 0xf8f6f7ff
    4224:	ldrtmi	fp, [r2], -r8, lsr #2
    4228:	pop	{r0, r3, r5, r9, sl, lr}
    422c:			; <UNDEFINED> instruction: 0xf7fd4070
    4230:			; <UNDEFINED> instruction: 0xf7fdb8f7
    4234:	stmdavs	r3, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
    4238:			; <UNDEFINED> instruction: 0x4618425b
    423c:	svclt	0x0000bd70
    4240:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    4244:	addlt	r4, r3, sp, lsl #12
    4248:	blge	1d66a8 <__assert_fail@plt+0x1d4f58>
    424c:	bmi	595aac <__assert_fail@plt+0x59435c>
    4250:			; <UNDEFINED> instruction: 0xf8534479
    4254:	stmpl	sl, {r2, r8, r9, fp, lr}
    4258:	strmi	r4, [r4], -r1, lsr #12
    425c:	andls	r6, r1, #1179648	; 0x120000
    4260:	andeq	pc, r0, #79	; 0x4f
    4264:	movwls	r4, #1562	; 0x61a
    4268:			; <UNDEFINED> instruction: 0xf8a4f7ff
    426c:			; <UNDEFINED> instruction: 0x4603b190
    4270:			; <UNDEFINED> instruction: 0x46294632
    4274:			; <UNDEFINED> instruction: 0xf7ff4620
    4278:	bmi	34418c <__assert_fail@plt+0x342a3c>
    427c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4280:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4284:	subsmi	r9, sl, r1, lsl #22
    4288:	andlt	sp, r3, r9, lsl #2
    428c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4290:	ldrbmi	fp, [r0, -r1]!
    4294:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4298:	submi	r6, r0, #0, 16
    429c:			; <UNDEFINED> instruction: 0xf7fde7ed
    42a0:	svclt	0x0000e89c
    42a4:	andeq	r3, r1, r0, ror #23
    42a8:	andeq	r0, r0, ip, lsr #3
    42ac:			; <UNDEFINED> instruction: 0x00013bb2
    42b0:	svcmi	0x00f0e92d
    42b4:	svcmi	0x004a461d
    42b8:			; <UNDEFINED> instruction: 0x461a4614
    42bc:	ldrbtmi	r4, [pc], #-2889	; 42c4 <__assert_fail@plt+0x2b74>
    42c0:	strmi	fp, [lr], -r9, lsl #1
    42c4:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    42c8:			; <UNDEFINED> instruction: 0xf8df58fb
    42cc:	ldmdavs	fp, {r2, r3, r4, r8, ip, pc}
    42d0:			; <UNDEFINED> instruction: 0xf04f9307
    42d4:			; <UNDEFINED> instruction: 0xf7ff0300
    42d8:	ldrbtmi	pc, [r9], #3317	; 0xcf5	; <UNPREDICTABLE>
    42dc:			; <UNDEFINED> instruction: 0xf7fd4607
    42e0:	svccs	0x0000e944
    42e4:	stmdavs	r5, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    42e8:	svclt	0x00b84680
    42ec:	blle	f14ca8 <__assert_fail@plt+0xf13558>
    42f0:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    42f4:	smmlaeq	fp, fp, r8, r6
    42f8:	strtmi	sp, [r2], -r3, asr #8
    42fc:	ldrtmi	r2, [r0], -r0, lsl #2
    4300:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4304:	rsble	r2, r4, r0, lsl #24
    4308:	vrshl.s8	d18, d0, d11
    430c:			; <UNDEFINED> instruction: 0xf6c02b80
    4310:	strtmi	r6, [r9], r6, ror #23
    4314:	movwls	sl, #15109	; 0x3b05
    4318:	ldrtmi	r4, [r1], -r2, lsr #12
    431c:			; <UNDEFINED> instruction: 0xf7fc4638
    4320:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4324:	bne	93b75c <__assert_fail@plt+0x93a00c>
    4328:	strmi	r4, [r5], #-1030	; 0xfffffbfa
    432c:	strtmi	sp, [r2], -lr, asr #32
    4330:			; <UNDEFINED> instruction: 0x46384631
    4334:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4338:	svc	0x00e2f7fc
    433c:	ldclle	8, cr2, [r2]
    4340:	ldrdge	pc, [r0], -r8
    4344:			; <UNDEFINED> instruction: 0xf1bad008
    4348:	svclt	0x00180f04
    434c:	svceq	0x000bf1ba
    4350:			; <UNDEFINED> instruction: 0xf1b9d102
    4354:	ldcle	15, cr0, [r0, #-16]!
    4358:	svclt	0x00082d00
    435c:	ldrbcc	pc, [pc, #79]!	; 43b3 <__assert_fail@plt+0x2c63>	; <UNPREDICTABLE>
    4360:			; <UNDEFINED> instruction: 0xf7fd4638
    4364:			; <UNDEFINED> instruction: 0xf8c8e9de
    4368:	bmi	86c370 <__assert_fail@plt+0x86ac20>
    436c:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    4370:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4374:	subsmi	r9, sl, r7, lsl #22
    4378:	strtmi	sp, [r8], -pc, lsr #2
    437c:	pop	{r0, r3, ip, sp, pc}
    4380:	blmi	728348 <__assert_fail@plt+0x726bf8>
    4384:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4388:	ldrdls	pc, [r0], -r3
    438c:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4390:			; <UNDEFINED> instruction: 0xf8df4919
    4394:	bmi	6b453c <__assert_fail@plt+0x6b2dec>
    4398:	ldrbtmi	r4, [ip], #1145	; 0x479
    439c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    43a0:			; <UNDEFINED> instruction: 0xf8cd2101
    43a4:	strmi	ip, [r3], -r0
    43a8:			; <UNDEFINED> instruction: 0xf7fd4648
    43ac:	ldmdami	r5, {r1, r6, r8, fp, sp, lr, pc}
    43b0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    43b4:			; <UNDEFINED> instruction: 0xffcaf7fe
    43b8:			; <UNDEFINED> instruction: 0x2100e79f
    43bc:			; <UNDEFINED> instruction: 0xf1099803
    43c0:	stmib	sp, {r0, r8, fp}^
    43c4:			; <UNDEFINED> instruction: 0xf7fc1b05
    43c8:			; <UNDEFINED> instruction: 0xe7a5efbc
    43cc:	ldrdge	pc, [r0], -r8
    43d0:			; <UNDEFINED> instruction: 0xf8d8e7c6
    43d4:	strtmi	sl, [r5], -r0
    43d8:			; <UNDEFINED> instruction: 0xf7fce7c2
    43dc:	svclt	0x0000effe
    43e0:	andeq	r3, r1, r2, ror fp
    43e4:	andeq	r0, r0, ip, lsr #3
    43e8:	andeq	r3, r1, r6, asr fp
    43ec:	andeq	r3, r1, sl, lsl sp
    43f0:	andeq	r3, r1, r2, asr #21
    43f4:			; <UNDEFINED> instruction: 0x000001b0
    43f8:	andeq	r3, r0, ip, asr #5
    43fc:	muleq	r0, r6, r2
    4400:			; <UNDEFINED> instruction: 0x000032b6
    4404:	andeq	r3, r0, r6, lsr #7
    4408:			; <UNDEFINED> instruction: 0x460db570
    440c:			; <UNDEFINED> instruction: 0x46194616
    4410:	strmi	r9, [r4], -r4, lsl #20
    4414:			; <UNDEFINED> instruction: 0xffcef7fe
    4418:			; <UNDEFINED> instruction: 0x4603b138
    441c:			; <UNDEFINED> instruction: 0x46294632
    4420:	pop	{r5, r9, sl, lr}
    4424:			; <UNDEFINED> instruction: 0xf7ff4070
    4428:			; <UNDEFINED> instruction: 0xf7fdbf43
    442c:	stmdavs	r0, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
    4430:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    4434:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    4438:	ldrbtmi	fp, [ip], #1032	; 0x408
    443c:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    4440:			; <UNDEFINED> instruction: 0xf85cb085
    4444:	stcge	0, cr3, [r7], {3}
    4448:	movwls	r6, #14363	; 0x381b
    444c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4450:	blcc	1425a8 <__assert_fail@plt+0x140e58>
    4454:	strls	r9, [r2], #-1024	; 0xfffffc00
    4458:			; <UNDEFINED> instruction: 0xffd6f7ff
    445c:	blmi	216c88 <__assert_fail@plt+0x215538>
    4460:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4464:	blls	de4d4 <__assert_fail@plt+0xdcd84>
    4468:	qaddle	r4, sl, r4
    446c:	pop	{r0, r2, ip, sp, pc}
    4470:	andlt	r4, r1, r0, lsl r0
    4474:			; <UNDEFINED> instruction: 0xf7fc4770
    4478:	svclt	0x0000efb0
    447c:	strdeq	r3, [r1], -r6
    4480:	andeq	r0, r0, ip, lsr #3
    4484:	ldrdeq	r3, [r1], -r0
    4488:			; <UNDEFINED> instruction: 0xf5adb5f0
    448c:	stcmi	13, cr5, [r0, #-0]
    4490:	stcmi	0, cr11, [r0], #-524	; 0xfffffdf4
    4494:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
    4498:	andpl	pc, r0, #54525952	; 0x3400000
    449c:	stmdbpl	ip!, {r2, r9, ip, sp}
    44a0:	andsvs	r6, r4, r4, lsr #16
    44a4:	streq	pc, [r0], #-79	; 0xffffffb1
    44a8:	cdpge	3, 0, cr11, cr1, cr9, {3}
    44ac:	strmi	r2, [sp], -r0, lsl #4
    44b0:			; <UNDEFINED> instruction: 0xf641600a
    44b4:			; <UNDEFINED> instruction: 0x463172ff
    44b8:	mrc2	7, 7, pc, cr10, cr15, {7}
    44bc:	cdpne	15, 0, cr10, cr4, cr2, {0}
    44c0:	tstle	r9, sl, lsl #22
    44c4:	movwcs	r4, #1584	; 0x630
    44c8:			; <UNDEFINED> instruction: 0xf7fc5533
    44cc:	stmdacs	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
    44d0:	svclt	0x00086028
    44d4:	streq	pc, [fp], #-111	; 0xffffff91
    44d8:			; <UNDEFINED> instruction: 0xf50d490f
    44dc:	bmi	3590e4 <__assert_fail@plt+0x357994>
    44e0:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    44e4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    44e8:	subsmi	r6, r1, sl, lsl r8
    44ec:	strtmi	sp, [r0], -lr, lsl #2
    44f0:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    44f4:	ldcllt	0, cr11, [r0, #12]!
    44f8:	ldrpl	r3, [fp, -r5, lsl #30]!
    44fc:	svclt	0x00082b0a
    4500:	ldrbtcc	pc, [pc], #260	; 4508 <__assert_fail@plt+0x2db8>	; <UNPREDICTABLE>
    4504:			; <UNDEFINED> instruction: 0xf06fe7de
    4508:			; <UNDEFINED> instruction: 0xe7e50415
    450c:	svc	0x0064f7fc
    4510:	muleq	r1, sl, r9
    4514:	andeq	r0, r0, ip, lsr #3
    4518:	andeq	r3, r1, lr, asr #18
    451c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4520:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4524:	strmi	sl, [sp], -r6, lsl #20
    4528:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    452c:	blcc	14267c <__assert_fail@plt+0x140f2c>
    4530:	strmi	r5, [r4], -r1, ror #16
    4534:	tstls	r1, r9, lsl #16
    4538:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    453c:	andls	r4, r0, #26214400	; 0x1900000
    4540:			; <UNDEFINED> instruction: 0xff38f7fe
    4544:	strmi	fp, [r2], -r8, lsl #3
    4548:	strtmi	r4, [r0], -r9, lsr #12
    454c:			; <UNDEFINED> instruction: 0xff9cf7ff
    4550:	blmi	296d84 <__assert_fail@plt+0x295634>
    4554:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4558:	blls	5e5c8 <__assert_fail@plt+0x5ce78>
    455c:	qaddle	r4, sl, r9
    4560:	pop	{r0, r1, ip, sp, pc}
    4564:	andlt	r4, r2, r0, lsr r0
    4568:			; <UNDEFINED> instruction: 0xf7fc4770
    456c:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4570:	strb	r4, [sp, r0, asr #4]!
    4574:	svc	0x0030f7fc
    4578:	andeq	r3, r1, r6, lsl #18
    457c:	andeq	r0, r0, ip, lsr #3
    4580:	ldrdeq	r3, [r1], -ip
    4584:	bcc	719cc <__assert_fail@plt+0x7027c>
    4588:			; <UNDEFINED> instruction: 0xf7ff460c
    458c:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    4590:	andle	sp, r8, fp, lsl #22
    4594:			; <UNDEFINED> instruction: 0xf9131823
    4598:	bcs	28f5a4 <__assert_fail@plt+0x28de54>
    459c:			; <UNDEFINED> instruction: 0xf100bf06
    45a0:	stmdane	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    45a4:	movwcs	r4, #1564	; 0x61c
    45a8:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    45ac:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    45b0:	addlt	r4, r3, sp, lsl #12
    45b4:	blge	1d6a14 <__assert_fail@plt+0x1d52c4>
    45b8:	bmi	595e18 <__assert_fail@plt+0x5946c8>
    45bc:			; <UNDEFINED> instruction: 0xf8534479
    45c0:	stmpl	sl, {r2, r8, r9, fp, lr}
    45c4:	strmi	r4, [r4], -r1, lsr #12
    45c8:	andls	r6, r1, #1179648	; 0x120000
    45cc:	andeq	pc, r0, #79	; 0x4f
    45d0:	movwls	r4, #1562	; 0x61a
    45d4:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    45d8:			; <UNDEFINED> instruction: 0x4603b190
    45dc:			; <UNDEFINED> instruction: 0x46294632
    45e0:			; <UNDEFINED> instruction: 0xf7ff4620
    45e4:	bmi	344528 <__assert_fail@plt+0x342dd8>
    45e8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    45ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    45f0:	subsmi	r9, sl, r1, lsl #22
    45f4:	andlt	sp, r3, r9, lsl #2
    45f8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    45fc:	ldrbmi	fp, [r0, -r1]!
    4600:	svc	0x00b2f7fc
    4604:	submi	r6, r0, #0, 16
    4608:			; <UNDEFINED> instruction: 0xf7fce7ed
    460c:	svclt	0x0000eee6
    4610:	andeq	r3, r1, r4, ror r8
    4614:	andeq	r0, r0, ip, lsr #3
    4618:	andeq	r3, r1, r6, asr #16
    461c:	bmi	ab1654 <__assert_fail@plt+0xaaff04>
    4620:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    4624:	mvnsmi	lr, sp, lsr #18
    4628:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    462c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4630:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    4634:	ldmdavs	fp, {r1, r3, r9, sl, fp, ip, pc}
    4638:			; <UNDEFINED> instruction: 0xf04f9303
    463c:			; <UNDEFINED> instruction: 0xf7ff0300
    4640:	blmi	94378c <__assert_fail@plt+0x94203c>
    4644:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    4648:	bmi	8f8730 <__assert_fail@plt+0x8f6fe0>
    464c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    4650:	smmlaeq	r2, r2, r8, r6
    4654:	bge	2f96bc <__assert_fail@plt+0x2f7f6c>
    4658:	ldrtmi	r4, [r1], -r0, lsr #12
    465c:			; <UNDEFINED> instruction: 0xf7fc9202
    4660:	strmi	lr, [r3], -lr, lsr #29
    4664:	ldrmi	r4, [ip], -r0, lsr #12
    4668:	svc	0x00e8f7fc
    466c:	blmi	5d6ee0 <__assert_fail@plt+0x5d5790>
    4670:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4674:	blls	de6e4 <__assert_fail@plt+0xdcf94>
    4678:	qsuble	r4, sl, r2
    467c:	andlt	r4, r4, r0, lsr #12
    4680:	ldrhmi	lr, [r0, #141]!	; 0x8d
    4684:	ldrbmi	fp, [r0, -r2]!
    4688:	svcmi	0x00164a15
    468c:	ldrbtmi	r5, [pc], #-2203	; 4694 <__assert_fail@plt+0x2f44>
    4690:	ldrdhi	pc, [r0], -r3
    4694:	svc	0x0038f7fc
    4698:	bmi	516aec <__assert_fail@plt+0x51539c>
    469c:	smlsdxls	r0, r9, r4, r4
    46a0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    46a4:	strmi	r2, [r3], -r1, lsl #2
    46a8:			; <UNDEFINED> instruction: 0xf7fc4640
    46ac:	ldmdami	r0, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    46b0:	ldrtmi	r4, [r1], -sl, lsr #12
    46b4:			; <UNDEFINED> instruction: 0xf7fe4478
    46b8:	strb	pc, [ip, r9, asr #28]	; <UNPREDICTABLE>
    46bc:	ldreq	pc, [r5], #-111	; 0xffffff91
    46c0:			; <UNDEFINED> instruction: 0xf7fce7d4
    46c4:	svclt	0x0000ee8a
    46c8:	andeq	r3, r1, lr, lsl #16
    46cc:	andeq	r0, r0, ip, lsr #3
    46d0:	andeq	r3, r0, lr, lsl #2
    46d4:	andeq	r3, r1, ip, ror #15
    46d8:			; <UNDEFINED> instruction: 0x000139be
    46dc:	andeq	r3, r1, r0, asr #15
    46e0:			; <UNDEFINED> instruction: 0x000001b0
    46e4:	andeq	r2, r0, r2, lsr #31
    46e8:	andeq	r2, r0, r8, asr #31
    46ec:			; <UNDEFINED> instruction: 0x00002fb2
    46f0:	strheq	r3, [r0], -r4
    46f4:	ldrmi	fp, [r3], -r8, lsl #8
    46f8:			; <UNDEFINED> instruction: 0x460ab530
    46fc:	addlt	r4, r2, r6, lsl sp
    4700:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    4704:	stmdbpl	ip!, {r1, r2, r4, r8, fp, lr}
    4708:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
    470c:	strls	r6, [r1], #-2084	; 0xfffff7dc
    4710:	streq	pc, [r0], #-79	; 0xffffffb1
    4714:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    4718:	bge	1b0e20 <__assert_fail@plt+0x1af6d0>
    471c:	strmi	r4, [r4], -r9, lsr #12
    4720:			; <UNDEFINED> instruction: 0xf7fc9200
    4724:	strmi	lr, [r3], -ip, asr #28
    4728:	ldrmi	r4, [ip], -r0, lsr #12
    472c:	svc	0x0086f7fc
    4730:	blmi	296f68 <__assert_fail@plt+0x295818>
    4734:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4738:	blls	5e7a8 <__assert_fail@plt+0x5d058>
    473c:	qaddle	r4, sl, r8
    4740:	andlt	r4, r2, r0, lsr #12
    4744:	ldrhtmi	lr, [r0], -sp
    4748:	ldrbmi	fp, [r0, -r1]!
    474c:	ldreq	pc, [r5], #-111	; 0xffffff91
    4750:			; <UNDEFINED> instruction: 0xf7fce7ee
    4754:	svclt	0x0000ee42
    4758:	andeq	r3, r1, lr, lsr #14
    475c:	andeq	r0, r0, ip, lsr #3
    4760:	andeq	r3, r0, r8, lsr r0
    4764:	strdeq	r3, [r1], -ip
    4768:			; <UNDEFINED> instruction: 0x460cb5d0
    476c:			; <UNDEFINED> instruction: 0x46114e15
    4770:	addlt	r4, r4, r5, lsl sl
    4774:	smlsdxcs	r0, lr, r4, r4
    4778:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    477c:	ldmdavs	r2, {r9, sl, sp}
    4780:			; <UNDEFINED> instruction: 0xf04f9203
    4784:	bmi	444f8c <__assert_fail@plt+0x44383c>
    4788:	strvs	lr, [r0, -sp, asr #19]
    478c:			; <UNDEFINED> instruction: 0xf7ff447a
    4790:	stmdacs	r1, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4794:			; <UNDEFINED> instruction: 0x4620d110
    4798:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    479c:	andcs	r2, r0, r0, lsl #6
    47a0:	movwcs	lr, #2500	; 0x9c4
    47a4:	blmi	216fd4 <__assert_fail@plt+0x215884>
    47a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    47ac:	blls	de81c <__assert_fail@plt+0xdd0cc>
    47b0:	qaddle	r4, sl, r4
    47b4:	ldcllt	0, cr11, [r0, #16]
    47b8:	rscscc	pc, pc, pc, asr #32
    47bc:			; <UNDEFINED> instruction: 0xf7fce7f2
    47c0:	svclt	0x0000ee0c
    47c4:			; <UNDEFINED> instruction: 0x000136bc
    47c8:	andeq	r0, r0, ip, lsr #3
    47cc:	strdeq	r2, [r0], -r0
    47d0:	andeq	r3, r1, r8, lsl #13
    47d4:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    47d8:	ldcmi	0, cr11, [r5], {131}	; 0x83
    47dc:	strmi	sl, [sp], -r6, lsl #20
    47e0:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    47e4:	blcc	142934 <__assert_fail@plt+0x1411e4>
    47e8:	strmi	r5, [r4], -r1, ror #16
    47ec:	tstls	r1, r9, lsl #16
    47f0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    47f4:	andls	r4, r0, #26214400	; 0x1900000
    47f8:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    47fc:	strmi	fp, [r2], -r8, lsl #3
    4800:	strtmi	r4, [r0], -r9, lsr #12
    4804:			; <UNDEFINED> instruction: 0xffb0f7ff
    4808:	blmi	29703c <__assert_fail@plt+0x2958ec>
    480c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4810:	blls	5e880 <__assert_fail@plt+0x5d130>
    4814:	qaddle	r4, sl, r9
    4818:	pop	{r0, r1, ip, sp, pc}
    481c:	andlt	r4, r2, r0, lsr r0
    4820:			; <UNDEFINED> instruction: 0xf7fc4770
    4824:	stmdavs	r0, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    4828:	strb	r4, [sp, r0, asr #4]!
    482c:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    4830:	andeq	r3, r1, lr, asr #12
    4834:	andeq	r0, r0, ip, lsr #3
    4838:	andeq	r3, r1, r4, lsr #12
    483c:			; <UNDEFINED> instruction: 0x460cb5d0
    4840:			; <UNDEFINED> instruction: 0x46114e15
    4844:	addlt	r4, r4, r5, lsl sl
    4848:	smlsdxcs	r0, lr, r4, r4
    484c:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    4850:	ldmdavs	r2, {r9, sl, sp}
    4854:			; <UNDEFINED> instruction: 0xf04f9203
    4858:	bmi	445060 <__assert_fail@plt+0x443910>
    485c:	strvs	lr, [r0, -sp, asr #19]
    4860:			; <UNDEFINED> instruction: 0xf7ff447a
    4864:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4868:			; <UNDEFINED> instruction: 0x4620d110
    486c:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    4870:	andcs	r2, r0, r0, lsl #6
    4874:	movwcs	lr, #2500	; 0x9c4
    4878:	blmi	2170a8 <__assert_fail@plt+0x215958>
    487c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4880:	blls	de8f0 <__assert_fail@plt+0xdd1a0>
    4884:	qaddle	r4, sl, r4
    4888:	ldcllt	0, cr11, [r0, #16]
    488c:	rscscc	pc, pc, pc, asr #32
    4890:			; <UNDEFINED> instruction: 0xf7fce7f2
    4894:	svclt	0x0000eda2
    4898:	andeq	r3, r1, r8, ror #11
    489c:	andeq	r0, r0, ip, lsr #3
    48a0:	andeq	r2, r0, r4, lsr #30
    48a4:			; <UNDEFINED> instruction: 0x000135b4
    48a8:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    48ac:	ldcmi	0, cr11, [r5], {131}	; 0x83
    48b0:	strmi	sl, [sp], -r6, lsl #20
    48b4:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    48b8:	blcc	142a08 <__assert_fail@plt+0x1412b8>
    48bc:	strmi	r5, [r4], -r1, ror #16
    48c0:	tstls	r1, r9, lsl #16
    48c4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    48c8:	andls	r4, r0, #26214400	; 0x1900000
    48cc:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    48d0:	strmi	fp, [r2], -r8, lsl #3
    48d4:	strtmi	r4, [r0], -r9, lsr #12
    48d8:			; <UNDEFINED> instruction: 0xffb0f7ff
    48dc:	blmi	297110 <__assert_fail@plt+0x2959c0>
    48e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    48e4:	blls	5e954 <__assert_fail@plt+0x5d204>
    48e8:	qaddle	r4, sl, r9
    48ec:	pop	{r0, r1, ip, sp, pc}
    48f0:	andlt	r4, r2, r0, lsr r0
    48f4:			; <UNDEFINED> instruction: 0xf7fc4770
    48f8:	stmdavs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    48fc:	strb	r4, [sp, r0, asr #4]!
    4900:	stcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    4904:	andeq	r3, r1, sl, ror r5
    4908:	andeq	r0, r0, ip, lsr #3
    490c:	andeq	r3, r1, r0, asr r5
    4910:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4914:	ldrbtmi	fp, [ip], #1328	; 0x530
    4918:	addlt	r4, r3, r4, lsl sp
    491c:	ldrmi	r4, [r1], -ip, lsl #12
    4920:			; <UNDEFINED> instruction: 0x466b4a13
    4924:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    4928:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    492c:			; <UNDEFINED> instruction: 0xf04f9501
    4930:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    4934:			; <UNDEFINED> instruction: 0xf7ff9500
    4938:	stmdacs	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    493c:	strtmi	sp, [r0], -lr, lsl #2
    4940:	blls	30d98 <__assert_fail@plt+0x2f648>
    4944:	eorvs	r4, r3, r8, lsr #12
    4948:	blmi	217178 <__assert_fail@plt+0x215a28>
    494c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4950:	blls	5e9c0 <__assert_fail@plt+0x5d270>
    4954:	qaddle	r4, sl, r4
    4958:	ldclt	0, cr11, [r0, #-12]!
    495c:	rscscc	pc, pc, pc, asr #32
    4960:			; <UNDEFINED> instruction: 0xf7fce7f2
    4964:	svclt	0x0000ed3a
    4968:	andeq	r3, r1, sl, lsl r5
    496c:	andeq	r0, r0, ip, lsr #3
    4970:	andeq	r2, r0, r4, ror #28
    4974:	andeq	r3, r1, r4, ror #9
    4978:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    497c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4980:	strmi	sl, [sp], -r6, lsl #20
    4984:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    4988:	blcc	142ad8 <__assert_fail@plt+0x141388>
    498c:	strmi	r5, [r4], -r1, ror #16
    4990:	tstls	r1, r9, lsl #16
    4994:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4998:	andls	r4, r0, #26214400	; 0x1900000
    499c:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    49a0:	strmi	fp, [r2], -r8, lsl #3
    49a4:	strtmi	r4, [r0], -r9, lsr #12
    49a8:			; <UNDEFINED> instruction: 0xffb2f7ff
    49ac:	blmi	2971e0 <__assert_fail@plt+0x295a90>
    49b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    49b4:	blls	5ea24 <__assert_fail@plt+0x5d2d4>
    49b8:	qaddle	r4, sl, r9
    49bc:	pop	{r0, r1, ip, sp, pc}
    49c0:	andlt	r4, r2, r0, lsr r0
    49c4:			; <UNDEFINED> instruction: 0xf7fc4770
    49c8:	stmdavs	r0, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    49cc:	strb	r4, [sp, r0, asr #4]!
    49d0:	stc	7, cr15, [r2, #-1008]	; 0xfffffc10
    49d4:	andeq	r3, r1, sl, lsr #9
    49d8:	andeq	r0, r0, ip, lsr #3
    49dc:	andeq	r3, r1, r0, lsl #9
    49e0:			; <UNDEFINED> instruction: 0x460cb510
    49e4:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    49e8:			; <UNDEFINED> instruction: 0xf8dfb082
    49ec:			; <UNDEFINED> instruction: 0x4611c050
    49f0:	bmi	4d5df0 <__assert_fail@plt+0x4d46a0>
    49f4:			; <UNDEFINED> instruction: 0xf85e466b
    49f8:	ldrbtmi	ip, [sl], #-12
    49fc:	ldrdgt	pc, [r0], -ip
    4a00:	andgt	pc, r4, sp, asr #17
    4a04:	stceq	0, cr15, [r0], {79}	; 0x4f
    4a08:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    4a0c:	tstle	lr, r1, lsl #16
    4a10:	tstlt	r4, r0, lsr #12
    4a14:	andcs	r9, r0, r0, lsl #22
    4a18:	bmi	29caac <__assert_fail@plt+0x29b35c>
    4a1c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4a20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a24:	subsmi	r9, sl, r1, lsl #22
    4a28:	andlt	sp, r2, r4, lsl #2
    4a2c:			; <UNDEFINED> instruction: 0xf04fbd10
    4a30:	udf	#8975	; 0x230f
    4a34:	ldcl	7, cr15, [r0], {252}	; 0xfc
    4a38:	andeq	r3, r1, r0, asr #8
    4a3c:	andeq	r0, r0, ip, lsr #3
    4a40:	muleq	r0, r6, sp
    4a44:	andeq	r3, r1, r2, lsl r4
    4a48:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4a4c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4a50:	strmi	sl, [sp], -r6, lsl #20
    4a54:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    4a58:	blcc	142ba8 <__assert_fail@plt+0x141458>
    4a5c:	strmi	r5, [r4], -r1, ror #16
    4a60:	tstls	r1, r9, lsl #16
    4a64:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4a68:	andls	r4, r0, #26214400	; 0x1900000
    4a6c:	stc2	7, cr15, [r2], #1016	; 0x3f8
    4a70:	strmi	fp, [r2], -r8, lsl #3
    4a74:	strtmi	r4, [r0], -r9, lsr #12
    4a78:			; <UNDEFINED> instruction: 0xffb2f7ff
    4a7c:	blmi	2972b0 <__assert_fail@plt+0x295b60>
    4a80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a84:	blls	5eaf4 <__assert_fail@plt+0x5d3a4>
    4a88:	qaddle	r4, sl, r9
    4a8c:	pop	{r0, r1, ip, sp, pc}
    4a90:	andlt	r4, r2, r0, lsr r0
    4a94:			; <UNDEFINED> instruction: 0xf7fc4770
    4a98:	stmdavs	r0, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    4a9c:	strb	r4, [sp, r0, asr #4]!
    4aa0:	ldc	7, cr15, [sl], {252}	; 0xfc
    4aa4:	ldrdeq	r3, [r1], -sl
    4aa8:	andeq	r0, r0, ip, lsr #3
    4aac:			; <UNDEFINED> instruction: 0x000133b0
    4ab0:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    4ab4:	ldrbtmi	fp, [ip], #1328	; 0x530
    4ab8:	addlt	r4, r7, pc, lsl sp
    4abc:	ldrmi	r4, [r1], -ip, lsl #12
    4ac0:	blge	117340 <__assert_fail@plt+0x115bf0>
    4ac4:	blge	e96cc <__assert_fail@plt+0xe7f7c>
    4ac8:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    4acc:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    4ad0:			; <UNDEFINED> instruction: 0xf04f9505
    4ad4:			; <UNDEFINED> instruction: 0xf7ff0500
    4ad8:	stmdacs	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4adc:	strtmi	sp, [r0], -r4, lsr #2
    4ae0:	stmdals	r3, {r2, r6, r7, r8, ip, sp, pc}
    4ae4:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    4ae8:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    4aec:	vld4.8	{d0,d2,d4,d6}, [r0]
    4af0:	movwcs	r6, #639	; 0x27f
    4af4:	tstcs	r0, r1, lsl #20
    4af8:	mvnsvc	pc, #217055232	; 0xcf00000
    4afc:			; <UNDEFINED> instruction: 0xf022b2e8
    4b00:	movwmi	r0, #4623	; 0x120f
    4b04:	movwcc	lr, #23043	; 0x5a03
    4b08:	b	108cb10 <__assert_fail@plt+0x108b3c0>
    4b0c:	movwmi	r5, #45589	; 0xb215
    4b10:	eorvs	r6, r3, r2, rrx
    4b14:	blmi	217344 <__assert_fail@plt+0x215bf4>
    4b18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b1c:	blls	15eb8c <__assert_fail@plt+0x15d43c>
    4b20:	qaddle	r4, sl, r4
    4b24:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    4b28:	rscscc	pc, pc, pc, asr #32
    4b2c:			; <UNDEFINED> instruction: 0xf7fce7f2
    4b30:	svclt	0x0000ec54
    4b34:	andeq	r3, r1, sl, ror r3
    4b38:	andeq	r0, r0, ip, lsr #3
    4b3c:	andeq	r2, r0, r8, asr #25
    4b40:	andeq	r3, r1, r8, lsl r3
    4b44:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4b48:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4b4c:	strmi	sl, [sp], -r6, lsl #20
    4b50:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    4b54:	blcc	142ca4 <__assert_fail@plt+0x141554>
    4b58:	strmi	r5, [r4], -r1, ror #16
    4b5c:	tstls	r1, r9, lsl #16
    4b60:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4b64:	andls	r4, r0, #26214400	; 0x1900000
    4b68:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    4b6c:	strmi	fp, [r2], -r8, lsl #3
    4b70:	strtmi	r4, [r0], -r9, lsr #12
    4b74:			; <UNDEFINED> instruction: 0xff9cf7ff
    4b78:	blmi	2973ac <__assert_fail@plt+0x295c5c>
    4b7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b80:	blls	5ebf0 <__assert_fail@plt+0x5d4a0>
    4b84:	qaddle	r4, sl, r9
    4b88:	pop	{r0, r1, ip, sp, pc}
    4b8c:	andlt	r4, r2, r0, lsr r0
    4b90:			; <UNDEFINED> instruction: 0xf7fc4770
    4b94:	stmdavs	r0, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    4b98:	strb	r4, [sp, r0, asr #4]!
    4b9c:	ldc	7, cr15, [ip], {252}	; 0xfc
    4ba0:	ldrdeq	r3, [r1], -lr
    4ba4:	andeq	r0, r0, ip, lsr #3
    4ba8:			; <UNDEFINED> instruction: 0x000132b4
    4bac:	svcmi	0x00f0e92d
    4bb0:	ldcmi	6, cr4, [r2], #-60	; 0xffffffc4
    4bb4:	blmi	cb0dd0 <__assert_fail@plt+0xcaf680>
    4bb8:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    4bbc:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4bc0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4bc4:			; <UNDEFINED> instruction: 0xf04f9303
    4bc8:			; <UNDEFINED> instruction: 0xf7ff0300
    4bcc:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    4bd0:	stcl	7, cr15, [sl], {252}	; 0xfc
    4bd4:	svceq	0x0000f1b8
    4bd8:	blle	11963f8 <__assert_fail@plt+0x1194ca8>
    4bdc:			; <UNDEFINED> instruction: 0xf7fc4638
    4be0:	strmi	lr, [r4], -ip, lsr #25
    4be4:	vcgt.s8	<illegal reg q13.5>, <illegal reg q5.5>, q4
    4be8:			; <UNDEFINED> instruction: 0xf10d2b80
    4bec:			; <UNDEFINED> instruction: 0xf6c00a04
    4bf0:			; <UNDEFINED> instruction: 0xf04f6be6
    4bf4:	strtmi	r0, [r2], -r0, lsl #18
    4bf8:			; <UNDEFINED> instruction: 0x46404639
    4bfc:	andls	pc, r0, r6, asr #17
    4c00:	stc	7, cr15, [sl, #-1008]	; 0xfffffc10
    4c04:	mcrne	8, 0, r6, cr3, cr5, {1}
    4c08:	bne	ff93c0b0 <__assert_fail@plt+0xff93a960>
    4c0c:	stccs	0, cr13, [fp, #-36]	; 0xffffffdc
    4c10:	mvnsle	r4, pc, lsl r4
    4c14:	ldrbmi	r2, [r0], -r0, lsl #2
    4c18:	blls	7f354 <__assert_fail@plt+0x7dc04>
    4c1c:	bl	fe442c14 <__assert_fail@plt+0xfe4414c4>
    4c20:	stccs	7, cr14, [fp, #-932]	; 0xfffffc5c
    4c24:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    4c28:	vmax.s8	d20, d11, d17
    4c2c:	strls	r2, [r1], #-896	; 0xfffffc80
    4c30:	mvnvs	pc, #192, 12	; 0xc000000
    4c34:			; <UNDEFINED> instruction: 0xf7fc9302
    4c38:	ldmdavs	r5!, {r2, r7, r8, r9, fp, sp, lr, pc}
    4c3c:			; <UNDEFINED> instruction: 0xf7fc4640
    4c40:	eorsvs	lr, r5, r0, ror sp
    4c44:	blmi	397488 <__assert_fail@plt+0x395d38>
    4c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c4c:	blls	decbc <__assert_fail@plt+0xdd56c>
    4c50:	tstle	r0, sl, asr r0
    4c54:	andlt	r4, r5, r0, lsr #12
    4c58:	svchi	0x00f0e8bd
    4c5c:	svclt	0x00182d04
    4c60:	tstle	r5, fp, lsl #26
    4c64:	bicle	r2, r6, fp, lsl #26
    4c68:	stmdavs	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4c6c:	strb	r4, [r9, r4, ror #4]!
    4c70:	ldrbtcc	pc, [pc], #79	; 4c78 <__assert_fail@plt+0x3528>	; <UNPREDICTABLE>
    4c74:			; <UNDEFINED> instruction: 0xf7fce7e2
    4c78:	svclt	0x0000ebb0
    4c7c:	andeq	r3, r1, r6, ror r2
    4c80:	andeq	r0, r0, ip, lsr #3
    4c84:	andeq	r3, r1, r8, ror #3
    4c88:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    4c8c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    4c90:	strmi	sl, [sp], -r6, lsl #20
    4c94:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    4c98:	blcc	142de8 <__assert_fail@plt+0x141698>
    4c9c:	strmi	r5, [r4], -r1, ror #16
    4ca0:	tstls	r1, r9, lsl #16
    4ca4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4ca8:	andls	r4, r0, #26214400	; 0x1900000
    4cac:	blx	fe0c2cae <__assert_fail@plt+0xfe0c155e>
    4cb0:	strmi	fp, [r2], -r8, lsl #3
    4cb4:	strtmi	r4, [r0], -r9, lsr #12
    4cb8:			; <UNDEFINED> instruction: 0xff78f7ff
    4cbc:	blmi	2974f0 <__assert_fail@plt+0x295da0>
    4cc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4cc4:	blls	5ed34 <__assert_fail@plt+0x5d5e4>
    4cc8:	qaddle	r4, sl, r9
    4ccc:	pop	{r0, r1, ip, sp, pc}
    4cd0:	andlt	r4, r2, r0, lsr r0
    4cd4:			; <UNDEFINED> instruction: 0xf7fc4770
    4cd8:	stmdavs	r0, {r3, r6, sl, fp, sp, lr, pc}
    4cdc:	strb	r4, [sp, r0, asr #4]!
    4ce0:	bl	1ec2cd8 <__assert_fail@plt+0x1ec1588>
    4ce4:	muleq	r1, sl, r1
    4ce8:	andeq	r0, r0, ip, lsr #3
    4cec:	andeq	r3, r1, r0, ror r1
    4cf0:	svcmi	0x00f0e92d
    4cf4:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    4cf8:	blmi	df0f3c <__assert_fail@plt+0xdef7ec>
    4cfc:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    4d00:	tstcs	r1, r8, lsl sl
    4d04:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4d08:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4d0c:			; <UNDEFINED> instruction: 0xf04f930d
    4d10:			; <UNDEFINED> instruction: 0xf7fe0300
    4d14:	pkhtbmi	pc, r0, r7, asr #31	; <UNPREDICTABLE>
    4d18:	stc	7, cr15, [r6], #-1008	; 0xfffffc10
    4d1c:	svceq	0x0000f1b8
    4d20:	blle	139653c <__assert_fail@plt+0x1394dec>
    4d24:	svcge	0x00074a2d
    4d28:	stmib	sp, {r0, r2, r4, r8, r9, sp}^
    4d2c:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    4d30:	andls	r4, r0, #56, 12	; 0x3800000
    4d34:	andcs	r4, r1, #26214400	; 0x1900000
    4d38:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    4d3c:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    4d40:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    4d44:	beq	541180 <__assert_fail@plt+0x53fa30>
    4d48:	bleq	40e8c <__assert_fail@plt+0x3f73c>
    4d4c:	strtmi	r4, [r2], -r4, lsl #12
    4d50:			; <UNDEFINED> instruction: 0x46404639
    4d54:	andlt	pc, r0, r5, asr #17
    4d58:	mrrc	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    4d5c:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    4d60:	bne	93c194 <__assert_fail@plt+0x93aa44>
    4d64:	mcrcs	0, 0, sp, cr11, cr0, {0}
    4d68:	mvnsle	r4, r7, lsl #8
    4d6c:	ldrbmi	r2, [r0], -r0, lsl #2
    4d70:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4d74:	b	ff942d6c <__assert_fail@plt+0xff94161c>
    4d78:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    4d7c:	mcrcs	15, 0, fp, cr11, cr8, {0}
    4d80:	mvfcsep	f5, f2
    4d84:	ldrb	sp, [r1, r3, ror #3]!
    4d88:	tstle	sl, fp, lsl #28
    4d8c:	strtmi	sl, [r1], -r5, lsl #16
    4d90:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    4d94:			; <UNDEFINED> instruction: 0xf6c09405
    4d98:	movwls	r6, #25574	; 0x63e6
    4d9c:	b	ff442d94 <__assert_fail@plt+0xff441644>
    4da0:	strbmi	r6, [r0], -lr, lsr #16
    4da4:	ldc	7, cr15, [ip], #1008	; 0x3f0
    4da8:	bmi	35ce68 <__assert_fail@plt+0x35b718>
    4dac:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4db0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4db4:	subsmi	r9, sl, sp, lsl #22
    4db8:	strtmi	sp, [r0], -r9, lsl #2
    4dbc:	pop	{r0, r1, r2, r3, ip, sp, pc}
    4dc0:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4dc4:	ldrb	r4, [r0, r4, ror #4]!
    4dc8:	ldrbtcc	pc, [pc], #79	; 4dd0 <__assert_fail@plt+0x3680>	; <UNPREDICTABLE>
    4dcc:			; <UNDEFINED> instruction: 0xf7fce7e9
    4dd0:	svclt	0x0000eb04
    4dd4:	andeq	r3, r1, r2, lsr r1
    4dd8:	andeq	r0, r0, ip, lsr #3
    4ddc:	andeq	r2, r0, lr, asr #20
    4de0:	andeq	r3, r1, r2, lsl #1
    4de4:	svcmi	0x00f0e92d
    4de8:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    4dec:	blmi	df1040 <__assert_fail@plt+0xdef8f0>
    4df0:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    4df4:	tstcs	r1, ip, lsl sl
    4df8:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4dfc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4e00:			; <UNDEFINED> instruction: 0xf04f9311
    4e04:			; <UNDEFINED> instruction: 0xf7fe0300
    4e08:	pkhtbmi	pc, r0, sp, asr #30	; <UNPREDICTABLE>
    4e0c:	bl	feb42e04 <__assert_fail@plt+0xfeb416b4>
    4e10:	svceq	0x0000f1b8
    4e14:	blle	1396630 <__assert_fail@plt+0x1394ee0>
    4e18:	svcge	0x00074a2d
    4e1c:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
    4e20:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    4e24:	andls	r4, r0, #56, 12	; 0x3800000
    4e28:	andcs	r4, r1, #26214400	; 0x1900000
    4e2c:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    4e30:	stc	7, cr15, [r2], {252}	; 0xfc
    4e34:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    4e38:	beq	541274 <__assert_fail@plt+0x53fb24>
    4e3c:	bleq	40f80 <__assert_fail@plt+0x3f830>
    4e40:	strtmi	r4, [r2], -r4, lsl #12
    4e44:			; <UNDEFINED> instruction: 0x46404639
    4e48:	andlt	pc, r0, r5, asr #17
    4e4c:	bl	ff942e44 <__assert_fail@plt+0xff9416f4>
    4e50:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    4e54:	bne	93c288 <__assert_fail@plt+0x93ab38>
    4e58:	mcrcs	0, 0, sp, cr11, cr0, {0}
    4e5c:	mvnsle	r4, r7, lsl #8
    4e60:	ldrbmi	r2, [r0], -r0, lsl #2
    4e64:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4e68:	b	1ac2e60 <__assert_fail@plt+0x1ac1710>
    4e6c:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    4e70:	mcrcs	15, 0, fp, cr11, cr8, {0}
    4e74:	mvfcsep	f5, f2
    4e78:	ldrb	sp, [r1, r3, ror #3]!
    4e7c:	tstle	sl, fp, lsl #28
    4e80:	strtmi	sl, [r1], -r5, lsl #16
    4e84:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    4e88:			; <UNDEFINED> instruction: 0xf6c09405
    4e8c:	movwls	r6, #25574	; 0x63e6
    4e90:	b	15c2e88 <__assert_fail@plt+0x15c1738>
    4e94:	strbmi	r6, [r0], -lr, lsr #16
    4e98:	mcrr	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    4e9c:	bmi	35cf5c <__assert_fail@plt+0x35b80c>
    4ea0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4ea4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ea8:	subsmi	r9, sl, r1, lsl fp
    4eac:	strtmi	sp, [r0], -r9, lsl #2
    4eb0:	pop	{r0, r1, r4, ip, sp, pc}
    4eb4:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4eb8:	ldrb	r4, [r0, r4, ror #4]!
    4ebc:	ldrbtcc	pc, [pc], #79	; 4ec4 <__assert_fail@plt+0x3774>	; <UNPREDICTABLE>
    4ec0:			; <UNDEFINED> instruction: 0xf7fce7e9
    4ec4:	svclt	0x0000ea8a
    4ec8:	andeq	r3, r1, lr, lsr r0
    4ecc:	andeq	r0, r0, ip, lsr #3
    4ed0:	andeq	r2, r0, r2, ror #18
    4ed4:	andeq	r2, r1, lr, lsl #31
    4ed8:	addlt	fp, r4, r0, ror r5
    4edc:	ldrmi	sl, [r6], -r8, lsl #24
    4ee0:			; <UNDEFINED> instruction: 0x461d4a13
    4ee4:			; <UNDEFINED> instruction: 0xf8544b13
    4ee8:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
    4eec:			; <UNDEFINED> instruction: 0x462258d3
    4ef0:	movwls	r6, #14363	; 0x381b
    4ef4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4ef8:	strmi	r9, [r4], -r2, lsl #8
    4efc:	blx	16c2efc <__assert_fail@plt+0x16c17ac>
    4f00:	andls	fp, r0, r8, ror r1
    4f04:			; <UNDEFINED> instruction: 0x462b4632
    4f08:			; <UNDEFINED> instruction: 0xf7ff4620
    4f0c:	bmi	2c4cc0 <__assert_fail@plt+0x2c3570>
    4f10:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4f14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f18:	subsmi	r9, sl, r3, lsl #22
    4f1c:	andlt	sp, r4, r6, lsl #2
    4f20:			; <UNDEFINED> instruction: 0xf7fcbd70
    4f24:	stmdavs	r0, {r1, r5, r8, r9, fp, sp, lr, pc}
    4f28:	ldrb	r4, [r0, r0, asr #4]!
    4f2c:	b	1542f24 <__assert_fail@plt+0x15417d4>
    4f30:	andeq	r2, r1, r6, asr #30
    4f34:	andeq	r0, r0, ip, lsr #3
    4f38:	andeq	r2, r1, lr, lsl pc
    4f3c:			; <UNDEFINED> instruction: 0xf7ffb538
    4f40:	strcs	pc, [r0], #-2253	; 0xfffff733
    4f44:	teqlt	r0, #5242880	; 0x500000
    4f48:			; <UNDEFINED> instruction: 0xf7fc4628
    4f4c:			; <UNDEFINED> instruction: 0xf100eba8
    4f50:	cmnlt	r8, r3, lsl r3
    4f54:	bcs	ba4264 <__assert_fail@plt+0xba2b14>
    4f58:	stclvc	0, cr13, [r2], {15}
    4f5c:	andsle	r2, r2, lr, lsr #20
    4f60:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    4f64:	bl	fe6c2f5c <__assert_fail@plt+0xfe6c180c>
    4f68:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    4f6c:	mvnsle	r2, r0, lsl #16
    4f70:			; <UNDEFINED> instruction: 0xf7fc4628
    4f74:			; <UNDEFINED> instruction: 0x4620ebdc
    4f78:	ldmdavc	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    4f7c:	rscle	r2, r3, r0, lsl #20
    4f80:	bcs	ba4290 <__assert_fail@plt+0xba2b40>
    4f84:	ldmdavc	sl, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    4f88:	bcs	b91b94 <__assert_fail@plt+0xb90444>
    4f8c:	ldmdavc	fp, {r3, r5, r6, r7, r8, ip, lr, pc}^
    4f90:	sbcsle	r2, r9, r0, lsl #22
    4f94:	strmi	lr, [r4], -r4, ror #15
    4f98:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    4f9c:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    4fa0:	ldcmi	0, cr11, [r4], {131}	; 0x83
    4fa4:	blmi	52f7c0 <__assert_fail@plt+0x52e070>
    4fa8:			; <UNDEFINED> instruction: 0xf852447c
    4fac:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    4fb0:	ldmdavs	fp, {r2, r9, sl, lr}
    4fb4:			; <UNDEFINED> instruction: 0xf04f9301
    4fb8:	andls	r0, r0, #0, 6
    4fbc:			; <UNDEFINED> instruction: 0xf9faf7fe
    4fc0:	strmi	fp, [r1], -r0, lsl #3
    4fc4:			; <UNDEFINED> instruction: 0xf7ff4620
    4fc8:	bmi	344eb4 <__assert_fail@plt+0x343764>
    4fcc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4fd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4fd4:	subsmi	r9, sl, r1, lsl #22
    4fd8:	andlt	sp, r3, r9, lsl #2
    4fdc:			; <UNDEFINED> instruction: 0x4010e8bd
    4fe0:	ldrbmi	fp, [r0, -r3]!
    4fe4:	b	ff042fdc <__assert_fail@plt+0xff04188c>
    4fe8:	submi	r6, r0, #0, 16
    4fec:			; <UNDEFINED> instruction: 0xf7fce7ed
    4ff0:	svclt	0x0000e9f4
    4ff4:	andeq	r2, r1, r8, lsl #29
    4ff8:	andeq	r0, r0, ip, lsr #3
    4ffc:	andeq	r2, r1, r2, ror #28
    5000:			; <UNDEFINED> instruction: 0x4615b530
    5004:			; <UNDEFINED> instruction: 0xf5ad4c1c
    5008:	bmi	71c610 <__assert_fail@plt+0x71aec0>
    500c:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    5010:	orrpl	pc, r0, #54525952	; 0x3400000
    5014:	stmiapl	r2!, {r2, r4, r8, r9, ip, sp}
    5018:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    501c:			; <UNDEFINED> instruction: 0xf04f601a
    5020:			; <UNDEFINED> instruction: 0xb3290200
    5024:			; <UNDEFINED> instruction: 0xf991b188
    5028:	bmi	551030 <__assert_fail@plt+0x54f8e0>
    502c:			; <UNDEFINED> instruction: 0xf44f2b2f
    5030:	svclt	0x00085380
    5034:	stmib	sp, {r0, sl, ip, sp}^
    5038:	cfstrsge	mvf0, [r5], {1}
    503c:			; <UNDEFINED> instruction: 0x4619447a
    5040:	strtmi	r9, [r0], -r0, lsl #4
    5044:			; <UNDEFINED> instruction: 0xf7fc2201
    5048:			; <UNDEFINED> instruction: 0x4629eb78
    504c:			; <UNDEFINED> instruction: 0xf7fc4620
    5050:	stmdbmi	ip, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    5054:	orrpl	pc, r0, #54525952	; 0x3400000
    5058:	tstcc	r4, #8, 20	; 0x8000
    505c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    5060:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    5064:	qaddle	r4, r1, r5
    5068:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    506c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    5070:	strb	r4, [lr, r8, lsl #12]!
    5074:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5078:	andeq	r2, r1, r2, lsr #28
    507c:	andeq	r0, r0, ip, lsr #3
    5080:	muleq	r0, ip, r5
    5084:	ldrdeq	r2, [r1], -r4
    5088:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    508c:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    5090:	blmi	4300b4 <__assert_fail@plt+0x42e964>
    5094:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    5098:	blpl	1431f0 <__assert_fail@plt+0x141aa0>
    509c:	movwls	r6, #14363	; 0x381b
    50a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50a4:	stmib	sp, {r8, r9, sp}^
    50a8:	strls	r5, [r2], #-1024	; 0xfffffc00
    50ac:			; <UNDEFINED> instruction: 0xff6ef7fe
    50b0:	blmi	2178dc <__assert_fail@plt+0x21618c>
    50b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    50b8:	blls	df128 <__assert_fail@plt+0xdd9d8>
    50bc:	qaddle	r4, sl, r4
    50c0:	pop	{r2, ip, sp, pc}
    50c4:	andlt	r4, r1, r0, lsr r0
    50c8:			; <UNDEFINED> instruction: 0xf7fc4770
    50cc:	svclt	0x0000e986
    50d0:	muleq	r1, ip, sp
    50d4:	andeq	r0, r0, ip, lsr #3
    50d8:	andeq	r2, r1, ip, ror sp
    50dc:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    50e0:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    50e4:	blmi	430108 <__assert_fail@plt+0x42e9b8>
    50e8:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    50ec:	blpl	143244 <__assert_fail@plt+0x141af4>
    50f0:	movwls	r6, #14363	; 0x381b
    50f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50f8:	stmib	sp, {r0, r8, r9, sp}^
    50fc:	strls	r5, [r2], #-1024	; 0xfffffc00
    5100:			; <UNDEFINED> instruction: 0xff44f7fe
    5104:	blmi	217930 <__assert_fail@plt+0x2161e0>
    5108:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    510c:	blls	df17c <__assert_fail@plt+0xdda2c>
    5110:	qaddle	r4, sl, r4
    5114:	pop	{r2, ip, sp, pc}
    5118:	andlt	r4, r1, r0, lsr r0
    511c:			; <UNDEFINED> instruction: 0xf7fc4770
    5120:	svclt	0x0000e95c
    5124:	andeq	r2, r1, r8, asr #26
    5128:	andeq	r0, r0, ip, lsr #3
    512c:	andeq	r2, r1, r8, lsr #26
    5130:	bmi	732170 <__assert_fail@plt+0x730a20>
    5134:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    5138:	addlt	fp, r3, r0, ror r5
    513c:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    5140:	movwls	r6, #6171	; 0x181b
    5144:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5148:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    514c:	blmi	6315d4 <__assert_fail@plt+0x62fe84>
    5150:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5154:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    5158:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    515c:	strtmi	sl, [sl], -r8, lsl #22
    5160:	stmdavs	r0!, {r0, r8, sp}
    5164:			; <UNDEFINED> instruction: 0xf7fc9300
    5168:	stmdavs	r1!, {r2, r5, r7, r8, fp, sp, lr, pc}
    516c:			; <UNDEFINED> instruction: 0xf7fc200a
    5170:	bmi	47fba0 <__assert_fail@plt+0x47e450>
    5174:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    5178:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    517c:	subsmi	r9, sl, r1, lsl #22
    5180:	andlt	sp, r3, lr, lsl #2
    5184:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5188:	ldrbmi	fp, [r0, -r3]!
    518c:	strmi	r4, [r3], -r9, lsl #28
    5190:	tstcs	r1, sl, lsl #20
    5194:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    5198:			; <UNDEFINED> instruction: 0xf7fc6820
    519c:	ldrb	lr, [sp, sl, asr #20]
    51a0:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51a4:	strdeq	r2, [r1], -sl
    51a8:	andeq	r0, r0, ip, lsr #3
    51ac:	andeq	r2, r1, r6, ror #25
    51b0:	andeq	r2, r1, r0, asr #29
    51b4:			; <UNDEFINED> instruction: 0x000001b0
    51b8:			; <UNDEFINED> instruction: 0x00012cba
    51bc:	andeq	r2, r0, sl, lsr r4
    51c0:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    51c4:	eorsle	r2, r4, r0, lsl #16
    51c8:	ldrblt	r4, [r0, #-2587]!	; 0xfffff5e5
    51cc:	addlt	r4, r2, sl, ror r4
    51d0:	ldmdavs	r2, {r2, r9, sl, lr}
    51d4:	ldrle	r0, [r4], #-1874	; 0xfffff8ae
    51d8:			; <UNDEFINED> instruction: 0xf7fe4620
    51dc:			; <UNDEFINED> instruction: 0x4605fab7
    51e0:	stmvs	r0, {r3, r5, r6, r8, ip, sp, pc}
    51e4:	blx	1f431e6 <__assert_fail@plt+0x1f41a96>
    51e8:			; <UNDEFINED> instruction: 0xf7fc4628
    51ec:	andcs	lr, r0, #10354688	; 0x9e0000
    51f0:	ldrmi	r4, [r1], -r0, lsr #12
    51f4:	pop	{r1, ip, sp, pc}
    51f8:			; <UNDEFINED> instruction: 0xf7fe4070
    51fc:	andlt	fp, r2, fp, ror #20
    5200:	bmi	3b47c8 <__assert_fail@plt+0x3b3078>
    5204:	ldmpl	fp, {r1, r2, r3, r8, sl, fp, lr}
    5208:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    520c:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5210:	bmi	357648 <__assert_fail@plt+0x355ef8>
    5214:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5218:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    521c:	strmi	r2, [r3], -r1, lsl #2
    5220:			; <UNDEFINED> instruction: 0xf7fc4630
    5224:	stmdbmi	r9, {r1, r2, r9, fp, sp, lr, pc}
    5228:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    522c:			; <UNDEFINED> instruction: 0xff80f7ff
    5230:			; <UNDEFINED> instruction: 0x4770e7d2
    5234:	andeq	r2, r1, lr, ror #24
    5238:	andeq	r2, r1, r4, asr #28
    523c:			; <UNDEFINED> instruction: 0x000001b0
    5240:	ldrdeq	r2, [r0], -r4
    5244:	andeq	r2, r0, r0, asr r4
    5248:	andeq	r2, r0, sl, lsr r4
    524c:			; <UNDEFINED> instruction: 0x000025ba
    5250:	blmi	957ae8 <__assert_fail@plt+0x956398>
    5254:	stmdbmi	r5!, {r1, r3, r4, r5, r6, sl, lr}
    5258:	addlt	fp, r7, r0, lsr r5
    525c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    5260:	ldmdavs	fp, {sl, sp}
    5264:			; <UNDEFINED> instruction: 0xf04f9305
    5268:	stmib	sp, {r8, r9}^
    526c:			; <UNDEFINED> instruction: 0xf7fc4403
    5270:	strmi	lr, [r5], -lr, lsr #20
    5274:	ldmdbmi	lr, {r7, r8, r9, ip, sp, pc}
    5278:	bge	efe90 <__assert_fail@plt+0xee740>
    527c:			; <UNDEFINED> instruction: 0xf7fc4479
    5280:	stmdacs	r2, {r1, r3, r4, r5, fp, sp, lr, pc}
    5284:	qadd16mi	fp, r1, r8
    5288:	strtmi	sp, [r8], -pc
    528c:			; <UNDEFINED> instruction: 0xf7fc9101
    5290:	stmdbls	r1, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    5294:	blmi	517af8 <__assert_fail@plt+0x5163a8>
    5298:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    529c:	blls	15f30c <__assert_fail@plt+0x15dbbc>
    52a0:	tstle	ip, sl, asr r0
    52a4:	andlt	r4, r7, r0, lsr #12
    52a8:	bls	f4770 <__assert_fail@plt+0xf3020>
    52ac:	ldrbtmi	pc, [pc], #-1103	; 52b4 <__assert_fail@plt+0x3b64>	; <UNPREDICTABLE>
    52b0:	vmlal.s8	<illegal reg q12.5>, d0, d4
    52b4:	vld3.8	{d0-d2}, [r2]
    52b8:	movwcs	r6, #383	; 0x17f
    52bc:	strcs	lr, [r2], #-2564	; 0xfffff5fc
    52c0:	mvnsvc	pc, #217055232	; 0xcf00000
    52c4:			; <UNDEFINED> instruction: 0xf021b2c2
    52c8:			; <UNDEFINED> instruction: 0x4322010f
    52cc:	strcc	lr, [r0], #-2563	; 0xfffff5fd
    52d0:	tstpl	r0, r1, asr #20
    52d4:	bfi	r4, r4, #6, #19
    52d8:	strmi	r4, [r1], -r4, lsl #12
    52dc:			; <UNDEFINED> instruction: 0xf7fce7da
    52e0:	svclt	0x0000e87c
    52e4:	ldrdeq	r2, [r1], -ip
    52e8:	andeq	r0, r0, ip, lsr #3
    52ec:	andeq	r2, r0, r2, ror #9
    52f0:	andeq	r2, r0, r8, lsl r5
    52f4:	muleq	r1, r8, fp
    52f8:	mvnsmi	lr, #737280	; 0xb4000
    52fc:	strmi	fp, [ip], -r3, lsl #1
    5300:			; <UNDEFINED> instruction: 0x46074616
    5304:	blx	8c3304 <__assert_fail@plt+0x8c1bb4>
    5308:	ldrbtmi	r4, [sp], #-3356	; 0xfffff2e4
    530c:			; <UNDEFINED> instruction: 0xf8d0b160
    5310:			; <UNDEFINED> instruction: 0xf1b99008
    5314:	andle	r0, r7, r0, lsl #30
    5318:	andcs	r4, r6, #409600	; 0x64000
    531c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5320:	ldmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5324:	tstlt	r8, r0, lsl #13
    5328:	andlt	r2, r3, r1
    532c:	mvnshi	lr, #12386304	; 0xbd0000
    5330:			; <UNDEFINED> instruction: 0xf7fe4648
    5334:	stmdacs	r0, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    5338:	blle	ffd5d400 <__assert_fail@plt+0xffd5bcb0>
    533c:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    5340:			; <UNDEFINED> instruction: 0xf0106818
    5344:	rscsle	r0, r0, r4
    5348:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    534c:	ldmdavs	lr, {r0, r1, r2, r3, r8, sl, fp, lr}
    5350:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5354:	ldrbtmi	r4, [sp], #-2318	; 0xfffff6f2
    5358:	ldrbtmi	r4, [r9], #-2574	; 0xfffff5f2
    535c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    5360:	tstcs	r1, r1, lsl #2
    5364:	ldrtmi	r4, [r0], -r3, lsl #12
    5368:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    536c:	ldrtmi	r4, [r8], -sl, lsl #18
    5370:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    5374:	mrc2	7, 6, pc, cr12, cr15, {7}
    5378:	ldrb	r4, [r6, r0, asr #12]
    537c:	andeq	r2, r1, r6, lsr #22
    5380:	andeq	r2, r0, lr, asr #9
    5384:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    5388:			; <UNDEFINED> instruction: 0x000001b0
    538c:	andeq	r2, r0, r6, lsl #9
    5390:	andeq	r2, r0, sl, lsl #6
    5394:	strdeq	r2, [r0], -r6
    5398:	andeq	r2, r0, r2, lsl #9
    539c:	addlt	fp, r4, r0, ror r5
    53a0:	bmi	c58c68 <__assert_fail@plt+0xc57518>
    53a4:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    53a8:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    53ac:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    53b0:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    53b4:			; <UNDEFINED> instruction: 0xf04f9303
    53b8:	mrslt	r0, SPSR_mon
    53bc:	blmi	ad7c78 <__assert_fail@plt+0xad6528>
    53c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    53c4:	blls	df434 <__assert_fail@plt+0xddce4>
    53c8:	qdaddle	r4, sl, r9
    53cc:	ldcllt	0, cr11, [r0, #-16]!
    53d0:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    53d4:	ldmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53d8:	strtmi	fp, [r2], -r0, lsl #3
    53dc:			; <UNDEFINED> instruction: 0xf7fca902
    53e0:	bls	bf680 <__assert_fail@plt+0xbdf30>
    53e4:			; <UNDEFINED> instruction: 0xb12a4604
    53e8:	ldrmi	r4, [r0], -r4, lsr #18
    53ec:			; <UNDEFINED> instruction: 0xf7fb4479
    53f0:	cmplt	r0, r4, ror #30
    53f4:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    53f8:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    53fc:	bmi	84e00c <__assert_fail@plt+0x84c8bc>
    5400:	andsvs	r4, r3, sl, ror r4
    5404:			; <UNDEFINED> instruction: 0xf64fe7da
    5408:	ldrshtvs	r7, [r4], -pc
    540c:	svc	0x007ef7fb
    5410:			; <UNDEFINED> instruction: 0xf7fb4606
    5414:	addmi	lr, r6, #1000	; 0x3e8
    5418:	mrcmi	0, 0, sp, cr11, cr7, {0}
    541c:	strvc	pc, [r0], #68	; 0x44
    5420:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    5424:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    5428:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    542c:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5430:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    5434:	strls	r2, [r0], #-257	; 0xfffffeff
    5438:			; <UNDEFINED> instruction: 0x4603447a
    543c:			; <UNDEFINED> instruction: 0xf7fc4628
    5440:	ldmdavs	r3!, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
    5444:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    5448:			; <UNDEFINED> instruction: 0xf7fce7d9
    544c:			; <UNDEFINED> instruction: 0x4606e8b4
    5450:	svc	0x00eef7fb
    5454:	svclt	0x00084286
    5458:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    545c:			; <UNDEFINED> instruction: 0xe7ced1dd
    5460:	svc	0x00baf7fb
    5464:	andeq	r2, r1, sl, ror #24
    5468:	andeq	r2, r1, r8, lsl #21
    546c:	andeq	r0, r0, ip, lsr #3
    5470:	andeq	r2, r1, r0, lsl #21
    5474:	andeq	r2, r1, r0, ror sl
    5478:	andeq	r2, r0, sl, lsr r4
    547c:	andeq	r2, r0, r4, lsl #4
    5480:	andeq	r2, r1, sl, lsl ip
    5484:	andeq	r2, r1, r0, lsl ip
    5488:	andeq	r2, r1, lr, ror #23
    548c:			; <UNDEFINED> instruction: 0x000001b0
    5490:	andeq	r2, r0, sl, lsr #7
    5494:			; <UNDEFINED> instruction: 0x000021bc
    5498:	mvnsmi	lr, sp, lsr #18
    549c:	strmi	fp, [r7], -r2, lsl #1
    54a0:			; <UNDEFINED> instruction: 0xf7fe460e
    54a4:			; <UNDEFINED> instruction: 0xf8dff953
    54a8:	ldrbtmi	r8, [r8], #128	; 0x80
    54ac:			; <UNDEFINED> instruction: 0xf380fab0
    54b0:	svccs	0x0000095b
    54b4:	sadd16mi	fp, ip, r4
    54b8:	cfstrscs	mvf2, [r0], {1}
    54bc:			; <UNDEFINED> instruction: 0x4605d131
    54c0:	tstlt	r0, r0, lsl #17
    54c4:	blx	3434c4 <__assert_fail@plt+0x341d74>
    54c8:	cmnlt	r6, ip, lsr #1
    54cc:			; <UNDEFINED> instruction: 0xf7fe4630
    54d0:	adcvs	pc, lr, pc, asr #16
    54d4:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    54d8:			; <UNDEFINED> instruction: 0xf0106818
    54dc:	tstle	r4, r4
    54e0:	pop	{r1, ip, sp, pc}
    54e4:	strdvs	r8, [lr], r0	; <UNPREDICTABLE>
    54e8:	blmi	47f4c0 <__assert_fail@plt+0x47dd70>
    54ec:			; <UNDEFINED> instruction: 0xf8584c11
    54f0:	ldrbtmi	r3, [ip], #-3
    54f4:			; <UNDEFINED> instruction: 0xf7fc681d
    54f8:	stmdbmi	pc, {r3, fp, sp, lr, pc}	; <UNPREDICTABLE>
    54fc:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    5500:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    5504:	tstcs	r1, r1, lsl #2
    5508:	strtmi	r4, [r8], -r3, lsl #12
    550c:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5510:	ldrtmi	r4, [r8], -fp, lsl #18
    5514:			; <UNDEFINED> instruction: 0xf7ff4479
    5518:	andcs	pc, r0, fp, lsl #28
    551c:	pop	{r1, ip, sp, pc}
    5520:			; <UNDEFINED> instruction: 0xf06f81f0
    5524:	bfi	r0, r5, #0, #28
    5528:	andeq	r2, r1, r6, lsl #19
    552c:	andeq	r2, r1, sl, lsr fp
    5530:			; <UNDEFINED> instruction: 0x000001b0
    5534:	andeq	r2, r0, sl, ror #5
    5538:	andeq	r2, r0, r6, ror #2
    553c:	andeq	r2, r0, r2, asr r1
    5540:	andeq	r2, r0, r8, lsl #6
    5544:			; <UNDEFINED> instruction: 0xf8df0b11
    5548:	push	{r3, r5, r6, r8, lr, pc}
    554c:	b	1057514 <__assert_fail@plt+0x1055dc4>
    5550:	ldrmi	r5, [r4], -r3, lsl #2
    5554:	blx	17f17a4 <__assert_fail@plt+0x17f0054>
    5558:			; <UNDEFINED> instruction: 0xf021fe84
    555c:	b	1045d60 <__assert_fail@plt+0x1044610>
    5560:			; <UNDEFINED> instruction: 0xf8df010e
    5564:	ldrbtmi	lr, [ip], #336	; 0x150
    5568:	rsbsvs	pc, pc, #587202560	; 0x23000000
    556c:	andgt	pc, r0, sp, asr #17
    5570:			; <UNDEFINED> instruction: 0xf8df44fe
    5574:	vmla.f<illegal width 8>	q14, q2, d0[1]
    5578:			; <UNDEFINED> instruction: 0xf022270b
    557c:	tstls	r2, pc, lsl #4
    5580:	svcge	0x0005433a
    5584:	ldrmi	r9, [lr], -r1, lsl #4
    5588:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    558c:	ldrmi	r2, [r9], -lr, lsr #6
    5590:	andcs	r4, r1, #5242880	; 0x500000
    5594:			; <UNDEFINED> instruction: 0xf8dc4638
    5598:			; <UNDEFINED> instruction: 0xf8cdc000
    559c:			; <UNDEFINED> instruction: 0xf04fc044
    55a0:			; <UNDEFINED> instruction: 0xf8dd0c00
    55a4:			; <UNDEFINED> instruction: 0xf7fc8068
    55a8:	ldrtmi	lr, [r9], -r8, asr #17
    55ac:			; <UNDEFINED> instruction: 0xf8df4628
    55b0:			; <UNDEFINED> instruction: 0xf7fe910c
    55b4:	ldrbtmi	pc, [r9], #2111	; 0x83f	; <UNPREDICTABLE>
    55b8:	cmplt	r8, r7, lsl #12
    55bc:	blmi	f97ec4 <__assert_fail@plt+0xf96774>
    55c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    55c4:	blls	45f634 <__assert_fail@plt+0x45dee4>
    55c8:	qdsuble	r4, sl, ip
    55cc:	andslt	r4, r2, r8, lsr r6
    55d0:			; <UNDEFINED> instruction: 0x87f0e8bd
    55d4:			; <UNDEFINED> instruction: 0xf7fe4628
    55d8:	stmdacs	r0, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    55dc:			; <UNDEFINED> instruction: 0x4607bfb8
    55e0:	strtmi	sp, [r8], -ip, ror #23
    55e4:			; <UNDEFINED> instruction: 0xf8b2f7fe
    55e8:	movtlt	r4, #34434	; 0x8682
    55ec:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    55f0:	smmlaeq	fp, fp, r8, r6
    55f4:	strbmi	sp, [r1], -r8, lsl #8
    55f8:			; <UNDEFINED> instruction: 0xf8ca4628
    55fc:			; <UNDEFINED> instruction: 0xf8ca4000
    5600:			; <UNDEFINED> instruction: 0xf7ff6004
    5604:	ldrb	pc, [r9, r9, asr #30]	; <UNPREDICTABLE>
    5608:			; <UNDEFINED> instruction: 0xf8594b2f
    560c:			; <UNDEFINED> instruction: 0xf8d33003
    5610:			; <UNDEFINED> instruction: 0xf7fb9000
    5614:	pushmi	{r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    5618:	ldrsbtgt	pc, [r4], pc	; <UNPREDICTABLE>
    561c:	ldrbtmi	r4, [r9], #-2605	; 0xfffff5d3
    5620:	strdls	r4, [r1, -ip]
    5624:	tstcs	r1, sl, ror r4
    5628:	andgt	pc, r0, sp, asr #17
    562c:	strbmi	r4, [r8], -r3, lsl #12
    5630:	svc	0x00fef7fb
    5634:	strtmi	r4, [r8], -r8, lsr #18
    5638:			; <UNDEFINED> instruction: 0xf7ff4479
    563c:			; <UNDEFINED> instruction: 0xe7dafd79
    5640:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    5644:	smmlaeq	sl, fp, r8, r6
    5648:			; <UNDEFINED> instruction: 0x2120d411
    564c:			; <UNDEFINED> instruction: 0xf7fb2001
    5650:	pkhbtmi	lr, r2, ip, lsl #28
    5654:	bmi	8b237c <__assert_fail@plt+0x8b0c2c>
    5658:	strtmi	r4, [r8], -r1, lsl #12
    565c:			; <UNDEFINED> instruction: 0xf7fe447a
    5660:	stmdbmi	r0!, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
    5664:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5668:			; <UNDEFINED> instruction: 0xf876f7fe
    566c:	blmi	5bf56c <__assert_fail@plt+0x5bde1c>
    5670:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5674:	ldrdge	pc, [r0], -r3
    5678:	svc	0x0046f7fb
    567c:			; <UNDEFINED> instruction: 0xf8df491a
    5680:	bmi	6f5838 <__assert_fail@plt+0x6f40e8>
    5684:	ldrbtmi	r4, [ip], #1145	; 0x479
    5688:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    568c:			; <UNDEFINED> instruction: 0xf8cd2101
    5690:	strmi	ip, [r3], -r0
    5694:			; <UNDEFINED> instruction: 0xf7fb4650
    5698:	ldmdbmi	r6, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    569c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    56a0:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    56a4:			; <UNDEFINED> instruction: 0xf7fbe7d1
    56a8:			; <UNDEFINED> instruction: 0xf06fee98
    56ac:	str	r0, [r5, fp, lsl #14]
    56b0:	andeq	r2, r0, r2, asr #5
    56b4:	andeq	r2, r1, r0, asr #17
    56b8:	andeq	r0, r0, ip, lsr #3
    56bc:	andeq	r2, r1, sl, ror r8
    56c0:	andeq	r2, r1, r0, ror r8
    56c4:	andeq	r2, r1, r2, lsr #20
    56c8:			; <UNDEFINED> instruction: 0x000001b0
    56cc:	andeq	r2, r0, r6, asr #32
    56d0:			; <UNDEFINED> instruction: 0x000021bc
    56d4:	andeq	r2, r0, r0, lsr r0
    56d8:	andeq	r2, r0, r0, lsr #4
    56dc:	andeq	r2, r1, lr, asr #19
    56e0:			; <UNDEFINED> instruction: 0xfffffb61
    56e4:			; <UNDEFINED> instruction: 0xfffffc8f
    56e8:	andeq	r1, r0, r0, ror #31
    56ec:	andeq	r2, r0, r6, asr r1
    56f0:	andeq	r1, r0, sl, asr #31
    56f4:	andeq	r2, r0, r2, lsr #3
    56f8:	mvnsmi	lr, #737280	; 0xb4000
    56fc:	addlt	r4, r3, r0, lsl #13
    5700:	strmi	r2, [lr], -r0
    5704:			; <UNDEFINED> instruction: 0x461d4617
    5708:			; <UNDEFINED> instruction: 0xf93cf7fe
    570c:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5710:			; <UNDEFINED> instruction: 0x460444f9
    5714:	tstlt	r5, r8, ror r1
    5718:			; <UNDEFINED> instruction: 0xf7fd4629
    571c:	strbmi	pc, [r2], -pc, lsr #30	; <UNPREDICTABLE>
    5720:			; <UNDEFINED> instruction: 0x46204633
    5724:			; <UNDEFINED> instruction: 0xf7ff9700
    5728:	bllt	845364 <__assert_fail@plt+0x843c14>
    572c:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    5730:	smmlaeq	fp, fp, r8, r6
    5734:	strtmi	sp, [r0], -r3, lsl #8
    5738:	pop	{r0, r1, ip, sp, pc}
    573c:	blmi	4a6704 <__assert_fail@plt+0x4a4fb4>
    5740:			; <UNDEFINED> instruction: 0xf8594d12
    5744:	ldrbtmi	r3, [sp], #-3
    5748:			; <UNDEFINED> instruction: 0xf7fb681e
    574c:	ldmdbmi	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    5750:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    5754:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    5758:	tstcs	r1, r1, lsl #2
    575c:	ldrtmi	r4, [r0], -r3, lsl #12
    5760:	svc	0x0066f7fb
    5764:	strtmi	r4, [r0], -ip, lsl #18
    5768:			; <UNDEFINED> instruction: 0xf7ff4479
    576c:	strtmi	pc, [r0], -r1, ror #25
    5770:	pop	{r0, r1, ip, sp, pc}
    5774:			; <UNDEFINED> instruction: 0x462083f0
    5778:			; <UNDEFINED> instruction: 0xf7fe2400
    577c:			; <UNDEFINED> instruction: 0xe7daf8b1
    5780:	andeq	r2, r1, r0, lsr #14
    5784:	andeq	r2, r1, r2, ror #17
    5788:			; <UNDEFINED> instruction: 0x000001b0
    578c:	muleq	r0, r6, r0
    5790:	andeq	r1, r0, r2, lsl pc
    5794:	strdeq	r1, [r0], -lr
    5798:	andeq	r1, r0, r8, ror pc
    579c:			; <UNDEFINED> instruction: 0xf7fdb508
    57a0:	ldrdlt	pc, [r0, -r5]
    57a4:	stclt	8, cr6, [r8, #-512]	; 0xfffffe00
    57a8:			; <UNDEFINED> instruction: 0xf5adb5f0
    57ac:	svcmi	0x00265d80
    57b0:			; <UNDEFINED> instruction: 0xf8dfb085
    57b4:	stcge	0, cr14, [r3], {152}	; 0x98
    57b8:			; <UNDEFINED> instruction: 0xf50d447f
    57bc:			; <UNDEFINED> instruction: 0xf10c5c80
    57c0:	movwcs	r0, #3084	; 0xc0c
    57c4:	and	pc, lr, r7, asr r8	; <UNPREDICTABLE>
    57c8:	ldrmi	r4, [r6], -sp, lsl #12
    57cc:			; <UNDEFINED> instruction: 0xf6404621
    57d0:			; <UNDEFINED> instruction: 0xf8de72ff
    57d4:			; <UNDEFINED> instruction: 0xf8cce000
    57d8:			; <UNDEFINED> instruction: 0xf04fe000
    57dc:			; <UNDEFINED> instruction: 0xf7fe0e00
    57e0:	cdpne	13, 0, cr15, cr3, cr15, {0}
    57e4:	strtmi	sp, [r0], -fp, lsr #22
    57e8:	andcs	r2, r0, #-1073741813	; 0xc000000b
    57ec:			; <UNDEFINED> instruction: 0xf7fb54e2
    57f0:			; <UNDEFINED> instruction: 0xb320ef3e
    57f4:	tstls	r1, r1, asr #24
    57f8:			; <UNDEFINED> instruction: 0xf7fb4608
    57fc:	mcrrne	14, 9, lr, r2, cr14
    5800:	ldmdale	ip, {r1, r4, r5, r7, r9, lr}
    5804:	strtmi	r9, [r8], -r1, lsl #18
    5808:			; <UNDEFINED> instruction: 0xf7fb242f
    580c:	and	lr, r0, r6, asr #27
    5810:			; <UNDEFINED> instruction: 0x21217004
    5814:			; <UNDEFINED> instruction: 0xf7fb4628
    5818:	stmdacs	r0, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    581c:	stmdbmi	ip, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5820:	orrpl	pc, r0, #54525952	; 0x3400000
    5824:	movwcc	r4, #51721	; 0xca09
    5828:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    582c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    5830:	qaddle	r4, r1, r6
    5834:			; <UNDEFINED> instruction: 0xf50d4628
    5838:	andlt	r5, r5, r0, lsl #27
    583c:	strcs	fp, [r0, #-3568]	; 0xfffff210
    5840:			; <UNDEFINED> instruction: 0xf7fbe7ed
    5844:	svclt	0x0000edca
    5848:	andeq	r2, r1, r8, ror r6
    584c:	andeq	r0, r0, ip, lsr #3
    5850:	andeq	r2, r1, r8, lsl #12
    5854:			; <UNDEFINED> instruction: 0x460db570
    5858:	ldrmi	r7, [r4], -fp, lsl #25
    585c:	sbclt	r4, r6, r4, lsr r9
    5860:	ldrbtmi	r4, [r9], #-2612	; 0xfffff5cc
    5864:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    5868:			; <UNDEFINED> instruction: 0xf04f9245
    586c:			; <UNDEFINED> instruction: 0xf0030200
    5870:	blcs	286464 <__assert_fail@plt+0x284d14>
    5874:	bcs	354dc <__assert_fail@plt+0x33d8c>
    5878:	orrslt	sp, r4, #-1073741821	; 0xc0000003
    587c:	mulne	r0, r4, r9
    5880:	eorle	r2, r7, pc, lsr #18
    5884:			; <UNDEFINED> instruction: 0xf1054620
    5888:			; <UNDEFINED> instruction: 0xf7fb0613
    588c:			; <UNDEFINED> instruction: 0x4605ee56
    5890:			; <UNDEFINED> instruction: 0xf7fb4630
    5894:	addmi	lr, r5, #1312	; 0x520
    5898:	andcs	sp, r0, sl, lsl #6
    589c:	blmi	95813c <__assert_fail@plt+0x9569ec>
    58a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58a4:	blls	115f914 <__assert_fail@plt+0x115e1c4>
    58a8:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
    58ac:	ldcllt	0, cr11, [r0, #-280]!	; 0xfffffee8
    58b0:	strtmi	r4, [sl], -r0, lsr #12
    58b4:			; <UNDEFINED> instruction: 0xf7fb4631
    58b8:	stmdacs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    58bc:			; <UNDEFINED> instruction: 0xf7fbd1ed
    58c0:			; <UNDEFINED> instruction: 0x5774ee1e
    58c4:	stmdavs	r3, {r4, r5, r6, sl, fp, sp}
    58c8:			; <UNDEFINED> instruction: 0xf833d026
    58cc:	vmov.i32	d16, #132	; 0x00000084
    58d0:	strb	r2, [r3, r0, asr #1]!
    58d4:			; <UNDEFINED> instruction: 0xf7fb4620
    58d8:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    58dc:	mcrrne	0, 13, sp, r4, cr14
    58e0:			; <UNDEFINED> instruction: 0xf105e7d0
    58e4:	bmi	545d38 <__assert_fail@plt+0x5445e8>
    58e8:			; <UNDEFINED> instruction: 0xf44fad03
    58ec:	ldrbtmi	r7, [sl], #-899	; 0xfffffc7d
    58f0:	stmib	sp, {r1, r2, r9, sl, lr}^
    58f4:	strtmi	r2, [r8], -r0, lsl #2
    58f8:	andcs	r4, r1, #26214400	; 0x1900000
    58fc:	svc	0x001cf7fb
    5900:			; <UNDEFINED> instruction: 0xf7fb4630
    5904:			; <UNDEFINED> instruction: 0x4623eed8
    5908:	andcs	r4, r4, #42991616	; 0x2900000
    590c:	ldc	7, cr15, [lr, #-1004]	; 0xfffffc14
    5910:			; <UNDEFINED> instruction: 0xf080fab0
    5914:	strb	r0, [r1, r0, asr #18]
    5918:			; <UNDEFINED> instruction: 0xf9954435
    591c:			; <UNDEFINED> instruction: 0xf8332001
    5920:	ldreq	r2, [r2, #-18]	; 0xffffffee
    5924:	andcs	fp, r1, r8, asr #30
    5928:			; <UNDEFINED> instruction: 0xe7ced4b8
    592c:	ldcl	7, cr15, [r4, #-1004]	; 0xfffffc14
    5930:	andeq	r2, r1, lr, asr #11
    5934:	andeq	r0, r0, ip, lsr #3
    5938:	muleq	r1, r0, r5
    593c:	andeq	r1, r0, lr, ror pc
    5940:			; <UNDEFINED> instruction: 0x460eb5f8
    5944:	strcs	r2, [r0, -r0, lsl #2]
    5948:	blx	ff24394a <__assert_fail@plt+0xff2421fa>
    594c:	cmplt	r8, #5242880	; 0x500000
    5950:			; <UNDEFINED> instruction: 0xf7fb4628
    5954:	ldrtmi	lr, [r2], -r4, lsr #29
    5958:	strtmi	r4, [r8], -r3, lsl #12
    595c:	ldreq	pc, [r3], #-259	; 0xfffffefd
    5960:	mvnlt	r4, r9, lsl r6
    5964:	mulsgt	r3, r3, r8
    5968:	svceq	0x002ef1bc
    596c:	ldclvc	0, cr13, [fp], {8}
    5970:	andle	r2, sp, lr, lsr #22
    5974:			; <UNDEFINED> instruction: 0xff6ef7ff
    5978:	rscle	r2, r9, r0, lsl #16
    597c:	strb	r3, [r7, r1, lsl #14]!
    5980:	mulgt	r1, r4, r8
    5984:	svceq	0x0000f1bc
    5988:	ldclvc	0, cr13, [fp], {226}	; 0xe2
    598c:	mvnsle	r2, lr, lsr #22
    5990:	strcc	r7, [r1], #-2147	; 0xfffff79d
    5994:	mvnle	r2, lr, lsr #22
    5998:	blcs	23b2c <__assert_fail@plt+0x223dc>
    599c:	ubfx	sp, r8, #1, #10
    59a0:	mcr	7, 6, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    59a4:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    59a8:	ldrtmi	r4, [r8], -r7, lsl #12
    59ac:	svclt	0x0000bdf8
    59b0:	blmi	11582c8 <__assert_fail@plt+0x1156b78>
    59b4:	push	{r1, r3, r4, r5, r6, sl, lr}
    59b8:	strdlt	r4, [r8], r0
    59bc:			; <UNDEFINED> instruction: 0x460e58d3
    59c0:	strmi	r2, [r5], -r0, lsl #2
    59c4:	movwls	r6, #30747	; 0x781b
    59c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    59cc:	stmib	sp, {r0, r3, r7, r9, sl, lr}^
    59d0:			; <UNDEFINED> instruction: 0xf7fe1104
    59d4:			; <UNDEFINED> instruction: 0xf8dffb83
    59d8:	ldrbtmi	r8, [r8], #244	; 0xf4
    59dc:	rsble	r2, fp, r0, lsl #16
    59e0:			; <UNDEFINED> instruction: 0x46044f3b
    59e4:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    59e8:	ldrbtmi	r4, [r9], #1151	; 0x47f
    59ec:			; <UNDEFINED> instruction: 0xf7fb4620
    59f0:			; <UNDEFINED> instruction: 0x4601ee56
    59f4:	stclvc	3, cr11, [fp], {0}
    59f8:	beq	501e04 <__assert_fail@plt+0x5006b4>
    59fc:	eorsle	r2, r0, lr, lsr #22
    5a00:	blcs	ba4d34 <__assert_fail@plt+0xba35e4>
    5a04:	andcs	sp, r0, #52	; 0x34
    5a08:			; <UNDEFINED> instruction: 0xf7ff4620
    5a0c:	stmdacs	r0, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    5a10:	stmdbge	r3, {r2, r3, r5, r6, r7, ip, lr, pc}
    5a14:			; <UNDEFINED> instruction: 0x463a4653
    5a18:			; <UNDEFINED> instruction: 0xf7fe4628
    5a1c:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5a20:	blls	fa1b8 <__assert_fail@plt+0xf8a68>
    5a24:	strhle	r4, [r1, #35]!	; 0x23
    5a28:	ldrbmi	sl, [r3], -r4, lsl #18
    5a2c:	strtmi	r4, [r8], -sl, asr #12
    5a30:			; <UNDEFINED> instruction: 0xf888f7ff
    5a34:	bicsle	r2, r9, r0, lsl #16
    5a38:			; <UNDEFINED> instruction: 0xf7fb4620
    5a3c:	blmi	9c1424 <__assert_fail@plt+0x9bfcd4>
    5a40:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5a44:	ldrle	r0, [ip], #-1883	; 0xfffff8a5
    5a48:	ldrdeq	lr, [r4, -sp]
    5a4c:	blmi	7982e0 <__assert_fail@plt+0x796b90>
    5a50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a54:	blls	1dfac4 <__assert_fail@plt+0x1de374>
    5a58:	teqle	r0, sl, asr r0
    5a5c:	pop	{r3, ip, sp, pc}
    5a60:			; <UNDEFINED> instruction: 0xf89a87f0
    5a64:	blcs	11a70 <__assert_fail@plt+0x10320>
    5a68:	stclvc	0, cr13, [fp], {192}	; 0xc0
    5a6c:	bicle	r2, sl, lr, lsr #22
    5a70:	mulcc	r1, sl, r8
    5a74:	bicle	r2, r6, lr, lsr #22
    5a78:	mulcc	r2, sl, r8
    5a7c:	adcsle	r2, r5, r0, lsl #22
    5a80:	blmi	5ff98c <__assert_fail@plt+0x5fe23c>
    5a84:			; <UNDEFINED> instruction: 0xf8584c17
    5a88:	ldrbtmi	r3, [ip], #-3
    5a8c:			; <UNDEFINED> instruction: 0xf7fb681f
    5a90:	ldmdbmi	r5, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    5a94:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    5a98:	tstls	r1, r0, lsl #8
    5a9c:	tstcs	r1, sl, ror r4
    5aa0:	ldrtmi	r4, [r8], -r3, lsl #12
    5aa4:	stcl	7, cr15, [r4, #1004]	; 0x3ec
    5aa8:	blls	117ef4 <__assert_fail@plt+0x1167a4>
    5aac:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    5ab0:			; <UNDEFINED> instruction: 0xf7ff4628
    5ab4:			; <UNDEFINED> instruction: 0xe7c7fb3d
    5ab8:	strbmi	r4, [r9], -r8, asr #12
    5abc:			; <UNDEFINED> instruction: 0xf7fbe7c6
    5ac0:	svclt	0x0000ec8c
    5ac4:	andeq	r2, r1, ip, ror r4
    5ac8:	andeq	r0, r0, ip, lsr #3
    5acc:	andeq	r2, r1, r6, asr r4
    5ad0:	muleq	r0, r0, lr
    5ad4:	ldrdeq	r1, [r0], -lr
    5ad8:	ldrdeq	r2, [r1], -r0
    5adc:	andeq	r2, r1, r0, ror #7
    5ae0:			; <UNDEFINED> instruction: 0x000001b0
    5ae4:	andeq	r1, r0, r2, asr sp
    5ae8:	andeq	r1, r0, lr, asr #23
    5aec:			; <UNDEFINED> instruction: 0x00001bb8
    5af0:	ldrdeq	r1, [r0], -sl
    5af4:	ldrlt	r4, [r8, #-2335]!	; 0xfffff6e1
    5af8:			; <UNDEFINED> instruction: 0xf7fe4479
    5afc:	strmi	pc, [r5], -pc, ror #21
    5b00:	eorsle	r2, r5, r0, lsl #16
    5b04:	strtmi	r2, [r8], -r0, lsl #8
    5b08:	stcl	7, cr15, [r8, #1004]	; 0x3ec
    5b0c:	andseq	pc, r3, #0, 2
    5b10:	orrslt	r4, r0, r3, lsl #12
    5b14:			; <UNDEFINED> instruction: 0x46107cd9
    5b18:	eorle	r2, r5, lr, lsr #18
    5b1c:	blcs	ba4e90 <__assert_fail@plt+0xba3740>
    5b20:	stmiblt	r4, {r4, ip, lr, pc}^
    5b24:	mrrc	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    5b28:	strtmi	r4, [r8], -r4, lsl #12
    5b2c:	ldc	7, cr15, [r6, #1004]!	; 0x3ec
    5b30:	andseq	pc, r3, #0, 2
    5b34:	stmdacs	r0, {r0, r1, r9, sl, lr}
    5b38:	strtmi	sp, [r8], -ip, ror #3
    5b3c:	ldcl	7, cr15, [r6, #1004]!	; 0x3ec
    5b40:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    5b44:	andcc	r7, r1, #5439488	; 0x530000
    5b48:	mvnle	r2, lr, lsr #22
    5b4c:	blcs	23ca0 <__assert_fail@plt+0x22550>
    5b50:	stccs	0, cr13, [r0], {217}	; 0xd9
    5b54:	strtmi	sp, [r0], -r6, ror #1
    5b58:			; <UNDEFINED> instruction: 0xf7fb2400
    5b5c:	strtmi	lr, [r8], -r6, ror #23
    5b60:	stcl	7, cr15, [r4, #1004]!	; 0x3ec
    5b64:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    5b68:	stmdbcs	r0, {r0, r4, r6, fp, ip, sp, lr}
    5b6c:	ldrb	sp, [r5, fp, asr #1]
    5b70:	strb	r4, [r5, r4, lsl #12]!
    5b74:	andeq	r1, r0, ip, lsr #27
    5b78:	movwcs	fp, #1528	; 0x5f8
    5b7c:	strmi	r4, [ip], -r6, lsl #12
    5b80:			; <UNDEFINED> instruction: 0xf7fe4615
    5b84:	vmovne.16	d3[0], pc
    5b88:			; <UNDEFINED> instruction: 0xf103dd26
    5b8c:	adcmi	r0, sl, #16, 4
    5b90:	andcs	sp, r0, #2228224	; 0x220000
    5b94:	strbtpl	r4, [r2], #1584	; 0x630
    5b98:			; <UNDEFINED> instruction: 0xf7fd1c5d
    5b9c:	strmi	pc, [r7], -r7, asr #26
    5ba0:			; <UNDEFINED> instruction: 0xf7fbb1e8
    5ba4:	strtmi	lr, [sl], -sl, asr #25
    5ba8:	strmi	r4, [r6], -r1, lsr #12
    5bac:	strtmi	r3, [r0], #-15
    5bb0:	bl	fecc3ba4 <__assert_fail@plt+0xfecc2454>
    5bb4:			; <UNDEFINED> instruction: 0x46394632
    5bb8:			; <UNDEFINED> instruction: 0xf7fb4620
    5bbc:	stmibne	r3!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5bc0:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
    5bc4:	stmdahi	lr!, {r0, r1, r2, r8, sl, fp, lr, pc}
    5bc8:	andsvs	r7, r8, sp, lsr #17
    5bcc:	subsvs	r4, r9, r0, lsr #12
    5bd0:			; <UNDEFINED> instruction: 0x819e609a
    5bd4:	ldcllt	3, cr7, [r8, #628]!	; 0x274
    5bd8:	strtmi	r2, [r0], -r0, lsl #8
    5bdc:			; <UNDEFINED> instruction: 0xf104bdf8
    5be0:	strtmi	r0, [sl], -pc
    5be4:			; <UNDEFINED> instruction: 0xf7fb4621
    5be8:			; <UNDEFINED> instruction: 0x4623eb98
    5bec:	svclt	0x0000e7e8
    5bf0:	andeq	r1, r0, sl, ror #25
    5bf4:	ldrbmi	lr, [r0, sp, lsr #18]!
    5bf8:			; <UNDEFINED> instruction: 0xf381fab1
    5bfc:			; <UNDEFINED> instruction: 0xf5ad4d39
    5c00:	ldcmi	13, cr5, [r9], #-512	; 0xfffffe00
    5c04:	ldrbtmi	fp, [sp], #-130	; 0xffffff7e
    5c08:			; <UNDEFINED> instruction: 0xf50d095b
    5c0c:	stmdbpl	ip!, {r7, ip, lr}
    5c10:	svclt	0x00142a00
    5c14:	strcs	r4, [r1, #-1565]	; 0xfffff9e3
    5c18:	stmdavs	r4!, {r2, ip, sp}
    5c1c:			; <UNDEFINED> instruction: 0xf04f6004
    5c20:	cfstrscs	mvf0, [r0, #-0]
    5c24:	andsvs	sp, r5, r8, asr r1
    5c28:			; <UNDEFINED> instruction: 0xf9914617
    5c2c:	strmi	r3, [lr], -r0
    5c30:	suble	r2, pc, r0, lsl #22
    5c34:			; <UNDEFINED> instruction: 0xf7fb4608
    5c38:			; <UNDEFINED> instruction: 0xf100ec80
    5c3c:	strmi	r0, [r4], -fp, lsl #6
    5c40:	svcpl	0x0080f5b3
    5c44:			; <UNDEFINED> instruction: 0xf8dfd846
    5c48:			; <UNDEFINED> instruction: 0xf10d80a4
    5c4c:	ldrbtmi	r0, [r8], #2308	; 0x904
    5c50:	bl	197564 <__assert_fail@plt+0x195e14>
    5c54:	blgt	c8c6c <__assert_fail@plt+0xc751c>
    5c58:	rscsvc	pc, pc, #64, 12	; 0x4000000
    5c5c:	ldmdahi	r8, {r4, r5, r8, ip, lr}
    5c60:			; <UNDEFINED> instruction: 0xf8cc789b
    5c64:	strbmi	r1, [r9], -r4
    5c68:	andeq	pc, r8, ip, lsr #17
    5c6c:			; <UNDEFINED> instruction: 0xf88c4630
    5c70:			; <UNDEFINED> instruction: 0xf7fb300a
    5c74:	ldrdcs	lr, [pc, -r8]!
    5c78:			; <UNDEFINED> instruction: 0x46825535
    5c7c:			; <UNDEFINED> instruction: 0xf7fb4630
    5c80:			; <UNDEFINED> instruction: 0xb320ecf6
    5c84:	svceq	0x0000f1ba
    5c88:	streq	lr, [r6], #-2976	; 0xfffff460
    5c8c:	ldclle	0, cr7, [pc, #20]	; 5ca8 <__assert_fail@plt+0x4558>
    5c90:	movwcs	r4, #1608	; 0x648
    5c94:	andcc	pc, sl, r9, lsl #16
    5c98:	stc	7, cr15, [r6], #1004	; 0x3ec
    5c9c:			; <UNDEFINED> instruction: 0xf7fbb1d0
    5ca0:	stmdacs	r0, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
    5ca4:	svclt	0x00146038
    5ca8:			; <UNDEFINED> instruction: 0xf06f2000
    5cac:	ldmdbmi	r0, {r0, r1, r3}
    5cb0:	orrpl	pc, r0, #54525952	; 0x3400000
    5cb4:	movwcc	r4, #18956	; 0x4a0c
    5cb8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    5cbc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    5cc0:	qaddle	r4, r1, ip
    5cc4:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    5cc8:	pop	{r1, ip, sp, pc}
    5ccc:			; <UNDEFINED> instruction: 0xf1ba87f0
    5cd0:	ldclle	15, cr0, [sp], {0}
    5cd4:	strb	r2, [sl, r1]!
    5cd8:	andseq	pc, r5, pc, rrx
    5cdc:			; <UNDEFINED> instruction: 0xf7fbe7e7
    5ce0:	svclt	0x0000eb7c
    5ce4:	andeq	r2, r1, sl, lsr #4
    5ce8:	andeq	r0, r0, ip, lsr #3
    5cec:	andeq	r1, r0, lr, ror #24
    5cf0:	andeq	r2, r1, r8, ror r1
    5cf4:	svcmi	0x00f0e92d
    5cf8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    5cfc:	addlt	r4, r7, r5, lsr sp
    5d00:			; <UNDEFINED> instruction: 0xac064935
    5d04:			; <UNDEFINED> instruction: 0xf50d447d
    5d08:	strls	r5, [r1], #-896	; 0xfffffc80
    5d0c:	stmdaeq	r8, {r2, r5, r7, r8, ip, sp, lr, pc}
    5d10:	tstcc	r4, #6881280	; 0x690000
    5d14:			; <UNDEFINED> instruction: 0x46064a31
    5d18:	andsvs	r6, r9, r9, lsl #16
    5d1c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5d20:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
    5d24:			; <UNDEFINED> instruction: 0xf8442300
    5d28:			; <UNDEFINED> instruction: 0xf7fe3c08
    5d2c:	ldmdblt	r8, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5d30:	stceq	8, cr15, [r8], {84}	; 0x54
    5d34:	eorsle	r2, r3, r1, lsl #16
    5d38:			; <UNDEFINED> instruction: 0xf44f9b01
    5d3c:	ldrtmi	r5, [r0], -r0, lsl #5
    5d40:			; <UNDEFINED> instruction: 0xf7ff1f19
    5d44:			; <UNDEFINED> instruction: 0x4607ff19
    5d48:			; <UNDEFINED> instruction: 0xf8dfb338
    5d4c:	stcge	0, cr9, [r3, #-592]	; 0xfffffdb0
    5d50:	ldrbtmi	r4, [r9], #2852	; 0xb24
    5d54:	ldreq	pc, [r4], #-265	; 0xfffffef7
    5d58:	movwls	r4, #1147	; 0x47b
    5d5c:	ldrtmi	r4, [r9], -sl, lsr #12
    5d60:			; <UNDEFINED> instruction: 0xf7ff4630
    5d64:	stmiblt	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    5d68:	ldrdlt	pc, [r0], -r5
    5d6c:	beq	142198 <__assert_fail@plt+0x140a48>
    5d70:	ldrbmi	r9, [r8], -r0, lsl #18
    5d74:	b	fe843d68 <__assert_fail@plt+0xfe842618>
    5d78:	strmi	fp, [r2, #320]!	; 0x140
    5d7c:			; <UNDEFINED> instruction: 0xf85ad020
    5d80:	ldrbmi	r1, [r8], -r4, lsl #22
    5d84:	b	fe643d78 <__assert_fail@plt+0xfe642628>
    5d88:	mvnsle	r2, r0, lsl #16
    5d8c:	ldrbmi	r9, [r8], -r1, lsl #20
    5d90:			; <UNDEFINED> instruction: 0xf8422301
    5d94:			; <UNDEFINED> instruction: 0xf7fb3c08
    5d98:	blls	808c0 <__assert_fail@plt+0x7f170>
    5d9c:	stceq	8, cr15, [r8], {83}	; 0x53
    5da0:			; <UNDEFINED> instruction: 0xf50d4911
    5da4:	bmi	31abac <__assert_fail@plt+0x31945c>
    5da8:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    5dac:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5db0:	subsmi	r6, r1, sl, lsl r8
    5db4:			; <UNDEFINED> instruction: 0xf50dd10b
    5db8:	andlt	r5, r7, r0, lsl #27
    5dbc:	svchi	0x00f0e8bd
    5dc0:	movwcs	r4, #1624	; 0x658
    5dc4:	andcc	pc, r0, r8, asr #17
    5dc8:	b	febc3dbc <__assert_fail@plt+0xfebc266c>
    5dcc:			; <UNDEFINED> instruction: 0xf7fbe7c6
    5dd0:	svclt	0x0000eb04
    5dd4:	andeq	r2, r1, ip, lsr #2
    5dd8:	andeq	r0, r0, ip, lsr #3
    5ddc:	andeq	r1, r0, sl, lsr #23
    5de0:	andeq	r1, r1, sl, asr #31
    5de4:	andeq	r1, r0, r0, ror fp
    5de8:	andeq	r2, r1, r6, lsl #1
    5dec:	movwcs	fp, #1392	; 0x570
    5df0:	addlt	r4, r2, r8, lsr #26
    5df4:	ldrmi	r4, [r6], -r8, lsr #24
    5df8:			; <UNDEFINED> instruction: 0x461a447d
    5dfc:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    5e00:			; <UNDEFINED> instruction: 0xf04f9401
    5e04:	movwls	r0, #1024	; 0x400
    5e08:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    5e0c:	movwlt	r4, #34308	; 0x8604
    5e10:	strbtmi	r4, [r9], -r2, lsr #20
    5e14:			; <UNDEFINED> instruction: 0xf7fe447a
    5e18:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    5e1c:	stcls	13, cr13, [r0, #-104]	; 0xffffff98
    5e20:	ldmdbmi	pc, {r0, r2, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    5e24:	strtmi	r2, [r8], -r4, lsl #4
    5e28:			; <UNDEFINED> instruction: 0xf7fb4479
    5e2c:	bllt	840fec <__assert_fail@plt+0x83f89c>
    5e30:			; <UNDEFINED> instruction: 0x212d1d28
    5e34:	ldc	7, cr15, [sl], {251}	; 0xfb
    5e38:			; <UNDEFINED> instruction: 0xf990b160
    5e3c:	strtmi	r5, [r0], -r1
    5e40:	svclt	0x00183d00
    5e44:			; <UNDEFINED> instruction: 0xf7fd2501
    5e48:	stmdblt	lr, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    5e4c:			; <UNDEFINED> instruction: 0xf7fb9800
    5e50:	and	lr, r7, ip, ror #20
    5e54:	strtmi	r2, [r0], -r0, lsl #10
    5e58:	stc2l	7, cr15, [r2, #-1012]	; 0xfffffc0c
    5e5c:	rscsle	r2, r5, r0, lsl #28
    5e60:	eorsvs	r9, r3, r0, lsl #22
    5e64:	blmi	3186a8 <__assert_fail@plt+0x316f58>
    5e68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e6c:	blls	5fedc <__assert_fail@plt+0x5e78c>
    5e70:	qaddle	r4, sl, ip
    5e74:	andlt	r4, r2, r8, lsr #12
    5e78:	stmdbmi	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5e7c:	andscs	r4, r1, #40, 12	; 0x2800000
    5e80:			; <UNDEFINED> instruction: 0xf7fb4479
    5e84:	blx	fec40f94 <__assert_fail@plt+0xfec3f844>
    5e88:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    5e8c:			; <UNDEFINED> instruction: 0xf7fbe7e3
    5e90:	svclt	0x0000eaa4
    5e94:	andeq	r2, r1, r8, lsr r0
    5e98:	andeq	r0, r0, ip, lsr #3
    5e9c:	andeq	r1, r0, r4, asr #21
    5ea0:			; <UNDEFINED> instruction: 0x00001ab8
    5ea4:	andeq	r1, r1, r8, asr #31
    5ea8:	andeq	r1, r0, r8, ror #20
    5eac:	svcmi	0x00f0e92d
    5eb0:	ldmdbmi	lr!, {r3, r7, r9, sl, lr}
    5eb4:	bmi	f97718 <__assert_fail@plt+0xf95fc8>
    5eb8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    5ebc:	addlt	r4, r7, r9, ror r4
    5ec0:			; <UNDEFINED> instruction: 0xf50d461e
    5ec4:	stmpl	sl, {r7, r8, r9, ip, lr}
    5ec8:	pkhbtmi	r3, r1, r4, lsl #6
    5ecc:	andsvs	r6, sl, r2, lsl r8
    5ed0:	andeq	pc, r0, #79	; 0x4f
    5ed4:	orrpl	pc, r2, #54525952	; 0x3400000
    5ed8:	ldrdge	pc, [r0], -r3
    5edc:	ldc2	7, cr15, [r6], #-1012	; 0xfffffc0c
    5ee0:	subsle	r2, sl, r0, lsl #16
    5ee4:	strmi	r7, [r4], -r5, lsl #30
    5ee8:	ldrble	r0, [r6], #-1963	; 0xfffff855
    5eec:	bleq	81f48 <__assert_fail@plt+0x807f8>
    5ef0:			; <UNDEFINED> instruction: 0xf1b8d027
    5ef4:	andle	r0, r2, r0, lsl #30
    5ef8:			; <UNDEFINED> instruction: 0xf8c868e3
    5efc:	mrslt	r3, CPSR
    5f00:	eorsvs	r6, fp, r3, lsr #18
    5f04:	stmdbvs	r3!, {r1, r2, r3, r8, ip, sp, pc}^
    5f08:			; <UNDEFINED> instruction: 0xf1ba6033
    5f0c:	andle	r0, r2, r0, lsl #30
    5f10:			; <UNDEFINED> instruction: 0xf8ca69a3
    5f14:	svcvc	0x00223000
    5f18:	vcgt.u32	d18, d15, d0
    5f1c:	strvc	r0, [r2, -r1, asr #4]!
    5f20:			; <UNDEFINED> instruction: 0xf50d4824
    5f24:	stmdbmi	r2!, {r7, r9, ip, lr}
    5f28:	ldrbtmi	r3, [r8], #-532	; 0xfffffdec
    5f2c:	stmdavs	r8, {r0, r6, fp, ip, lr}
    5f30:	submi	r6, r8, r1, lsl r8
    5f34:			; <UNDEFINED> instruction: 0x4618d137
    5f38:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    5f3c:	pop	{r0, r1, r2, ip, sp, pc}
    5f40:	blmi	769f08 <__assert_fail@plt+0x7687b8>
    5f44:			; <UNDEFINED> instruction: 0xf045a905
    5f48:	strbmi	r0, [r8], -r2, lsl #10
    5f4c:			; <UNDEFINED> instruction: 0xf640447b
    5f50:			; <UNDEFINED> instruction: 0x772572ff
    5f54:			; <UNDEFINED> instruction: 0xf7fe9103
    5f58:			; <UNDEFINED> instruction: 0x1e03f953
    5f5c:	stmdbls	r3, {r5, r6, r7, r8, r9, fp, ip, lr, pc}
    5f60:			; <UNDEFINED> instruction: 0xf8014608
    5f64:			; <UNDEFINED> instruction: 0x212fb003
    5f68:	bl	fe043f5c <__assert_fail@plt+0xfe04280c>
    5f6c:	ldmdbmi	r3, {r6, r7, r8, ip, sp, pc}
    5f70:	andseq	pc, r8, #4, 2
    5f74:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    5f78:	stmib	sp, {r0, ip, sp}^
    5f7c:	ldrbtmi	r3, [r9], #-512	; 0xfffffe00
    5f80:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    5f84:	andeq	pc, ip, #4, 2
    5f88:	bl	c3f7c <__assert_fail@plt+0xc282c>
    5f8c:	tstle	r7, r4, lsl #16
    5f90:			; <UNDEFINED> instruction: 0xf0437f23
    5f94:	strvc	r0, [r3, -r1, lsl #6]!
    5f98:			; <UNDEFINED> instruction: 0xf06fe7ab
    5f9c:			; <UNDEFINED> instruction: 0xe7bf0315
    5fa0:	mvnscc	pc, #79	; 0x4f
    5fa4:			; <UNDEFINED> instruction: 0xf7fbe7bc
    5fa8:	svclt	0x0000ea18
    5fac:	andeq	r1, r1, r4, ror pc
    5fb0:	andeq	r0, r0, ip, lsr #3
    5fb4:	andeq	r1, r1, r6, lsl #30
    5fb8:			; <UNDEFINED> instruction: 0x000019b0
    5fbc:	andeq	r1, r0, r6, lsl #19
    5fc0:	mvnsmi	lr, sp, lsr #18
    5fc4:	strcs	fp, [r0, -r8, lsl #1]
    5fc8:	ldrdgt	pc, [r4], #143	; 0x8f
    5fcc:	ldrmi	r9, [r4], -r0, lsl #14
    5fd0:			; <UNDEFINED> instruction: 0x463a461d
    5fd4:	svcmi	0x002f463b
    5fd8:			; <UNDEFINED> instruction: 0x460e44fc
    5fdc:			; <UNDEFINED> instruction: 0xf8dda906
    5fe0:			; <UNDEFINED> instruction: 0xf85c8038
    5fe4:	ldmdavs	pc!, {r0, r1, r2, ip, sp, lr}	; <UNPREDICTABLE>
    5fe8:			; <UNDEFINED> instruction: 0xf04f9707
    5fec:	strmi	r0, [r7], -r0, lsl #14
    5ff0:			; <UNDEFINED> instruction: 0xff5cf7ff
    5ff4:	ldrtmi	fp, [r8], -r0, lsr #22
    5ff8:	blx	643ff6 <__assert_fail@plt+0x6428a6>
    5ffc:	bls	1b2d84 <__assert_fail@plt+0x1b1634>
    6000:	svceq	0x0000f1b8
    6004:			; <UNDEFINED> instruction: 0xf8dfd02e
    6008:			; <UNDEFINED> instruction: 0xf04fc090
    600c:	svcmi	0x002333ff
    6010:	ldrbtmi	r4, [ip], #1577	; 0x629
    6014:	stmdacs	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6018:	andls	r4, r1, pc, ror r4
    601c:	strtmi	r2, [r0], -r1, lsl #4
    6020:			; <UNDEFINED> instruction: 0xf8cd9603
    6024:	strls	ip, [r0, -r8]
    6028:	bl	fe1c401c <__assert_fail@plt+0xfe1c28cc>
    602c:	b	1bd6ad4 <__assert_fail@plt+0x1bd5384>
    6030:	b	13c6c38 <__assert_fail@plt+0x13c54e8>
    6034:	svclt	0x002873d3
    6038:	mrslt	r2, (UNDEF: 59)
    603c:	and	r4, r0, r0, lsr #12
    6040:	bmi	5ce048 <__assert_fail@plt+0x5cc8f8>
    6044:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    6048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    604c:	subsmi	r9, sl, r7, lsl #22
    6050:	andlt	sp, r8, fp, lsl r1
    6054:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6058:	bls	1980a8 <__assert_fail@plt+0x196958>
    605c:			; <UNDEFINED> instruction: 0xf1b84478
    6060:	bicsle	r0, r0, r0, lsl #30
    6064:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    6068:	mvnscc	pc, #79	; 0x4f
    606c:	strtmi	r4, [r9], -pc, lsl #30
    6070:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    6074:	ldrbtmi	r6, [pc], #-515	; 607c <__assert_fail@plt+0x492c>
    6078:	andcs	r9, r1, #1
    607c:			; <UNDEFINED> instruction: 0xf8cd4620
    6080:	strls	ip, [r0, -r8]
    6084:	bl	1644078 <__assert_fail@plt+0x1642928>
    6088:			; <UNDEFINED> instruction: 0xf7fbe7d0
    608c:	svclt	0x0000e9a6
    6090:	andeq	r1, r1, r8, asr lr
    6094:	andeq	r0, r0, ip, lsr #3
    6098:	strdeq	r1, [r0], -lr
    609c:	andeq	r1, r0, r4, lsl #18
    60a0:	andeq	r1, r1, sl, ror #27
    60a4:	ldrdeq	r1, [r0], -r0
    60a8:	andeq	r1, r0, r0, lsr #17
    60ac:			; <UNDEFINED> instruction: 0x000018be
    60b0:	strdlt	fp, [pc], r0
    60b4:	sasxmi	r4, r5, r0
    60b8:	bge	319980 <__assert_fail@plt+0x318230>
    60bc:	andls	r4, r0, #2130706432	; 0x7f000000
    60c0:	blge	2d78f8 <__assert_fail@plt+0x2d61a8>
    60c4:	bge	29c7c4 <__assert_fail@plt+0x29b074>
    60c8:	ldmdavs	r6!, {r0, r3, r8, fp, sp, pc}
    60cc:			; <UNDEFINED> instruction: 0xf04f960d
    60d0:	strmi	r0, [r6], -r0, lsl #12
    60d4:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    60d8:	ldrtmi	fp, [r0], -r0, lsr #22
    60dc:	blx	fe9c40d8 <__assert_fail@plt+0xfe9c2988>
    60e0:	cmplt	r0, #6291456	; 0x600000
    60e4:	ldrdeq	lr, [r9, -sp]
    60e8:	movwcs	lr, #47581	; 0xb9dd
    60ec:			; <UNDEFINED> instruction: 0xf8dfb36d
    60f0:	svcmi	0x0024c090
    60f4:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    60f8:	ldrbtmi	r3, [pc], #-1286	; 6100 <__assert_fail@plt+0x49b0>
    60fc:	tstls	r4, r5, lsl #4
    6100:	mvnscc	pc, #79	; 0x4f
    6104:	andcs	r9, r1, #3
    6108:	orrpl	pc, r0, pc, asr #8
    610c:	strls	r4, [r1], -r0, lsr #12
    6110:	andgt	pc, r8, sp, asr #17
    6114:			; <UNDEFINED> instruction: 0xf7fb9700
    6118:			; <UNDEFINED> instruction: 0xf5b0eb10
    611c:	andle	r5, r1, #128, 30	; 0x200
    6120:	and	r4, r0, r0, lsr #12
    6124:	bmi	60e12c <__assert_fail@plt+0x60c9dc>
    6128:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    612c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6130:	subsmi	r9, sl, sp, lsl #22
    6134:	andlt	sp, pc, sp, lsl r1	; <UNPREDICTABLE>
    6138:	mrcmi	13, 0, fp, cr4, cr0, {7}
    613c:	ldrdeq	lr, [r9, -sp]
    6140:	movwcs	lr, #47581	; 0xb9dd
    6144:	cfstrscs	mvf4, [r0, #-504]	; 0xfffffe08
    6148:	svcmi	0x0011d1d1
    614c:	stmib	sp, {r0, r4, r8, sl, fp, lr}^
    6150:	ldrbtmi	r2, [pc], #-773	; 6158 <__assert_fail@plt+0x4a08>
    6154:	tstls	r4, sp, ror r4
    6158:			; <UNDEFINED> instruction: 0xf04f9003
    615c:	andcs	r3, r1, #-67108861	; 0xfc000003
    6160:	orrpl	pc, r0, pc, asr #8
    6164:	strls	r4, [r1], -r0, lsr #12
    6168:	strls	r9, [r0, #-1794]	; 0xfffff8fe
    616c:	b	ff944160 <__assert_fail@plt+0xff942a10>
    6170:			; <UNDEFINED> instruction: 0xf7fbe7d3
    6174:	svclt	0x0000e932
    6178:	andeq	r1, r1, r4, ror sp
    617c:	andeq	r0, r0, ip, lsr #3
    6180:	andeq	r1, r0, r4, asr r8
    6184:	andeq	r1, r0, lr, asr r8
    6188:	andeq	r1, r1, r6, lsl #26
    618c:	andeq	r1, r0, r8, ror #9
    6190:	strdeq	r1, [r0], -r6
    6194:	andeq	r1, r0, r0, lsr #16
    6198:	stmdbcs	r0, {r4, r5, r8, sl, ip, sp, pc}
    619c:	bcs	35e04 <__assert_fail@plt+0x346b4>
    61a0:	vcvt.f16.s16	d4, d12, #19
    61a4:	blmi	7195fc <__assert_fail@plt+0x717eac>
    61a8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    61ac:			; <UNDEFINED> instruction: 0xf8cd681b
    61b0:			; <UNDEFINED> instruction: 0xf04f340c
    61b4:	andsle	r0, sl, r0, lsl #6
    61b8:	andls	sl, r0, #3, 26	; 0xc0
    61bc:	orrvs	pc, r0, #1325400064	; 0x4f000000
    61c0:			; <UNDEFINED> instruction: 0xf7ff462a
    61c4:			; <UNDEFINED> instruction: 0xb190fefd
    61c8:			; <UNDEFINED> instruction: 0x46284914
    61cc:			; <UNDEFINED> instruction: 0xf7fb4479
    61d0:			; <UNDEFINED> instruction: 0x4604ea7e
    61d4:	ldmdbmi	r2, {r3, r4, r6, r8, ip, sp, pc}
    61d8:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    61dc:	stm	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61e0:	strtmi	r4, [r0], -r3, lsl #12
    61e4:			; <UNDEFINED> instruction: 0xf7fb461c
    61e8:			; <UNDEFINED> instruction: 0x2c01ea2a
    61ec:	andcs	sp, r0, ip
    61f0:	blmi	258a28 <__assert_fail@plt+0x2572d8>
    61f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    61f8:			; <UNDEFINED> instruction: 0xf8dd681a
    61fc:	subsmi	r3, sl, ip, lsl #8
    6200:	vrhadd.s8	d13, d13, d6
    6204:	ldclt	13, cr4, [r0, #-80]!	; 0xffffffb0
    6208:			; <UNDEFINED> instruction: 0xf7fb4628
    620c:	strb	lr, [pc, r0, ror #17]!
    6210:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6214:	andeq	r1, r1, r8, lsl #25
    6218:	andeq	r0, r0, ip, lsr #3
    621c:	andeq	r1, r0, r4, ror r5
    6220:			; <UNDEFINED> instruction: 0x000017b6
    6224:	andeq	r1, r1, ip, lsr ip
    6228:			; <UNDEFINED> instruction: 0xf5adb530
    622c:	ldcmi	13, cr5, [fp], {131}	; 0x83
    6230:	bmi	6f2454 <__assert_fail@plt+0x6f0d04>
    6234:	orrpl	pc, r3, #54525952	; 0x3400000
    6238:	tstcc	r4, #124, 8	; 0x7c000000
    623c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    6240:			; <UNDEFINED> instruction: 0xf04f601a
    6244:			; <UNDEFINED> instruction: 0xb1b90200
    6248:	movwcs	sl, #3101	; 0xc1d
    624c:	vst2.8	{d25-d28}, [pc], r0
    6250:	strtmi	r5, [r2], -r0, lsl #7
    6254:	mrc2	7, 5, pc, cr4, cr15, {7}
    6258:	stfged	f3, [r2, #-448]	; 0xfffffe40
    625c:	andcs	r4, r3, r1, lsr #12
    6260:			; <UNDEFINED> instruction: 0xf7fb462a
    6264:	ldmdblt	r8!, {r1, r2, r6, r9, fp, sp, lr, pc}
    6268:	vst2.8	{d6,d8}, [r3 :128], fp
    626c:			; <UNDEFINED> instruction: 0xf5b34370
    6270:	svclt	0x00084f80
    6274:	andle	r2, r0, r1
    6278:	stmdbmi	sl, {sp}
    627c:	orrpl	pc, r3, #54525952	; 0x3400000
    6280:	tstcc	r4, #28672	; 0x7000
    6284:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    6288:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    628c:	qaddle	r4, r1, r3
    6290:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    6294:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    6298:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    629c:	strdeq	r1, [r1], -r8
    62a0:	andeq	r0, r0, ip, lsr #3
    62a4:	andeq	r1, r1, ip, lsr #23
    62a8:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    62ac:	ldmdbmi	r7, {r1, r3, r9, sl, lr}
    62b0:	ldrbtmi	fp, [ip], #1296	; 0x510
    62b4:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
    62b8:			; <UNDEFINED> instruction: 0xf85cb084
    62bc:			; <UNDEFINED> instruction: 0xf50d1001
    62c0:	ldcge	3, cr5, [fp], {131}	; 0x83
    62c4:	sbcsvs	r6, r9, r9, lsl #16
    62c8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    62cc:	strtmi	r3, [r1], -ip, lsl #6
    62d0:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    62d4:			; <UNDEFINED> instruction: 0x4621b138
    62d8:	andcs	r4, r3, sl, ror #12
    62dc:	b	2442d0 <__assert_fail@plt+0x242b80>
    62e0:			; <UNDEFINED> instruction: 0xf080fab0
    62e4:	stmdbmi	sl, {r6, r8, fp}
    62e8:	orrpl	pc, r3, #54525952	; 0x3400000
    62ec:	movwcc	r4, #51719	; 0xca07
    62f0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    62f4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    62f8:	qaddle	r4, r1, r3
    62fc:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    6300:	ldclt	0, cr11, [r0, #-16]
    6304:	stmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6308:	andeq	r1, r1, lr, ror fp
    630c:	andeq	r0, r0, ip, lsr #3
    6310:	andeq	r1, r1, r0, asr #22
    6314:			; <UNDEFINED> instruction: 0xf5adb5f0
    6318:	svcmi	0x00205d01
    631c:	cdpmi	0, 2, cr11, cr0, cr13, {4}
    6320:	ldrbtmi	sl, [pc], #-3355	; 6328 <__assert_fail@plt+0x4bd8>
    6324:	movwpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
    6328:	strmi	r3, [ip], -ip, lsr #6
    632c:	andcs	r5, r0, #3112960	; 0x2f8000
    6330:	ldmdavs	r6!, {r0, r3, r5, r9, sl, lr}
    6334:			; <UNDEFINED> instruction: 0xf04f601e
    6338:			; <UNDEFINED> instruction: 0xf7ff0600
    633c:	teqlt	r0, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
    6340:	strtmi	r4, [r9], -sl, ror #12
    6344:			; <UNDEFINED> instruction: 0xf7fb2003
    6348:			; <UNDEFINED> instruction: 0x4606e9d4
    634c:	andcs	fp, r0, r8, ror r1
    6350:			; <UNDEFINED> instruction: 0xf50d4914
    6354:	bmi	49af60 <__assert_fail@plt+0x499810>
    6358:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    635c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6360:	subsmi	r6, r1, sl, lsl r8
    6364:			; <UNDEFINED> instruction: 0xf50dd117
    6368:	andlt	r5, sp, r1, lsl #26
    636c:			; <UNDEFINED> instruction: 0xf50dbdf0
    6370:	strtmi	r5, [r8], -r3, lsl #15
    6374:			; <UNDEFINED> instruction: 0xf640370c
    6378:			; <UNDEFINED> instruction: 0x463972ff
    637c:	ldmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6380:	blle	ff90db94 <__assert_fail@plt+0xff90c444>
    6384:	ldrtmi	r4, [r8], -r1, lsr #12
    6388:			; <UNDEFINED> instruction: 0xf7fa54fe
    638c:	stmdacc	r0, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    6390:	andcs	fp, r1, r8, lsl pc
    6394:			; <UNDEFINED> instruction: 0xf7fbe7dc
    6398:	svclt	0x0000e820
    639c:	andeq	r1, r1, lr, lsl #22
    63a0:	andeq	r0, r0, ip, lsr #3
    63a4:	ldrdeq	r1, [r1], -r6
    63a8:	mvnsmi	lr, #737280	; 0xb4000
    63ac:	stmdbmi	r4!, {r0, r2, r3, r9, sl, lr}^
    63b0:	bmi	1917c14 <__assert_fail@plt+0x19164c4>
    63b4:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    63b8:	addlt	r4, r1, r9, ror r4
    63bc:	orrpl	pc, r3, #54525952	; 0x3400000
    63c0:	stmpl	sl, {r1, r2, r9, sl, lr}
    63c4:	ldmdavs	r2, {r2, r3, r4, r8, r9, ip, sp}
    63c8:			; <UNDEFINED> instruction: 0xf04f601a
    63cc:	stmdacs	r0, {r9}
    63d0:	adchi	pc, r0, r0
    63d4:			; <UNDEFINED> instruction: 0xf0002d00
    63d8:	ldmdami	fp, {r1, r2, r5, r7, pc}^
    63dc:	strtmi	r2, [r9], -r5, lsl #4
    63e0:			; <UNDEFINED> instruction: 0xf7fb4478
    63e4:	stmdacs	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    63e8:	addhi	pc, r5, r0
    63ec:			; <UNDEFINED> instruction: 0xf7fa4628
    63f0:	strmi	lr, [r4], -lr, ror #31
    63f4:			; <UNDEFINED> instruction: 0xf04fb398
    63f8:	and	r0, r1, r1, lsr #16
    63fc:	andhi	pc, r0, r0, lsl #17
    6400:	strtmi	r2, [r0], -pc, lsr #2
    6404:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6408:	mvnsle	r2, r0, lsl #16
    640c:	suble	r2, r5, r0, lsl #30
    6410:	blcs	19244c4 <__assert_fail@plt+0x1922d74>
    6414:			; <UNDEFINED> instruction: 0x4638d03c
    6418:	svc	0x00d8f7fa
    641c:	mvnslt	r4, r5, lsl #12
    6420:	and	r2, r0, r1, lsr #14
    6424:			; <UNDEFINED> instruction: 0x212f7007
    6428:			; <UNDEFINED> instruction: 0xf7fb4628
    642c:	stmdacs	r0, {r2, r3, r7, fp, sp, lr, pc}
    6430:	bmi	11bac18 <__assert_fail@plt+0x11b94c8>
    6434:			; <UNDEFINED> instruction: 0xf44faf1f
    6438:	stmib	sp, {r7, r8, r9, ip, lr}^
    643c:	ldrmi	r5, [r9], -r2, lsl #8
    6440:			; <UNDEFINED> instruction: 0x4638447a
    6444:	strls	r9, [r1], -r0, lsl #4
    6448:			; <UNDEFINED> instruction: 0xf7fb2201
    644c:			; <UNDEFINED> instruction: 0x4603e976
    6450:	ldrmi	r4, [sp], -r8, lsr #12
    6454:	svc	0x0068f7fa
    6458:	svcpl	0x0080f5b5
    645c:			; <UNDEFINED> instruction: 0xf04fd35d
    6460:			; <UNDEFINED> instruction: 0xf04f0800
    6464:	strtmi	r0, [r0], -r0, lsl #18
    6468:	svc	0x005ef7fa
    646c:	bmi	d58954 <__assert_fail@plt+0xd57204>
    6470:	orrpl	pc, r3, #54525952	; 0x3400000
    6474:	tstcc	ip, #2030043136	; 0x79000000
    6478:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    647c:	subsmi	r6, r1, sl, lsl r8
    6480:			; <UNDEFINED> instruction: 0x4640d15b
    6484:			; <UNDEFINED> instruction: 0xf50d4649
    6488:	andlt	r5, r1, r4, lsl #27
    648c:	mvnshi	lr, #12386304	; 0xbd0000
    6490:	blcs	1b64644 <__assert_fail@plt+0x1b62ef4>
    6494:	stmiavc	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    6498:			; <UNDEFINED> instruction: 0xd1bc2b2d
    649c:	vldrge	s8, [pc, #-180]	; 63f0 <__assert_fail@plt+0x4ca0>
    64a0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    64a4:	strvs	lr, [r1], #-2509	; 0xfffff633
    64a8:			; <UNDEFINED> instruction: 0x4628447a
    64ac:	ldrmi	r9, [r9], -r0, lsl #4
    64b0:			; <UNDEFINED> instruction: 0xf7fb2201
    64b4:			; <UNDEFINED> instruction: 0xf5b0e942
    64b8:	sbcsle	r5, r0, #128, 30	; 0x200
    64bc:			; <UNDEFINED> instruction: 0xf7fe4628
    64c0:	strmi	pc, [r0], r7, asr #29
    64c4:	b	1617ef0 <__assert_fail@plt+0x16167a0>
    64c8:	bicle	r0, ip, r9, lsl #6
    64cc:	vst2.8	{d20-d21}, [pc :128], r2
    64d0:	ldrmi	r5, [r9], -r0, lsl #7
    64d4:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    64d8:	andls	r9, r0, r2, lsl #8
    64dc:	strls	r4, [r1], -r8, lsr #12
    64e0:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64e4:	svcpl	0x0080f5b0
    64e8:			; <UNDEFINED> instruction: 0x4628d2bd
    64ec:	mrc2	7, 5, pc, cr0, cr14, {7}
    64f0:	strmi	r4, [r9], r0, lsl #13
    64f4:			; <UNDEFINED> instruction: 0xf10de7b7
    64f8:			; <UNDEFINED> instruction: 0x46290810
    64fc:	strcc	r2, [r5, #-3]
    6500:			; <UNDEFINED> instruction: 0xf7fb4642
    6504:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    6508:	svcge	0x0070f47f
    650c:	stmdbhi	r8, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    6510:	str	r4, [r8, r4, lsl #12]!
    6514:	ldrbtmi	r4, [lr], #-3601	; 0xfffff1ef
    6518:			; <UNDEFINED> instruction: 0x4638e75c
    651c:	mrc2	7, 4, pc, cr8, cr14, {7}
    6520:	strmi	r4, [r9], r0, lsl #13
    6524:	blmi	3c03a8 <__assert_fail@plt+0x3bec58>
    6528:	subsvc	pc, r5, #1325400064	; 0x4f000000
    652c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    6530:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6534:			; <UNDEFINED> instruction: 0xf7fb4478
    6538:			; <UNDEFINED> instruction: 0xf7fae90c
    653c:	svclt	0x0000ef4e
    6540:	andeq	r1, r1, r8, ror sl
    6544:	andeq	r0, r0, ip, lsr #3
    6548:	ldrdeq	r1, [r0], -r0
    654c:	andeq	r1, r0, r8, ror r5
    6550:			; <UNDEFINED> instruction: 0x000119bc
    6554:	andeq	r1, r0, r8, lsr #10
    6558:	andeq	r1, r0, lr, lsl #10
    655c:	andeq	r1, r0, r6, lsl r1
    6560:	andeq	r1, r0, r4, lsl #10
    6564:	andeq	r1, r0, sl, ror #8
    6568:	andeq	r1, r0, r4, ror r4
    656c:	strmi	r2, [r1], -r0, lsl #4
    6570:			; <UNDEFINED> instruction: 0xf7ff4610
    6574:	svclt	0x0000bf19
    6578:			; <UNDEFINED> instruction: 0xf7fdb508
    657c:	ldmib	r0, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}^
    6580:	stflts	f0, [r8, #-0]
    6584:	svcmi	0x00f0e92d
    6588:	ldmdbmi	r2!, {r3, r7, r9, sl, lr}^
    658c:	bmi	1c97fd8 <__assert_fail@plt+0x1c96888>
    6590:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    6594:	addlt	r4, r5, r9, ror r4
    6598:			; <UNDEFINED> instruction: 0xf50d461f
    659c:	stmpl	sl, {r7, r8, r9, ip, lr}
    65a0:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
    65a4:			; <UNDEFINED> instruction: 0xf04f601a
    65a8:	stmdacs	r0, {r9}
    65ac:	addshi	pc, r9, r0
    65b0:	tstcs	r0, sl, ror #20
    65b4:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    65b8:	blx	ff5c45b4 <__assert_fail@plt+0xff5c2e64>
    65bc:	stmdacs	r0, {r2, r9, sl, lr}
    65c0:	mvfgesm	f5, f7
    65c4:			; <UNDEFINED> instruction: 0xf6404603
    65c8:			; <UNDEFINED> instruction: 0x462872ff
    65cc:			; <UNDEFINED> instruction: 0xf7fd4631
    65d0:	mcrne	14, 0, pc, cr3, cr7, {0}	; <UNPREDICTABLE>
    65d4:	addhi	pc, r5, r0, asr #5
    65d8:	ldrbtpl	r4, [r4], #1584	; 0x630
    65dc:	blx	feb425e4 <__assert_fail@plt+0xfeb40e94>
    65e0:			; <UNDEFINED> instruction: 0xf0004630
    65e4:	strmi	pc, [r3], r9, lsr #21
    65e8:	rsbsle	r2, sl, r0, lsl #16
    65ec:	beq	c02730 <__assert_fail@plt+0xc00fe0>
    65f0:			; <UNDEFINED> instruction: 0xf886e001
    65f4:			; <UNDEFINED> instruction: 0x2121a000
    65f8:			; <UNDEFINED> instruction: 0xf7fa4658
    65fc:	strmi	lr, [r6], -r4, lsr #31
    6600:	mvnsle	r2, r0, lsl #16
    6604:	svceq	0x0000f1b8
    6608:			; <UNDEFINED> instruction: 0xf1b9bf18
    660c:			; <UNDEFINED> instruction: 0xf0400f00
    6610:	cmnlt	r7, r3, lsl #1
    6614:			; <UNDEFINED> instruction: 0xf7fd4628
    6618:	andcs	pc, r0, #589824	; 0x90000
    661c:			; <UNDEFINED> instruction: 0xf7ff4659
    6620:	strmi	pc, [r2], -r3, asr #29
    6624:	stmib	r7, {r0, r1, r3, r9, sl, lr}^
    6628:	tstmi	r3, #0, 6
    662c:	stmdbmi	ip, {r0, r3, r4, r6, ip, lr, pc}^
    6630:	orrpl	pc, r0, #54525952	; 0x3400000
    6634:	movwcc	r4, #51784	; 0xca48
    6638:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    663c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6640:			; <UNDEFINED> instruction: 0xf0404051
    6644:	strtmi	r8, [r0], -r4, lsl #1
    6648:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    664c:	pop	{r0, r2, ip, sp, pc}
    6650:	bmi	112a618 <__assert_fail@plt+0x1128ec8>
    6654:	stcge	14, cr10, [r4], {1}
    6658:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    665c:	movwcs	r4, #1585	; 0x631
    6660:			; <UNDEFINED> instruction: 0xf7fd9301
    6664:			; <UNDEFINED> instruction: 0xf854ff11
    6668:			; <UNDEFINED> instruction: 0xf1a42c0c
    666c:			; <UNDEFINED> instruction: 0xf8440008
    6670:	bcs	11698 <__assert_fail@plt+0xff48>
    6674:	ldmdbmi	ip!, {r0, r3, r4, r5, ip, lr, pc}
    6678:			; <UNDEFINED> instruction: 0xf7fa4479
    667c:	orrslt	lr, r8, #32, 30	; 0x80
    6680:	andcs	r4, r4, #950272	; 0xe8000
    6684:			; <UNDEFINED> instruction: 0xf7fa4479
    6688:	ldmdavs	r2!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    668c:	bllt	1817ea4 <__assert_fail@plt+0x1816754>
    6690:			; <UNDEFINED> instruction: 0xf7fa4610
    6694:	strtmi	lr, [r8], -sl, asr #28
    6698:	blx	b4469c <__assert_fail@plt+0xb42f4c>
    669c:	teqlt	r8, #6291456	; 0x600000
    66a0:	svceq	0x0000f1b8
    66a4:			; <UNDEFINED> instruction: 0xf1b9bf18
    66a8:	cmple	r6, r0, lsl #30
    66ac:	suble	r2, r0, r0, lsl #30
    66b0:			; <UNDEFINED> instruction: 0xf7fc4628
    66b4:	andcs	pc, r0, #748	; 0x2ec
    66b8:			; <UNDEFINED> instruction: 0xf7ff4631
    66bc:			; <UNDEFINED> instruction: 0x4602fe75
    66c0:	stmib	r7, {r0, r1, r3, r9, sl, lr}^
    66c4:	tstmi	r3, #0, 6
    66c8:	teqle	r3, r0, lsr r6
    66cc:	mcr	7, 1, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    66d0:	svceq	0x0000f1b8
    66d4:			; <UNDEFINED> instruction: 0x464ad019
    66d8:	strtmi	r4, [r8], -r1, asr #12
    66dc:			; <UNDEFINED> instruction: 0xf864f7ff
    66e0:			; <UNDEFINED> instruction: 0xf04fb998
    66e4:			; <UNDEFINED> instruction: 0xe7a234ff
    66e8:			; <UNDEFINED> instruction: 0x46106832
    66ec:	mrc	7, 0, APSR_nzcv, cr12, cr10, {7}
    66f0:	svceq	0x0000f1b8
    66f4:	strbmi	sp, [sl], -r6
    66f8:	strtmi	r4, [r8], -r1, asr #12
    66fc:			; <UNDEFINED> instruction: 0xf854f7ff
    6700:	rscle	r2, lr, r0, lsl #16
    6704:	svccs	0x0000463c
    6708:			; <UNDEFINED> instruction: 0x4628d091
    670c:			; <UNDEFINED> instruction: 0xf7ff2400
    6710:	stmib	r7, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    6714:	str	r0, [sl, r0, lsl #2]
    6718:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    671c:			; <UNDEFINED> instruction: 0x46404659
    6720:			; <UNDEFINED> instruction: 0xf7fa464a
    6724:			; <UNDEFINED> instruction: 0xf808ef5c
    6728:	svccs	0x00006009
    672c:	svcge	0x0072f47f
    6730:			; <UNDEFINED> instruction: 0x4630e77d
    6734:	ldcl	7, cr15, [r8, #1000]!	; 0x3e8
    6738:			; <UNDEFINED> instruction: 0xf109e779
    673c:			; <UNDEFINED> instruction: 0x46013aff
    6740:	ldrbmi	r4, [r2], -r0, asr #12
    6744:	svc	0x004af7fa
    6748:	andmi	pc, sl, r8, lsl #16
    674c:			; <UNDEFINED> instruction: 0xf7fae7ae
    6750:	svclt	0x0000ee44
    6754:	muleq	r1, ip, r8
    6758:	andeq	r0, r0, ip, lsr #3
    675c:	andeq	r1, r0, sl, asr #8
    6760:	strdeq	r1, [r1], -r8
    6764:	andeq	r1, r0, lr, ror r2
    6768:	muleq	r0, r4, r3
    676c:	andeq	r1, r0, ip, lsl #7
    6770:	cmnmi	r0, #737280	; 0xb4000
    6774:	strmi	r4, [r9], r0, lsl #13
    6778:	b	1617ff8 <__assert_fail@plt+0x16168a8>
    677c:	andsle	r0, r3, r9, lsl #6
    6780:	ldrmi	r2, [r5], -r0, lsl #6
    6784:			; <UNDEFINED> instruction: 0xf7fe461a
    6788:			; <UNDEFINED> instruction: 0x4604ffb7
    678c:	blls	1b2d74 <__assert_fail@plt+0x1b1624>
    6790:			; <UNDEFINED> instruction: 0x46294632
    6794:	mrc2	7, 7, pc, cr6, cr15, {7}
    6798:	strtmi	r4, [r0], -r3, lsl #12
    679c:			; <UNDEFINED> instruction: 0xf7fd461c
    67a0:			; <UNDEFINED> instruction: 0x4620f89f
    67a4:	cmnhi	r0, #12386304	; 0xbd0000
    67a8:	ldreq	pc, [r5], #-111	; 0xffffff91
    67ac:			; <UNDEFINED> instruction: 0xf06fe7f9
    67b0:	ldrb	r0, [r6, fp, lsl #8]!
    67b4:	addlt	fp, r6, r0, ror r5
    67b8:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    67bc:	strls	sl, [r0], -r2, lsl #28
    67c0:	cdpmi	3, 1, cr2, cr3, cr0, {0}
    67c4:			; <UNDEFINED> instruction: 0x461a44fc
    67c8:	strmi	r4, [sp], -r4, lsl #12
    67cc:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    67d0:			; <UNDEFINED> instruction: 0x96056836
    67d4:	streq	pc, [r0], -pc, asr #32
    67d8:			; <UNDEFINED> instruction: 0xffcaf7ff
    67dc:	ldmib	sp, {r7, r8, fp, ip, sp, pc}^
    67e0:	adcmi	r2, fp, #134217728	; 0x8000000
    67e4:	adcmi	fp, r2, #6, 30
    67e8:	andcs	r2, r0, r1
    67ec:	blmi	219018 <__assert_fail@plt+0x2178c8>
    67f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    67f4:	blls	160864 <__assert_fail@plt+0x15f114>
    67f8:	qaddle	r4, sl, r4
    67fc:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    6800:	rscscc	pc, pc, pc, asr #32
    6804:			; <UNDEFINED> instruction: 0xf7fae7f2
    6808:	svclt	0x0000ede8
    680c:	andeq	r1, r1, ip, ror #12
    6810:	andeq	r0, r0, ip, lsr #3
    6814:	andeq	r1, r1, r0, asr #12
    6818:			; <UNDEFINED> instruction: 0xb09db5f0
    681c:	strmi	r4, [r7], -r1, lsr #24
    6820:	ldrmi	r4, [r6], -r1, lsr #22
    6824:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    6828:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    682c:			; <UNDEFINED> instruction: 0xf04f931b
    6830:			; <UNDEFINED> instruction: 0xf7fe0300
    6834:	strhlt	pc, [r0, #249]!	; 0xf9	; <UNPREDICTABLE>
    6838:			; <UNDEFINED> instruction: 0xf7fa4605
    683c:	stcne	14, cr14, [r3, #504]	; 0x1f8
    6840:	ldmdale	r6, {r0, r1, r4, r5, r7, r9, lr}
    6844:	strtmi	r1, [r9], -r2, asr #24
    6848:			; <UNDEFINED> instruction: 0xf7fa1d60
    684c:	blmi	601dec <__assert_fail@plt+0x60069c>
    6850:	strtmi	r4, [r1], -sl, ror #12
    6854:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    6858:	eorvs	r7, r0, fp, lsl r9
    685c:			; <UNDEFINED> instruction: 0x71232003
    6860:	svc	0x0046f7fa
    6864:	blls	134d0c <__assert_fail@plt+0x1335bc>
    6868:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    686c:	svcmi	0x00c0f5b3
    6870:	andcs	sp, r0, sl
    6874:	blmi	3190b4 <__assert_fail@plt+0x317964>
    6878:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    687c:	blls	6e08ec <__assert_fail@plt+0x6df19c>
    6880:	qaddle	r4, sl, ip
    6884:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    6888:	ldmib	sp, {r3, r4, r5, r9, sl, lr}^
    688c:			; <UNDEFINED> instruction: 0xf7ff6708
    6890:	addmi	pc, pc, #1840	; 0x730
    6894:	addmi	fp, r6, #8, 30
    6898:	strtmi	sp, [r0], -fp, ror #3
    689c:			; <UNDEFINED> instruction: 0xf7fae7ea
    68a0:	svclt	0x0000ed9c
    68a4:	andeq	r1, r1, ip, lsl #12
    68a8:	andeq	r0, r0, ip, lsr #3
    68ac:	andeq	r1, r0, ip, asr r1
    68b0:			; <UNDEFINED> instruction: 0x000115b8
    68b4:			; <UNDEFINED> instruction: 0x461eb570
    68b8:	ldrmi	r2, [r4], -r0, lsl #6
    68bc:			; <UNDEFINED> instruction: 0x4625461a
    68c0:			; <UNDEFINED> instruction: 0xff1af7fe
    68c4:	cmplt	r0, r4, lsl #12
    68c8:			; <UNDEFINED> instruction: 0x46294632
    68cc:			; <UNDEFINED> instruction: 0xffa4f7ff
    68d0:	strtmi	r4, [r0], -r3, lsl #12
    68d4:			; <UNDEFINED> instruction: 0xf7fd461c
    68d8:	strtmi	pc, [r0], -r3, lsl #16
    68dc:	svclt	0x0000bd70
    68e0:			; <UNDEFINED> instruction: 0x461eb570
    68e4:	ldrmi	r2, [r4], -r0, lsl #6
    68e8:			; <UNDEFINED> instruction: 0x4625461a
    68ec:			; <UNDEFINED> instruction: 0xff04f7fe
    68f0:	cmplt	r0, r4, lsl #12
    68f4:			; <UNDEFINED> instruction: 0x46294632
    68f8:			; <UNDEFINED> instruction: 0xff56f7fe
    68fc:	strtmi	r4, [r0], -r3, lsl #12
    6900:			; <UNDEFINED> instruction: 0xf7fc461c
    6904:	strtmi	pc, [r0], -sp, ror #31
    6908:	svclt	0x0000bd70
    690c:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6910:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
    6914:	cfldrsmi	mvf4, [sl], {252}	; 0xfc
    6918:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    691c:			; <UNDEFINED> instruction: 0xf50db082
    6920:			; <UNDEFINED> instruction: 0xf85c5280
    6924:	andcc	r4, r4, #4
    6928:	andsvs	r6, r4, r4, lsr #16
    692c:	streq	pc, [r0], #-79	; 0xffffffb1
    6930:			; <UNDEFINED> instruction: 0xf7fe461a
    6934:	strmi	pc, [r4], -r1, ror #29
    6938:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q0.5>, q12
    693c:	strbtmi	r0, [r9], -r1, lsl #4
    6940:			; <UNDEFINED> instruction: 0xff32f7fe
    6944:	strtmi	r4, [r0], -r1, lsl #12
    6948:			; <UNDEFINED> instruction: 0xfffaf7fe
    694c:	strtmi	r4, [r0], -r3, lsl #12
    6950:			; <UNDEFINED> instruction: 0xf7fc461c
    6954:	stmdbmi	fp, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6958:	orrpl	pc, r0, #54525952	; 0x3400000
    695c:	movwcc	r4, #18952	; 0x4a08
    6960:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    6964:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6968:	qaddle	r4, r1, r4
    696c:			; <UNDEFINED> instruction: 0xf50d4620
    6970:	andlt	r5, r2, r0, lsl #27
    6974:			; <UNDEFINED> instruction: 0xf7fabd10
    6978:	svclt	0x0000ed30
    697c:	andeq	r1, r1, ip, lsl r5
    6980:	andeq	r0, r0, ip, lsr #3
    6984:	ldrdeq	r1, [r1], -r0
    6988:	vmla.f<illegal width 8>	d18, d16, d2[0]
    698c:			; <UNDEFINED> instruction: 0xf7fa0108
    6990:	svclt	0x0000bd55
    6994:			; <UNDEFINED> instruction: 0x4614b570
    6998:	addlt	r4, r4, r1, lsr #20
    699c:	strmi	r4, [r5], -r1, lsr #22
    69a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    69a4:	movwls	r6, #14363	; 0x381b
    69a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    69ac:	tstlt	r1, #11534336	; 0xb00000
    69b0:	stmdage	r2, {r0, r2, r3, r4, r9, fp, lr}
    69b4:	strls	r2, [r0], #-257	; 0xfffffeff
    69b8:			; <UNDEFINED> instruction: 0xf7fa447a
    69bc:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    69c0:	eorscs	sp, pc, r8, lsr #22
    69c4:	mcr	7, 4, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    69c8:	stmdals	r2, {r1, r2, r9, sl, lr}
    69cc:			; <UNDEFINED> instruction: 0xffdcf7ff
    69d0:	ldrtmi	r4, [r0], -r4, lsl #12
    69d4:	mcr	7, 4, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    69d8:	andsle	r1, r6, r3, ror #24
    69dc:	eorvs	r9, fp, r2, lsl #22
    69e0:	blmi	419230 <__assert_fail@plt+0x417ae0>
    69e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    69e8:	blls	e0a58 <__assert_fail@plt+0xdf308>
    69ec:	tstle	r4, sl, asr r0
    69f0:	andlt	r4, r4, r0, lsr #12
    69f4:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    69f8:			; <UNDEFINED> instruction: 0xf7fa4478
    69fc:	strmi	lr, [r3], -r0, asr #26
    6a00:	bicsle	r2, r5, r0, lsl #16
    6a04:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    6a08:	stmdals	r2, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6a0c:	stc	7, cr15, [ip], {250}	; 0xfa
    6a10:	strb	r2, [r4, r0, lsl #6]!
    6a14:	ldrbtcc	pc, [pc], #79	; 6a1c <__assert_fail@plt+0x52cc>	; <UNPREDICTABLE>
    6a18:			; <UNDEFINED> instruction: 0xf7fae7e2
    6a1c:	svclt	0x0000ecde
    6a20:	muleq	r1, r0, r4
    6a24:	andeq	r0, r0, ip, lsr #3
    6a28:	andeq	r1, r0, r8, lsr #1
    6a2c:	andeq	r1, r1, ip, asr #8
    6a30:	andeq	r1, r0, r0, rrx
    6a34:	andeq	r1, r0, sl, asr #32
    6a38:			; <UNDEFINED> instruction: 0x460ab570
    6a3c:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    6a40:			; <UNDEFINED> instruction: 0xf7fa4605
    6a44:	cdpne	14, 0, cr14, cr4, cr2, {0}
    6a48:	strtmi	sp, [r0], -r1, lsl #22
    6a4c:			; <UNDEFINED> instruction: 0x4628bd70
    6a50:	stcl	7, cr15, [r8], {250}	; 0xfa
    6a54:	blle	ffe0e26c <__assert_fail@plt+0xffe0cb1c>
    6a58:			; <UNDEFINED> instruction: 0xf7fa2101
    6a5c:	mcrne	13, 0, lr, cr2, cr6, {7}
    6a60:			; <UNDEFINED> instruction: 0xf042db07
    6a64:	tstcs	r2, r1, lsl #4
    6a68:			; <UNDEFINED> instruction: 0xf7fa4620
    6a6c:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6a70:			; <UNDEFINED> instruction: 0xf7fadaeb
    6a74:			; <UNDEFINED> instruction: 0x4605ed7a
    6a78:	stmdavs	lr!, {r5, r9, sl, lr}
    6a7c:	ldrbtcc	pc, [pc], #79	; 6a84 <__assert_fail@plt+0x5334>	; <UNPREDICTABLE>
    6a80:	mcr	7, 2, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6a84:	strb	r6, [r0, lr, lsr #32]!
    6a88:	ldclt	7, cr15, [lr, #-1000]	; 0xfffffc18
    6a8c:	mvnsmi	lr, #737280	; 0xb4000
    6a90:	suble	r2, fp, r0, lsl #16
    6a94:	mulcc	r0, r0, r9
    6a98:	suble	r2, r7, r0, lsl #22
    6a9c:			; <UNDEFINED> instruction: 0xf7fa4689
    6aa0:			; <UNDEFINED> instruction: 0x4607ec96
    6aa4:	suble	r2, r4, r0, lsl #16
    6aa8:	mulcc	r0, r0, r9
    6aac:	svclt	0x00062b2f
    6ab0:			; <UNDEFINED> instruction: 0xf9901c45
    6ab4:	strmi	r3, [r5], -r1
    6ab8:			; <UNDEFINED> instruction: 0x262fb3b3
    6abc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ac0:			; <UNDEFINED> instruction: 0xf880e00a
    6ac4:			; <UNDEFINED> instruction: 0xf9958000
    6ac8:	bllt	d2ad0 <__assert_fail@plt+0xd1380>
    6acc:			; <UNDEFINED> instruction: 0xf8054625
    6ad0:			; <UNDEFINED> instruction: 0xf9946b01
    6ad4:	teqlt	fp, #1
    6ad8:	strtmi	r2, [r8], -pc, lsr #2
    6adc:	ldc	7, cr15, [r2, #-1000]!	; 0xfffffc18
    6ae0:	stmdacs	r0, {r2, r9, sl, lr}
    6ae4:			; <UNDEFINED> instruction: 0xf995d1ed
    6ae8:	mvnlt	r3, r0
    6aec:	ldrtmi	r4, [r8], -r9, asr #12
    6af0:	ldcl	7, cr15, [sl, #-1000]	; 0xfffffc18
    6af4:			; <UNDEFINED> instruction: 0xb1b84605
    6af8:	ldc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    6afc:	blcs	460b10 <__assert_fail@plt+0x45f3c0>
    6b00:			; <UNDEFINED> instruction: 0x4638d012
    6b04:	ldc	7, cr15, [r0], {250}	; 0xfa
    6b08:	pop	{r3, r5, r9, sl, lr}
    6b0c:			; <UNDEFINED> instruction: 0x464983f8
    6b10:			; <UNDEFINED> instruction: 0xf7fa4638
    6b14:	strmi	lr, [r5], -sl, asr #26
    6b18:	sbcsle	r2, r7, r0, lsl #16
    6b1c:	stc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    6b20:	blcs	460b34 <__assert_fail@plt+0x45f3e4>
    6b24:	ubfx	sp, r2, #1, #13
    6b28:	strb	r2, [sl, r0, lsl #10]!
    6b2c:	ldreq	pc, [r5, #-111]	; 0xffffff91
    6b30:			; <UNDEFINED> instruction: 0xf06fe7ea
    6b34:	strb	r0, [r7, fp, lsl #10]!
    6b38:	teqlt	r0, r8, lsl #10
    6b3c:			; <UNDEFINED> instruction: 0xf7fa212f
    6b40:			; <UNDEFINED> instruction: 0xb110ed96
    6b44:			; <UNDEFINED> instruction: 0xf8002300
    6b48:	vstrlt	d3, [r8, #-4]
    6b4c:	mvnsmi	lr, sp, lsr #18
    6b50:	strmi	r4, [pc], -r4, lsl #12
    6b54:			; <UNDEFINED> instruction: 0xf7fa4690
    6b58:	movwcs	lr, #3336	; 0xd08
    6b5c:	bicslt	r6, ip, r3
    6b60:	mulvs	r0, r4, r9
    6b64:	strmi	fp, [r5], -r6, asr #3
    6b68:	stcl	7, cr15, [r8], {250}	; 0xfa
    6b6c:			; <UNDEFINED> instruction: 0xf8336803
    6b70:	ldreq	r3, [fp, #-22]	; 0xffffffea
    6b74:	andcs	sp, sl, #16, 10	; 0x4000000
    6b78:			; <UNDEFINED> instruction: 0x46204639
    6b7c:	ldcl	7, cr15, [r6], {250}	; 0xfa
    6b80:	andeq	pc, r0, r8, asr #17
    6b84:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    6b88:	adcmi	r6, r3, #3866624	; 0x3b0000
    6b8c:	pop	{r2, ip, lr, pc}
    6b90:	submi	r8, r0, #240, 2	; 0x3c
    6b94:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6b98:	andseq	pc, r5, pc, rrx
    6b9c:	svclt	0x0000e7f7
    6ba0:			; <UNDEFINED> instruction: 0x460eb570
    6ba4:			; <UNDEFINED> instruction: 0x46044615
    6ba8:	ldc	7, cr15, [ip, #-1000]!	; 0xfffffc18
    6bac:			; <UNDEFINED> instruction: 0xb126b150
    6bb0:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    6bb4:	addseq	r0, fp, fp, asr r9
    6bb8:	tstlt	sp, r3, lsr r0
    6bbc:			; <UNDEFINED> instruction: 0xf024341f
    6bc0:	eorvs	r0, ip, pc, lsl r4
    6bc4:	svclt	0x0000bd70
    6bc8:	ldcllt	7, cr15, [sl], #1000	; 0x3e8
    6bcc:	andcs	r4, r0, #638976	; 0x9c000
    6bd0:			; <UNDEFINED> instruction: 0xf44f4b27
    6bd4:	ldrblt	r6, [r0, #0]!
    6bd8:	addlt	r4, r3, r9, ror r4
    6bdc:	strvs	pc, [r0, -pc, asr #8]
    6be0:	strbtmi	r5, [lr], -fp, asr #17
    6be4:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    6be8:			; <UNDEFINED> instruction: 0xf04f9301
    6bec:			; <UNDEFINED> instruction: 0xf7ff0300
    6bf0:			; <UNDEFINED> instruction: 0x4604ffd7
    6bf4:	eors	fp, r4, r8, asr r9
    6bf8:			; <UNDEFINED> instruction: 0x4620007f
    6bfc:			; <UNDEFINED> instruction: 0xffe4f7ff
    6c00:	ldrtmi	r2, [r8], -r0, lsl #4
    6c04:			; <UNDEFINED> instruction: 0xf7ff4631
    6c08:	strmi	pc, [r4], -fp, asr #31
    6c0c:	bls	33934 <__assert_fail@plt+0x321e4>
    6c10:	strtmi	r2, [r0], -r0, lsl #2
    6c14:	ldcl	7, cr15, [ip], {250}	; 0xfa
    6c18:	strtmi	r9, [r3], -r0, lsl #20
    6c1c:	rscscs	r2, r2, r0, lsl #2
    6c20:	ldcl	7, cr15, [lr], #-1000	; 0xfffffc18
    6c24:	ble	38e440 <__assert_fail@plt+0x38ccf0>
    6c28:	ldc	7, cr15, [lr], {250}	; 0xfa
    6c2c:	svcne	0x0080f5b7
    6c30:			; <UNDEFINED> instruction: 0xf1a36803
    6c34:	blx	fecc7894 <__assert_fail@plt+0xfecc6144>
    6c38:	b	1403a4c <__assert_fail@plt+0x14022fc>
    6c3c:	svclt	0x00a81353
    6c40:	blcs	f848 <__assert_fail@plt+0xe0f8>
    6c44:			; <UNDEFINED> instruction: 0x4620d1d8
    6c48:			; <UNDEFINED> instruction: 0xffbef7ff
    6c4c:	bmi	246ff4 <__assert_fail@plt+0x2458a4>
    6c50:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6c54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c58:	subsmi	r9, sl, r1, lsl #22
    6c5c:	andlt	sp, r3, r4, lsl #2
    6c60:			; <UNDEFINED> instruction: 0xf04fbdf0
    6c64:	udf	#8975	; 0x230f
    6c68:	bl	fedc4c58 <__assert_fail@plt+0xfedc3508>
    6c6c:	andeq	r1, r1, r8, asr r2
    6c70:	andeq	r0, r0, ip, lsr #3
    6c74:	ldrdeq	r1, [r1], -lr
    6c78:	svcmi	0x00f0e92d
    6c7c:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    6c80:	andls	fp, r4, r9, lsl #1
    6c84:	addhi	pc, r5, r0
    6c88:	blmi	10d850c <__assert_fail@plt+0x10d6dbc>
    6c8c:	andcs	r4, r0, r2, lsl #13
    6c90:	movwls	r4, #25723	; 0x647b
    6c94:	strmi	r4, [fp], r1, asr #22
    6c98:			; <UNDEFINED> instruction: 0x46054690
    6c9c:	movwls	r4, #21627	; 0x547b
    6ca0:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    6ca4:	bl	fedeb8c8 <__assert_fail@plt+0xfedea178>
    6ca8:			; <UNDEFINED> instruction: 0xf1050fd5
    6cac:	stmdble	r8, {r0, sl}
    6cb0:			; <UNDEFINED> instruction: 0xf005096a
    6cb4:			; <UNDEFINED> instruction: 0xf858031f
    6cb8:	blx	88ed48 <__assert_fail@plt+0x88d5f8>
    6cbc:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    6cc0:	strtmi	sp, [r5], -fp, lsl #8
    6cc4:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    6cc8:	beq	41b78 <__assert_fail@plt+0x40428>
    6ccc:	movwcs	r9, #2052	; 0x804
    6cd0:	andcc	pc, r0, sl, lsl #17
    6cd4:	pop	{r0, r3, ip, sp, pc}
    6cd8:	strmi	r8, [r1, #4080]!	; 0xff0
    6cdc:	bl	fedfd1dc <__assert_fail@plt+0xfedfba8c>
    6ce0:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    6ce4:			; <UNDEFINED> instruction: 0xf0040963
    6ce8:			; <UNDEFINED> instruction: 0xf858021f
    6cec:	blx	8d2d80 <__assert_fail@plt+0x8d1630>
    6cf0:			; <UNDEFINED> instruction: 0xf012f202
    6cf4:	eorsle	r0, r1, r1, lsl #4
    6cf8:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    6cfc:	and	r1, r9, r6, ror fp
    6d00:	svceq	0x00d3ebb7
    6d04:			; <UNDEFINED> instruction: 0xf858d90f
    6d08:	blx	8d2d94 <__assert_fail@plt+0x8d1644>
    6d0c:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    6d10:	strmi	sp, [r2], -r9, lsl #10
    6d14:	addsmi	r1, r6, #311296	; 0x4c000
    6d18:	ldceq	0, cr15, [pc], {3}
    6d1c:	andeq	pc, r1, r2, lsl #2
    6d20:	cmpne	r3, pc, asr #20
    6d24:	bcs	7b4dc <__assert_fail@plt+0x79d8c>
    6d28:	stmiane	ip!, {r2, r5, ip, lr, pc}
    6d2c:			; <UNDEFINED> instruction: 0xf04f9a05
    6d30:			; <UNDEFINED> instruction: 0x465933ff
    6d34:	stmib	sp, {r4, r6, r9, sl, lr}^
    6d38:	andls	r5, r0, #16777216	; 0x1000000
    6d3c:			; <UNDEFINED> instruction: 0xf7fa2201
    6d40:	ldrbmi	lr, [r8, #-3324]	; 0xfffff304
    6d44:	movwcs	fp, #3892	; 0xf34
    6d48:	b	14cf954 <__assert_fail@plt+0x14ce204>
    6d4c:			; <UNDEFINED> instruction: 0xd11c73d0
    6d50:	bl	fead7f60 <__assert_fail@plt+0xfead6810>
    6d54:			; <UNDEFINED> instruction: 0x1c650b00
    6d58:	ldr	r2, [r3, r1]!
    6d5c:			; <UNDEFINED> instruction: 0xf04f9a06
    6d60:			; <UNDEFINED> instruction: 0x465933ff
    6d64:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    6d68:	andls	r4, r0, #44, 12	; 0x2c00000
    6d6c:			; <UNDEFINED> instruction: 0xf7fa2201
    6d70:	strb	lr, [r6, r4, ror #25]!
    6d74:			; <UNDEFINED> instruction: 0xf04f9907
    6d78:			; <UNDEFINED> instruction: 0x465033ff
    6d7c:	strpl	lr, [r1], #-2509	; 0xfffff633
    6d80:	ldrbmi	r9, [r9], -r0, lsl #2
    6d84:	ldcl	7, cr15, [r8], {250}	; 0xfa
    6d88:	ldrdcs	lr, [r0], -fp
    6d8c:	pop	{r0, r3, ip, sp, pc}
    6d90:			; <UNDEFINED> instruction: 0xf8dd8ff0
    6d94:			; <UNDEFINED> instruction: 0xe799a010
    6d98:	andeq	r0, r0, r4, ror #27
    6d9c:	andeq	r0, r0, r0, ror #27
    6da0:	andeq	r0, r0, lr, asr #27
    6da4:	mvnsmi	lr, sp, lsr #18
    6da8:	stccc	0, cr0, [r4], {220}	; 0xdc
    6dac:	strmi	r4, [r4], r6, lsl #13
    6db0:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    6db4:	andcs	sp, r0, r8, rrx
    6db8:	b	13fee38 <__assert_fail@plt+0x13fd6e8>
    6dbc:			; <UNDEFINED> instruction: 0xf0071857
    6dc0:			; <UNDEFINED> instruction: 0xf852071f
    6dc4:	blx	a26e6c <__assert_fail@plt+0xa2571c>
    6dc8:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    6dcc:			; <UNDEFINED> instruction: 0xf045d54a
    6dd0:	stmdacs	r0, {r3, r9, sl}
    6dd4:	strbtmi	fp, [r0], -r8, lsl #30
    6dd8:	ldrtmi	r2, [r5], -r9, lsl #28
    6ddc:			; <UNDEFINED> instruction: 0xf106bfc8
    6de0:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    6de4:	strbtmi	r3, [r6], -r4, lsl #24
    6de8:	blpl	84e08 <__assert_fail@plt+0x836b8>
    6dec:	bl	fe9bbf10 <__assert_fail@plt+0xfe9ba7c0>
    6df0:	addmi	r0, sp, #58720256	; 0x3800000
    6df4:	ldrtmi	sp, [r4], r3, asr #32
    6df8:	svceq	0x00d4ebb3
    6dfc:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    6e00:	ldreq	pc, [pc, #-4]	; 6e04 <__assert_fail@plt+0x56b4>
    6e04:			; <UNDEFINED> instruction: 0xf8522500
    6e08:	svclt	0x00886026
    6e0c:			; <UNDEFINED> instruction: 0xf505fa26
    6e10:	streq	pc, [r1], -r4, lsl #2
    6e14:			; <UNDEFINED> instruction: 0xf005bf88
    6e18:	bl	fecc8224 <__assert_fail@plt+0xfecc6ad4>
    6e1c:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    6e20:			; <UNDEFINED> instruction: 0xf0060977
    6e24:			; <UNDEFINED> instruction: 0xf852061f
    6e28:	blx	9e2ecc <__assert_fail@plt+0x9e177c>
    6e2c:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    6e30:			; <UNDEFINED> instruction: 0xf045bf48
    6e34:	cfstr32ne	mvfx0, [r6], #8
    6e38:	svceq	0x00d6ebb3
    6e3c:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    6e40:	ldreq	pc, [pc], -r6
    6e44:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    6e48:			; <UNDEFINED> instruction: 0xf606fa27
    6e4c:	svclt	0x004807f6
    6e50:	streq	pc, [r4, #-69]	; 0xffffffbb
    6e54:	blx	fec0e1f8 <__assert_fail@plt+0xfec0caa8>
    6e58:	bl	fed04860 <__assert_fail@plt+0xfed03110>
    6e5c:	b	13cadc0 <__assert_fail@plt+0x13c9670>
    6e60:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    6e64:	svclt	0x00082d00
    6e68:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    6e6c:	uqadd16mi	fp, r0, r8
    6e70:	strbtmi	r3, [r6], -r4, lsl #24
    6e74:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    6e78:	blpl	84e98 <__assert_fail@plt+0x83748>
    6e7c:	movwcs	sp, #1463	; 0x5b7
    6e80:			; <UNDEFINED> instruction: 0xb1207033
    6e84:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6e88:			; <UNDEFINED> instruction: 0xf80c2300
    6e8c:	strbtmi	r3, [r0], -r1, lsl #18
    6e90:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6e94:	ldrbmi	lr, [r0, sp, lsr #18]!
    6e98:	strmi	r4, [r9], r7, lsl #12
    6e9c:			; <UNDEFINED> instruction: 0xf7fa4692
    6ea0:	stmdacs	r1, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    6ea4:	ldrbtcc	pc, [pc], #256	; 6eac <__assert_fail@plt+0x575c>	; <UNPREDICTABLE>
    6ea8:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    6eac:	blcs	c24fa0 <__assert_fail@plt+0xc23850>
    6eb0:	ldrbmi	sp, [r2], -r6, rrx
    6eb4:	strbmi	r2, [r8], -r0, lsl #2
    6eb8:	bl	fe2c4ea8 <__assert_fail@plt+0xfe2c3758>
    6ebc:	svclt	0x009c42a7
    6ec0:			; <UNDEFINED> instruction: 0xf04f2500
    6ec4:	ldmdale	r8, {r0, fp}^
    6ec8:	mulvs	r0, r4, r9
    6ecc:	svclt	0x00042e2c
    6ed0:			; <UNDEFINED> instruction: 0x6c01f914
    6ed4:	ldrbtcc	pc, [pc], #260	; 6edc <__assert_fail@plt+0x578c>	; <UNPREDICTABLE>
    6ed8:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    6edc:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    6ee0:	b	ffec4ed0 <__assert_fail@plt+0xffec3780>
    6ee4:			; <UNDEFINED> instruction: 0xf8536803
    6ee8:			; <UNDEFINED> instruction: 0xf1a33026
    6eec:	bcs	147878 <__assert_fail@plt+0x146128>
    6ef0:	blcc	15fd024 <__assert_fail@plt+0x15fb8d4>
    6ef4:	strle	r0, [ip, #-2010]	; 0xfffff826
    6ef8:	svceq	0x00d5ebba
    6efc:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    6f00:	andseq	pc, pc, #5
    6f04:			; <UNDEFINED> instruction: 0xf102fa08
    6f08:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    6f0c:			; <UNDEFINED> instruction: 0xf849430a
    6f10:	ldreq	r2, [lr, r0, lsr #32]
    6f14:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    6f18:	svceq	0x00d2ebba
    6f1c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    6f20:	andseq	pc, pc, #2
    6f24:	vpmax.s8	d15, d2, d8
    6f28:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    6f2c:			; <UNDEFINED> instruction: 0xf849430a
    6f30:	ldrbeq	r2, [r8, -r0, lsr #32]
    6f34:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    6f38:	svceq	0x00d2ebba
    6f3c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    6f40:	andseq	pc, pc, #2
    6f44:	vpmax.s8	d15, d2, d8
    6f48:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    6f4c:			; <UNDEFINED> instruction: 0xf849430a
    6f50:	ldreq	r2, [r9, -r0, lsr #32]
    6f54:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    6f58:	svceq	0x00d3ebba
    6f5c:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    6f60:	tsteq	pc, #3	; <UNPREDICTABLE>
    6f64:	vpmax.u8	d15, d3, d8
    6f68:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    6f6c:			; <UNDEFINED> instruction: 0xf8494313
    6f70:	stccc	0, cr3, [r1], {33}	; 0x21
    6f74:	adcmi	r3, r7, #4, 10	; 0x1000000
    6f78:	andcs	sp, r0, r6, lsr #19
    6f7c:			; <UNDEFINED> instruction: 0x87f0e8bd
    6f80:	blcs	1e25174 <__assert_fail@plt+0x1e23a24>
    6f84:	strcc	fp, [r2, -r8, lsl #30]
    6f88:			; <UNDEFINED> instruction: 0xf04fe793
    6f8c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    6f90:	svclt	0x000087f0
    6f94:	svcmi	0x00f0e92d
    6f98:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    6f9c:	movwls	r4, #9743	; 0x260f
    6fa0:	blmi	144f3a8 <__assert_fail@plt+0x144dc58>
    6fa4:			; <UNDEFINED> instruction: 0x4616447d
    6fa8:	ldrtmi	r4, [r8], -r4, lsl #12
    6fac:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    6fb0:			; <UNDEFINED> instruction: 0xf10d58eb
    6fb4:			; <UNDEFINED> instruction: 0xf10d0a18
    6fb8:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    6fbc:			; <UNDEFINED> instruction: 0xf04f9309
    6fc0:	mrsls	r0, SP_abt
    6fc4:	bl	144fb4 <__assert_fail@plt+0x143864>
    6fc8:	suble	r2, sl, r0, lsl #24
    6fcc:	strtmi	r2, [r0], -ip, lsr #2
    6fd0:	b	fee44fc0 <__assert_fail@plt+0xfee43870>
    6fd4:	smlabblt	r8, r1, r6, r4
    6fd8:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    6fdc:	ldrbmi	r4, [r2], -r0, lsr #12
    6fe0:			; <UNDEFINED> instruction: 0xf7ff4659
    6fe4:			; <UNDEFINED> instruction: 0x9003fdb3
    6fe8:	cmnle	r7, r0, lsl #16
    6fec:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    6ff0:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    6ff4:			; <UNDEFINED> instruction: 0xb1a34507
    6ff8:	ldrmi	r2, [r8], -sp, lsr #2
    6ffc:			; <UNDEFINED> instruction: 0xf7fa9301
    7000:	strmi	lr, [r2], -r2, lsr #21
    7004:	blls	735ac <__assert_fail@plt+0x71e5c>
    7008:	strtmi	r2, [sl], #-300	; 0xfffffed4
    700c:	ldrmi	r9, [r8], -r1, lsl #4
    7010:	b	fe645000 <__assert_fail@plt+0xfe6438b0>
    7014:	strmi	r9, [r3], -r1, lsl #20
    7018:	eorsle	r2, r8, r0, lsl #16
    701c:	addsmi	r4, r3, #721420288	; 0x2b000000
    7020:			; <UNDEFINED> instruction: 0x46a4d834
    7024:			; <UNDEFINED> instruction: 0xf04f9b02
    7028:	cdpne	14, 1, cr0, cr8, cr1, {0}
    702c:	andcs	fp, r1, r8, lsl pc
    7030:	svclt	0x008c45a0
    7034:			; <UNDEFINED> instruction: 0xf0002300
    7038:	ldmiblt	fp, {r0, r8, r9}^
    703c:	svceq	0x00d4ebb6
    7040:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    7044:	tsteq	pc, #4	; <UNPREDICTABLE>
    7048:	vpmax.s8	d15, d3, d14
    704c:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    7050:			; <UNDEFINED> instruction: 0xf8474313
    7054:	strtmi	r3, [ip], #-33	; 0xffffffdf
    7058:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    705c:	stccs	6, cr4, [r0], {76}	; 0x4c
    7060:	blls	17b738 <__assert_fail@plt+0x179fe8>
    7064:	teqlt	r3, r0, lsr #12
    7068:	muleq	r0, r3, r9
    706c:	svclt	0x00183800
    7070:	and	r2, r0, r1
    7074:	bmi	74f084 <__assert_fail@plt+0x74d934>
    7078:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    707c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7080:	subsmi	r9, sl, r9, lsl #22
    7084:	andlt	sp, fp, ip, lsr #2
    7088:	svchi	0x00f0e8bd
    708c:	ldrmi	r9, [r0], -r3, lsl #26
    7090:	bge	1d89fc <__assert_fail@plt+0x1d72ac>
    7094:			; <UNDEFINED> instruction: 0xf7ff9301
    7098:	blls	86604 <__assert_fail@plt+0x84eb4>
    709c:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    70a0:			; <UNDEFINED> instruction: 0xf990b170
    70a4:	movwls	r2, #4096	; 0x1000
    70a8:	teqcs	sl, r2, asr r1
    70ac:	b	12c509c <__assert_fail@plt+0x12c394c>
    70b0:	blls	73578 <__assert_fail@plt+0x71e28>
    70b4:	addsmi	r3, r8, #1
    70b8:			; <UNDEFINED> instruction: 0xf045bf38
    70bc:	pushlt	{r0, r8, sl}
    70c0:			; <UNDEFINED> instruction: 0x4c06e9dd
    70c4:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    70c8:	str	r9, [fp, r8, lsl #26]!
    70cc:	ldrbmi	sl, [r9], -r8, lsl #20
    70d0:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    70d4:	blls	23551c <__assert_fail@plt+0x233dcc>
    70d8:	mvnsle	r2, r0, lsl #22
    70dc:	strb	r2, [sl, r1]
    70e0:	ldmdb	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70e4:	andeq	r0, r1, ip, lsl #29
    70e8:	andeq	r0, r0, ip, lsr #3
    70ec:			; <UNDEFINED> instruction: 0x00010db6
    70f0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    70f4:	svclt	0x00be2900
    70f8:			; <UNDEFINED> instruction: 0xf04f2000
    70fc:	and	r4, r6, r0, lsl #2
    7100:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    7104:			; <UNDEFINED> instruction: 0xf06fbf1c
    7108:			; <UNDEFINED> instruction: 0xf04f4100
    710c:			; <UNDEFINED> instruction: 0xf00030ff
    7110:			; <UNDEFINED> instruction: 0xf1adb857
    7114:	stmdb	sp!, {r3, sl, fp}^
    7118:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    711c:	blcs	3dd48 <__assert_fail@plt+0x3c5f8>
    7120:			; <UNDEFINED> instruction: 0xf000db1a
    7124:			; <UNDEFINED> instruction: 0xf8ddf853
    7128:	ldmib	sp, {r2, sp, lr, pc}^
    712c:	andlt	r2, r4, r2, lsl #6
    7130:	submi	r4, r0, #112, 14	; 0x1c00000
    7134:	cmpeq	r1, r1, ror #22
    7138:	blle	6d1d40 <__assert_fail@plt+0x6d05f0>
    713c:			; <UNDEFINED> instruction: 0xf846f000
    7140:	ldrd	pc, [r4], -sp
    7144:	movwcs	lr, #10717	; 0x29dd
    7148:	submi	fp, r0, #4
    714c:	cmpeq	r1, r1, ror #22
    7150:	bl	18d7aa0 <__assert_fail@plt+0x18d6350>
    7154:	ldrbmi	r0, [r0, -r3, asr #6]!
    7158:	bl	18d7aa8 <__assert_fail@plt+0x18d6358>
    715c:			; <UNDEFINED> instruction: 0xf0000343
    7160:			; <UNDEFINED> instruction: 0xf8ddf835
    7164:	ldmib	sp, {r2, sp, lr, pc}^
    7168:	andlt	r2, r4, r2, lsl #6
    716c:	bl	1857a74 <__assert_fail@plt+0x1856324>
    7170:	ldrbmi	r0, [r0, -r1, asr #2]!
    7174:	bl	18d7ac4 <__assert_fail@plt+0x18d6374>
    7178:			; <UNDEFINED> instruction: 0xf0000343
    717c:			; <UNDEFINED> instruction: 0xf8ddf827
    7180:	ldmib	sp, {r2, sp, lr, pc}^
    7184:	andlt	r2, r4, r2, lsl #6
    7188:	bl	18d7ad8 <__assert_fail@plt+0x18d6388>
    718c:	ldrbmi	r0, [r0, -r3, asr #6]!
    7190:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    7194:	svclt	0x00082900
    7198:	svclt	0x001c2800
    719c:	mvnscc	pc, pc, asr #32
    71a0:	rscscc	pc, pc, pc, asr #32
    71a4:	stmdalt	ip, {ip, sp, lr, pc}
    71a8:	stfeqd	f7, [r8], {173}	; 0xad
    71ac:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    71b0:			; <UNDEFINED> instruction: 0xf80cf000
    71b4:	ldrd	pc, [r4], -sp
    71b8:	movwcs	lr, #10717	; 0x29dd
    71bc:	ldrbmi	fp, [r0, -r4]!
    71c0:			; <UNDEFINED> instruction: 0xf04fb502
    71c4:			; <UNDEFINED> instruction: 0xf7fa0008
    71c8:	stclt	8, cr14, [r2, #-432]	; 0xfffffe50
    71cc:	svclt	0x00084299
    71d0:	push	{r4, r7, r9, lr}
    71d4:			; <UNDEFINED> instruction: 0x46044ff0
    71d8:	andcs	fp, r0, r8, lsr pc
    71dc:			; <UNDEFINED> instruction: 0xf8dd460d
    71e0:	svclt	0x0038c024
    71e4:	cmnle	fp, #1048576	; 0x100000
    71e8:			; <UNDEFINED> instruction: 0x46994690
    71ec:			; <UNDEFINED> instruction: 0xf283fab3
    71f0:	rsbsle	r2, r0, r0, lsl #22
    71f4:			; <UNDEFINED> instruction: 0xf385fab5
    71f8:	rsble	r2, r8, r0, lsl #26
    71fc:			; <UNDEFINED> instruction: 0xf1a21ad2
    7200:	blx	24aa88 <__assert_fail@plt+0x249338>
    7204:	blx	245e14 <__assert_fail@plt+0x2446c4>
    7208:			; <UNDEFINED> instruction: 0xf1c2f30e
    720c:	b	12c8e94 <__assert_fail@plt+0x12c7744>
    7210:	blx	a09e24 <__assert_fail@plt+0xa086d4>
    7214:	b	1303e38 <__assert_fail@plt+0x13026e8>
    7218:	blx	209e2c <__assert_fail@plt+0x2086dc>
    721c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    7220:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    7224:	andcs	fp, r0, ip, lsr pc
    7228:	movwle	r4, #42497	; 0xa601
    722c:	bl	fed0f238 <__assert_fail@plt+0xfed0dae8>
    7230:	blx	8260 <__assert_fail@plt+0x6b10>
    7234:	blx	843674 <__assert_fail@plt+0x841f24>
    7238:	bl	1983e5c <__assert_fail@plt+0x198270c>
    723c:	tstmi	r9, #46137344	; 0x2c00000
    7240:	bcs	17488 <__assert_fail@plt+0x15d38>
    7244:	b	13fb33c <__assert_fail@plt+0x13f9bec>
    7248:	b	13c93b8 <__assert_fail@plt+0x13c7c68>
    724c:	b	12097c0 <__assert_fail@plt+0x1208070>
    7250:	ldrmi	r7, [r6], -fp, asr #17
    7254:	bl	fed3f288 <__assert_fail@plt+0xfed3db38>
    7258:	bl	1947e80 <__assert_fail@plt+0x1946730>
    725c:	ldmne	fp, {r0, r3, r9, fp}^
    7260:	beq	2c1f90 <__assert_fail@plt+0x2c0840>
    7264:			; <UNDEFINED> instruction: 0xf14a1c5c
    7268:	cfsh32cc	mvfx0, mvfx1, #0
    726c:	strbmi	sp, [sp, #-7]
    7270:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    7274:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    7278:	adfccsz	f4, f1, #5.0
    727c:	blx	17ba60 <__assert_fail@plt+0x17a310>
    7280:	blx	944ea4 <__assert_fail@plt+0x943754>
    7284:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    7288:	vseleq.f32	s30, s28, s11
    728c:	blx	94d694 <__assert_fail@plt+0x94bf44>
    7290:	b	11052a0 <__assert_fail@plt+0x1103b50>
    7294:			; <UNDEFINED> instruction: 0xf1a2040e
    7298:			; <UNDEFINED> instruction: 0xf1c20720
    729c:	blx	208b24 <__assert_fail@plt+0x2073d4>
    72a0:	blx	143eb0 <__assert_fail@plt+0x142760>
    72a4:	blx	144ec8 <__assert_fail@plt+0x143778>
    72a8:	b	1103ab8 <__assert_fail@plt+0x1102368>
    72ac:	blx	907ed0 <__assert_fail@plt+0x906780>
    72b0:	bl	1184ad0 <__assert_fail@plt+0x1183380>
    72b4:	teqmi	r3, #1073741824	; 0x40000000
    72b8:	strbmi	r1, [r5], -r0, lsl #21
    72bc:	tsteq	r3, r1, ror #22
    72c0:	svceq	0x0000f1bc
    72c4:	stmib	ip, {r0, ip, lr, pc}^
    72c8:	pop	{r8, sl, lr}
    72cc:	blx	fed2b294 <__assert_fail@plt+0xfed29b44>
    72d0:	msrcc	CPSR_, #132, 6	; 0x10000002
    72d4:	blx	fee41124 <__assert_fail@plt+0xfee3f9d4>
    72d8:	blx	fed83d00 <__assert_fail@plt+0xfed825b0>
    72dc:	eorcc	pc, r0, #335544322	; 0x14000002
    72e0:	orrle	r2, fp, r0, lsl #26
    72e4:	svclt	0x0000e7f3
    72e8:	mvnsmi	lr, #737280	; 0xb4000
    72ec:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    72f0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    72f4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    72f8:	svc	0x00aef7f9
    72fc:	blne	1d984f8 <__assert_fail@plt+0x1d96da8>
    7300:	strhle	r1, [sl], -r6
    7304:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    7308:	svccc	0x0004f855
    730c:	strbmi	r3, [sl], -r1, lsl #8
    7310:	ldrtmi	r4, [r8], -r1, asr #12
    7314:	adcmi	r4, r6, #152, 14	; 0x2600000
    7318:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    731c:	svclt	0x000083f8
    7320:	strdeq	r0, [r1], -r2
    7324:	andeq	r0, r1, r8, ror #19
    7328:	svclt	0x00004770
    732c:	tstcs	r0, r2, lsl #22
    7330:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    7334:	stmdblt	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7338:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>

Disassembly of section .fini:

0000733c <.fini>:
    733c:	push	{r3, lr}
    7340:	pop	{r3, pc}
