// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 21.4 (Release Build #53.1)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from bb_ihc_B1_stall_region
// Created for function/kernel ActorSIMOToken6
// SystemVerilog created on Mon Sep 18 23:45:35 2023


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module ActorSIMOToken6_bb_ihc_B1_stall_region (
    input wire [31:0] in_iord_bl_s1_0_i_fifodata,
    input wire [0:0] in_iord_bl_s1_0_i_fifovalid,
    output wire [0:0] out_iord_bl_s1_0_o_fifoready,
    output wire [0:0] out_iord_bl_s1_0_o_fifoalmost_full,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked,
    input wire [0:0] in_valid_in,
    input wire [31:0] in_iord_bl_s1_1_i_fifodata,
    input wire [0:0] in_iord_bl_s1_1_i_fifovalid,
    output wire [0:0] out_iord_bl_s1_1_o_fifoready,
    output wire [0:0] out_iord_bl_s1_1_o_fifoalmost_full,
    output wire [0:0] out_valid_out,
    input wire [0:0] in_iowr_bl_s4_0_i_fifoready,
    output wire [31:0] out_iowr_bl_s4_0_o_fifodata,
    output wire [0:0] out_iowr_bl_s4_0_o_fifovalid,
    input wire [0:0] in_iowr_bl_s4_1_i_fifoready,
    output wire [31:0] out_iowr_bl_s4_1_o_fifodata,
    output wire [0:0] out_iowr_bl_s4_1_o_fifovalid,
    input wire [31:0] in_iord_bl_s3_i_fifodata,
    input wire [0:0] in_iord_bl_s3_i_fifovalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out,
    output wire [0:0] out_iord_bl_s3_o_fifoready,
    output wire [0:0] out_iord_bl_s3_o_fifoalmost_full,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] i_iord_bl_s1_unnamed_ihc3_ihc6_out_iord_bl_s1_0_o_fifoalmost_full;
    wire [0:0] i_iord_bl_s1_unnamed_ihc3_ihc6_out_iord_bl_s1_0_o_fifoready;
    wire [31:0] i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_data;
    wire [0:0] i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_stall;
    wire [0:0] i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_valid;
    wire [0:0] i_iord_bl_s1_unnamed_ihc4_ihc8_out_iord_bl_s1_1_o_fifoalmost_full;
    wire [0:0] i_iord_bl_s1_unnamed_ihc4_ihc8_out_iord_bl_s1_1_o_fifoready;
    wire [31:0] i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data;
    wire [0:0] i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_stall;
    wire [0:0] i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_valid;
    wire [0:0] i_iord_bl_s3_unnamed_ihc2_ihc3_out_iord_bl_s3_o_fifoalmost_full;
    wire [0:0] i_iord_bl_s3_unnamed_ihc2_ihc3_out_iord_bl_s3_o_fifoready;
    wire [0:0] i_iord_bl_s3_unnamed_ihc2_ihc3_out_o_stall;
    wire [0:0] i_iord_bl_s3_unnamed_ihc2_ihc3_out_o_valid;
    wire [31:0] i_iowr_bl_s4_unnamed_ihc5_ihc10_out_iowr_bl_s4_0_o_fifodata;
    wire [0:0] i_iowr_bl_s4_unnamed_ihc5_ihc10_out_iowr_bl_s4_0_o_fifovalid;
    wire [0:0] i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack;
    wire [0:0] i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_stall;
    wire [0:0] i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_valid;
    wire [31:0] i_iowr_bl_s4_unnamed_ihc6_ihc12_out_iowr_bl_s4_1_o_fifodata;
    wire [0:0] i_iowr_bl_s4_unnamed_ihc6_ihc12_out_iowr_bl_s4_1_o_fifovalid;
    wire [0:0] i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack;
    wire [0:0] i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_stall;
    wire [0:0] i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_valid;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_feedback_stall_out_4;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_feedback_stall_out_3;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_feedback_valid_out_4;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_valid_out;
    wire [0:0] i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out;
    wire [0:0] i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out;
    wire [0:0] i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_o_valid;
    wire [0:0] i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_pipeline_valid_out;
    wire [0:0] i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl;
    wire [0:0] i_toi1_intcast1_ihc9_sel_x_b;
    wire [0:0] i_toi1_intcast_ihc7_sel_x_b;
    wire [0:0] ihc_B1_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] ihc_B1_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] ihc_B1_merge_reg_aunroll_x_out_data_out_0_tpl;
    reg [0:0] redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_q;
    reg [0:0] redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_q;
    reg [0:0] redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_q;
    reg [0:0] redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_q;
    reg [31:0] redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_q;
    wire [31:0] bubble_join_i_iord_bl_s1_unnamed_ihc3_ihc6_q;
    wire [31:0] bubble_select_i_iord_bl_s1_unnamed_ihc3_ihc6_b;
    wire [31:0] bubble_join_i_iord_bl_s1_unnamed_ihc4_ihc8_q;
    wire [31:0] bubble_select_i_iord_bl_s1_unnamed_ihc4_ihc8_b;
    wire [0:0] bubble_join_i_iowr_bl_s4_unnamed_ihc5_ihc10_q;
    wire [0:0] bubble_select_i_iowr_bl_s4_unnamed_ihc5_ihc10_b;
    wire [0:0] bubble_join_i_iowr_bl_s4_unnamed_ihc6_ihc12_q;
    wire [0:0] bubble_select_i_iowr_bl_s4_unnamed_ihc6_ihc12_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_q;
    wire [0:0] bubble_select_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_b;
    wire [0:0] bubble_join_ihc_B1_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_ihc_B1_merge_reg_aunroll_x_b;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_wireValid;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_backStall;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_V0;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireStall;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_StallValid;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg0;
    reg [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg0;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed0;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg1;
    reg [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg1;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed1;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg2;
    reg [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg2;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed2;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_or0;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_or1;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_backStall;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V0;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V1;
    wire [0:0] SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V2;
    wire [0:0] SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_wireValid;
    wire [0:0] SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_and0;
    wire [0:0] SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_and1;
    wire [0:0] SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_backStall;
    wire [0:0] SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_V0;
    wire [0:0] SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_wireValid;
    wire [0:0] SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_backStall;
    wire [0:0] SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_V0;
    wire [0:0] SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_wireValid;
    wire [0:0] SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_and0;
    wire [0:0] SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_backStall;
    wire [0:0] SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_V0;
    wire [0:0] SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_wireValid;
    wire [0:0] SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_backStall;
    wire [0:0] SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_backStall;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_StallValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg0;
    reg [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed0;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg1;
    reg [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed1;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg2;
    reg [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed2;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_or0;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_or1;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V1;
    wire [0:0] SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V2;
    wire [0:0] SE_out_ihc_B1_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_ihc_B1_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_ihc_B1_merge_reg_aunroll_x_V0;
    reg [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_R_v_0;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_v_s_0;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_s_tv_0;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_backEN;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_backStall;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_V0;
    reg [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_R_v_0;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_v_s_0;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_s_tv_0;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_backEN;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_backStall;
    wire [0:0] SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_V0;
    reg [0:0] SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_R_v_0;
    wire [0:0] SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_v_s_0;
    wire [0:0] SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_s_tv_0;
    wire [0:0] SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_backEN;
    wire [0:0] SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_backStall;
    wire [0:0] SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_V0;
    reg [0:0] SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_R_v_0;
    wire [0:0] SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_v_s_0;
    wire [0:0] SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_s_tv_0;
    wire [0:0] SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_backEN;
    wire [0:0] SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_backStall;
    wire [0:0] SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_V0;
    reg [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_0;
    reg [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1;
    wire [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_v_s_0;
    wire [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_s_tv_0;
    wire [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_s_tv_1;
    wire [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backEN;
    wire [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_or0;
    wire [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backStall;
    wire [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_V0;
    wire [0:0] SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_V1;
    wire [0:0] SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid;
    wire [0:0] SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_and0;
    wire [0:0] SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_backStall;
    wire [0:0] SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V0;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_V0;
    wire [0:0] bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_in;
    wire bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_in;
    wire bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_out;
    wire bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_out;
    wire bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_out_bitsignaltemp;


    // SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0(STALLENABLE,133)
    // Valid signal propagation
    assign SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_V0 = SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_s_tv_0 = i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_stall_out & SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_backEN = ~ (SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_v_s_0 = SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_backEN & SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_V0;
    // Backward Stall generation
    assign SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_backStall = ~ (SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_backEN == 1'b0)
            begin
                SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_R_v_0 <= SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_R_v_0 & SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_s_tv_0;
            end
            else
            begin
                SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_R_v_0 <= SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_v_s_0;
            end

        end
    end

    // SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12(STALLENABLE,114)
    // Valid signal propagation
    assign SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_V0 = SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_wireValid;
    // Backward Stall generation
    assign SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_backStall = SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_backStall | ~ (SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_wireValid = i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_valid;

    // bubble_join_i_iowr_bl_s4_unnamed_ihc5_ihc10(BITJOIN,81)
    assign bubble_join_i_iowr_bl_s4_unnamed_ihc5_ihc10_q = i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack;

    // bubble_select_i_iowr_bl_s4_unnamed_ihc5_ihc10(BITSELECT,82)
    assign bubble_select_i_iowr_bl_s4_unnamed_ihc5_ihc10_b = $unsigned(bubble_join_i_iowr_bl_s4_unnamed_ihc5_ihc10_q[0:0]);

    // redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0(REG,70)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_backEN == 1'b1)
        begin
            redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_q <= $unsigned(bubble_select_i_iowr_bl_s4_unnamed_ihc5_ihc10_b);
        end
    end

    // redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0(REG,71)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backEN == 1'b1)
        begin
            redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_q <= $unsigned(bubble_select_i_iord_bl_s1_unnamed_ihc4_ihc8_b);
        end
    end

    // i_iowr_bl_s4_unnamed_ihc6_ihc12(BLACKBOX,11)@8
    // in in_i_stall@20000000
    // out out_iowr_bl_s4_1_o_fifodata@20000000
    // out out_iowr_bl_s4_1_o_fifovalid@20000000
    // out out_o_stall@20000000
    ActorSIMOToken6_i_iowr_bl_s4_unnamed_ihc6_ihc0 thei_iowr_bl_s4_unnamed_ihc6_ihc12 (
        .in_i_data(redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_q),
        .in_i_dependence(redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_q),
        .in_i_stall(SE_out_i_iowr_bl_s4_unnamed_ihc6_ihc12_backStall),
        .in_i_valid(SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_V0),
        .in_iowr_bl_s4_1_i_fifoready(in_iowr_bl_s4_1_i_fifoready),
        .out_iowr_bl_s4_1_o_fifodata(i_iowr_bl_s4_unnamed_ihc6_ihc12_out_iowr_bl_s4_1_o_fifodata),
        .out_iowr_bl_s4_1_o_fifovalid(i_iowr_bl_s4_unnamed_ihc6_ihc12_out_iowr_bl_s4_1_o_fifovalid),
        .out_o_ack(i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack),
        .out_o_stall(i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_stall),
        .out_o_valid(i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0(STALLENABLE,135)
    // Valid signal propagation
    assign SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_V0 = SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_0;
    assign SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_V1 = SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_s_tv_0 = SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_backStall & SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_0;
    assign SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_s_tv_1 = i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_stall_out & SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_or0 = SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_s_tv_0;
    assign SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backEN = ~ (SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_s_tv_1 | SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_v_s_0 = SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backEN & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V2;
    // Backward Stall generation
    assign SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backStall = ~ (SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_0 <= 1'b0;
            SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backEN == 1'b0)
            begin
                SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_0 <= SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_0 & SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_s_tv_0;
            end
            else
            begin
                SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_0 <= SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_v_s_0;
            end

            if (SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backEN == 1'b0)
            begin
                SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1 <= SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1 & SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_s_tv_1;
            end
            else
            begin
                SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_R_v_1 <= SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_v_s_0;
            end

        end
    end

    // SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12(STALLENABLE,113)
    // Valid signal propagation
    assign SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_V0 = SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_wireValid;
    // Backward Stall generation
    assign SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_backStall = i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_stall | ~ (SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_and0 = SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_V0;
    assign SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_wireValid = SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_V0 & SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_and0;

    // SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0(STALLENABLE,134)
    // Valid signal propagation
    assign SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_V0 = SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_s_tv_0 = SE_in_i_iowr_bl_s4_unnamed_ihc6_ihc12_backStall & SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_backEN = ~ (SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_v_s_0 = SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_backEN & SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_V0;
    // Backward Stall generation
    assign SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_backStall = ~ (SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_backEN == 1'b0)
            begin
                SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_R_v_0 <= SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_R_v_0 & SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_s_tv_0;
            end
            else
            begin
                SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_R_v_0 <= SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_v_s_0;
            end

        end
    end

    // SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10(STALLENABLE,112)
    // Valid signal propagation
    assign SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_V0 = SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_wireValid;
    // Backward Stall generation
    assign SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_backStall = SE_redist2_i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack_1_0_backStall | ~ (SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_wireValid = i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_valid;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5(BITJOIN,87)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_q = i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5(BITSELECT,88)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_q[0:0]);

    // bubble_join_i_iord_bl_s1_unnamed_ihc3_ihc6(BITJOIN,73)
    assign bubble_join_i_iord_bl_s1_unnamed_ihc3_ihc6_q = i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_data;

    // bubble_select_i_iord_bl_s1_unnamed_ihc3_ihc6(BITSELECT,74)
    assign bubble_select_i_iord_bl_s1_unnamed_ihc3_ihc6_b = $unsigned(bubble_join_i_iord_bl_s1_unnamed_ihc3_ihc6_q[31:0]);

    // i_toi1_intcast_ihc7_sel_x(BITSELECT,59)@6
    assign i_toi1_intcast_ihc7_sel_x_b = bubble_select_i_iord_bl_s1_unnamed_ihc3_ihc6_b[0:0];

    // i_iord_bl_s1_unnamed_ihc4_ihc8(BLACKBOX,8)@6
    // in in_i_stall@20000000
    // out out_iord_bl_s1_1_o_fifoalmost_full@20000000
    // out out_iord_bl_s1_1_o_fifoready@20000000
    // out out_o_data@7
    // out out_o_stall@20000000
    // out out_o_valid@7
    ActorSIMOToken6_i_iord_bl_s1_unnamed_ihc4_ihc0 thei_iord_bl_s1_unnamed_ihc4_ihc8 (
        .in_i_dependence(i_toi1_intcast_ihc7_sel_x_b),
        .in_i_stall(SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_backStall),
        .in_i_valid(SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_V0),
        .in_iord_bl_s1_1_i_fifodata(in_iord_bl_s1_1_i_fifodata),
        .in_iord_bl_s1_1_i_fifovalid(in_iord_bl_s1_1_i_fifovalid),
        .out_iord_bl_s1_1_o_fifoalmost_full(i_iord_bl_s1_unnamed_ihc4_ihc8_out_iord_bl_s1_1_o_fifoalmost_full),
        .out_iord_bl_s1_1_o_fifoready(i_iord_bl_s1_unnamed_ihc4_ihc8_out_iord_bl_s1_1_o_fifoready),
        .out_o_data(i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data),
        .out_o_stall(i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_stall),
        .out_o_valid(i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_iord_bl_s1_unnamed_ihc4_ihc8(BITJOIN,76)
    assign bubble_join_i_iord_bl_s1_unnamed_ihc4_ihc8_q = i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data;

    // bubble_select_i_iord_bl_s1_unnamed_ihc4_ihc8(BITSELECT,77)
    assign bubble_select_i_iord_bl_s1_unnamed_ihc4_ihc8_b = $unsigned(bubble_join_i_iord_bl_s1_unnamed_ihc4_ihc8_q[31:0]);

    // i_iowr_bl_s4_unnamed_ihc5_ihc10(BLACKBOX,10)@7
    // in in_i_stall@20000000
    // out out_iowr_bl_s4_0_o_fifodata@20000000
    // out out_iowr_bl_s4_0_o_fifovalid@20000000
    // out out_o_stall@20000000
    ActorSIMOToken6_i_iowr_bl_s4_unnamed_ihc5_ihc0 thei_iowr_bl_s4_unnamed_ihc5_ihc10 (
        .in_i_data(bubble_select_i_iord_bl_s1_unnamed_ihc4_ihc8_b),
        .in_i_dependence(bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_b),
        .in_i_stall(SE_out_i_iowr_bl_s4_unnamed_ihc5_ihc10_backStall),
        .in_i_valid(SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V0),
        .in_iowr_bl_s4_0_i_fifoready(in_iowr_bl_s4_0_i_fifoready),
        .out_iowr_bl_s4_0_o_fifodata(i_iowr_bl_s4_unnamed_ihc5_ihc10_out_iowr_bl_s4_0_o_fifodata),
        .out_iowr_bl_s4_0_o_fifovalid(i_iowr_bl_s4_unnamed_ihc5_ihc10_out_iowr_bl_s4_0_o_fifovalid),
        .out_o_ack(i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_ack),
        .out_o_stall(i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_stall),
        .out_o_valid(i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8(STALLENABLE,108)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg0 <= '0;
            SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg1 <= '0;
            SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg0 <= SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg0;
            // Successor 1
            SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg1 <= SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg1;
            // Successor 2
            SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg2 <= SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed0 = (~ (SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_backStall) & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid) | SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg0;
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed1 = (~ (SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_backStall) & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid) | SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg1;
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed2 = (~ (SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_backStall) & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid) | SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg2;
    // Consuming
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_StallValid = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_backStall & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid;
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg0 = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_StallValid & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed0;
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg1 = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_StallValid & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed1;
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_toReg2 = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_StallValid & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed2;
    // Backward Stall generation
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_or0 = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed0;
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_or1 = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed1 & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_or0;
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireStall = ~ (SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_consumed2 & SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_or1);
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_backStall = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireStall;
    // Valid signal propagation
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V0 = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid & ~ (SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg0);
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V1 = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid & ~ (SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg1);
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V2 = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid & ~ (SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_wireValid = i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_valid;

    // SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5(STALLENABLE,159)
    // Valid signal propagation
    assign SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V0 = SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid;
    // Backward Stall generation
    assign SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_backStall = i_iowr_bl_s4_unnamed_ihc5_ihc10_out_o_stall | ~ (SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid);
    // Computing multiple Valid(s)
    assign SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V1;
    assign SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V1 & SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_and0;

    // SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1(STALLENABLE,177)
    // Valid signal propagation
    assign SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_V0 = SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_backStall = i_iord_bl_s3_unnamed_ihc2_ihc3_out_o_stall | ~ (SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_wireValid = bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_out;

    // i_iord_bl_s3_unnamed_ihc2_ihc3(BLACKBOX,9)@7
    // in in_i_stall@20000000
    // out out_iord_bl_s3_o_fifoalmost_full@20000000
    // out out_iord_bl_s3_o_fifoready@20000000
    // out out_o_stall@20000000
    ActorSIMOToken6_i_iord_bl_s3_unnamed_ihc2_ihc0 thei_iord_bl_s3_unnamed_ihc2_ihc3 (
        .in_i_stall(SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_backStall),
        .in_i_valid(SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_V0),
        .in_iord_bl_s3_i_fifodata(in_iord_bl_s3_i_fifodata),
        .in_iord_bl_s3_i_fifovalid(in_iord_bl_s3_i_fifovalid),
        .out_iord_bl_s3_o_fifoalmost_full(i_iord_bl_s3_unnamed_ihc2_ihc3_out_iord_bl_s3_o_fifoalmost_full),
        .out_iord_bl_s3_o_fifoready(i_iord_bl_s3_unnamed_ihc2_ihc3_out_iord_bl_s3_o_fifoready),
        .out_o_data(),
        .out_o_stall(i_iord_bl_s3_unnamed_ihc2_ihc3_out_o_stall),
        .out_o_valid(i_iord_bl_s3_unnamed_ihc2_ihc3_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3(STALLENABLE,110)
    // Valid signal propagation
    assign SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_V0 = SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_wireValid;
    // Backward Stall generation
    assign SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_backStall = in_stall_in | ~ (SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_and0 = i_iord_bl_s3_unnamed_ihc2_ihc3_out_o_valid;
    assign SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V0 & SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_and0;
    assign SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_wireValid = SE_out_i_iord_bl_s1_unnamed_ihc4_ihc8_V0 & SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_and1;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5(STALLENABLE,116)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_consumed0 = (~ (SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_consumed1 = (~ (SE_bubble_select_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_wireValid = i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13(STALLENABLE,120)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_wireValid = i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_valid_out;

    // bubble_join_i_iowr_bl_s4_unnamed_ihc6_ihc12(BITJOIN,84)
    assign bubble_join_i_iowr_bl_s4_unnamed_ihc6_ihc12_q = i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack;

    // bubble_select_i_iowr_bl_s4_unnamed_ihc6_ihc12(BITSELECT,85)
    assign bubble_select_i_iowr_bl_s4_unnamed_ihc6_ihc12_b = $unsigned(bubble_join_i_iowr_bl_s4_unnamed_ihc6_ihc12_q[0:0]);

    // redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0(REG,69)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_backEN == 1'b1)
        begin
            redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_q <= $unsigned(bubble_select_i_iowr_bl_s4_unnamed_ihc6_ihc12_b);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13(BLACKBOX,14)@9
    // in in_stall_in@20000000
    // out out_data_out@10
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    // out out_stall_out@20000000
    // out out_valid_out@10
    ActorSIMOToken6_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0 thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13 (
        .in_data_in(redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_q),
        .in_feedback_stall_in_4(i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_feedback_stall_out_4),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_backStall),
        .in_valid_in(SE_redist1_i_iowr_bl_s4_unnamed_ihc6_ihc12_out_o_ack_1_0_V0),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_feedback_valid_out_4),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0(REG,67)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_backEN == 1'b1)
        begin
            redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_q <= $unsigned(bubble_select_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_b);
        end
    end

    // redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1(REG,68)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_backEN == 1'b1)
        begin
            redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_q <= $unsigned(redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_q);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5(BLACKBOX,12)@6
    // in in_stall_in@20000000
    // out out_data_out@7
    // out out_feedback_stall_out_4@20000000
    // out out_stall_out@20000000
    // out out_valid_out@7
    ActorSIMOToken6_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0 thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5 (
        .in_data_in(GND_q),
        .in_dir(redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_q),
        .in_feedback_in_4(i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_feedback_out_4),
        .in_feedback_valid_in_4(i_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_out_feedback_valid_out_4),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_backStall),
        .in_valid_in(SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_data_out),
        .out_feedback_stall_out_4(i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_feedback_stall_out_4),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1(STALLENABLE,132)
    // Valid signal propagation
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_V0 = SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_R_v_0;
    // Stall signal propagation
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_s_tv_0 = i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_out_stall_out & SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_R_v_0;
    // Backward Enable generation
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_backEN = ~ (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_v_s_0 = SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_backEN & SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_V0;
    // Backward Stall generation
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_backStall = ~ (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_backEN == 1'b0)
            begin
                SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_R_v_0 <= SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_R_v_0 & SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_s_tv_0;
            end
            else
            begin
                SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_R_v_0 <= SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_v_s_0;
            end

        end
    end

    // SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0(STALLENABLE,131)
    // Valid signal propagation
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_V0 = SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_s_tv_0 = SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_1_backStall & SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_backEN = ~ (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_v_s_0 = SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_backEN & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V1;
    // Backward Stall generation
    assign SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_backStall = ~ (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_backEN == 1'b0)
            begin
                SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_R_v_0 <= SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_R_v_0 & SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_s_tv_0;
            end
            else
            begin
                SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_R_v_0 <= SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_v_s_0;
            end

        end
    end

    // bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg(STALLFIFO,184)
    assign bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_in = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V0;
    assign bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_in = SE_out_bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_backStall;
    assign bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_out[0] = bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_out[0] = bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(4),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg (
        .valid_in(bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,94)
    assign bubble_join_stall_entry_q = in_forked;

    // bubble_select_stall_entry(BITSELECT,95)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,123)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ihc_B1_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ihc_B1_merge_reg_aunroll_x(BLACKBOX,60)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    ActorSIMOToken6_ihc_B1_merge_reg theihc_B1_merge_reg_aunroll_x (
        .in_stall_in(SE_out_ihc_B1_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(ihc_B1_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(ihc_B1_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(ihc_B1_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_ihc_B1_merge_reg_aunroll_x(BITJOIN,102)
    assign bubble_join_ihc_B1_merge_reg_aunroll_x_q = ihc_B1_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_ihc_B1_merge_reg_aunroll_x(BITSELECT,103)
    assign bubble_select_ihc_B1_merge_reg_aunroll_x_b = $unsigned(bubble_join_ihc_B1_merge_reg_aunroll_x_q[0:0]);

    // SE_out_ihc_B1_merge_reg_aunroll_x(STALLENABLE,130)
    // Valid signal propagation
    assign SE_out_ihc_B1_merge_reg_aunroll_x_V0 = SE_out_ihc_B1_merge_reg_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_ihc_B1_merge_reg_aunroll_x_backStall = i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_o_stall | ~ (SE_out_ihc_B1_merge_reg_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_ihc_B1_merge_reg_aunroll_x_wireValid = ihc_B1_merge_reg_aunroll_x_out_valid_out;

    // i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x(BLACKBOX,57)@1
    // in in_i_stall@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out@20000000
    // out out_o_stall@20000000
    // out out_o_valid@4
    // out out_pipeline_valid_out@20000000
    // out out_c0_exit_0_tpl@4
    // out out_c0_exit_1_tpl@4
    // out out_c0_exit_2_tpl@4
    ActorSIMOToken6_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1 thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x (
        .in_i_stall(SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_backStall),
        .in_i_valid(SE_out_ihc_B1_merge_reg_aunroll_x_V0),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_c0_eni1_0_tpl(GND_q),
        .in_c0_eni1_1_tpl(bubble_select_ihc_B1_merge_reg_aunroll_x_b),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out(i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out(i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out),
        .out_o_stall(i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_o_valid),
        .out_pipeline_valid_out(i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_pipeline_valid_out),
        .out_c0_exit_0_tpl(),
        .out_c0_exit_1_tpl(),
        .out_c0_exit_2_tpl(i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x(STALLENABLE,126)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg0 <= '0;
            SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg1 <= '0;
            SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg0 <= SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg1 <= SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg2 <= SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed0 = (~ (bubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg_stall_out) & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg0;
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed1 = (~ (SE_redist0_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl_2_0_backStall) & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg1;
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_stall_out) & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg2;
    // Consuming
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_StallValid = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_backStall & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid;
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg0 = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg1 = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed1;
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_toReg2 = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed2;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_or0 = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_or1 = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed1 & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_or0;
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireStall = ~ (SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_consumed2 & SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_or1);
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_backStall = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V0 = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg0);
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V1 = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg1);
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V2 = SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_wireValid = i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11(STALLENABLE,122)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_wireValid = i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_valid_out;

    // i_toi1_intcast1_ihc9_sel_x(BITSELECT,58)@8
    assign i_toi1_intcast1_ihc9_sel_x_b = redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_q[0:0];

    // i_llvm_fpga_push_i1_memdep_phi_push3_ihc11(BLACKBOX,15)@8
    // in in_stall_in@20000000
    // out out_data_out@9
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@9
    ActorSIMOToken6_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0 thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11 (
        .in_data_in(i_toi1_intcast1_ihc9_sel_x_b),
        .in_feedback_stall_in_3(i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_feedback_stall_out_3),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_backStall),
        .in_valid_in(SE_redist3_i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_data_1_0_V1),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_feedback_valid_out_3),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x(BITJOIN,98)
    assign bubble_join_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_q = i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_c0_exit_2_tpl;

    // bubble_select_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x(BITSELECT,99)
    assign bubble_select_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_q[0:0]);

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4(BLACKBOX,13)@4
    // in in_stall_in@20000000
    // out out_data_out@5
    // out out_feedback_stall_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@5
    ActorSIMOToken6_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0 thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_b),
        .in_feedback_in_3(i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_feedback_out_3),
        .in_feedback_valid_in_3(i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_out_feedback_valid_out_3),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_backStall),
        .in_valid_in(SE_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_data_out),
        .out_feedback_stall_out_3(i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_feedback_stall_out_3),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4(STALLENABLE,118)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_backStall = i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_stall | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_wireValid = i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_valid_out;

    // SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6(STALLENABLE,106)
    // Valid signal propagation
    assign SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_V0 = SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_wireValid;
    // Backward Stall generation
    assign SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_backStall = i_iord_bl_s1_unnamed_ihc4_ihc8_out_o_stall | ~ (SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_wireValid = i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_valid;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4(BITJOIN,91)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_q = i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4(BITSELECT,92)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_q[0:0]);

    // i_iord_bl_s1_unnamed_ihc3_ihc6(BLACKBOX,7)@5
    // in in_i_stall@20000000
    // out out_iord_bl_s1_0_o_fifoalmost_full@20000000
    // out out_iord_bl_s1_0_o_fifoready@20000000
    // out out_o_data@6
    // out out_o_stall@20000000
    // out out_o_valid@6
    ActorSIMOToken6_i_iord_bl_s1_unnamed_ihc3_ihc0 thei_iord_bl_s1_unnamed_ihc3_ihc6 (
        .in_i_dependence(bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_b),
        .in_i_stall(SE_out_i_iord_bl_s1_unnamed_ihc3_ihc6_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_V0),
        .in_iord_bl_s1_0_i_fifodata(in_iord_bl_s1_0_i_fifodata),
        .in_iord_bl_s1_0_i_fifovalid(in_iord_bl_s1_0_i_fifovalid),
        .out_iord_bl_s1_0_o_fifoalmost_full(i_iord_bl_s1_unnamed_ihc3_ihc6_out_iord_bl_s1_0_o_fifoalmost_full),
        .out_iord_bl_s1_0_o_fifoready(i_iord_bl_s1_unnamed_ihc3_ihc6_out_iord_bl_s1_0_o_fifoready),
        .out_o_data(i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_data),
        .out_o_stall(i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_stall),
        .out_o_valid(i_iord_bl_s1_unnamed_ihc3_ihc6_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,6)
    assign out_iord_bl_s1_0_o_fifoready = i_iord_bl_s1_unnamed_ihc3_ihc6_out_iord_bl_s1_0_o_fifoready;
    assign out_iord_bl_s1_0_o_fifoalmost_full = i_iord_bl_s1_unnamed_ihc3_ihc6_out_iord_bl_s1_0_o_fifoalmost_full;

    // pipeline_valid_out_sync(GPOUT,41)
    assign out_pipeline_valid_out = i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_pipeline_valid_out;

    // sync_out(GPOUT,45)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,48)
    assign out_iord_bl_s1_1_o_fifoready = i_iord_bl_s1_unnamed_ihc4_ihc8_out_iord_bl_s1_1_o_fifoready;
    assign out_iord_bl_s1_1_o_fifoalmost_full = i_iord_bl_s1_unnamed_ihc4_ihc8_out_iord_bl_s1_1_o_fifoalmost_full;

    // dupName_0_sync_out_x(GPOUT,49)@7
    assign out_valid_out = SE_out_i_iord_bl_s3_unnamed_ihc2_ihc3_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,51)
    assign out_iowr_bl_s4_0_o_fifodata = i_iowr_bl_s4_unnamed_ihc5_ihc10_out_iowr_bl_s4_0_o_fifodata;
    assign out_iowr_bl_s4_0_o_fifovalid = i_iowr_bl_s4_unnamed_ihc5_ihc10_out_iowr_bl_s4_0_o_fifovalid;

    // dupName_2_ext_sig_sync_out_x(GPOUT,53)
    assign out_iowr_bl_s4_1_o_fifodata = i_iowr_bl_s4_unnamed_ihc6_ihc12_out_iowr_bl_s4_1_o_fifodata;
    assign out_iowr_bl_s4_1_o_fifovalid = i_iowr_bl_s4_unnamed_ihc6_ihc12_out_iowr_bl_s4_1_o_fifovalid;

    // dupName_3_ext_sig_sync_out_x(GPOUT,55)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out = i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out = i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ihc2_exiting_stall_out;

    // dupName_4_ext_sig_sync_out_x(GPOUT,56)
    assign out_iord_bl_s3_o_fifoready = i_iord_bl_s3_unnamed_ihc2_ihc3_out_iord_bl_s3_o_fifoready;
    assign out_iord_bl_s3_o_fifoalmost_full = i_iord_bl_s3_unnamed_ihc2_ihc3_out_iord_bl_s3_o_fifoalmost_full;

endmodule
