/*
 * Copyright (c) 2025, Qingsong Gou <gouqs@foxmail.com>
 * SPDX-License-Identifier: Apache-2.0
 */
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SF32LB525_CLOCK_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SF32LB525_CLOCK_H_

#include "bf0_hal_rcc.h"

#define SF32LB525_CLOCK_REG_OFFSET 5

#define SF32LB525_RCM_REG_OFFSET(clk_cfg) (clk_cfg >> SF32LB525_CLOCK_REG_OFFSET)
#define SF32LB525_RCM_BIT_OFFSET(clk_cfg) (clk_cfg & 0x1f)

#define SF32LB525_RCM_FIELD_DEF_OFFSET(address, offset) (((address) << SF32LB525_CLOCK_REG_OFFSET) | (offset))

/* RCC Clock Enable/Disable Bits */
#define SF32LB525_RCC_AHBENR_GPIOAEN_Pos	0
#define SF32LB525_RCC_AHBENR_GPIOBEN_Pos	1
#define SF32LB525_RCC_AHBENR_GPIOCEN_Pos	2
#define SF32LB525_RCC_AHBENR_GPIODEN_Pos	3
#define SF32LB525_RCC_AHBENR_GPIOEEN_Pos	4
#define SF32LB525_RCC_AHBENR_GPIOFEN_Pos	5
#define SF32LB525_RCC_AHBENR_GPIOGEN_Pos	6
#define SF32LB525_RCC_AHBENR_GPIOHEN_Pos	7
#define SF32LB525_RCC_AHBENR_CRCEN_Pos	8
#define SF32LB525_RCC_AHBENR_DMA1EN_Pos	9
#define SF32LB525_RCC_AHBENR_DMA2EN_Pos	10
#define SF32LB525_RCC_AHBENR_SRAMEN_Pos	11
#define SF32LB525_RCC_AHBENR_FLASHEN_Pos	12

/* APB1 Peripheral Clock Enable Bits */
#define SF32LB525_RCC_APB1ENR_TIM2EN_Pos	0
#define SF32LB525_RCC_APB1ENR_TIM3EN_Pos	1
#define SF32LB525_RCC_APB1ENR_TIM4EN_Pos	2
#define SF32LB525_RCC_APB1ENR_TIM5EN_Pos	3
#define SF32LB525_RCC_APB1ENR_TIM6EN_Pos	4
#define SF32LB525_RCC_APB1ENR_TIM7EN_Pos	5
#define SF32LB525_RCC_APB1ENR_WWDGEN_Pos	6
#define SF32LB525_RCC_APB1ENR_SPI2EN_Pos	7
#define SF32LB525_RCC_APB1ENR_SPI3EN_Pos	8
#define SF32LB525_RCC_APB1ENR_USART2EN_Pos	9
#define SF32LB525_RCC_APB1ENR_USART3EN_Pos	10
#define SF32LB525_RCC_APB1ENR_UART4EN_Pos	11
#define SF32LB525_RCC_APB1ENR_UART5EN_Pos	12
#define SF32LB525_RCC_APB1ENR_I2C1EN_Pos	13
#define SF32LB525_RCC_APB1ENR_I2C2EN_Pos	14
#define SF32LB525_RCC_APB1ENR_USBEN_Pos	15
#define SF32LB525_RCC_APB1ENR_CAN1EN_Pos	16
#define SF32LB525_RCC_APB1ENR_BKPEN_Pos	17
#define SF32LB525_RCC_APB1ENR_PWREN_Pos	18
#define SF32LB525_RCC_APB1ENR_DACEN_Pos	19

/* APB2 Peripheral Clock Enable Bits */
#define SF32LB525_RCC_APB2ENR_AFIOEN_Pos	0
#define SF32LB525_RCC_APB2ENR_GPIOAEN_Pos	1
#define SF32LB525_RCC_APB2ENR_GPIOBEN_Pos	2
#define SF32LB525_RCC_APB2ENR_GPIOCEN_Pos	3
#define SF32LB525_RCC_APB2ENR_GPIODEN_Pos	4
#define SF32LB525_RCC_APB2ENR_GPIOEEN_Pos	5
#define SF32LB525_RCC_APB2ENR_GPIOFEN_Pos	6
#define SF32LB525_RCC_APB2ENR_GPIOGEN_Pos	7
#define SF32LB525_RCC_APB2ENR_ADC1EN_Pos	8
#define SF32LB525_RCC_APB2ENR_ADC2EN_Pos	9
#define SF32LB525_RCC_APB2ENR_TIM1EN_Pos	10
#define SF32LB525_RCC_APB2ENR_SPI1EN_Pos	11
#define SF32LB525_RCC_APB2ENR_TIM8EN_Pos	12
#define SF32LB525_RCC_APB2ENR_USART1EN_Pos	13
#define SF32LB525_RCC_APB2ENR_ADC3EN_Pos	14
#define SF32LB525_RCC_APB2ENR_TIM9EN_Pos	15
#define SF32LB525_RCC_APB2ENR_TIM10EN_Pos	16
#define SF32LB525_RCC_APB2ENR_TIM11EN_Pos	17

/* Clock Source Selection Bits */
#define SF32LB525_RCC_CFGR_SW_Pos		0
#define SF32LB525_RCC_CFGR_SW_HSI		0x0
#define SF32LB525_RCC_CFGR_SW_HSE		0x1
#define SF32LB525_RCC_CFGR_SW_PLL		0x2

#define SF32LB525_RCC_CFGR_SWS_Pos		2
#define SF32LB525_RCC_CFGR_SWS_HSI		0x0
#define SF32LB525_RCC_CFGR_SWS_HSE		0x1
#define SF32LB525_RCC_CFGR_SWS_PLL		0x2

/* PLL Configuration Bits */
#define SF32LB525_RCC_CFGR_PLLSRC_Pos		16
#define SF32LB525_RCC_CFGR_PLLSRC_HSI_DIV2	0x0
#define SF32LB525_RCC_CFGR_PLLSRC_HSE		0x1

#define SF32LB525_RCC_CFGR_PLLMUL_Pos		18
#define SF32LB525_RCC_CFGR_PLLMUL_2		0x0
#define SF32LB525_RCC_CFGR_PLLMUL_3		0x1
#define SF32LB525_RCC_CFGR_PLLMUL_4		0x2
#define SF32LB525_RCC_CFGR_PLLMUL_5		0x3
#define SF32LB525_RCC_CFGR_PLLMUL_6		0x4
#define SF32LB525_RCC_CFGR_PLLMUL_7		0x5
#define SF32LB525_RCC_CFGR_PLLMUL_8		0x6
#define SF32LB525_RCC_CFGR_PLLMUL_9		0x7
#define SF32LB525_RCC_CFGR_PLLMUL_10		0x8
#define SF32LB525_RCC_CFGR_PLLMUL_11		0x9
#define SF32LB525_RCC_CFGR_PLLMUL_12		0xA
#define SF32LB525_RCC_CFGR_PLLMUL_13		0xB
#define SF32LB525_RCC_CFGR_PLLMUL_14		0xC
#define SF32LB525_RCC_CFGR_PLLMUL_15		0xD
#define SF32LB525_RCC_CFGR_PLLMUL_16		0xE

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_SF32LB525_CLOCK_H_ */