<stg><name>compute</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:9 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:14 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_156_5, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:9 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:14 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_156_5, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:10 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:10 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="11">
<![CDATA[
entry:12 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="11">
<![CDATA[
entry:12 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:13 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_150_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="27" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:13 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_150_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:15 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="29" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:15 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="30" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:16 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="31" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:16 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="32" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:17 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="33" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:17 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="34" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_190_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="35" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_190_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="36" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:19 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_199_13, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="37" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:19 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_199_13, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="47" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
entry:20 %ret_ln205 = ret

]]></Node>
<StgValue><ssdm name="ret_ln205"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="reg_file_0_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="reg_file_2_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="reg_file_2_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="reg_file_6_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="reg_file_6_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="compute_Pipeline_VITIS_LOOP_134_1" to="call_ln0" fromId="72" toId="17">
</dataflow>
<dataflow id="74" from="reg_file_4_1" to="call_ln0" fromId="67" toId="17">
</dataflow>
<dataflow id="75" from="reg_file_4_0" to="call_ln0" fromId="66" toId="17">
</dataflow>
<dataflow id="77" from="compute_Pipeline_VITIS_LOOP_156_5" to="call_ln0" fromId="76" toId="18">
</dataflow>
<dataflow id="78" from="reg_file_5_1" to="call_ln0" fromId="69" toId="18">
</dataflow>
<dataflow id="79" from="reg_file_5_0" to="call_ln0" fromId="68" toId="18">
</dataflow>
<dataflow id="80" from="compute_Pipeline_VITIS_LOOP_134_1" to="call_ln0" fromId="72" toId="19">
</dataflow>
<dataflow id="81" from="reg_file_4_1" to="call_ln0" fromId="67" toId="19">
</dataflow>
<dataflow id="82" from="reg_file_4_0" to="call_ln0" fromId="66" toId="19">
</dataflow>
<dataflow id="83" from="compute_Pipeline_VITIS_LOOP_156_5" to="call_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="84" from="reg_file_5_1" to="call_ln0" fromId="69" toId="20">
</dataflow>
<dataflow id="85" from="reg_file_5_0" to="call_ln0" fromId="68" toId="20">
</dataflow>
<dataflow id="87" from="compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3" to="call_ln0" fromId="86" toId="21">
</dataflow>
<dataflow id="88" from="reg_file_4_1" to="call_ln0" fromId="67" toId="21">
</dataflow>
<dataflow id="89" from="reg_file_4_0" to="call_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="90" from="reg_file_2_1" to="call_ln0" fromId="65" toId="21">
</dataflow>
<dataflow id="91" from="reg_file_2_0" to="call_ln0" fromId="64" toId="21">
</dataflow>
<dataflow id="92" from="compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3" to="call_ln0" fromId="86" toId="22">
</dataflow>
<dataflow id="93" from="reg_file_4_1" to="call_ln0" fromId="67" toId="22">
</dataflow>
<dataflow id="94" from="reg_file_4_0" to="call_ln0" fromId="66" toId="22">
</dataflow>
<dataflow id="95" from="reg_file_2_1" to="call_ln0" fromId="65" toId="22">
</dataflow>
<dataflow id="96" from="reg_file_2_0" to="call_ln0" fromId="64" toId="22">
</dataflow>
<dataflow id="97" from="reg_file_0_0" to="reg_file_0_0_addr" fromId="63" toId="23">
</dataflow>
<dataflow id="99" from="StgValue_98" to="reg_file_0_0_addr" fromId="98" toId="23">
</dataflow>
<dataflow id="100" from="StgValue_98" to="reg_file_0_0_addr" fromId="98" toId="23">
</dataflow>
<dataflow id="101" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="23" toId="24">
</dataflow>
<dataflow id="102" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="23" toId="25">
</dataflow>
<dataflow id="104" from="compute_Pipeline_VITIS_LOOP_150_4" to="call_ln0" fromId="103" toId="26">
</dataflow>
<dataflow id="105" from="reg_file_4_1" to="call_ln0" fromId="67" toId="26">
</dataflow>
<dataflow id="106" from="reg_file_4_0" to="call_ln0" fromId="66" toId="26">
</dataflow>
<dataflow id="107" from="reg_file_0_0_load" to="call_ln0" fromId="25" toId="26">
</dataflow>
<dataflow id="108" from="compute_Pipeline_VITIS_LOOP_150_4" to="call_ln0" fromId="103" toId="27">
</dataflow>
<dataflow id="109" from="reg_file_4_1" to="call_ln0" fromId="67" toId="27">
</dataflow>
<dataflow id="110" from="reg_file_4_0" to="call_ln0" fromId="66" toId="27">
</dataflow>
<dataflow id="111" from="reg_file_0_0_load" to="call_ln0" fromId="25" toId="27">
</dataflow>
<dataflow id="113" from="compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7" to="call_ln0" fromId="112" toId="28">
</dataflow>
<dataflow id="114" from="reg_file_4_1" to="call_ln0" fromId="67" toId="28">
</dataflow>
<dataflow id="115" from="reg_file_4_0" to="call_ln0" fromId="66" toId="28">
</dataflow>
<dataflow id="116" from="reg_file_2_1" to="call_ln0" fromId="65" toId="28">
</dataflow>
<dataflow id="117" from="reg_file_2_0" to="call_ln0" fromId="64" toId="28">
</dataflow>
<dataflow id="118" from="compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7" to="call_ln0" fromId="112" toId="29">
</dataflow>
<dataflow id="119" from="reg_file_4_1" to="call_ln0" fromId="67" toId="29">
</dataflow>
<dataflow id="120" from="reg_file_4_0" to="call_ln0" fromId="66" toId="29">
</dataflow>
<dataflow id="121" from="reg_file_2_1" to="call_ln0" fromId="65" toId="29">
</dataflow>
<dataflow id="122" from="reg_file_2_0" to="call_ln0" fromId="64" toId="29">
</dataflow>
<dataflow id="124" from="compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9" to="call_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="125" from="reg_file_6_1" to="call_ln0" fromId="71" toId="30">
</dataflow>
<dataflow id="126" from="reg_file_6_0" to="call_ln0" fromId="70" toId="30">
</dataflow>
<dataflow id="127" from="reg_file_2_1" to="call_ln0" fromId="65" toId="30">
</dataflow>
<dataflow id="128" from="reg_file_2_0" to="call_ln0" fromId="64" toId="30">
</dataflow>
<dataflow id="129" from="compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9" to="call_ln0" fromId="123" toId="31">
</dataflow>
<dataflow id="130" from="reg_file_6_1" to="call_ln0" fromId="71" toId="31">
</dataflow>
<dataflow id="131" from="reg_file_6_0" to="call_ln0" fromId="70" toId="31">
</dataflow>
<dataflow id="132" from="reg_file_2_1" to="call_ln0" fromId="65" toId="31">
</dataflow>
<dataflow id="133" from="reg_file_2_0" to="call_ln0" fromId="64" toId="31">
</dataflow>
<dataflow id="135" from="compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11" to="call_ln0" fromId="134" toId="32">
</dataflow>
<dataflow id="136" from="reg_file_6_1" to="call_ln0" fromId="71" toId="32">
</dataflow>
<dataflow id="137" from="reg_file_6_0" to="call_ln0" fromId="70" toId="32">
</dataflow>
<dataflow id="138" from="reg_file_5_1" to="call_ln0" fromId="69" toId="32">
</dataflow>
<dataflow id="139" from="reg_file_5_0" to="call_ln0" fromId="68" toId="32">
</dataflow>
<dataflow id="140" from="compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11" to="call_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="141" from="reg_file_6_1" to="call_ln0" fromId="71" toId="33">
</dataflow>
<dataflow id="142" from="reg_file_6_0" to="call_ln0" fromId="70" toId="33">
</dataflow>
<dataflow id="143" from="reg_file_5_1" to="call_ln0" fromId="69" toId="33">
</dataflow>
<dataflow id="144" from="reg_file_5_0" to="call_ln0" fromId="68" toId="33">
</dataflow>
<dataflow id="146" from="compute_Pipeline_VITIS_LOOP_190_12" to="call_ln0" fromId="145" toId="34">
</dataflow>
<dataflow id="147" from="reg_file_5_1" to="call_ln0" fromId="69" toId="34">
</dataflow>
<dataflow id="148" from="reg_file_5_0" to="call_ln0" fromId="68" toId="34">
</dataflow>
<dataflow id="149" from="reg_file_0_0_load" to="call_ln0" fromId="25" toId="34">
</dataflow>
<dataflow id="150" from="compute_Pipeline_VITIS_LOOP_190_12" to="call_ln0" fromId="145" toId="35">
</dataflow>
<dataflow id="151" from="reg_file_5_1" to="call_ln0" fromId="69" toId="35">
</dataflow>
<dataflow id="152" from="reg_file_5_0" to="call_ln0" fromId="68" toId="35">
</dataflow>
<dataflow id="153" from="reg_file_0_0_load" to="call_ln0" fromId="25" toId="35">
</dataflow>
<dataflow id="155" from="compute_Pipeline_VITIS_LOOP_199_13" to="call_ln0" fromId="154" toId="36">
</dataflow>
<dataflow id="156" from="reg_file_5_1" to="call_ln0" fromId="69" toId="36">
</dataflow>
<dataflow id="157" from="reg_file_5_0" to="call_ln0" fromId="68" toId="36">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="37">
</dataflow>
<dataflow id="160" from="reg_file_0_0" to="specmemcore_ln0" fromId="63" toId="37">
</dataflow>
<dataflow id="162" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="37">
</dataflow>
<dataflow id="164" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="37">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="38">
</dataflow>
<dataflow id="168" from="reg_file_2_0" to="specmemcore_ln0" fromId="64" toId="38">
</dataflow>
<dataflow id="169" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="38">
</dataflow>
<dataflow id="170" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="38">
</dataflow>
<dataflow id="171" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="38">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="39">
</dataflow>
<dataflow id="173" from="reg_file_2_1" to="specmemcore_ln0" fromId="65" toId="39">
</dataflow>
<dataflow id="174" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="39">
</dataflow>
<dataflow id="175" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="39">
</dataflow>
<dataflow id="176" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="39">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="40">
</dataflow>
<dataflow id="178" from="reg_file_4_0" to="specmemcore_ln0" fromId="66" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="40">
</dataflow>
<dataflow id="180" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="40">
</dataflow>
<dataflow id="181" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="40">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="41">
</dataflow>
<dataflow id="183" from="reg_file_4_1" to="specmemcore_ln0" fromId="67" toId="41">
</dataflow>
<dataflow id="184" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="41">
</dataflow>
<dataflow id="185" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="41">
</dataflow>
<dataflow id="186" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="41">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="42">
</dataflow>
<dataflow id="188" from="reg_file_5_0" to="specmemcore_ln0" fromId="68" toId="42">
</dataflow>
<dataflow id="189" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="42">
</dataflow>
<dataflow id="190" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="42">
</dataflow>
<dataflow id="191" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="42">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="43">
</dataflow>
<dataflow id="193" from="reg_file_5_1" to="specmemcore_ln0" fromId="69" toId="43">
</dataflow>
<dataflow id="194" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="43">
</dataflow>
<dataflow id="195" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="43">
</dataflow>
<dataflow id="196" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="43">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="44">
</dataflow>
<dataflow id="198" from="reg_file_6_0" to="specmemcore_ln0" fromId="70" toId="44">
</dataflow>
<dataflow id="199" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="44">
</dataflow>
<dataflow id="200" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="44">
</dataflow>
<dataflow id="201" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="44">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="158" toId="45">
</dataflow>
<dataflow id="203" from="reg_file_6_1" to="specmemcore_ln0" fromId="71" toId="45">
</dataflow>
<dataflow id="204" from="StgValue_161" to="specmemcore_ln0" fromId="161" toId="45">
</dataflow>
<dataflow id="205" from="StgValue_163" to="specmemcore_ln0" fromId="163" toId="45">
</dataflow>
<dataflow id="206" from="StgValue_165" to="specmemcore_ln0" fromId="165" toId="45">
</dataflow>
<dataflow id="207" from="compute_Pipeline_VITIS_LOOP_199_13" to="call_ln0" fromId="154" toId="46">
</dataflow>
<dataflow id="208" from="reg_file_5_1" to="call_ln0" fromId="69" toId="46">
</dataflow>
<dataflow id="209" from="reg_file_5_0" to="call_ln0" fromId="68" toId="46">
</dataflow>
</dataflows>


</stg>
