Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 29 22:36:43 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             125 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           34 |
| Yes          | No                    | No                     |              53 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                        Enable Signal                       |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  Clk_Div_4/Q[0]                           |                                                            |                                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_1 | Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[31]      |                1 |              2 |         2.00 |
|  Clk_Div_4/Q[0]                           |                                                            | rst_IBUF                                                       |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_1 |                                                                |                1 |              3 |         3.00 |
|  FSM_sequential_next_scene_reg[2]_i_2_n_0 |                                                            |                                                                |                1 |              3 |         3.00 |
|  VGA_Ctrl/clk_frame                       |                                                            |                                                                |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/data_inter0                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/clk_inter0                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/shift_frame               | Mouse_Ctrl/MC1/Inst_Ps2Interface/reset_bit_count               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_count[13]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_20us_count[5]_i_1_n_0   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_3 | Mouse_Ctrl/MC1/left_down_i_1_n_0                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_2 | Mouse_Ctrl/MC1/x_inc[7]_i_1_n_0                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/load_rx_data              |                                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/write_data_0                                |                                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/delay_100us_count[12]_i_1_n_0 |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/Inst_Ps2Interface/frame[9]_i_1_n_0          |                                                                |                2 |             10 |         5.00 |
|  Clk_Div_4/Q[0]                           |                                                            | VGA_Ctrl/pixel_cnt[9]_i_1_n_0                                  |                4 |             10 |         2.50 |
|  Clk_Div_4/Q[0]                           | VGA_Ctrl/line_cnt                                          | VGA_Ctrl/line_cnt[9]_i_1_n_0                                   |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/x_new_reg_n_0                               |                                                                |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                            | Mouse_Ctrl/MC1/y_new_reg_n_0                               |                                                                |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/reset_timeout_cnt                               |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG                            |                                                            | Mouse_Ctrl/MC1/periodic_check_cnt[0]_i_1_n_0                   |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                            |                                                            |                                                                |               39 |            118 |         3.03 |
+-------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


