// Seed: 2622705267
`timescale 1ps / 1ps
module module_0;
  type_5(
      id_0, id_0
  );
  uwire id_1;
  assign id_1[1] = 1;
  uwire id_2;
  assign id_0[1] = 1;
  assign id_0 = id_2;
  logic id_3;
  logic id_4;
  assign id_3 = id_3 & 1;
endmodule
