# fft_ip_hls_soc
High level synthesis implementation with Vivado HLS, integration with the Microblaze soft processor on FPGA using Vivado HLX, time profiling, and verification with Vivado SDK.
