/*-----------------------------------------------------------------------------------------------------------*/
/*                                                                                               											 		 */
/*           Copyright (C) 2016 Brite Semiconductor Co., Ltd. All rights reserved.                									 */
/*                                                                                                													 */
/*-----------------------------------------------------------------------------------------------------------*/
#ifndef __HW_DMAC_H__
#define __HW_DMAC_H__

#if 0
// DMA0, the default hardware handshaking signals assignment
#define DMA_REQ_SPI0_TX			0
#define DMA_REQ_SPI0_RX			1
#define DMA_REQ_UART1_TX		2
#define DMA_REQ_UART1_RX		3
#define DMA_REQ_AES_IN			4
#define DMA_REQ_AES_OUT			5
#define DMA_REQ_I2C0_TX			6
#define DMA_REQ_I2C0_RX			7
#define DMA_REQ_EXTERNAL_IRQ0	8	// default GPIO Bank A int 0

// DMA1, the default hardware handshaking signals assignment
#define DMA_REQ_UART2_TX		0
#define DMA_REQ_UART2_RX		1
#define DMA_REQ_UART3_TX		2
#define DMA_REQ_UART3_RX		3
#define DMA_REQ_SPI2_TX			4
#define DMA_REQ_SPI2_RX			5
#define DMA_REQ_I2C1_TX			6
#define DMA_REQ_I2C1_RX			7
#define DMA_REQ_EXTERNAL_IRQ1	8	// default GPIO Bank A int 1

// DMA2, the default hardware handshaking signals assignment
#define DMA_REQ_UART0_TX		0
#define DMA_REQ_UART0_RX		1
#define DMA_REQ_SPI1_TX			2
#define DMA_REQ_SPI1_RX			3
#define DMA_REQ_I2C2_TX			4
#define DMA_REQ_I2C2_RX			5
#define DMA_REQ_SHA_IN			6
#define DMA_REQ_SAR_ADC_RX		7
#define DMA_REQ_EXTERNAL_IRQ2	8	// default GPIO Bank B int 0
#endif

#endif

