{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1482767856809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1482767856811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 23:57:36 2016 " "Processing started: Mon Dec 26 23:57:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1482767856811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1482767856811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1482767856811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1482767857338 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE30F23C6 " "Selected device EP4CE30F23C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1482767857529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1482767857628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1482767857628 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 297 multiplication of 95 " "Can't achieve requested value multiplication of 297 for clock output tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 95" {  } { { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7536 8288 9036 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1482767857752 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|wire_pll1_clk\[0\] division of 100 division of 32 " "Can't achieve requested value division of 100 for clock output tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 32" {  } { { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7536 8288 9036 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1482767857752 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 95 32 0 0 " "Implementing clock multiplication of 95, clock division of 32, and phase shift of 0 degrees (0 ps) for tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7536 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1482767857752 ""}  } { { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7536 8288 9036 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1482767857752 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[1\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 42 2 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 835 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1482767857755 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[2\] 3 1 -90 -1667 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -90 degrees (-1667 ps) for ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 42 2 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 836 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1482767857755 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[3\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 42 2 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 837 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1482767857755 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[4\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 42 2 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 838 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1482767857755 ""}  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 42 2 0 } } { "" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1482767857755 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1482767858791 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C6 " "Device EP4CE15F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1482767859504 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C6 " "Device EP4CE40F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1482767859504 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1482767859504 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1482767859504 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1482767859504 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 20494 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1482767859528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 20496 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1482767859528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 20498 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1482767859528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 20500 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1482767859528 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1482767859528 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1482767859535 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1482767859667 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "16 " "Following 16 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[0\] iXHis_LVDS\[0\](n) " "Pin \"iXHis_LVDS\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[0\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[0\]" } { 0 "iXHis_LVDS\[0\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 481 8288 9036 0} { 0 { 0 ""} 0 556 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[0](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[1\] iXHis_LVDS\[1\](n) " "Pin \"iXHis_LVDS\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[1\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[1\]" } { 0 "iXHis_LVDS\[1\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 482 8288 9036 0} { 0 { 0 ""} 0 557 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[1](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[2\] iXHis_LVDS\[2\](n) " "Pin \"iXHis_LVDS\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[2\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[2\]" } { 0 "iXHis_LVDS\[2\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 483 8288 9036 0} { 0 { 0 ""} 0 558 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[2](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[3\] iXHis_LVDS\[3\](n) " "Pin \"iXHis_LVDS\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[3\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[3\]" } { 0 "iXHis_LVDS\[3\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 484 8288 9036 0} { 0 { 0 ""} 0 559 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[3](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[4\] iXHis_LVDS\[4\](n) " "Pin \"iXHis_LVDS\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[4\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[4] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[4\]" } { 0 "iXHis_LVDS\[4\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 485 8288 9036 0} { 0 { 0 ""} 0 560 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[4](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[5\] iXHis_LVDS\[5\](n) " "Pin \"iXHis_LVDS\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[5\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[5] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[5\]" } { 0 "iXHis_LVDS\[5\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 486 8288 9036 0} { 0 { 0 ""} 0 561 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[5](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[6\] iXHis_LVDS\[6\](n) " "Pin \"iXHis_LVDS\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[6\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[6] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[6\]" } { 0 "iXHis_LVDS\[6\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 487 8288 9036 0} { 0 { 0 ""} 0 562 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[6](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[7\] iXHis_LVDS\[7\](n) " "Pin \"iXHis_LVDS\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[7\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[7] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[7\]" } { 0 "iXHis_LVDS\[7\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 488 8288 9036 0} { 0 { 0 ""} 0 563 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[7](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[8\] iXHis_LVDS\[8\](n) " "Pin \"iXHis_LVDS\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[8\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[8] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[8\]" } { 0 "iXHis_LVDS\[8\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 489 8288 9036 0} { 0 { 0 ""} 0 564 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[8](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[9\] iXHis_LVDS\[9\](n) " "Pin \"iXHis_LVDS\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[9\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[9] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[9\]" } { 0 "iXHis_LVDS\[9\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 490 8288 9036 0} { 0 { 0 ""} 0 565 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[9](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[10\] iXHis_LVDS\[10\](n) " "Pin \"iXHis_LVDS\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[10\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[10] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[10\]" } { 0 "iXHis_LVDS\[10\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 491 8288 9036 0} { 0 { 0 ""} 0 566 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[10](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[11\] iXHis_LVDS\[11\](n) " "Pin \"iXHis_LVDS\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[11\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[11] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[11\]" } { 0 "iXHis_LVDS\[11\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 492 8288 9036 0} { 0 { 0 ""} 0 567 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[11](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[12\] iXHis_LVDS\[12\](n) " "Pin \"iXHis_LVDS\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[12\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[12] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[12\]" } { 0 "iXHis_LVDS\[12\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 493 8288 9036 0} { 0 { 0 ""} 0 568 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[12](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[13\] iXHis_LVDS\[13\](n) " "Pin \"iXHis_LVDS\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[13\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[13] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[13\]" } { 0 "iXHis_LVDS\[13\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 494 8288 9036 0} { 0 { 0 ""} 0 569 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[13](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_LVDS\[14\] iXHis_LVDS\[14\](n) " "Pin \"iXHis_LVDS\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_LVDS\[14\](n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[14] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_LVDS\[14\]" } { 0 "iXHis_LVDS\[14\](n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 495 8288 9036 0} { 0 { 0 ""} 0 570 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_LVDS[14](n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_LVDS[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iXHis_RX_CLK iXHis_RX_CLK(n) " "Pin \"iXHis_RX_CLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iXHis_RX_CLK(n)\"" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_RX_CLK } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iXHis_RX_CLK" } { 0 "iXHis_RX_CLK(n)" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 129 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_RX_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 555 8288 9036 0} { 0 { 0 ""} 0 571 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { iXHis_RX_CLK(n) } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iXHis_RX_CLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1482767861503 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1 1482767861503 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 " "The input ports of the PLL ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 and the PLL tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 ARESET " "PLL ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 and PLL tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0} { 0 { 0 ""} 0 7536 8288 9036 0}  }  } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1482767861869 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 PHASEUPDOWN " "PLL ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 and PLL tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0} { 0 { 0 ""} 0 7536 8288 9036 0}  }  } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1482767861869 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 PHASESTEP " "PLL ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 and PLL tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0} { 0 { 0 ""} 0 7536 8288 9036 0}  }  } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1482767861869 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 SCANCLK " "PLL ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 and PLL tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0} { 0 { 0 ""} 0 7536 8288 9036 0}  }  } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1482767861869 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 and PLL tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0} { 0 { 0 ""} 0 7536 8288 9036 0}  }  } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1482767861869 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 and PLL tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0} { 0 { 0 ""} 0 7536 8288 9036 0}  }  } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1482767861869 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 and PLL tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0} { 0 { 0 ""} 0 7536 8288 9036 0}  }  } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1 1482767861869 ""}  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0} { 0 { 0 ""} 0 7536 8288 9036 0}  }  } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1 1482767861869 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TX_IDCK tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 148 MHz 96 MHz " "Output pin \"TX_IDCK\" (external output clock of PLL \"tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 148 MHz, but target device can support only maximum output clock frequency of 96 MHz for this combination of I/O standard, current strength and load" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 250 0 0 } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7536 8288 9036 0} { 0 { 0 ""} 0 509 8288 9036 0}  }  } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_IDCK" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 59 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_IDCK } "NODE_NAME" } } { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { TX_IDCK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1 1482767862047 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1 0 Pin_G1 " "PLL \"tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G1\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 250 0 0 } } { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7536 8288 9036 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1 1482767862052 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_98k3 " "Entity altpll_98k3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767865523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767865523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1482767865523 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bul1 " "Entity dcfifo_bul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767865523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767865523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1482767865523 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nul1 " "Entity dcfifo_nul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767865523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1482767865523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1482767865523 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1482767865523 ""}
{ "Info" "ISTA_SDC_FOUND" "../source/ddr2/ddr2_example_top.sdc " "Reading SDC File: '../source/ddr2/ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1482767866161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 1 pnf port " "Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1482767866166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1482767866238 ""}  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1482767866238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1482767866239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1482767866312 ""}  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1482767866312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1482767866312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1482767866385 ""}  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1482767866385 ""}
{ "Info" "ISTA_SDC_FOUND" "../source/ddr2/ddr2_phy_ddr_timing.sdc " "Reading SDC File: '../source/ddr2/ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1482767866386 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767866757 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767866757 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767866757 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767866757 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 95 -duty_cycle 50.00 -name \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 95 -duty_cycle 50.00 -name \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767866757 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1482767866757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1482767866758 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1482767886259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock SDC.sdc 41 Incorrect assignment for clock.  Source node: CLK_50M already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at SDC.sdc(41): Incorrect assignment for clock.  Source node: CLK_50M already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clkin\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLK_50M\}\] " "create_clock -name \{clkin\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{CLK_50M\}\]" {  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/SDC.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/SDC.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1482767886333 ""}  } { { "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/SDC.sdc" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/SDC.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1482767886333 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RX_ODCK " "Node: RX_ODCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1482767886394 "|top|RX_ODCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767886422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767886422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[2\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[2\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767886422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[3\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[3\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1482767886422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1482767886422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1482767886944 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1482767886945 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1482767886998 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1482767886998 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1482767887003 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 86 clocks " "Found 86 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK_50M " "  20.000      CLK_50M" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  13.333 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_rise " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_rise " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\] " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\] " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_33 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_33" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_34 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_34" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_35 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_35" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_36 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_36" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_37 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_37" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_38 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_38" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_39 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_39" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_40 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_40" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_41 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_41" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_42 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_42" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_43 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_43" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_44 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_44" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_45 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_45" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_46 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_46" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_47 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_47" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_48 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_48" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_49 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_49" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_50 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_51 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_51" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_52 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_52" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_53 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_53" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_54 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_54" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_55 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_55" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_56 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_56" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_57 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_57" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_58 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_58" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_59 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_59" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_60 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_60" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_61 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_61" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_62 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_62" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_63 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_63" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_64 " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_64" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk_mimic_launch_clock " "   6.666 ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.736 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.736 tfp410_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1482767887008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50M~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888493 ""}  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 39 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 20443 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888493 ""}  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888493 ""}  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888494 ""}  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888494 ""}  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 62 2 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 834 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888494 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888494 ""}  } { { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 77 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tfp410_pll:tfp410_pll_u0|altpll:altpll_component|tfp410_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7536 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RX_ODCK~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node RX_ODCK~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888495 ""}  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 76 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_ODCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 20444 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Automatically promoted node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Destination node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 9767 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1482767888495 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 882 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRESET~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node nRESET~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_g_o\[2\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_g_o\[2\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_g_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6900 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_b_o\[3\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_b_o\[3\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_b_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6905 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_b_o\[4\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_b_o\[4\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_b_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6904 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_b_o\[5\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_b_o\[5\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_b_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6903 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_b_o\[6\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_b_o\[6\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_b_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6902 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_b_o\[7\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_b_o\[7\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_b_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6901 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_g_o\[3\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_g_o\[3\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_g_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6899 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_g_o\[4\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_g_o\[4\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_g_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6898 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_g_o\[5\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_g_o\[5\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_g_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6897 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "four_in_one:four_in_one_u0\|r_rgb_g_o\[6\] " "Destination node four_in_one:four_in_one_u0\|r_rgb_g_o\[6\]" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 217 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { four_in_one:four_in_one_u0|r_rgb_g_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6896 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888495 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1482767888495 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1482767888495 ""}  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 40 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nRESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 20445 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Automatically promoted node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Destination node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 1629 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1482767888498 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1130 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 899 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|frame_flag  " "Automatically promoted node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|frame_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_state.BURST_END " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_state.BURST_END" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 30 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_state.BURST_END } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6748 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[1\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[1\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6732 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[2\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[2\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6731 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[3\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[3\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6730 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[4\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[4\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6729 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[5\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[5\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6728 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[6\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[6\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6727 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[7\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[7\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6726 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[8\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[8\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6725 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[9\] " "Destination node vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|burst_line\[9\]" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 113 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|burst_line[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6724 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1482767888498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1482767888498 ""}  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 36 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0|frame_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6742 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|frame_flag  " "Automatically promoted node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|frame_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_state.BURST_END " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_state.BURST_END" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 26 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_state.BURST_END } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6436 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[1\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[1\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6421 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[2\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[2\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6420 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[3\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[3\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6419 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[4\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[4\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6418 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[5\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[5\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6417 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[6\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[6\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6416 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[7\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[7\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6415 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[8\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[8\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6414 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[9\] " "Destination node vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|burst_line\[9\]" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 112 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|burst_line[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6413 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888501 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1482767888501 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1482767888501 ""}  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 29 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0|frame_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 6430 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset:reset_m0\|rst_n_reg  " "Automatically promoted node reset:reset_m0\|rst_n_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888503 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0 " "Destination node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1197 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 9768 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888503 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|_~0 " "Destination node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|_~0" {  } { { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 10255 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1482767888503 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1482767888503 ""}  } { { "../source/reset.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/reset.v" 14 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset:reset_m0|rst_n_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7573 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0  " "Automatically promoted node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888504 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1197 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 9768 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable  " "Automatically promoted node ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1482767888504 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 1912 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1482767888504 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2390 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2391 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2392 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X16_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2663 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[0\] PIN V8 " "Node \"mem_dq\[0\]\" is constrained to location PIN V8 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 441 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8025 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8027 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8029 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X7_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X7_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2662 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[1\] PIN W6 " "Node \"mem_dq\[1\]\" is constrained to location PIN W6 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 442 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8019 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8021 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8023 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X16_Y0_N8 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2661 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[2\] PIN W8 " "Node \"mem_dq\[2\]\" is constrained to location PIN W8 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 443 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8013 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8015 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8017 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X14_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2660 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[3\] PIN W7 " "Node \"mem_dq\[3\]\" is constrained to location PIN W7 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 444 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X3_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8007 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X3_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8009 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X3_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X3_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8011 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X3_Y0_N8 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X3_Y0_N8 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2659 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[4\] PIN Y3 " "Node \"mem_dq\[4\]\" is constrained to location PIN Y3 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[4] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 445 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8001 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8003 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 8005 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X14_Y0_N8 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X14_Y0_N8 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2658 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[5\] PIN Y7 " "Node \"mem_dq\[5\]\" is constrained to location PIN Y7 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[5] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 446 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7995 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7997 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7999 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X9_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2657 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[6\] PIN AA5 " "Node \"mem_dq\[6\]\" is constrained to location PIN AA5 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[6] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 447 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7989 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7991 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7993 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X16_Y0_N22 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2656 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[7\] PIN U9 " "Node \"mem_dq\[7\]\" is constrained to location PIN U9 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[7] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 448 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X27_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7983 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X27_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7985 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X27_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7987 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X27_Y0_N8 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X27_Y0_N8 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2655 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[8\] PIN AA9 " "Node \"mem_dq\[8\]\" is constrained to location PIN AA9 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[8] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 449 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X22_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7977 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X22_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7979 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X22_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7981 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X22_Y0_N1 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X22_Y0_N1 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2654 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[9\] PIN AB8 " "Node \"mem_dq\[9\]\" is constrained to location PIN AB8 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[9] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 450 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7971 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7973 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7975 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X34_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X34_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2653 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[10\] PIN Y10 " "Node \"mem_dq\[10\]\" is constrained to location PIN Y10 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[10] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 451 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X22_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7965 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X22_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7967 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X22_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7969 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X22_Y0_N8 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X22_Y0_N8 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2652 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[11\] PIN AA8 " "Node \"mem_dq\[11\]\" is constrained to location PIN AA8 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[11] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7959 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7961 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7963 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X18_Y0_N22 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X18_Y0_N22 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2651 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[12\] PIN AB7 " "Node \"mem_dq\[12\]\" is constrained to location PIN AB7 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[12] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7953 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7955 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7957 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X34_Y0_N29 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X34_Y0_N29 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2650 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[13\] PIN V11 " "Node \"mem_dq\[13\]\" is constrained to location PIN V11 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[13] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7947 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7949 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7951 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X18_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X18_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2649 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[14\] PIN Y8 " "Node \"mem_dq\[14\]\" is constrained to location PIN Y8 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[14] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7941 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7943 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X34_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7945 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X34_Y0_N22 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2648 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[15\] PIN W10 " "Node \"mem_dq\[15\]\" is constrained to location PIN W10 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[15] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 456 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7935 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7937 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7939 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[0\].dq_ibuf IOIBUF_X43_Y0_N8 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X43_Y0_N8 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[16\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2647 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[16\] PIN AB15 " "Node \"mem_dq\[16\]\" is constrained to location PIN AB15 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[16] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[16\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7929 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7931 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7933 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[1\].dq_ibuf IOIBUF_X43_Y0_N29 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X43_Y0_N29 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[17\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2646 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[17\] PIN W13 " "Node \"mem_dq\[17\]\" is constrained to location PIN W13 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[17] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[17\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 458 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7923 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7925 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7927 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[2\].dq_ibuf IOIBUF_X38_Y0_N8 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X38_Y0_N8 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[18\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2645 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[18\] PIN AB14 " "Node \"mem_dq\[18\]\" is constrained to location PIN AB14 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[18] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[18\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 459 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7917 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7919 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7921 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[3\].dq_ibuf IOIBUF_X38_Y0_N29 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X38_Y0_N29 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[19\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2644 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[19\] PIN AA13 " "Node \"mem_dq\[19\]\" is constrained to location PIN AA13 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[19] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[19\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 460 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7911 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7913 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7915 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[4\].dq_ibuf IOIBUF_X38_Y0_N22 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[20\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2643 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[20\] PIN AB13 " "Node \"mem_dq\[20\]\" is constrained to location PIN AB13 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[20] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[20\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 461 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7905 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7907 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X38_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7909 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[5\].dq_ibuf IOIBUF_X38_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[21\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2642 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[21\] PIN AA14 " "Node \"mem_dq\[21\]\" is constrained to location PIN AA14 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[21] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[21\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 462 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7899 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7901 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7903 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[6\].dq_ibuf IOIBUF_X43_Y0_N1 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X43_Y0_N1 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[22\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2641 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[22\] PIN U12 " "Node \"mem_dq\[22\]\" is constrained to location PIN U12 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[22] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[22\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 463 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7893 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7895 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X43_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[2\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7897 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[7\].dq_ibuf IOIBUF_X43_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[2\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X43_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[23\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2640 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[23\] PIN AA15 " "Node \"mem_dq\[23\]\" is constrained to location PIN AA15 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[23] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[23\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 464 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7887 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7889 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7891 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[0\].dq_ibuf IOIBUF_X52_Y0_N8 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X52_Y0_N8 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[24\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2639 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[24\] PIN T15 " "Node \"mem_dq\[24\]\" is constrained to location PIN T15 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[24] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[24\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 465 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X50_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7881 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X50_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7883 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X50_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7885 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[1\].dq_ibuf IOIBUF_X50_Y0_N1 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X50_Y0_N1 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[25\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2638 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[25\] PIN V15 " "Node \"mem_dq\[25\]\" is constrained to location PIN V15 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[25] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[25\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 466 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X59_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7875 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X59_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7877 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X59_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7879 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[2\].dq_ibuf IOIBUF_X59_Y0_N1 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X59_Y0_N1 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[26\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2637 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[26\] PIN W17 " "Node \"mem_dq\[26\]\" is constrained to location PIN W17 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[26] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[26\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 467 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X45_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7869 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X45_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7871 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X45_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7873 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[3\].dq_ibuf IOIBUF_X45_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X45_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[27\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2636 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[27\] PIN AB16 " "Node \"mem_dq\[27\]\" is constrained to location PIN AB16 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[27] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[27\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 468 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X50_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7863 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X50_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7865 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X50_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7867 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[4\].dq_ibuf IOIBUF_X50_Y0_N22 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X50_Y0_N22 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[28\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2635 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[28\] PIN V14 " "Node \"mem_dq\[28\]\" is constrained to location PIN V14 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[28] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[28\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 469 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X61_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7857 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X61_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7859 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X61_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7861 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[5\].dq_ibuf IOIBUF_X61_Y0_N15 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X61_Y0_N15 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[29\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2634 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[29\] PIN AB20 " "Node \"mem_dq\[29\]\" is constrained to location PIN AB20 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[29] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[29\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 470 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7851 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7853 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7855 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[6\].dq_ibuf IOIBUF_X52_Y0_N22 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X52_Y0_N22 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[30\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2633 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[30\] PIN W15 " "Node \"mem_dq\[30\]\" is constrained to location PIN W15 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[30] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[30\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 471 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7845 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7847 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X52_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[3\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 7849 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[7\].dq_ibuf IOIBUF_X52_Y0_N1 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[3\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X52_Y0_N1 to improve DDIO timing" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[31\]" } } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 2632 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[31\] PIN AB18 " "Node \"mem_dq\[31\]\" is constrained to location PIN AB18 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_dq[31] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_dq\[31\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 106 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 472 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\] LAB_X54_Y1_N0 " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X54_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_bidir_n5h.tdf" 41 14 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 806 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk~input IOIBUF_X54_Y0_N29 " "Node \"mem_clk~input\" is constrained to location IOIBUF_X54_Y0_N29 to improve DDIO timing" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 103 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 20437 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk PIN AA17 " "Node \"mem_clk\" is constrained to location PIN AA17 to improve DDIO timing" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_clk } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_clk" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 103 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 540 8288 9036 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1 1482767888907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1482767914989 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1482767915023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1482767915025 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1482767915068 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1482767938512 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1482767938560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1482767939643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 EC " "Packed 68 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1482767966311 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Output Buffer " "Packed 32 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1482767966311 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1482767966311 ""}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "altmemphy pin placement was successful" {  } {  } 0 165008 "altmemphy pin placement was successful" 0 0 "" 0 -1 1482767966676 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:48 " "Fitter preparation operations ending: elapsed time is 00:01:48" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1482767967036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1482767992774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1482768000076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1482768000192 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1482768028126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1482768028126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1482768056036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.74 " "Router is attempting to preserve 0.74 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1 1482768059531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y11 X33_Y21 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21" {  } { { "loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} 22 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1482768072183 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1482768072183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1482768087434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1482768087443 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1482768087443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1482768088011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1482768090326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1482768090465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1482768092782 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:35 " "Fitter post-fit operations ending: elapsed time is 00:00:35" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1482768122175 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1482768124259 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "63 Cyclone IV E " "63 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_K0 3.3-V LVCMOS F2 " "Pin FPGA_K0 uses I/O standard 3.3-V LVCMOS at F2" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FPGA_K0 } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_K0" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 49 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_K0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 504 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_K1 3.3-V LVCMOS H1 " "Pin FPGA_K1 uses I/O standard 3.3-V LVCMOS at H1" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FPGA_K1 } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_K1" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 50 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_K1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 505 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RX1 3.3-V LVCMOS A10 " "Pin FPGA_RX1 uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FPGA_RX1 } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_RX1" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 54 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_RX1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 507 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX_PO1 3.3-V LVCMOS E9 " "Pin TX_PO1 uses I/O standard 3.3-V LVCMOS at E9" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { TX_PO1 } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_PO1" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 63 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_PO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 513 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TXHPD 3.3-V LVCMOS B14 " "Pin TXHPD uses I/O standard 3.3-V LVCMOS at B14" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { TXHPD } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TXHPD" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 66 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TXHPD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 516 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_SCDT 3.3-V LVCMOS W21 " "Pin RX_SCDT uses I/O standard 3.3-V LVCMOS at W21" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_SCDT } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_SCDT" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 71 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_SCDT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 518 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_CTL\[0\] 3.3-V LVCMOS E13 " "Pin RX_CTL\[0\] uses I/O standard 3.3-V LVCMOS at E13" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_CTL[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_CTL\[0\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 72 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_CTL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_CTL\[1\] 3.3-V LVCMOS E14 " "Pin RX_CTL\[1\] uses I/O standard 3.3-V LVCMOS at E14" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_CTL[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_CTL\[1\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 72 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_CTL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_CTL\[2\] 3.3-V LVCMOS E12 " "Pin RX_CTL\[2\] uses I/O standard 3.3-V LVCMOS at E12" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_CTL[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_CTL\[2\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 72 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_CTL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_HSYNC 3.3-V LVCMOS G9 " "Pin RX_HSYNC uses I/O standard 3.3-V LVCMOS at G9" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_HSYNC } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_HSYNC" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 75 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_HSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 521 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXCEC 3.3-V LVCMOS M7 " "Pin RXCEC uses I/O standard 3.3-V LVCMOS at M7" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RXCEC } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RXCEC" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 80 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RXCEC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 524 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_VSYNC 3.3-V LVTTL G13 " "Pin CIS_VSYNC uses I/O standard 3.3-V LVTTL at G13" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_VSYNC } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_VSYNC" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 87 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_HREF 3.3-V LVTTL E15 " "Pin CIS_HREF uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_HREF } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_HREF" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 89 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_STROBE 3.3-V LVTTL E11 " "Pin CIS_STROBE uses I/O standard 3.3-V LVTTL at E11" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_STROBE } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_STROBE" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 90 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_STROBE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 532 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_PCLK 3.3-V LVTTL T22 " "Pin CIS_PCLK uses I/O standard 3.3-V LVTTL at T22" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_PCLK } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_PCLK" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 92 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 534 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_Y\[0\] 3.3-V LVTTL B17 " "Pin CIS_Y\[0\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_Y[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_Y\[0\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_Y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 413 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_Y\[1\] 3.3-V LVTTL B18 " "Pin CIS_Y\[1\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_Y[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_Y\[1\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_Y\[2\] 3.3-V LVTTL A18 " "Pin CIS_Y\[2\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_Y[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_Y\[2\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 415 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_Y\[3\] 3.3-V LVTTL A17 " "Pin CIS_Y\[3\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_Y[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_Y\[3\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_Y\[4\] 3.3-V LVTTL A16 " "Pin CIS_Y\[4\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_Y[4] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_Y\[4\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_Y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_Y\[5\] 3.3-V LVTTL B16 " "Pin CIS_Y\[5\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_Y[5] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_Y\[5\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_Y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_Y\[6\] 3.3-V LVTTL E16 " "Pin CIS_Y\[6\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_Y[6] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_Y\[6\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_Y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 419 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CIS_Y\[7\] 3.3-V LVTTL F14 " "Pin CIS_Y\[7\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CIS_Y[7] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CIS_Y\[7\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIS_Y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 420 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MCU_SCL0_3V3 3.3-V LVCMOS B9 " "Pin MCU_SCL0_3V3 uses I/O standard 3.3-V LVCMOS at B9" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { MCU_SCL0_3V3 } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCU_SCL0_3V3" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 112 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCU_SCL0_3V3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DET 3.3-V LVCMOS P1 " "Pin SD_DET uses I/O standard 3.3-V LVCMOS at P1" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DET } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DET" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 124 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 553 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MCU_SDA0_3V3 3.3-V LVCMOS E10 " "Pin MCU_SDA0_3V3 uses I/O standard 3.3-V LVCMOS at E10" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { MCU_SDA0_3V3 } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCU_SDA0_3V3" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 111 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCU_SDA0_3V3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVCMOS M2 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVCMOS at M2" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 477 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVCMOS N1 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVCMOS at N1" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 478 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVCMOS J8 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVCMOS at J8" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 479 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVCMOS G8 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVCMOS at G8" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 480 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DDC_RX_SDA 3.3-V LVCMOS Y1 " "Pin DDC_RX_SDA uses I/O standard 3.3-V LVCMOS at Y1" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { DDC_RX_SDA } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC_RX_SDA" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 78 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_RX_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 496 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50M 3.3-V LVCMOS G1 " "Pin CLK_50M uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CLK_50M } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 39 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 498 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_ODCK 3.3-V LVCMOS T21 " "Pin RX_ODCK uses I/O standard 3.3-V LVCMOS at T21" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_ODCK } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_ODCK" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 76 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_ODCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 522 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRESET 3.3-V LVCMOS A12 " "Pin nRESET uses I/O standard 3.3-V LVCMOS at A12" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { nRESET } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nRESET" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 40 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 499 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_DE 3.3-V LVCMOS K7 " "Pin RX_DE uses I/O standard 3.3-V LVCMOS at K7" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_DE } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_DE" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 73 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_DE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 519 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[3\] 3.3-V LVCMOS U19 " "Pin RX_D\[3\] uses I/O standard 3.3-V LVCMOS at U19" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[3\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 389 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[4\] 3.3-V LVCMOS U20 " "Pin RX_D\[4\] uses I/O standard 3.3-V LVCMOS at U20" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[4] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[4\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 390 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[5\] 3.3-V LVCMOS T18 " "Pin RX_D\[5\] uses I/O standard 3.3-V LVCMOS at T18" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[5] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[5\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 391 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[6\] 3.3-V LVCMOS R18 " "Pin RX_D\[6\] uses I/O standard 3.3-V LVCMOS at R18" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[6] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[6\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[7\] 3.3-V LVCMOS R20 " "Pin RX_D\[7\] uses I/O standard 3.3-V LVCMOS at R20" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[7] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[7\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[10\] 3.3-V LVCMOS N18 " "Pin RX_D\[10\] uses I/O standard 3.3-V LVCMOS at N18" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[10] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[10\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[11\] 3.3-V LVCMOS N20 " "Pin RX_D\[11\] uses I/O standard 3.3-V LVCMOS at N20" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[11] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[11\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[12\] 3.3-V LVCMOS N19 " "Pin RX_D\[12\] uses I/O standard 3.3-V LVCMOS at N19" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[12] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[12\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[13\] 3.3-V LVCMOS M20 " "Pin RX_D\[13\] uses I/O standard 3.3-V LVCMOS at M20" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[13] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[13\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[14\] 3.3-V LVCMOS M19 " "Pin RX_D\[14\] uses I/O standard 3.3-V LVCMOS at M19" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[14] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[14\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[15\] 3.3-V LVCMOS N17 " "Pin RX_D\[15\] uses I/O standard 3.3-V LVCMOS at N17" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[15] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[15\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 401 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[19\] 3.3-V LVCMOS D19 " "Pin RX_D\[19\] uses I/O standard 3.3-V LVCMOS at D19" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[19] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[19\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[20\] 3.3-V LVCMOS C19 " "Pin RX_D\[20\] uses I/O standard 3.3-V LVCMOS at C19" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[20] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[20\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[21\] 3.3-V LVCMOS C17 " "Pin RX_D\[21\] uses I/O standard 3.3-V LVCMOS at C17" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[21] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[21\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 407 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[22\] 3.3-V LVCMOS D17 " "Pin RX_D\[22\] uses I/O standard 3.3-V LVCMOS at D17" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[22] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[22\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[23\] 3.3-V LVCMOS D15 " "Pin RX_D\[23\] uses I/O standard 3.3-V LVCMOS at D15" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[23] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[23\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 409 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_VSYNC 3.3-V LVCMOS K8 " "Pin RX_VSYNC uses I/O standard 3.3-V LVCMOS at K8" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_VSYNC } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_VSYNC" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 74 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 520 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MCU_MOSI 3.3-V LVCMOS E7 " "Pin MCU_MOSI uses I/O standard 3.3-V LVCMOS at E7" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { MCU_MOSI } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCU_MOSI" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 117 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCU_MOSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 549 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MCU_NSS 3.3-V LVCMOS A4 " "Pin MCU_NSS uses I/O standard 3.3-V LVCMOS at A4" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { MCU_NSS } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCU_NSS" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 118 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCU_NSS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 550 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MCU_SCK 3.3-V LVCMOS A5 " "Pin MCU_SCK uses I/O standard 3.3-V LVCMOS at A5" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { MCU_SCK } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCU_SCK" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 115 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCU_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 547 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[2\] 3.3-V LVCMOS W20 " "Pin RX_D\[2\] uses I/O standard 3.3-V LVCMOS at W20" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[2\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[1\] 3.3-V LVCMOS R21 " "Pin RX_D\[1\] uses I/O standard 3.3-V LVCMOS at R21" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[1\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 387 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[0\] 3.3-V LVCMOS V22 " "Pin RX_D\[0\] uses I/O standard 3.3-V LVCMOS at V22" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[0\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 386 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[9\] 3.3-V LVCMOS P20 " "Pin RX_D\[9\] uses I/O standard 3.3-V LVCMOS at P20" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[9] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[9\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 395 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[8\] 3.3-V LVCMOS R19 " "Pin RX_D\[8\] uses I/O standard 3.3-V LVCMOS at R19" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[8] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[8\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[18\] 3.3-V LVCMOS H14 " "Pin RX_D\[18\] uses I/O standard 3.3-V LVCMOS at H14" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[18] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[18\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 404 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[17\] 3.3-V LVCMOS G11 " "Pin RX_D\[17\] uses I/O standard 3.3-V LVCMOS at G11" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[17] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[17\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_D\[16\] 3.3-V LVCMOS G10 " "Pin RX_D\[16\] uses I/O standard 3.3-V LVCMOS at G10" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { RX_D[16] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RX_D\[16\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 69 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1482768124496 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1482768124496 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCU_SDA0_3V3 a permanently disabled " "Pin MCU_SDA0_3V3 has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { MCU_SDA0_3V3 } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCU_SDA0_3V3" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 111 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCU_SDA0_3V3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1482768124509 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 477 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1482768124509 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 478 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1482768124509 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 479 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1482768124509 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 480 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1482768124509 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDC_RX_SDA a permanently disabled " "Pin DDC_RX_SDA has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { DDC_RX_SDA } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC_RX_SDA" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 78 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_RX_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 496 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1482768124509 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk a permanently enabled " "Pin mem_clk has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_clk } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_clk" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 103 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 540 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1482768124509 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk_n a permanently enabled " "Pin mem_clk_n has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { mem_clk_n } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mem_clk_n" } } } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 104 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_clk_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/" { { 0 { 0 ""} 0 541 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1482768124509 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1482768124509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/output_files/top.fit.smsg " "Generated suppressed messages file F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1482768126394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1482768130536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 00:02:10 2016 " "Processing ended: Tue Dec 27 00:02:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1482768130536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:34 " "Elapsed time: 00:04:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1482768130536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:53 " "Total CPU time (on all processors): 00:04:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1482768130536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1482768130536 ""}
