vhdl work "C:\Users\diona\OneDrive\Documentos\Projetos Xilinx\lab5\FSM\timer.vhd"
vhdl work "C:\Users\diona\OneDrive\Documentos\Projetos Xilinx\lab5\FSM\fsm_top.vhd"
vhdl work "C:\Users\diona\OneDrive\Documentos\Projetos Xilinx\lab5\FSM\decod2_4_n.vhd"
vhdl work "C:\Users\diona\OneDrive\Documentos\Projetos Xilinx\lab5\FSM\ascii_sseg.vhd"
vhdl work "C:\Users\diona\OneDrive\Documentos\Projetos Xilinx\lab5\FSM\top_level_lab7.vhd"
