////////////////////////////////////////////////////////
// Module: dat_tb (Testbench)
// Author: Esteban Zamora A
// Project: SD Host Controller
////////////////////////////////////////////////////////
`include "../../defines.v"
`include "dat_tester.v"
`include "DAT.v"
`include "buffer_wrapper.v"

/*
MÃ³dulo de testbench para verificar el funcionamiento adecuado del bloque de DAT 
 (DAT_control y DAT_phys)
 */
module dat_tb;

   wire HOST_clk;
   wire SD_clk;
   wire RST_L;

   wire resp_recv;
   
   wire [`BLOCK_SZ_WIDTH-1:0] block_size_reg;
   wire [`BLOCK_CNT_WIDTH-1:0] block_count_reg;
   wire 		       multiple_blk_reg;
   wire 		       tf_direction_reg;
   wire 		       wr_tf_active_reg;
   wire 		       rd_tf_active_reg;
   wire 		       cmd_inhibit_dat_reg;
   wire [2:0]		       PSR_wr_enb;
   wire 		       tf_complete_reg;
   wire 		       NISR_wr_enb;
   
   wire tx_fifo_full;
   wire tx_fifo_empty;
   wire rx_fifo_full;
   wire rx_fifo_empty;

   wire rx_fifo_read_en;
   wire tx_fifo_write_en;
  
   wire tx_fifo_read_en;
   wire rx_fifo_write_en;
   wire sd_card_busy;
   
   wire [`FIFO_WIDTH-1:0] tx_fifo_dout;
   wire [`FIFO_WIDTH-1:0] rx_fifo_din;
   wire [`FIFO_WIDTH-1:0] tx_fifo_din;
   wire [`FIFO_WIDTH-1:0] rx_fifo_dout;
   
   wire [3:0] 		  DAT_dout;
   wire 		  DAT_dout_oe;
   wire [3:0] 		  DAT_din;
   
   DAT_tester dat_tester0 (.tx_buf_full(tx_fifo_full),
			   .rx_buf_empty(rx_fifo_empty),
			   .host_clk(HOST_clk),
			   .sd_clk(SD_clk),
			   .rst_L(RST_L),
			   .resp_recv(resp_recv),
			   .DAT_din(DAT_din),
			   .block_sz_reg(block_size_reg),
			   .block_cnt_reg(block_count_reg),
			   .multiple_blk_reg(multiple_blk_reg),
			   .tf_direction_reg(tf_direction_reg),
			   .rx_buf_rd_host(rx_fifo_read_en),
			   .tx_buf_wr_host(tx_fifo_write_en),
			   .tx_buf_din_out(tx_fifo_din)
			   );  
   
   DAT dat0 (.host_clk(HOST_clk),
	     .sd_clk(SD_clk),
	     .rst_L(RST_L),
	     .resp_recv(resp_recv),
	     .tx_buf_empty(tx_fifo_empty),
	     .rx_buf_full(rx_fifo_full),
	     .tx_buf_dout_in(tx_fifo_dout),
	     .DAT_din(DAT_din),
	     .block_sz_reg(block_size_reg),
	     .block_cnt_reg(block_count_reg),
	     .multiple_blk_reg(multiple_blk_reg),
	     .tf_direction_reg(tf_direction_reg),
	     .wr_tf_active_reg(wr_tf_active_reg),
	     .rd_tf_active_reg(rd_tf_active_reg),
	     .cmd_inhibit_dat_reg(cmd_inhibit_dat_reg),
	     .PSR_wr_enb(PSR_wr_enb),
	     .tf_complete_reg(tf_complete_reg),
	     .NISR_wr_enb(NISR_wr_enb),
	     .tx_buf_rd_enb(tx_fifo_read_en),
	     .rx_buf_wr_enb(rx_fifo_write_en),
	     .rx_buf_din_out(rx_fifo_din),
	     .DAT_dout(DAT_dout),
	     .DAT_dout_oe(DAT_dout_oe),
	     .sdc_busy_L(sd_card_busy)
	     );
 
   buffer_wrapper rx_tx_fifo0 (.host_clk(HOST_clk),
			       .sd_clk(SD_clk),
			       .rst_L(RST_L),
			       .rx_buf_rd_host(rx_fifo_read_en),
			       .tx_buf_wr_host(tx_fifo_write_en),
			       .rx_buf_wr_dat(rx_fifo_write_en),
			       .tx_buf_rd_dat(tx_fifo_read_en),
			       .rx_buf_din(rx_fifo_din), //DAT
			       .rx_buf_dout(rx_fifo_dout), //DMA
			       .tx_buf_din(tx_fifo_din), //DMA
			       .tx_buf_dout(tx_fifo_dout), //DAT
			       .tx_buf_empty(tx_fifo_empty),
			       .tx_buf_full(tx_fifo_full),
			       .rx_buf_empty(rx_fifo_empty),
			       .rx_buf_full(rx_fifo_full)
			       );
   
   initial begin
      $dumpfile("dat_test.vcd");
      $dumpvars(0,dat_tb);
      #(2000) $finish;
   end

   initial begin 
      $monitor("t=%t", $time); 
   end
   
endmodule
