// nios_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 15.1 185

`timescale 1 ps / 1 ps
module nios_mm_interconnect_0 (
		input  wire        altmemddr_0_sysclk_clk,                              //                            altmemddr_0_sysclk.clk
		input  wire        mem32_to_avalon_0_reset_reset_bridge_in_reset_reset, // mem32_to_avalon_0_reset_reset_bridge_in_reset.reset
		input  wire [25:0] mem32_to_avalon_0_avalon_master_address,             //               mem32_to_avalon_0_avalon_master.address
		output wire        mem32_to_avalon_0_avalon_master_waitrequest,         //                                              .waitrequest
		input  wire [3:0]  mem32_to_avalon_0_avalon_master_byteenable,          //                                              .byteenable
		input  wire        mem32_to_avalon_0_avalon_master_read,                //                                              .read
		output wire [31:0] mem32_to_avalon_0_avalon_master_readdata,            //                                              .readdata
		output wire        mem32_to_avalon_0_avalon_master_readdatavalid,       //                                              .readdatavalid
		input  wire        mem32_to_avalon_0_avalon_master_write,               //                                              .write
		input  wire [31:0] mem32_to_avalon_0_avalon_master_writedata,           //                                              .writedata
		input  wire [29:0] nios2_gen2_0_data_master_address,                    //                      nios2_gen2_0_data_master.address
		output wire        nios2_gen2_0_data_master_waitrequest,                //                                              .waitrequest
		input  wire [3:0]  nios2_gen2_0_data_master_byteenable,                 //                                              .byteenable
		input  wire        nios2_gen2_0_data_master_read,                       //                                              .read
		output wire [31:0] nios2_gen2_0_data_master_readdata,                   //                                              .readdata
		input  wire        nios2_gen2_0_data_master_write,                      //                                              .write
		input  wire [31:0] nios2_gen2_0_data_master_writedata,                  //                                              .writedata
		input  wire        nios2_gen2_0_data_master_debugaccess,                //                                              .debugaccess
		input  wire [29:0] nios2_gen2_0_instruction_master_address,             //               nios2_gen2_0_instruction_master.address
		output wire        nios2_gen2_0_instruction_master_waitrequest,         //                                              .waitrequest
		input  wire        nios2_gen2_0_instruction_master_read,                //                                              .read
		output wire [31:0] nios2_gen2_0_instruction_master_readdata,            //                                              .readdata
		output wire [23:0] altmemddr_0_s1_address,                              //                                altmemddr_0_s1.address
		output wire        altmemddr_0_s1_write,                                //                                              .write
		output wire        altmemddr_0_s1_read,                                 //                                              .read
		input  wire [31:0] altmemddr_0_s1_readdata,                             //                                              .readdata
		output wire [31:0] altmemddr_0_s1_writedata,                            //                                              .writedata
		output wire        altmemddr_0_s1_beginbursttransfer,                   //                                              .beginbursttransfer
		output wire [2:0]  altmemddr_0_s1_burstcount,                           //                                              .burstcount
		output wire [3:0]  altmemddr_0_s1_byteenable,                           //                                              .byteenable
		input  wire        altmemddr_0_s1_readdatavalid,                        //                                              .readdatavalid
		input  wire        altmemddr_0_s1_waitrequest,                          //                                              .waitrequest
		output wire [19:0] io_bridge_0_avalon_slave_0_address,                  //                    io_bridge_0_avalon_slave_0.address
		output wire        io_bridge_0_avalon_slave_0_write,                    //                                              .write
		output wire        io_bridge_0_avalon_slave_0_read,                     //                                              .read
		input  wire [7:0]  io_bridge_0_avalon_slave_0_readdata,                 //                                              .readdata
		output wire [7:0]  io_bridge_0_avalon_slave_0_writedata,                //                                              .writedata
		input  wire        io_bridge_0_avalon_slave_0_readdatavalid,            //                                              .readdatavalid
		input  wire        io_bridge_0_avalon_slave_0_waitrequest,              //                                              .waitrequest
		output wire [8:0]  nios2_gen2_0_debug_mem_slave_address,                //                  nios2_gen2_0_debug_mem_slave.address
		output wire        nios2_gen2_0_debug_mem_slave_write,                  //                                              .write
		output wire        nios2_gen2_0_debug_mem_slave_read,                   //                                              .read
		input  wire [31:0] nios2_gen2_0_debug_mem_slave_readdata,               //                                              .readdata
		output wire [31:0] nios2_gen2_0_debug_mem_slave_writedata,              //                                              .writedata
		output wire [3:0]  nios2_gen2_0_debug_mem_slave_byteenable,             //                                              .byteenable
		input  wire        nios2_gen2_0_debug_mem_slave_waitrequest,            //                                              .waitrequest
		output wire        nios2_gen2_0_debug_mem_slave_debugaccess,            //                                              .debugaccess
		output wire [11:0] onchip_memory2_0_s1_address,                         //                           onchip_memory2_0_s1.address
		output wire        onchip_memory2_0_s1_write,                           //                                              .write
		input  wire [31:0] onchip_memory2_0_s1_readdata,                        //                                              .readdata
		output wire [31:0] onchip_memory2_0_s1_writedata,                       //                                              .writedata
		output wire [3:0]  onchip_memory2_0_s1_byteenable,                      //                                              .byteenable
		output wire        onchip_memory2_0_s1_chipselect,                      //                                              .chipselect
		output wire        onchip_memory2_0_s1_clken,                           //                                              .clken
		output wire [11:0] onchip_memory2_0_s2_address,                         //                           onchip_memory2_0_s2.address
		output wire        onchip_memory2_0_s2_write,                           //                                              .write
		input  wire [31:0] onchip_memory2_0_s2_readdata,                        //                                              .readdata
		output wire [31:0] onchip_memory2_0_s2_writedata,                       //                                              .writedata
		output wire [3:0]  onchip_memory2_0_s2_byteenable,                      //                                              .byteenable
		output wire        onchip_memory2_0_s2_chipselect,                      //                                              .chipselect
		output wire        onchip_memory2_0_s2_clken,                           //                                              .clken
		output wire [2:0]  pio_0_s1_address,                                    //                                      pio_0_s1.address
		output wire        pio_0_s1_write,                                      //                                              .write
		input  wire [31:0] pio_0_s1_readdata,                                   //                                              .readdata
		output wire [31:0] pio_0_s1_writedata,                                  //                                              .writedata
		output wire        pio_0_s1_chipselect,                                 //                                              .chipselect
		output wire [2:0]  timer_0_s1_address,                                  //                                    timer_0_s1.address
		output wire        timer_0_s1_write,                                    //                                              .write
		input  wire [15:0] timer_0_s1_readdata,                                 //                                              .readdata
		output wire [15:0] timer_0_s1_writedata,                                //                                              .writedata
		output wire        timer_0_s1_chipselect,                               //                                              .chipselect
		output wire [2:0]  timer_1_s1_address,                                  //                                    timer_1_s1.address
		output wire        timer_1_s1_write,                                    //                                              .write
		input  wire [15:0] timer_1_s1_readdata,                                 //                                              .readdata
		output wire [15:0] timer_1_s1_writedata,                                //                                              .writedata
		output wire        timer_1_s1_chipselect,                               //                                              .chipselect
		output wire [2:0]  uart_0_s1_address,                                   //                                     uart_0_s1.address
		output wire        uart_0_s1_write,                                     //                                              .write
		output wire        uart_0_s1_read,                                      //                                              .read
		input  wire [15:0] uart_0_s1_readdata,                                  //                                              .readdata
		output wire [15:0] uart_0_s1_writedata,                                 //                                              .writedata
		output wire        uart_0_s1_begintransfer,                             //                                              .begintransfer
		output wire        uart_0_s1_chipselect                                 //                                              .chipselect
	);

	wire          mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_waitrequest;   // mem32_to_avalon_0_avalon_master_agent:av_waitrequest -> mem32_to_avalon_0_avalon_master_translator:uav_waitrequest
	wire   [31:0] mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_readdata;      // mem32_to_avalon_0_avalon_master_agent:av_readdata -> mem32_to_avalon_0_avalon_master_translator:uav_readdata
	wire          mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_debugaccess;   // mem32_to_avalon_0_avalon_master_translator:uav_debugaccess -> mem32_to_avalon_0_avalon_master_agent:av_debugaccess
	wire   [29:0] mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_address;       // mem32_to_avalon_0_avalon_master_translator:uav_address -> mem32_to_avalon_0_avalon_master_agent:av_address
	wire          mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_read;          // mem32_to_avalon_0_avalon_master_translator:uav_read -> mem32_to_avalon_0_avalon_master_agent:av_read
	wire    [3:0] mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_byteenable;    // mem32_to_avalon_0_avalon_master_translator:uav_byteenable -> mem32_to_avalon_0_avalon_master_agent:av_byteenable
	wire          mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_readdatavalid; // mem32_to_avalon_0_avalon_master_agent:av_readdatavalid -> mem32_to_avalon_0_avalon_master_translator:uav_readdatavalid
	wire          mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_lock;          // mem32_to_avalon_0_avalon_master_translator:uav_lock -> mem32_to_avalon_0_avalon_master_agent:av_lock
	wire          mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_write;         // mem32_to_avalon_0_avalon_master_translator:uav_write -> mem32_to_avalon_0_avalon_master_agent:av_write
	wire   [31:0] mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_writedata;     // mem32_to_avalon_0_avalon_master_translator:uav_writedata -> mem32_to_avalon_0_avalon_master_agent:av_writedata
	wire    [2:0] mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_burstcount;    // mem32_to_avalon_0_avalon_master_translator:uav_burstcount -> mem32_to_avalon_0_avalon_master_agent:av_burstcount
	wire          rsp_mux_src_valid;                                                                  // rsp_mux:src_valid -> mem32_to_avalon_0_avalon_master_agent:rp_valid
	wire  [109:0] rsp_mux_src_data;                                                                   // rsp_mux:src_data -> mem32_to_avalon_0_avalon_master_agent:rp_data
	wire          rsp_mux_src_ready;                                                                  // mem32_to_avalon_0_avalon_master_agent:rp_ready -> rsp_mux:src_ready
	wire    [8:0] rsp_mux_src_channel;                                                                // rsp_mux:src_channel -> mem32_to_avalon_0_avalon_master_agent:rp_channel
	wire          rsp_mux_src_startofpacket;                                                          // rsp_mux:src_startofpacket -> mem32_to_avalon_0_avalon_master_agent:rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                                            // rsp_mux:src_endofpacket -> mem32_to_avalon_0_avalon_master_agent:rp_endofpacket
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest;          // nios2_gen2_0_data_master_agent:av_waitrequest -> nios2_gen2_0_data_master_translator:uav_waitrequest
	wire   [31:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata;             // nios2_gen2_0_data_master_agent:av_readdata -> nios2_gen2_0_data_master_translator:uav_readdata
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess;          // nios2_gen2_0_data_master_translator:uav_debugaccess -> nios2_gen2_0_data_master_agent:av_debugaccess
	wire   [29:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_address;              // nios2_gen2_0_data_master_translator:uav_address -> nios2_gen2_0_data_master_agent:av_address
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_read;                 // nios2_gen2_0_data_master_translator:uav_read -> nios2_gen2_0_data_master_agent:av_read
	wire    [3:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable;           // nios2_gen2_0_data_master_translator:uav_byteenable -> nios2_gen2_0_data_master_agent:av_byteenable
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid;        // nios2_gen2_0_data_master_agent:av_readdatavalid -> nios2_gen2_0_data_master_translator:uav_readdatavalid
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock;                 // nios2_gen2_0_data_master_translator:uav_lock -> nios2_gen2_0_data_master_agent:av_lock
	wire          nios2_gen2_0_data_master_translator_avalon_universal_master_0_write;                // nios2_gen2_0_data_master_translator:uav_write -> nios2_gen2_0_data_master_agent:av_write
	wire   [31:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata;            // nios2_gen2_0_data_master_translator:uav_writedata -> nios2_gen2_0_data_master_agent:av_writedata
	wire    [2:0] nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount;           // nios2_gen2_0_data_master_translator:uav_burstcount -> nios2_gen2_0_data_master_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                              // rsp_mux_001:src_valid -> nios2_gen2_0_data_master_agent:rp_valid
	wire  [109:0] rsp_mux_001_src_data;                                                               // rsp_mux_001:src_data -> nios2_gen2_0_data_master_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                              // nios2_gen2_0_data_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire    [8:0] rsp_mux_001_src_channel;                                                            // rsp_mux_001:src_channel -> nios2_gen2_0_data_master_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                                      // rsp_mux_001:src_startofpacket -> nios2_gen2_0_data_master_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                        // rsp_mux_001:src_endofpacket -> nios2_gen2_0_data_master_agent:rp_endofpacket
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest;   // nios2_gen2_0_instruction_master_agent:av_waitrequest -> nios2_gen2_0_instruction_master_translator:uav_waitrequest
	wire   [31:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata;      // nios2_gen2_0_instruction_master_agent:av_readdata -> nios2_gen2_0_instruction_master_translator:uav_readdata
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess;   // nios2_gen2_0_instruction_master_translator:uav_debugaccess -> nios2_gen2_0_instruction_master_agent:av_debugaccess
	wire   [29:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address;       // nios2_gen2_0_instruction_master_translator:uav_address -> nios2_gen2_0_instruction_master_agent:av_address
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read;          // nios2_gen2_0_instruction_master_translator:uav_read -> nios2_gen2_0_instruction_master_agent:av_read
	wire    [3:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable;    // nios2_gen2_0_instruction_master_translator:uav_byteenable -> nios2_gen2_0_instruction_master_agent:av_byteenable
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid; // nios2_gen2_0_instruction_master_agent:av_readdatavalid -> nios2_gen2_0_instruction_master_translator:uav_readdatavalid
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock;          // nios2_gen2_0_instruction_master_translator:uav_lock -> nios2_gen2_0_instruction_master_agent:av_lock
	wire          nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write;         // nios2_gen2_0_instruction_master_translator:uav_write -> nios2_gen2_0_instruction_master_agent:av_write
	wire   [31:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata;     // nios2_gen2_0_instruction_master_translator:uav_writedata -> nios2_gen2_0_instruction_master_agent:av_writedata
	wire    [2:0] nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount;    // nios2_gen2_0_instruction_master_translator:uav_burstcount -> nios2_gen2_0_instruction_master_agent:av_burstcount
	wire          rsp_mux_002_src_valid;                                                              // rsp_mux_002:src_valid -> nios2_gen2_0_instruction_master_agent:rp_valid
	wire  [109:0] rsp_mux_002_src_data;                                                               // rsp_mux_002:src_data -> nios2_gen2_0_instruction_master_agent:rp_data
	wire          rsp_mux_002_src_ready;                                                              // nios2_gen2_0_instruction_master_agent:rp_ready -> rsp_mux_002:src_ready
	wire    [8:0] rsp_mux_002_src_channel;                                                            // rsp_mux_002:src_channel -> nios2_gen2_0_instruction_master_agent:rp_channel
	wire          rsp_mux_002_src_startofpacket;                                                      // rsp_mux_002:src_startofpacket -> nios2_gen2_0_instruction_master_agent:rp_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                        // rsp_mux_002:src_endofpacket -> nios2_gen2_0_instruction_master_agent:rp_endofpacket
	wire   [31:0] altmemddr_0_s1_agent_m0_readdata;                                                   // altmemddr_0_s1_translator:uav_readdata -> altmemddr_0_s1_agent:m0_readdata
	wire          altmemddr_0_s1_agent_m0_waitrequest;                                                // altmemddr_0_s1_translator:uav_waitrequest -> altmemddr_0_s1_agent:m0_waitrequest
	wire          altmemddr_0_s1_agent_m0_debugaccess;                                                // altmemddr_0_s1_agent:m0_debugaccess -> altmemddr_0_s1_translator:uav_debugaccess
	wire   [29:0] altmemddr_0_s1_agent_m0_address;                                                    // altmemddr_0_s1_agent:m0_address -> altmemddr_0_s1_translator:uav_address
	wire    [3:0] altmemddr_0_s1_agent_m0_byteenable;                                                 // altmemddr_0_s1_agent:m0_byteenable -> altmemddr_0_s1_translator:uav_byteenable
	wire          altmemddr_0_s1_agent_m0_read;                                                       // altmemddr_0_s1_agent:m0_read -> altmemddr_0_s1_translator:uav_read
	wire          altmemddr_0_s1_agent_m0_readdatavalid;                                              // altmemddr_0_s1_translator:uav_readdatavalid -> altmemddr_0_s1_agent:m0_readdatavalid
	wire          altmemddr_0_s1_agent_m0_lock;                                                       // altmemddr_0_s1_agent:m0_lock -> altmemddr_0_s1_translator:uav_lock
	wire   [31:0] altmemddr_0_s1_agent_m0_writedata;                                                  // altmemddr_0_s1_agent:m0_writedata -> altmemddr_0_s1_translator:uav_writedata
	wire          altmemddr_0_s1_agent_m0_write;                                                      // altmemddr_0_s1_agent:m0_write -> altmemddr_0_s1_translator:uav_write
	wire    [4:0] altmemddr_0_s1_agent_m0_burstcount;                                                 // altmemddr_0_s1_agent:m0_burstcount -> altmemddr_0_s1_translator:uav_burstcount
	wire          altmemddr_0_s1_agent_rf_source_valid;                                               // altmemddr_0_s1_agent:rf_source_valid -> altmemddr_0_s1_agent_rsp_fifo:in_valid
	wire  [110:0] altmemddr_0_s1_agent_rf_source_data;                                                // altmemddr_0_s1_agent:rf_source_data -> altmemddr_0_s1_agent_rsp_fifo:in_data
	wire          altmemddr_0_s1_agent_rf_source_ready;                                               // altmemddr_0_s1_agent_rsp_fifo:in_ready -> altmemddr_0_s1_agent:rf_source_ready
	wire          altmemddr_0_s1_agent_rf_source_startofpacket;                                       // altmemddr_0_s1_agent:rf_source_startofpacket -> altmemddr_0_s1_agent_rsp_fifo:in_startofpacket
	wire          altmemddr_0_s1_agent_rf_source_endofpacket;                                         // altmemddr_0_s1_agent:rf_source_endofpacket -> altmemddr_0_s1_agent_rsp_fifo:in_endofpacket
	wire          altmemddr_0_s1_agent_rsp_fifo_out_valid;                                            // altmemddr_0_s1_agent_rsp_fifo:out_valid -> altmemddr_0_s1_agent:rf_sink_valid
	wire  [110:0] altmemddr_0_s1_agent_rsp_fifo_out_data;                                             // altmemddr_0_s1_agent_rsp_fifo:out_data -> altmemddr_0_s1_agent:rf_sink_data
	wire          altmemddr_0_s1_agent_rsp_fifo_out_ready;                                            // altmemddr_0_s1_agent:rf_sink_ready -> altmemddr_0_s1_agent_rsp_fifo:out_ready
	wire          altmemddr_0_s1_agent_rsp_fifo_out_startofpacket;                                    // altmemddr_0_s1_agent_rsp_fifo:out_startofpacket -> altmemddr_0_s1_agent:rf_sink_startofpacket
	wire          altmemddr_0_s1_agent_rsp_fifo_out_endofpacket;                                      // altmemddr_0_s1_agent_rsp_fifo:out_endofpacket -> altmemddr_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_src_valid;                                                                  // cmd_mux:src_valid -> altmemddr_0_s1_agent:cp_valid
	wire  [109:0] cmd_mux_src_data;                                                                   // cmd_mux:src_data -> altmemddr_0_s1_agent:cp_data
	wire          cmd_mux_src_ready;                                                                  // altmemddr_0_s1_agent:cp_ready -> cmd_mux:src_ready
	wire    [8:0] cmd_mux_src_channel;                                                                // cmd_mux:src_channel -> altmemddr_0_s1_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                          // cmd_mux:src_startofpacket -> altmemddr_0_s1_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                            // cmd_mux:src_endofpacket -> altmemddr_0_s1_agent:cp_endofpacket
	wire   [31:0] nios2_gen2_0_debug_mem_slave_agent_m0_readdata;                                     // nios2_gen2_0_debug_mem_slave_translator:uav_readdata -> nios2_gen2_0_debug_mem_slave_agent:m0_readdata
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest;                                  // nios2_gen2_0_debug_mem_slave_translator:uav_waitrequest -> nios2_gen2_0_debug_mem_slave_agent:m0_waitrequest
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess;                                  // nios2_gen2_0_debug_mem_slave_agent:m0_debugaccess -> nios2_gen2_0_debug_mem_slave_translator:uav_debugaccess
	wire   [29:0] nios2_gen2_0_debug_mem_slave_agent_m0_address;                                      // nios2_gen2_0_debug_mem_slave_agent:m0_address -> nios2_gen2_0_debug_mem_slave_translator:uav_address
	wire    [3:0] nios2_gen2_0_debug_mem_slave_agent_m0_byteenable;                                   // nios2_gen2_0_debug_mem_slave_agent:m0_byteenable -> nios2_gen2_0_debug_mem_slave_translator:uav_byteenable
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_read;                                         // nios2_gen2_0_debug_mem_slave_agent:m0_read -> nios2_gen2_0_debug_mem_slave_translator:uav_read
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid;                                // nios2_gen2_0_debug_mem_slave_translator:uav_readdatavalid -> nios2_gen2_0_debug_mem_slave_agent:m0_readdatavalid
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_lock;                                         // nios2_gen2_0_debug_mem_slave_agent:m0_lock -> nios2_gen2_0_debug_mem_slave_translator:uav_lock
	wire   [31:0] nios2_gen2_0_debug_mem_slave_agent_m0_writedata;                                    // nios2_gen2_0_debug_mem_slave_agent:m0_writedata -> nios2_gen2_0_debug_mem_slave_translator:uav_writedata
	wire          nios2_gen2_0_debug_mem_slave_agent_m0_write;                                        // nios2_gen2_0_debug_mem_slave_agent:m0_write -> nios2_gen2_0_debug_mem_slave_translator:uav_write
	wire    [2:0] nios2_gen2_0_debug_mem_slave_agent_m0_burstcount;                                   // nios2_gen2_0_debug_mem_slave_agent:m0_burstcount -> nios2_gen2_0_debug_mem_slave_translator:uav_burstcount
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_valid;                                 // nios2_gen2_0_debug_mem_slave_agent:rf_source_valid -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [110:0] nios2_gen2_0_debug_mem_slave_agent_rf_source_data;                                  // nios2_gen2_0_debug_mem_slave_agent:rf_source_data -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_ready;                                 // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_ready -> nios2_gen2_0_debug_mem_slave_agent:rf_source_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket;                         // nios2_gen2_0_debug_mem_slave_agent:rf_source_startofpacket -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket;                           // nios2_gen2_0_debug_mem_slave_agent:rf_source_endofpacket -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid;                              // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_valid -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_valid
	wire  [110:0] nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data;                               // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_data -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready;                              // nios2_gen2_0_debug_mem_slave_agent:rf_sink_ready -> nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // nios2_gen2_0_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> nios2_gen2_0_debug_mem_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                              // cmd_mux_001:src_valid -> nios2_gen2_0_debug_mem_slave_agent:cp_valid
	wire  [109:0] cmd_mux_001_src_data;                                                               // cmd_mux_001:src_data -> nios2_gen2_0_debug_mem_slave_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                              // nios2_gen2_0_debug_mem_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [8:0] cmd_mux_001_src_channel;                                                            // cmd_mux_001:src_channel -> nios2_gen2_0_debug_mem_slave_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                      // cmd_mux_001:src_startofpacket -> nios2_gen2_0_debug_mem_slave_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                        // cmd_mux_001:src_endofpacket -> nios2_gen2_0_debug_mem_slave_agent:cp_endofpacket
	wire   [31:0] onchip_memory2_0_s2_agent_m0_readdata;                                              // onchip_memory2_0_s2_translator:uav_readdata -> onchip_memory2_0_s2_agent:m0_readdata
	wire          onchip_memory2_0_s2_agent_m0_waitrequest;                                           // onchip_memory2_0_s2_translator:uav_waitrequest -> onchip_memory2_0_s2_agent:m0_waitrequest
	wire          onchip_memory2_0_s2_agent_m0_debugaccess;                                           // onchip_memory2_0_s2_agent:m0_debugaccess -> onchip_memory2_0_s2_translator:uav_debugaccess
	wire   [29:0] onchip_memory2_0_s2_agent_m0_address;                                               // onchip_memory2_0_s2_agent:m0_address -> onchip_memory2_0_s2_translator:uav_address
	wire    [3:0] onchip_memory2_0_s2_agent_m0_byteenable;                                            // onchip_memory2_0_s2_agent:m0_byteenable -> onchip_memory2_0_s2_translator:uav_byteenable
	wire          onchip_memory2_0_s2_agent_m0_read;                                                  // onchip_memory2_0_s2_agent:m0_read -> onchip_memory2_0_s2_translator:uav_read
	wire          onchip_memory2_0_s2_agent_m0_readdatavalid;                                         // onchip_memory2_0_s2_translator:uav_readdatavalid -> onchip_memory2_0_s2_agent:m0_readdatavalid
	wire          onchip_memory2_0_s2_agent_m0_lock;                                                  // onchip_memory2_0_s2_agent:m0_lock -> onchip_memory2_0_s2_translator:uav_lock
	wire   [31:0] onchip_memory2_0_s2_agent_m0_writedata;                                             // onchip_memory2_0_s2_agent:m0_writedata -> onchip_memory2_0_s2_translator:uav_writedata
	wire          onchip_memory2_0_s2_agent_m0_write;                                                 // onchip_memory2_0_s2_agent:m0_write -> onchip_memory2_0_s2_translator:uav_write
	wire    [2:0] onchip_memory2_0_s2_agent_m0_burstcount;                                            // onchip_memory2_0_s2_agent:m0_burstcount -> onchip_memory2_0_s2_translator:uav_burstcount
	wire          onchip_memory2_0_s2_agent_rf_source_valid;                                          // onchip_memory2_0_s2_agent:rf_source_valid -> onchip_memory2_0_s2_agent_rsp_fifo:in_valid
	wire  [110:0] onchip_memory2_0_s2_agent_rf_source_data;                                           // onchip_memory2_0_s2_agent:rf_source_data -> onchip_memory2_0_s2_agent_rsp_fifo:in_data
	wire          onchip_memory2_0_s2_agent_rf_source_ready;                                          // onchip_memory2_0_s2_agent_rsp_fifo:in_ready -> onchip_memory2_0_s2_agent:rf_source_ready
	wire          onchip_memory2_0_s2_agent_rf_source_startofpacket;                                  // onchip_memory2_0_s2_agent:rf_source_startofpacket -> onchip_memory2_0_s2_agent_rsp_fifo:in_startofpacket
	wire          onchip_memory2_0_s2_agent_rf_source_endofpacket;                                    // onchip_memory2_0_s2_agent:rf_source_endofpacket -> onchip_memory2_0_s2_agent_rsp_fifo:in_endofpacket
	wire          onchip_memory2_0_s2_agent_rsp_fifo_out_valid;                                       // onchip_memory2_0_s2_agent_rsp_fifo:out_valid -> onchip_memory2_0_s2_agent:rf_sink_valid
	wire  [110:0] onchip_memory2_0_s2_agent_rsp_fifo_out_data;                                        // onchip_memory2_0_s2_agent_rsp_fifo:out_data -> onchip_memory2_0_s2_agent:rf_sink_data
	wire          onchip_memory2_0_s2_agent_rsp_fifo_out_ready;                                       // onchip_memory2_0_s2_agent:rf_sink_ready -> onchip_memory2_0_s2_agent_rsp_fifo:out_ready
	wire          onchip_memory2_0_s2_agent_rsp_fifo_out_startofpacket;                               // onchip_memory2_0_s2_agent_rsp_fifo:out_startofpacket -> onchip_memory2_0_s2_agent:rf_sink_startofpacket
	wire          onchip_memory2_0_s2_agent_rsp_fifo_out_endofpacket;                                 // onchip_memory2_0_s2_agent_rsp_fifo:out_endofpacket -> onchip_memory2_0_s2_agent:rf_sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                              // cmd_mux_002:src_valid -> onchip_memory2_0_s2_agent:cp_valid
	wire  [109:0] cmd_mux_002_src_data;                                                               // cmd_mux_002:src_data -> onchip_memory2_0_s2_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                              // onchip_memory2_0_s2_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [8:0] cmd_mux_002_src_channel;                                                            // cmd_mux_002:src_channel -> onchip_memory2_0_s2_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                      // cmd_mux_002:src_startofpacket -> onchip_memory2_0_s2_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                        // cmd_mux_002:src_endofpacket -> onchip_memory2_0_s2_agent:cp_endofpacket
	wire    [7:0] io_bridge_0_avalon_slave_0_agent_m0_readdata;                                       // io_bridge_0_avalon_slave_0_translator:uav_readdata -> io_bridge_0_avalon_slave_0_agent:m0_readdata
	wire          io_bridge_0_avalon_slave_0_agent_m0_waitrequest;                                    // io_bridge_0_avalon_slave_0_translator:uav_waitrequest -> io_bridge_0_avalon_slave_0_agent:m0_waitrequest
	wire          io_bridge_0_avalon_slave_0_agent_m0_debugaccess;                                    // io_bridge_0_avalon_slave_0_agent:m0_debugaccess -> io_bridge_0_avalon_slave_0_translator:uav_debugaccess
	wire   [29:0] io_bridge_0_avalon_slave_0_agent_m0_address;                                        // io_bridge_0_avalon_slave_0_agent:m0_address -> io_bridge_0_avalon_slave_0_translator:uav_address
	wire    [0:0] io_bridge_0_avalon_slave_0_agent_m0_byteenable;                                     // io_bridge_0_avalon_slave_0_agent:m0_byteenable -> io_bridge_0_avalon_slave_0_translator:uav_byteenable
	wire          io_bridge_0_avalon_slave_0_agent_m0_read;                                           // io_bridge_0_avalon_slave_0_agent:m0_read -> io_bridge_0_avalon_slave_0_translator:uav_read
	wire          io_bridge_0_avalon_slave_0_agent_m0_readdatavalid;                                  // io_bridge_0_avalon_slave_0_translator:uav_readdatavalid -> io_bridge_0_avalon_slave_0_agent:m0_readdatavalid
	wire          io_bridge_0_avalon_slave_0_agent_m0_lock;                                           // io_bridge_0_avalon_slave_0_agent:m0_lock -> io_bridge_0_avalon_slave_0_translator:uav_lock
	wire    [7:0] io_bridge_0_avalon_slave_0_agent_m0_writedata;                                      // io_bridge_0_avalon_slave_0_agent:m0_writedata -> io_bridge_0_avalon_slave_0_translator:uav_writedata
	wire          io_bridge_0_avalon_slave_0_agent_m0_write;                                          // io_bridge_0_avalon_slave_0_agent:m0_write -> io_bridge_0_avalon_slave_0_translator:uav_write
	wire    [0:0] io_bridge_0_avalon_slave_0_agent_m0_burstcount;                                     // io_bridge_0_avalon_slave_0_agent:m0_burstcount -> io_bridge_0_avalon_slave_0_translator:uav_burstcount
	wire          io_bridge_0_avalon_slave_0_agent_rf_source_valid;                                   // io_bridge_0_avalon_slave_0_agent:rf_source_valid -> io_bridge_0_avalon_slave_0_agent_rsp_fifo:in_valid
	wire   [83:0] io_bridge_0_avalon_slave_0_agent_rf_source_data;                                    // io_bridge_0_avalon_slave_0_agent:rf_source_data -> io_bridge_0_avalon_slave_0_agent_rsp_fifo:in_data
	wire          io_bridge_0_avalon_slave_0_agent_rf_source_ready;                                   // io_bridge_0_avalon_slave_0_agent_rsp_fifo:in_ready -> io_bridge_0_avalon_slave_0_agent:rf_source_ready
	wire          io_bridge_0_avalon_slave_0_agent_rf_source_startofpacket;                           // io_bridge_0_avalon_slave_0_agent:rf_source_startofpacket -> io_bridge_0_avalon_slave_0_agent_rsp_fifo:in_startofpacket
	wire          io_bridge_0_avalon_slave_0_agent_rf_source_endofpacket;                             // io_bridge_0_avalon_slave_0_agent:rf_source_endofpacket -> io_bridge_0_avalon_slave_0_agent_rsp_fifo:in_endofpacket
	wire          io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_valid;                                // io_bridge_0_avalon_slave_0_agent_rsp_fifo:out_valid -> io_bridge_0_avalon_slave_0_agent:rf_sink_valid
	wire   [83:0] io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_data;                                 // io_bridge_0_avalon_slave_0_agent_rsp_fifo:out_data -> io_bridge_0_avalon_slave_0_agent:rf_sink_data
	wire          io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_ready;                                // io_bridge_0_avalon_slave_0_agent:rf_sink_ready -> io_bridge_0_avalon_slave_0_agent_rsp_fifo:out_ready
	wire          io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket;                        // io_bridge_0_avalon_slave_0_agent_rsp_fifo:out_startofpacket -> io_bridge_0_avalon_slave_0_agent:rf_sink_startofpacket
	wire          io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket;                          // io_bridge_0_avalon_slave_0_agent_rsp_fifo:out_endofpacket -> io_bridge_0_avalon_slave_0_agent:rf_sink_endofpacket
	wire   [31:0] onchip_memory2_0_s1_agent_m0_readdata;                                              // onchip_memory2_0_s1_translator:uav_readdata -> onchip_memory2_0_s1_agent:m0_readdata
	wire          onchip_memory2_0_s1_agent_m0_waitrequest;                                           // onchip_memory2_0_s1_translator:uav_waitrequest -> onchip_memory2_0_s1_agent:m0_waitrequest
	wire          onchip_memory2_0_s1_agent_m0_debugaccess;                                           // onchip_memory2_0_s1_agent:m0_debugaccess -> onchip_memory2_0_s1_translator:uav_debugaccess
	wire   [29:0] onchip_memory2_0_s1_agent_m0_address;                                               // onchip_memory2_0_s1_agent:m0_address -> onchip_memory2_0_s1_translator:uav_address
	wire    [3:0] onchip_memory2_0_s1_agent_m0_byteenable;                                            // onchip_memory2_0_s1_agent:m0_byteenable -> onchip_memory2_0_s1_translator:uav_byteenable
	wire          onchip_memory2_0_s1_agent_m0_read;                                                  // onchip_memory2_0_s1_agent:m0_read -> onchip_memory2_0_s1_translator:uav_read
	wire          onchip_memory2_0_s1_agent_m0_readdatavalid;                                         // onchip_memory2_0_s1_translator:uav_readdatavalid -> onchip_memory2_0_s1_agent:m0_readdatavalid
	wire          onchip_memory2_0_s1_agent_m0_lock;                                                  // onchip_memory2_0_s1_agent:m0_lock -> onchip_memory2_0_s1_translator:uav_lock
	wire   [31:0] onchip_memory2_0_s1_agent_m0_writedata;                                             // onchip_memory2_0_s1_agent:m0_writedata -> onchip_memory2_0_s1_translator:uav_writedata
	wire          onchip_memory2_0_s1_agent_m0_write;                                                 // onchip_memory2_0_s1_agent:m0_write -> onchip_memory2_0_s1_translator:uav_write
	wire    [2:0] onchip_memory2_0_s1_agent_m0_burstcount;                                            // onchip_memory2_0_s1_agent:m0_burstcount -> onchip_memory2_0_s1_translator:uav_burstcount
	wire          onchip_memory2_0_s1_agent_rf_source_valid;                                          // onchip_memory2_0_s1_agent:rf_source_valid -> onchip_memory2_0_s1_agent_rsp_fifo:in_valid
	wire  [110:0] onchip_memory2_0_s1_agent_rf_source_data;                                           // onchip_memory2_0_s1_agent:rf_source_data -> onchip_memory2_0_s1_agent_rsp_fifo:in_data
	wire          onchip_memory2_0_s1_agent_rf_source_ready;                                          // onchip_memory2_0_s1_agent_rsp_fifo:in_ready -> onchip_memory2_0_s1_agent:rf_source_ready
	wire          onchip_memory2_0_s1_agent_rf_source_startofpacket;                                  // onchip_memory2_0_s1_agent:rf_source_startofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_memory2_0_s1_agent_rf_source_endofpacket;                                    // onchip_memory2_0_s1_agent:rf_source_endofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_valid;                                       // onchip_memory2_0_s1_agent_rsp_fifo:out_valid -> onchip_memory2_0_s1_agent:rf_sink_valid
	wire  [110:0] onchip_memory2_0_s1_agent_rsp_fifo_out_data;                                        // onchip_memory2_0_s1_agent_rsp_fifo:out_data -> onchip_memory2_0_s1_agent:rf_sink_data
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_ready;                                       // onchip_memory2_0_s1_agent:rf_sink_ready -> onchip_memory2_0_s1_agent_rsp_fifo:out_ready
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket;                               // onchip_memory2_0_s1_agent_rsp_fifo:out_startofpacket -> onchip_memory2_0_s1_agent:rf_sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket;                                 // onchip_memory2_0_s1_agent_rsp_fifo:out_endofpacket -> onchip_memory2_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                              // cmd_mux_004:src_valid -> onchip_memory2_0_s1_agent:cp_valid
	wire  [109:0] cmd_mux_004_src_data;                                                               // cmd_mux_004:src_data -> onchip_memory2_0_s1_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                              // onchip_memory2_0_s1_agent:cp_ready -> cmd_mux_004:src_ready
	wire    [8:0] cmd_mux_004_src_channel;                                                            // cmd_mux_004:src_channel -> onchip_memory2_0_s1_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                      // cmd_mux_004:src_startofpacket -> onchip_memory2_0_s1_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                        // cmd_mux_004:src_endofpacket -> onchip_memory2_0_s1_agent:cp_endofpacket
	wire   [31:0] uart_0_s1_agent_m0_readdata;                                                        // uart_0_s1_translator:uav_readdata -> uart_0_s1_agent:m0_readdata
	wire          uart_0_s1_agent_m0_waitrequest;                                                     // uart_0_s1_translator:uav_waitrequest -> uart_0_s1_agent:m0_waitrequest
	wire          uart_0_s1_agent_m0_debugaccess;                                                     // uart_0_s1_agent:m0_debugaccess -> uart_0_s1_translator:uav_debugaccess
	wire   [29:0] uart_0_s1_agent_m0_address;                                                         // uart_0_s1_agent:m0_address -> uart_0_s1_translator:uav_address
	wire    [3:0] uart_0_s1_agent_m0_byteenable;                                                      // uart_0_s1_agent:m0_byteenable -> uart_0_s1_translator:uav_byteenable
	wire          uart_0_s1_agent_m0_read;                                                            // uart_0_s1_agent:m0_read -> uart_0_s1_translator:uav_read
	wire          uart_0_s1_agent_m0_readdatavalid;                                                   // uart_0_s1_translator:uav_readdatavalid -> uart_0_s1_agent:m0_readdatavalid
	wire          uart_0_s1_agent_m0_lock;                                                            // uart_0_s1_agent:m0_lock -> uart_0_s1_translator:uav_lock
	wire   [31:0] uart_0_s1_agent_m0_writedata;                                                       // uart_0_s1_agent:m0_writedata -> uart_0_s1_translator:uav_writedata
	wire          uart_0_s1_agent_m0_write;                                                           // uart_0_s1_agent:m0_write -> uart_0_s1_translator:uav_write
	wire    [2:0] uart_0_s1_agent_m0_burstcount;                                                      // uart_0_s1_agent:m0_burstcount -> uart_0_s1_translator:uav_burstcount
	wire          uart_0_s1_agent_rf_source_valid;                                                    // uart_0_s1_agent:rf_source_valid -> uart_0_s1_agent_rsp_fifo:in_valid
	wire  [110:0] uart_0_s1_agent_rf_source_data;                                                     // uart_0_s1_agent:rf_source_data -> uart_0_s1_agent_rsp_fifo:in_data
	wire          uart_0_s1_agent_rf_source_ready;                                                    // uart_0_s1_agent_rsp_fifo:in_ready -> uart_0_s1_agent:rf_source_ready
	wire          uart_0_s1_agent_rf_source_startofpacket;                                            // uart_0_s1_agent:rf_source_startofpacket -> uart_0_s1_agent_rsp_fifo:in_startofpacket
	wire          uart_0_s1_agent_rf_source_endofpacket;                                              // uart_0_s1_agent:rf_source_endofpacket -> uart_0_s1_agent_rsp_fifo:in_endofpacket
	wire          uart_0_s1_agent_rsp_fifo_out_valid;                                                 // uart_0_s1_agent_rsp_fifo:out_valid -> uart_0_s1_agent:rf_sink_valid
	wire  [110:0] uart_0_s1_agent_rsp_fifo_out_data;                                                  // uart_0_s1_agent_rsp_fifo:out_data -> uart_0_s1_agent:rf_sink_data
	wire          uart_0_s1_agent_rsp_fifo_out_ready;                                                 // uart_0_s1_agent:rf_sink_ready -> uart_0_s1_agent_rsp_fifo:out_ready
	wire          uart_0_s1_agent_rsp_fifo_out_startofpacket;                                         // uart_0_s1_agent_rsp_fifo:out_startofpacket -> uart_0_s1_agent:rf_sink_startofpacket
	wire          uart_0_s1_agent_rsp_fifo_out_endofpacket;                                           // uart_0_s1_agent_rsp_fifo:out_endofpacket -> uart_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                              // cmd_mux_005:src_valid -> uart_0_s1_agent:cp_valid
	wire  [109:0] cmd_mux_005_src_data;                                                               // cmd_mux_005:src_data -> uart_0_s1_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                              // uart_0_s1_agent:cp_ready -> cmd_mux_005:src_ready
	wire    [8:0] cmd_mux_005_src_channel;                                                            // cmd_mux_005:src_channel -> uart_0_s1_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                                      // cmd_mux_005:src_startofpacket -> uart_0_s1_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                        // cmd_mux_005:src_endofpacket -> uart_0_s1_agent:cp_endofpacket
	wire   [31:0] pio_0_s1_agent_m0_readdata;                                                         // pio_0_s1_translator:uav_readdata -> pio_0_s1_agent:m0_readdata
	wire          pio_0_s1_agent_m0_waitrequest;                                                      // pio_0_s1_translator:uav_waitrequest -> pio_0_s1_agent:m0_waitrequest
	wire          pio_0_s1_agent_m0_debugaccess;                                                      // pio_0_s1_agent:m0_debugaccess -> pio_0_s1_translator:uav_debugaccess
	wire   [29:0] pio_0_s1_agent_m0_address;                                                          // pio_0_s1_agent:m0_address -> pio_0_s1_translator:uav_address
	wire    [3:0] pio_0_s1_agent_m0_byteenable;                                                       // pio_0_s1_agent:m0_byteenable -> pio_0_s1_translator:uav_byteenable
	wire          pio_0_s1_agent_m0_read;                                                             // pio_0_s1_agent:m0_read -> pio_0_s1_translator:uav_read
	wire          pio_0_s1_agent_m0_readdatavalid;                                                    // pio_0_s1_translator:uav_readdatavalid -> pio_0_s1_agent:m0_readdatavalid
	wire          pio_0_s1_agent_m0_lock;                                                             // pio_0_s1_agent:m0_lock -> pio_0_s1_translator:uav_lock
	wire   [31:0] pio_0_s1_agent_m0_writedata;                                                        // pio_0_s1_agent:m0_writedata -> pio_0_s1_translator:uav_writedata
	wire          pio_0_s1_agent_m0_write;                                                            // pio_0_s1_agent:m0_write -> pio_0_s1_translator:uav_write
	wire    [2:0] pio_0_s1_agent_m0_burstcount;                                                       // pio_0_s1_agent:m0_burstcount -> pio_0_s1_translator:uav_burstcount
	wire          pio_0_s1_agent_rf_source_valid;                                                     // pio_0_s1_agent:rf_source_valid -> pio_0_s1_agent_rsp_fifo:in_valid
	wire  [110:0] pio_0_s1_agent_rf_source_data;                                                      // pio_0_s1_agent:rf_source_data -> pio_0_s1_agent_rsp_fifo:in_data
	wire          pio_0_s1_agent_rf_source_ready;                                                     // pio_0_s1_agent_rsp_fifo:in_ready -> pio_0_s1_agent:rf_source_ready
	wire          pio_0_s1_agent_rf_source_startofpacket;                                             // pio_0_s1_agent:rf_source_startofpacket -> pio_0_s1_agent_rsp_fifo:in_startofpacket
	wire          pio_0_s1_agent_rf_source_endofpacket;                                               // pio_0_s1_agent:rf_source_endofpacket -> pio_0_s1_agent_rsp_fifo:in_endofpacket
	wire          pio_0_s1_agent_rsp_fifo_out_valid;                                                  // pio_0_s1_agent_rsp_fifo:out_valid -> pio_0_s1_agent:rf_sink_valid
	wire  [110:0] pio_0_s1_agent_rsp_fifo_out_data;                                                   // pio_0_s1_agent_rsp_fifo:out_data -> pio_0_s1_agent:rf_sink_data
	wire          pio_0_s1_agent_rsp_fifo_out_ready;                                                  // pio_0_s1_agent:rf_sink_ready -> pio_0_s1_agent_rsp_fifo:out_ready
	wire          pio_0_s1_agent_rsp_fifo_out_startofpacket;                                          // pio_0_s1_agent_rsp_fifo:out_startofpacket -> pio_0_s1_agent:rf_sink_startofpacket
	wire          pio_0_s1_agent_rsp_fifo_out_endofpacket;                                            // pio_0_s1_agent_rsp_fifo:out_endofpacket -> pio_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                              // cmd_mux_006:src_valid -> pio_0_s1_agent:cp_valid
	wire  [109:0] cmd_mux_006_src_data;                                                               // cmd_mux_006:src_data -> pio_0_s1_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                              // pio_0_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire    [8:0] cmd_mux_006_src_channel;                                                            // cmd_mux_006:src_channel -> pio_0_s1_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                                      // cmd_mux_006:src_startofpacket -> pio_0_s1_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                        // cmd_mux_006:src_endofpacket -> pio_0_s1_agent:cp_endofpacket
	wire   [31:0] timer_0_s1_agent_m0_readdata;                                                       // timer_0_s1_translator:uav_readdata -> timer_0_s1_agent:m0_readdata
	wire          timer_0_s1_agent_m0_waitrequest;                                                    // timer_0_s1_translator:uav_waitrequest -> timer_0_s1_agent:m0_waitrequest
	wire          timer_0_s1_agent_m0_debugaccess;                                                    // timer_0_s1_agent:m0_debugaccess -> timer_0_s1_translator:uav_debugaccess
	wire   [29:0] timer_0_s1_agent_m0_address;                                                        // timer_0_s1_agent:m0_address -> timer_0_s1_translator:uav_address
	wire    [3:0] timer_0_s1_agent_m0_byteenable;                                                     // timer_0_s1_agent:m0_byteenable -> timer_0_s1_translator:uav_byteenable
	wire          timer_0_s1_agent_m0_read;                                                           // timer_0_s1_agent:m0_read -> timer_0_s1_translator:uav_read
	wire          timer_0_s1_agent_m0_readdatavalid;                                                  // timer_0_s1_translator:uav_readdatavalid -> timer_0_s1_agent:m0_readdatavalid
	wire          timer_0_s1_agent_m0_lock;                                                           // timer_0_s1_agent:m0_lock -> timer_0_s1_translator:uav_lock
	wire   [31:0] timer_0_s1_agent_m0_writedata;                                                      // timer_0_s1_agent:m0_writedata -> timer_0_s1_translator:uav_writedata
	wire          timer_0_s1_agent_m0_write;                                                          // timer_0_s1_agent:m0_write -> timer_0_s1_translator:uav_write
	wire    [2:0] timer_0_s1_agent_m0_burstcount;                                                     // timer_0_s1_agent:m0_burstcount -> timer_0_s1_translator:uav_burstcount
	wire          timer_0_s1_agent_rf_source_valid;                                                   // timer_0_s1_agent:rf_source_valid -> timer_0_s1_agent_rsp_fifo:in_valid
	wire  [110:0] timer_0_s1_agent_rf_source_data;                                                    // timer_0_s1_agent:rf_source_data -> timer_0_s1_agent_rsp_fifo:in_data
	wire          timer_0_s1_agent_rf_source_ready;                                                   // timer_0_s1_agent_rsp_fifo:in_ready -> timer_0_s1_agent:rf_source_ready
	wire          timer_0_s1_agent_rf_source_startofpacket;                                           // timer_0_s1_agent:rf_source_startofpacket -> timer_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timer_0_s1_agent_rf_source_endofpacket;                                             // timer_0_s1_agent:rf_source_endofpacket -> timer_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timer_0_s1_agent_rsp_fifo_out_valid;                                                // timer_0_s1_agent_rsp_fifo:out_valid -> timer_0_s1_agent:rf_sink_valid
	wire  [110:0] timer_0_s1_agent_rsp_fifo_out_data;                                                 // timer_0_s1_agent_rsp_fifo:out_data -> timer_0_s1_agent:rf_sink_data
	wire          timer_0_s1_agent_rsp_fifo_out_ready;                                                // timer_0_s1_agent:rf_sink_ready -> timer_0_s1_agent_rsp_fifo:out_ready
	wire          timer_0_s1_agent_rsp_fifo_out_startofpacket;                                        // timer_0_s1_agent_rsp_fifo:out_startofpacket -> timer_0_s1_agent:rf_sink_startofpacket
	wire          timer_0_s1_agent_rsp_fifo_out_endofpacket;                                          // timer_0_s1_agent_rsp_fifo:out_endofpacket -> timer_0_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_007_src_valid;                                                              // cmd_mux_007:src_valid -> timer_0_s1_agent:cp_valid
	wire  [109:0] cmd_mux_007_src_data;                                                               // cmd_mux_007:src_data -> timer_0_s1_agent:cp_data
	wire          cmd_mux_007_src_ready;                                                              // timer_0_s1_agent:cp_ready -> cmd_mux_007:src_ready
	wire    [8:0] cmd_mux_007_src_channel;                                                            // cmd_mux_007:src_channel -> timer_0_s1_agent:cp_channel
	wire          cmd_mux_007_src_startofpacket;                                                      // cmd_mux_007:src_startofpacket -> timer_0_s1_agent:cp_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                        // cmd_mux_007:src_endofpacket -> timer_0_s1_agent:cp_endofpacket
	wire   [31:0] timer_1_s1_agent_m0_readdata;                                                       // timer_1_s1_translator:uav_readdata -> timer_1_s1_agent:m0_readdata
	wire          timer_1_s1_agent_m0_waitrequest;                                                    // timer_1_s1_translator:uav_waitrequest -> timer_1_s1_agent:m0_waitrequest
	wire          timer_1_s1_agent_m0_debugaccess;                                                    // timer_1_s1_agent:m0_debugaccess -> timer_1_s1_translator:uav_debugaccess
	wire   [29:0] timer_1_s1_agent_m0_address;                                                        // timer_1_s1_agent:m0_address -> timer_1_s1_translator:uav_address
	wire    [3:0] timer_1_s1_agent_m0_byteenable;                                                     // timer_1_s1_agent:m0_byteenable -> timer_1_s1_translator:uav_byteenable
	wire          timer_1_s1_agent_m0_read;                                                           // timer_1_s1_agent:m0_read -> timer_1_s1_translator:uav_read
	wire          timer_1_s1_agent_m0_readdatavalid;                                                  // timer_1_s1_translator:uav_readdatavalid -> timer_1_s1_agent:m0_readdatavalid
	wire          timer_1_s1_agent_m0_lock;                                                           // timer_1_s1_agent:m0_lock -> timer_1_s1_translator:uav_lock
	wire   [31:0] timer_1_s1_agent_m0_writedata;                                                      // timer_1_s1_agent:m0_writedata -> timer_1_s1_translator:uav_writedata
	wire          timer_1_s1_agent_m0_write;                                                          // timer_1_s1_agent:m0_write -> timer_1_s1_translator:uav_write
	wire    [2:0] timer_1_s1_agent_m0_burstcount;                                                     // timer_1_s1_agent:m0_burstcount -> timer_1_s1_translator:uav_burstcount
	wire          timer_1_s1_agent_rf_source_valid;                                                   // timer_1_s1_agent:rf_source_valid -> timer_1_s1_agent_rsp_fifo:in_valid
	wire  [110:0] timer_1_s1_agent_rf_source_data;                                                    // timer_1_s1_agent:rf_source_data -> timer_1_s1_agent_rsp_fifo:in_data
	wire          timer_1_s1_agent_rf_source_ready;                                                   // timer_1_s1_agent_rsp_fifo:in_ready -> timer_1_s1_agent:rf_source_ready
	wire          timer_1_s1_agent_rf_source_startofpacket;                                           // timer_1_s1_agent:rf_source_startofpacket -> timer_1_s1_agent_rsp_fifo:in_startofpacket
	wire          timer_1_s1_agent_rf_source_endofpacket;                                             // timer_1_s1_agent:rf_source_endofpacket -> timer_1_s1_agent_rsp_fifo:in_endofpacket
	wire          timer_1_s1_agent_rsp_fifo_out_valid;                                                // timer_1_s1_agent_rsp_fifo:out_valid -> timer_1_s1_agent:rf_sink_valid
	wire  [110:0] timer_1_s1_agent_rsp_fifo_out_data;                                                 // timer_1_s1_agent_rsp_fifo:out_data -> timer_1_s1_agent:rf_sink_data
	wire          timer_1_s1_agent_rsp_fifo_out_ready;                                                // timer_1_s1_agent:rf_sink_ready -> timer_1_s1_agent_rsp_fifo:out_ready
	wire          timer_1_s1_agent_rsp_fifo_out_startofpacket;                                        // timer_1_s1_agent_rsp_fifo:out_startofpacket -> timer_1_s1_agent:rf_sink_startofpacket
	wire          timer_1_s1_agent_rsp_fifo_out_endofpacket;                                          // timer_1_s1_agent_rsp_fifo:out_endofpacket -> timer_1_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_008_src_valid;                                                              // cmd_mux_008:src_valid -> timer_1_s1_agent:cp_valid
	wire  [109:0] cmd_mux_008_src_data;                                                               // cmd_mux_008:src_data -> timer_1_s1_agent:cp_data
	wire          cmd_mux_008_src_ready;                                                              // timer_1_s1_agent:cp_ready -> cmd_mux_008:src_ready
	wire    [8:0] cmd_mux_008_src_channel;                                                            // cmd_mux_008:src_channel -> timer_1_s1_agent:cp_channel
	wire          cmd_mux_008_src_startofpacket;                                                      // cmd_mux_008:src_startofpacket -> timer_1_s1_agent:cp_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                        // cmd_mux_008:src_endofpacket -> timer_1_s1_agent:cp_endofpacket
	wire          mem32_to_avalon_0_avalon_master_agent_cp_valid;                                     // mem32_to_avalon_0_avalon_master_agent:cp_valid -> router:sink_valid
	wire  [109:0] mem32_to_avalon_0_avalon_master_agent_cp_data;                                      // mem32_to_avalon_0_avalon_master_agent:cp_data -> router:sink_data
	wire          mem32_to_avalon_0_avalon_master_agent_cp_ready;                                     // router:sink_ready -> mem32_to_avalon_0_avalon_master_agent:cp_ready
	wire          mem32_to_avalon_0_avalon_master_agent_cp_startofpacket;                             // mem32_to_avalon_0_avalon_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          mem32_to_avalon_0_avalon_master_agent_cp_endofpacket;                               // mem32_to_avalon_0_avalon_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                                   // router:src_valid -> cmd_demux:sink_valid
	wire  [109:0] router_src_data;                                                                    // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                                   // cmd_demux:sink_ready -> router:src_ready
	wire    [8:0] router_src_channel;                                                                 // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                                           // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                             // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          nios2_gen2_0_data_master_agent_cp_valid;                                            // nios2_gen2_0_data_master_agent:cp_valid -> router_001:sink_valid
	wire  [109:0] nios2_gen2_0_data_master_agent_cp_data;                                             // nios2_gen2_0_data_master_agent:cp_data -> router_001:sink_data
	wire          nios2_gen2_0_data_master_agent_cp_ready;                                            // router_001:sink_ready -> nios2_gen2_0_data_master_agent:cp_ready
	wire          nios2_gen2_0_data_master_agent_cp_startofpacket;                                    // nios2_gen2_0_data_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          nios2_gen2_0_data_master_agent_cp_endofpacket;                                      // nios2_gen2_0_data_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                               // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [109:0] router_001_src_data;                                                                // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                               // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [8:0] router_001_src_channel;                                                             // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                                       // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                         // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          nios2_gen2_0_instruction_master_agent_cp_valid;                                     // nios2_gen2_0_instruction_master_agent:cp_valid -> router_002:sink_valid
	wire  [109:0] nios2_gen2_0_instruction_master_agent_cp_data;                                      // nios2_gen2_0_instruction_master_agent:cp_data -> router_002:sink_data
	wire          nios2_gen2_0_instruction_master_agent_cp_ready;                                     // router_002:sink_ready -> nios2_gen2_0_instruction_master_agent:cp_ready
	wire          nios2_gen2_0_instruction_master_agent_cp_startofpacket;                             // nios2_gen2_0_instruction_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          nios2_gen2_0_instruction_master_agent_cp_endofpacket;                               // nios2_gen2_0_instruction_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                               // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [109:0] router_002_src_data;                                                                // router_002:src_data -> cmd_demux_002:sink_data
	wire          router_002_src_ready;                                                               // cmd_demux_002:sink_ready -> router_002:src_ready
	wire    [8:0] router_002_src_channel;                                                             // router_002:src_channel -> cmd_demux_002:sink_channel
	wire          router_002_src_startofpacket;                                                       // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          router_002_src_endofpacket;                                                         // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          altmemddr_0_s1_agent_rp_valid;                                                      // altmemddr_0_s1_agent:rp_valid -> router_003:sink_valid
	wire  [109:0] altmemddr_0_s1_agent_rp_data;                                                       // altmemddr_0_s1_agent:rp_data -> router_003:sink_data
	wire          altmemddr_0_s1_agent_rp_ready;                                                      // router_003:sink_ready -> altmemddr_0_s1_agent:rp_ready
	wire          altmemddr_0_s1_agent_rp_startofpacket;                                              // altmemddr_0_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          altmemddr_0_s1_agent_rp_endofpacket;                                                // altmemddr_0_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                               // router_003:src_valid -> rsp_demux:sink_valid
	wire  [109:0] router_003_src_data;                                                                // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                               // rsp_demux:sink_ready -> router_003:src_ready
	wire    [8:0] router_003_src_channel;                                                             // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                                       // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                                         // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_valid;                                        // nios2_gen2_0_debug_mem_slave_agent:rp_valid -> router_004:sink_valid
	wire  [109:0] nios2_gen2_0_debug_mem_slave_agent_rp_data;                                         // nios2_gen2_0_debug_mem_slave_agent:rp_data -> router_004:sink_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_ready;                                        // router_004:sink_ready -> nios2_gen2_0_debug_mem_slave_agent:rp_ready
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket;                                // nios2_gen2_0_debug_mem_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket;                                  // nios2_gen2_0_debug_mem_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                               // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [109:0] router_004_src_data;                                                                // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                               // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [8:0] router_004_src_channel;                                                             // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                       // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                         // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          onchip_memory2_0_s2_agent_rp_valid;                                                 // onchip_memory2_0_s2_agent:rp_valid -> router_005:sink_valid
	wire  [109:0] onchip_memory2_0_s2_agent_rp_data;                                                  // onchip_memory2_0_s2_agent:rp_data -> router_005:sink_data
	wire          onchip_memory2_0_s2_agent_rp_ready;                                                 // router_005:sink_ready -> onchip_memory2_0_s2_agent:rp_ready
	wire          onchip_memory2_0_s2_agent_rp_startofpacket;                                         // onchip_memory2_0_s2_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          onchip_memory2_0_s2_agent_rp_endofpacket;                                           // onchip_memory2_0_s2_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                               // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [109:0] router_005_src_data;                                                                // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                               // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [8:0] router_005_src_channel;                                                             // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                       // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                         // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          io_bridge_0_avalon_slave_0_agent_rp_valid;                                          // io_bridge_0_avalon_slave_0_agent:rp_valid -> router_006:sink_valid
	wire   [82:0] io_bridge_0_avalon_slave_0_agent_rp_data;                                           // io_bridge_0_avalon_slave_0_agent:rp_data -> router_006:sink_data
	wire          io_bridge_0_avalon_slave_0_agent_rp_ready;                                          // router_006:sink_ready -> io_bridge_0_avalon_slave_0_agent:rp_ready
	wire          io_bridge_0_avalon_slave_0_agent_rp_startofpacket;                                  // io_bridge_0_avalon_slave_0_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          io_bridge_0_avalon_slave_0_agent_rp_endofpacket;                                    // io_bridge_0_avalon_slave_0_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          onchip_memory2_0_s1_agent_rp_valid;                                                 // onchip_memory2_0_s1_agent:rp_valid -> router_007:sink_valid
	wire  [109:0] onchip_memory2_0_s1_agent_rp_data;                                                  // onchip_memory2_0_s1_agent:rp_data -> router_007:sink_data
	wire          onchip_memory2_0_s1_agent_rp_ready;                                                 // router_007:sink_ready -> onchip_memory2_0_s1_agent:rp_ready
	wire          onchip_memory2_0_s1_agent_rp_startofpacket;                                         // onchip_memory2_0_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rp_endofpacket;                                           // onchip_memory2_0_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                               // router_007:src_valid -> rsp_demux_004:sink_valid
	wire  [109:0] router_007_src_data;                                                                // router_007:src_data -> rsp_demux_004:sink_data
	wire          router_007_src_ready;                                                               // rsp_demux_004:sink_ready -> router_007:src_ready
	wire    [8:0] router_007_src_channel;                                                             // router_007:src_channel -> rsp_demux_004:sink_channel
	wire          router_007_src_startofpacket;                                                       // router_007:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_007_src_endofpacket;                                                         // router_007:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          uart_0_s1_agent_rp_valid;                                                           // uart_0_s1_agent:rp_valid -> router_008:sink_valid
	wire  [109:0] uart_0_s1_agent_rp_data;                                                            // uart_0_s1_agent:rp_data -> router_008:sink_data
	wire          uart_0_s1_agent_rp_ready;                                                           // router_008:sink_ready -> uart_0_s1_agent:rp_ready
	wire          uart_0_s1_agent_rp_startofpacket;                                                   // uart_0_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          uart_0_s1_agent_rp_endofpacket;                                                     // uart_0_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                               // router_008:src_valid -> rsp_demux_005:sink_valid
	wire  [109:0] router_008_src_data;                                                                // router_008:src_data -> rsp_demux_005:sink_data
	wire          router_008_src_ready;                                                               // rsp_demux_005:sink_ready -> router_008:src_ready
	wire    [8:0] router_008_src_channel;                                                             // router_008:src_channel -> rsp_demux_005:sink_channel
	wire          router_008_src_startofpacket;                                                       // router_008:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_008_src_endofpacket;                                                         // router_008:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          pio_0_s1_agent_rp_valid;                                                            // pio_0_s1_agent:rp_valid -> router_009:sink_valid
	wire  [109:0] pio_0_s1_agent_rp_data;                                                             // pio_0_s1_agent:rp_data -> router_009:sink_data
	wire          pio_0_s1_agent_rp_ready;                                                            // router_009:sink_ready -> pio_0_s1_agent:rp_ready
	wire          pio_0_s1_agent_rp_startofpacket;                                                    // pio_0_s1_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          pio_0_s1_agent_rp_endofpacket;                                                      // pio_0_s1_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                                               // router_009:src_valid -> rsp_demux_006:sink_valid
	wire  [109:0] router_009_src_data;                                                                // router_009:src_data -> rsp_demux_006:sink_data
	wire          router_009_src_ready;                                                               // rsp_demux_006:sink_ready -> router_009:src_ready
	wire    [8:0] router_009_src_channel;                                                             // router_009:src_channel -> rsp_demux_006:sink_channel
	wire          router_009_src_startofpacket;                                                       // router_009:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_009_src_endofpacket;                                                         // router_009:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          timer_0_s1_agent_rp_valid;                                                          // timer_0_s1_agent:rp_valid -> router_010:sink_valid
	wire  [109:0] timer_0_s1_agent_rp_data;                                                           // timer_0_s1_agent:rp_data -> router_010:sink_data
	wire          timer_0_s1_agent_rp_ready;                                                          // router_010:sink_ready -> timer_0_s1_agent:rp_ready
	wire          timer_0_s1_agent_rp_startofpacket;                                                  // timer_0_s1_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          timer_0_s1_agent_rp_endofpacket;                                                    // timer_0_s1_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                               // router_010:src_valid -> rsp_demux_007:sink_valid
	wire  [109:0] router_010_src_data;                                                                // router_010:src_data -> rsp_demux_007:sink_data
	wire          router_010_src_ready;                                                               // rsp_demux_007:sink_ready -> router_010:src_ready
	wire    [8:0] router_010_src_channel;                                                             // router_010:src_channel -> rsp_demux_007:sink_channel
	wire          router_010_src_startofpacket;                                                       // router_010:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_010_src_endofpacket;                                                         // router_010:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          timer_1_s1_agent_rp_valid;                                                          // timer_1_s1_agent:rp_valid -> router_011:sink_valid
	wire  [109:0] timer_1_s1_agent_rp_data;                                                           // timer_1_s1_agent:rp_data -> router_011:sink_data
	wire          timer_1_s1_agent_rp_ready;                                                          // router_011:sink_ready -> timer_1_s1_agent:rp_ready
	wire          timer_1_s1_agent_rp_startofpacket;                                                  // timer_1_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          timer_1_s1_agent_rp_endofpacket;                                                    // timer_1_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                               // router_011:src_valid -> rsp_demux_008:sink_valid
	wire  [109:0] router_011_src_data;                                                                // router_011:src_data -> rsp_demux_008:sink_data
	wire          router_011_src_ready;                                                               // rsp_demux_008:sink_ready -> router_011:src_ready
	wire    [8:0] router_011_src_channel;                                                             // router_011:src_channel -> rsp_demux_008:sink_channel
	wire          router_011_src_startofpacket;                                                       // router_011:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_011_src_endofpacket;                                                         // router_011:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          io_bridge_0_avalon_slave_0_burst_adapter_source0_valid;                             // io_bridge_0_avalon_slave_0_burst_adapter:source0_valid -> io_bridge_0_avalon_slave_0_agent:cp_valid
	wire   [82:0] io_bridge_0_avalon_slave_0_burst_adapter_source0_data;                              // io_bridge_0_avalon_slave_0_burst_adapter:source0_data -> io_bridge_0_avalon_slave_0_agent:cp_data
	wire          io_bridge_0_avalon_slave_0_burst_adapter_source0_ready;                             // io_bridge_0_avalon_slave_0_agent:cp_ready -> io_bridge_0_avalon_slave_0_burst_adapter:source0_ready
	wire    [8:0] io_bridge_0_avalon_slave_0_burst_adapter_source0_channel;                           // io_bridge_0_avalon_slave_0_burst_adapter:source0_channel -> io_bridge_0_avalon_slave_0_agent:cp_channel
	wire          io_bridge_0_avalon_slave_0_burst_adapter_source0_startofpacket;                     // io_bridge_0_avalon_slave_0_burst_adapter:source0_startofpacket -> io_bridge_0_avalon_slave_0_agent:cp_startofpacket
	wire          io_bridge_0_avalon_slave_0_burst_adapter_source0_endofpacket;                       // io_bridge_0_avalon_slave_0_burst_adapter:source0_endofpacket -> io_bridge_0_avalon_slave_0_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                               // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [109:0] cmd_demux_src0_data;                                                                // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                               // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [8:0] cmd_demux_src0_channel;                                                             // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                       // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                         // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                           // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [109:0] cmd_demux_001_src0_data;                                                            // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                           // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [8:0] cmd_demux_001_src0_channel;                                                         // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                   // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                     // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                           // cmd_demux_001:src1_valid -> cmd_mux_001:sink0_valid
	wire  [109:0] cmd_demux_001_src1_data;                                                            // cmd_demux_001:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_001_src1_ready;                                                           // cmd_mux_001:sink0_ready -> cmd_demux_001:src1_ready
	wire    [8:0] cmd_demux_001_src1_channel;                                                         // cmd_demux_001:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_001_src1_startofpacket;                                                   // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                     // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_001_src2_valid;                                                           // cmd_demux_001:src2_valid -> cmd_mux_003:sink0_valid
	wire  [109:0] cmd_demux_001_src2_data;                                                            // cmd_demux_001:src2_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_001_src2_ready;                                                           // cmd_mux_003:sink0_ready -> cmd_demux_001:src2_ready
	wire    [8:0] cmd_demux_001_src2_channel;                                                         // cmd_demux_001:src2_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_001_src2_startofpacket;                                                   // cmd_demux_001:src2_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                     // cmd_demux_001:src2_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_001_src3_valid;                                                           // cmd_demux_001:src3_valid -> cmd_mux_004:sink0_valid
	wire  [109:0] cmd_demux_001_src3_data;                                                            // cmd_demux_001:src3_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_001_src3_ready;                                                           // cmd_mux_004:sink0_ready -> cmd_demux_001:src3_ready
	wire    [8:0] cmd_demux_001_src3_channel;                                                         // cmd_demux_001:src3_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_001_src3_startofpacket;                                                   // cmd_demux_001:src3_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                                     // cmd_demux_001:src3_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src4_valid;                                                           // cmd_demux_001:src4_valid -> cmd_mux_005:sink0_valid
	wire  [109:0] cmd_demux_001_src4_data;                                                            // cmd_demux_001:src4_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_001_src4_ready;                                                           // cmd_mux_005:sink0_ready -> cmd_demux_001:src4_ready
	wire    [8:0] cmd_demux_001_src4_channel;                                                         // cmd_demux_001:src4_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_001_src4_startofpacket;                                                   // cmd_demux_001:src4_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                                     // cmd_demux_001:src4_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_001_src5_valid;                                                           // cmd_demux_001:src5_valid -> cmd_mux_006:sink0_valid
	wire  [109:0] cmd_demux_001_src5_data;                                                            // cmd_demux_001:src5_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_001_src5_ready;                                                           // cmd_mux_006:sink0_ready -> cmd_demux_001:src5_ready
	wire    [8:0] cmd_demux_001_src5_channel;                                                         // cmd_demux_001:src5_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_001_src5_startofpacket;                                                   // cmd_demux_001:src5_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_001_src5_endofpacket;                                                     // cmd_demux_001:src5_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_001_src6_valid;                                                           // cmd_demux_001:src6_valid -> cmd_mux_007:sink0_valid
	wire  [109:0] cmd_demux_001_src6_data;                                                            // cmd_demux_001:src6_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_001_src6_ready;                                                           // cmd_mux_007:sink0_ready -> cmd_demux_001:src6_ready
	wire    [8:0] cmd_demux_001_src6_channel;                                                         // cmd_demux_001:src6_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_001_src6_startofpacket;                                                   // cmd_demux_001:src6_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_001_src6_endofpacket;                                                     // cmd_demux_001:src6_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_001_src7_valid;                                                           // cmd_demux_001:src7_valid -> cmd_mux_008:sink0_valid
	wire  [109:0] cmd_demux_001_src7_data;                                                            // cmd_demux_001:src7_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_001_src7_ready;                                                           // cmd_mux_008:sink0_ready -> cmd_demux_001:src7_ready
	wire    [8:0] cmd_demux_001_src7_channel;                                                         // cmd_demux_001:src7_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_001_src7_startofpacket;                                                   // cmd_demux_001:src7_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_001_src7_endofpacket;                                                     // cmd_demux_001:src7_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_002_src0_valid;                                                           // cmd_demux_002:src0_valid -> cmd_mux:sink2_valid
	wire  [109:0] cmd_demux_002_src0_data;                                                            // cmd_demux_002:src0_data -> cmd_mux:sink2_data
	wire          cmd_demux_002_src0_ready;                                                           // cmd_mux:sink2_ready -> cmd_demux_002:src0_ready
	wire    [8:0] cmd_demux_002_src0_channel;                                                         // cmd_demux_002:src0_channel -> cmd_mux:sink2_channel
	wire          cmd_demux_002_src0_startofpacket;                                                   // cmd_demux_002:src0_startofpacket -> cmd_mux:sink2_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                     // cmd_demux_002:src0_endofpacket -> cmd_mux:sink2_endofpacket
	wire          cmd_demux_002_src1_valid;                                                           // cmd_demux_002:src1_valid -> cmd_mux_001:sink1_valid
	wire  [109:0] cmd_demux_002_src1_data;                                                            // cmd_demux_002:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_002_src1_ready;                                                           // cmd_mux_001:sink1_ready -> cmd_demux_002:src1_ready
	wire    [8:0] cmd_demux_002_src1_channel;                                                         // cmd_demux_002:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_002_src1_startofpacket;                                                   // cmd_demux_002:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                     // cmd_demux_002:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_002_src2_valid;                                                           // cmd_demux_002:src2_valid -> cmd_mux_002:sink0_valid
	wire  [109:0] cmd_demux_002_src2_data;                                                            // cmd_demux_002:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_002_src2_ready;                                                           // cmd_mux_002:sink0_ready -> cmd_demux_002:src2_ready
	wire    [8:0] cmd_demux_002_src2_channel;                                                         // cmd_demux_002:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_002_src2_startofpacket;                                                   // cmd_demux_002:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                                     // cmd_demux_002:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                               // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [109:0] rsp_demux_src0_data;                                                                // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                               // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [8:0] rsp_demux_src0_channel;                                                             // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                       // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                         // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                               // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [109:0] rsp_demux_src1_data;                                                                // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                               // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [8:0] rsp_demux_src1_channel;                                                             // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                       // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                         // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                                               // rsp_demux:src2_valid -> rsp_mux_002:sink0_valid
	wire  [109:0] rsp_demux_src2_data;                                                                // rsp_demux:src2_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_src2_ready;                                                               // rsp_mux_002:sink0_ready -> rsp_demux:src2_ready
	wire    [8:0] rsp_demux_src2_channel;                                                             // rsp_demux:src2_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_src2_startofpacket;                                                       // rsp_demux:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_src2_endofpacket;                                                         // rsp_demux:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                           // rsp_demux_001:src0_valid -> rsp_mux_001:sink1_valid
	wire  [109:0] rsp_demux_001_src0_data;                                                            // rsp_demux_001:src0_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_001_src0_ready;                                                           // rsp_mux_001:sink1_ready -> rsp_demux_001:src0_ready
	wire    [8:0] rsp_demux_001_src0_channel;                                                         // rsp_demux_001:src0_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                   // rsp_demux_001:src0_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                     // rsp_demux_001:src0_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                                           // rsp_demux_001:src1_valid -> rsp_mux_002:sink1_valid
	wire  [109:0] rsp_demux_001_src1_data;                                                            // rsp_demux_001:src1_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_001_src1_ready;                                                           // rsp_mux_002:sink1_ready -> rsp_demux_001:src1_ready
	wire    [8:0] rsp_demux_001_src1_channel;                                                         // rsp_demux_001:src1_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                                                   // rsp_demux_001:src1_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                     // rsp_demux_001:src1_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                           // rsp_demux_002:src0_valid -> rsp_mux_002:sink2_valid
	wire  [109:0] rsp_demux_002_src0_data;                                                            // rsp_demux_002:src0_data -> rsp_mux_002:sink2_data
	wire          rsp_demux_002_src0_ready;                                                           // rsp_mux_002:sink2_ready -> rsp_demux_002:src0_ready
	wire    [8:0] rsp_demux_002_src0_channel;                                                         // rsp_demux_002:src0_channel -> rsp_mux_002:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                   // rsp_demux_002:src0_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                     // rsp_demux_002:src0_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                           // rsp_demux_003:src0_valid -> rsp_mux_001:sink2_valid
	wire  [109:0] rsp_demux_003_src0_data;                                                            // rsp_demux_003:src0_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_003_src0_ready;                                                           // rsp_mux_001:sink2_ready -> rsp_demux_003:src0_ready
	wire    [8:0] rsp_demux_003_src0_channel;                                                         // rsp_demux_003:src0_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_003_src0_startofpacket;                                                   // rsp_demux_003:src0_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                     // rsp_demux_003:src0_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_004_src0_valid;                                                           // rsp_demux_004:src0_valid -> rsp_mux_001:sink3_valid
	wire  [109:0] rsp_demux_004_src0_data;                                                            // rsp_demux_004:src0_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_004_src0_ready;                                                           // rsp_mux_001:sink3_ready -> rsp_demux_004:src0_ready
	wire    [8:0] rsp_demux_004_src0_channel;                                                         // rsp_demux_004:src0_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_004_src0_startofpacket;                                                   // rsp_demux_004:src0_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                     // rsp_demux_004:src0_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_005_src0_valid;                                                           // rsp_demux_005:src0_valid -> rsp_mux_001:sink4_valid
	wire  [109:0] rsp_demux_005_src0_data;                                                            // rsp_demux_005:src0_data -> rsp_mux_001:sink4_data
	wire          rsp_demux_005_src0_ready;                                                           // rsp_mux_001:sink4_ready -> rsp_demux_005:src0_ready
	wire    [8:0] rsp_demux_005_src0_channel;                                                         // rsp_demux_005:src0_channel -> rsp_mux_001:sink4_channel
	wire          rsp_demux_005_src0_startofpacket;                                                   // rsp_demux_005:src0_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                     // rsp_demux_005:src0_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          rsp_demux_006_src0_valid;                                                           // rsp_demux_006:src0_valid -> rsp_mux_001:sink5_valid
	wire  [109:0] rsp_demux_006_src0_data;                                                            // rsp_demux_006:src0_data -> rsp_mux_001:sink5_data
	wire          rsp_demux_006_src0_ready;                                                           // rsp_mux_001:sink5_ready -> rsp_demux_006:src0_ready
	wire    [8:0] rsp_demux_006_src0_channel;                                                         // rsp_demux_006:src0_channel -> rsp_mux_001:sink5_channel
	wire          rsp_demux_006_src0_startofpacket;                                                   // rsp_demux_006:src0_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                     // rsp_demux_006:src0_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire          rsp_demux_007_src0_valid;                                                           // rsp_demux_007:src0_valid -> rsp_mux_001:sink6_valid
	wire  [109:0] rsp_demux_007_src0_data;                                                            // rsp_demux_007:src0_data -> rsp_mux_001:sink6_data
	wire          rsp_demux_007_src0_ready;                                                           // rsp_mux_001:sink6_ready -> rsp_demux_007:src0_ready
	wire    [8:0] rsp_demux_007_src0_channel;                                                         // rsp_demux_007:src0_channel -> rsp_mux_001:sink6_channel
	wire          rsp_demux_007_src0_startofpacket;                                                   // rsp_demux_007:src0_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                                     // rsp_demux_007:src0_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire          rsp_demux_008_src0_valid;                                                           // rsp_demux_008:src0_valid -> rsp_mux_001:sink7_valid
	wire  [109:0] rsp_demux_008_src0_data;                                                            // rsp_demux_008:src0_data -> rsp_mux_001:sink7_data
	wire          rsp_demux_008_src0_ready;                                                           // rsp_mux_001:sink7_ready -> rsp_demux_008:src0_ready
	wire    [8:0] rsp_demux_008_src0_channel;                                                         // rsp_demux_008:src0_channel -> rsp_mux_001:sink7_channel
	wire          rsp_demux_008_src0_startofpacket;                                                   // rsp_demux_008:src0_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                                     // rsp_demux_008:src0_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire          router_006_src_valid;                                                               // router_006:src_valid -> io_bridge_0_avalon_slave_0_rsp_width_adapter:in_valid
	wire   [82:0] router_006_src_data;                                                                // router_006:src_data -> io_bridge_0_avalon_slave_0_rsp_width_adapter:in_data
	wire          router_006_src_ready;                                                               // io_bridge_0_avalon_slave_0_rsp_width_adapter:in_ready -> router_006:src_ready
	wire    [8:0] router_006_src_channel;                                                             // router_006:src_channel -> io_bridge_0_avalon_slave_0_rsp_width_adapter:in_channel
	wire          router_006_src_startofpacket;                                                       // router_006:src_startofpacket -> io_bridge_0_avalon_slave_0_rsp_width_adapter:in_startofpacket
	wire          router_006_src_endofpacket;                                                         // router_006:src_endofpacket -> io_bridge_0_avalon_slave_0_rsp_width_adapter:in_endofpacket
	wire          io_bridge_0_avalon_slave_0_rsp_width_adapter_src_valid;                             // io_bridge_0_avalon_slave_0_rsp_width_adapter:out_valid -> rsp_demux_003:sink_valid
	wire  [109:0] io_bridge_0_avalon_slave_0_rsp_width_adapter_src_data;                              // io_bridge_0_avalon_slave_0_rsp_width_adapter:out_data -> rsp_demux_003:sink_data
	wire          io_bridge_0_avalon_slave_0_rsp_width_adapter_src_ready;                             // rsp_demux_003:sink_ready -> io_bridge_0_avalon_slave_0_rsp_width_adapter:out_ready
	wire    [8:0] io_bridge_0_avalon_slave_0_rsp_width_adapter_src_channel;                           // io_bridge_0_avalon_slave_0_rsp_width_adapter:out_channel -> rsp_demux_003:sink_channel
	wire          io_bridge_0_avalon_slave_0_rsp_width_adapter_src_startofpacket;                     // io_bridge_0_avalon_slave_0_rsp_width_adapter:out_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          io_bridge_0_avalon_slave_0_rsp_width_adapter_src_endofpacket;                       // io_bridge_0_avalon_slave_0_rsp_width_adapter:out_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          cmd_mux_003_src_valid;                                                              // cmd_mux_003:src_valid -> io_bridge_0_avalon_slave_0_cmd_width_adapter:in_valid
	wire  [109:0] cmd_mux_003_src_data;                                                               // cmd_mux_003:src_data -> io_bridge_0_avalon_slave_0_cmd_width_adapter:in_data
	wire          cmd_mux_003_src_ready;                                                              // io_bridge_0_avalon_slave_0_cmd_width_adapter:in_ready -> cmd_mux_003:src_ready
	wire    [8:0] cmd_mux_003_src_channel;                                                            // cmd_mux_003:src_channel -> io_bridge_0_avalon_slave_0_cmd_width_adapter:in_channel
	wire          cmd_mux_003_src_startofpacket;                                                      // cmd_mux_003:src_startofpacket -> io_bridge_0_avalon_slave_0_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                        // cmd_mux_003:src_endofpacket -> io_bridge_0_avalon_slave_0_cmd_width_adapter:in_endofpacket
	wire          io_bridge_0_avalon_slave_0_cmd_width_adapter_src_valid;                             // io_bridge_0_avalon_slave_0_cmd_width_adapter:out_valid -> io_bridge_0_avalon_slave_0_burst_adapter:sink0_valid
	wire   [82:0] io_bridge_0_avalon_slave_0_cmd_width_adapter_src_data;                              // io_bridge_0_avalon_slave_0_cmd_width_adapter:out_data -> io_bridge_0_avalon_slave_0_burst_adapter:sink0_data
	wire          io_bridge_0_avalon_slave_0_cmd_width_adapter_src_ready;                             // io_bridge_0_avalon_slave_0_burst_adapter:sink0_ready -> io_bridge_0_avalon_slave_0_cmd_width_adapter:out_ready
	wire    [8:0] io_bridge_0_avalon_slave_0_cmd_width_adapter_src_channel;                           // io_bridge_0_avalon_slave_0_cmd_width_adapter:out_channel -> io_bridge_0_avalon_slave_0_burst_adapter:sink0_channel
	wire          io_bridge_0_avalon_slave_0_cmd_width_adapter_src_startofpacket;                     // io_bridge_0_avalon_slave_0_cmd_width_adapter:out_startofpacket -> io_bridge_0_avalon_slave_0_burst_adapter:sink0_startofpacket
	wire          io_bridge_0_avalon_slave_0_cmd_width_adapter_src_endofpacket;                       // io_bridge_0_avalon_slave_0_cmd_width_adapter:out_endofpacket -> io_bridge_0_avalon_slave_0_burst_adapter:sink0_endofpacket
	wire          altmemddr_0_s1_agent_rdata_fifo_src_valid;                                          // altmemddr_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] altmemddr_0_s1_agent_rdata_fifo_src_data;                                           // altmemddr_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          altmemddr_0_s1_agent_rdata_fifo_src_ready;                                          // avalon_st_adapter:in_0_ready -> altmemddr_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                                      // avalon_st_adapter:out_0_valid -> altmemddr_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                                       // avalon_st_adapter:out_0_data -> altmemddr_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                      // altmemddr_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                      // avalon_st_adapter:out_0_error -> altmemddr_0_s1_agent:rdata_fifo_sink_error
	wire          nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid;                            // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data;                             // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_001:in_0_ready -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                  // avalon_st_adapter_001:out_0_valid -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                   // avalon_st_adapter_001:out_0_data -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                  // nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                  // avalon_st_adapter_001:out_0_error -> nios2_gen2_0_debug_mem_slave_agent:rdata_fifo_sink_error
	wire          onchip_memory2_0_s2_agent_rdata_fifo_src_valid;                                     // onchip_memory2_0_s2_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] onchip_memory2_0_s2_agent_rdata_fifo_src_data;                                      // onchip_memory2_0_s2_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          onchip_memory2_0_s2_agent_rdata_fifo_src_ready;                                     // avalon_st_adapter_002:in_0_ready -> onchip_memory2_0_s2_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                  // avalon_st_adapter_002:out_0_valid -> onchip_memory2_0_s2_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                                   // avalon_st_adapter_002:out_0_data -> onchip_memory2_0_s2_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                  // onchip_memory2_0_s2_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                  // avalon_st_adapter_002:out_0_error -> onchip_memory2_0_s2_agent:rdata_fifo_sink_error
	wire          io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_valid;                              // io_bridge_0_avalon_slave_0_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire    [9:0] io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_data;                               // io_bridge_0_avalon_slave_0_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_ready;                              // avalon_st_adapter_003:in_0_ready -> io_bridge_0_avalon_slave_0_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                  // avalon_st_adapter_003:out_0_valid -> io_bridge_0_avalon_slave_0_agent:rdata_fifo_sink_valid
	wire    [9:0] avalon_st_adapter_003_out_0_data;                                                   // avalon_st_adapter_003:out_0_data -> io_bridge_0_avalon_slave_0_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                  // io_bridge_0_avalon_slave_0_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                  // avalon_st_adapter_003:out_0_error -> io_bridge_0_avalon_slave_0_agent:rdata_fifo_sink_error
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_valid;                                     // onchip_memory2_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] onchip_memory2_0_s1_agent_rdata_fifo_src_data;                                      // onchip_memory2_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_ready;                                     // avalon_st_adapter_004:in_0_ready -> onchip_memory2_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                  // avalon_st_adapter_004:out_0_valid -> onchip_memory2_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                                   // avalon_st_adapter_004:out_0_data -> onchip_memory2_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                  // onchip_memory2_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                  // avalon_st_adapter_004:out_0_error -> onchip_memory2_0_s1_agent:rdata_fifo_sink_error
	wire          uart_0_s1_agent_rdata_fifo_src_valid;                                               // uart_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] uart_0_s1_agent_rdata_fifo_src_data;                                                // uart_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          uart_0_s1_agent_rdata_fifo_src_ready;                                               // avalon_st_adapter_005:in_0_ready -> uart_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                  // avalon_st_adapter_005:out_0_valid -> uart_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                                                   // avalon_st_adapter_005:out_0_data -> uart_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                  // uart_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                  // avalon_st_adapter_005:out_0_error -> uart_0_s1_agent:rdata_fifo_sink_error
	wire          pio_0_s1_agent_rdata_fifo_src_valid;                                                // pio_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] pio_0_s1_agent_rdata_fifo_src_data;                                                 // pio_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          pio_0_s1_agent_rdata_fifo_src_ready;                                                // avalon_st_adapter_006:in_0_ready -> pio_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                                  // avalon_st_adapter_006:out_0_valid -> pio_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                                   // avalon_st_adapter_006:out_0_data -> pio_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                                  // pio_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                                  // avalon_st_adapter_006:out_0_error -> pio_0_s1_agent:rdata_fifo_sink_error
	wire          timer_0_s1_agent_rdata_fifo_src_valid;                                              // timer_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] timer_0_s1_agent_rdata_fifo_src_data;                                               // timer_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          timer_0_s1_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter_007:in_0_ready -> timer_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                                  // avalon_st_adapter_007:out_0_valid -> timer_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                                   // avalon_st_adapter_007:out_0_data -> timer_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                                  // timer_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                                  // avalon_st_adapter_007:out_0_error -> timer_0_s1_agent:rdata_fifo_sink_error
	wire          timer_1_s1_agent_rdata_fifo_src_valid;                                              // timer_1_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] timer_1_s1_agent_rdata_fifo_src_data;                                               // timer_1_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          timer_1_s1_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter_008:in_0_ready -> timer_1_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                                  // avalon_st_adapter_008:out_0_valid -> timer_1_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                                                   // avalon_st_adapter_008:out_0_data -> timer_1_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                                  // timer_1_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                                  // avalon_st_adapter_008:out_0_error -> timer_1_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (26),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (30),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mem32_to_avalon_0_avalon_master_translator (
		.clk                    (altmemddr_0_sysclk_clk),                                                             //                       clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),                                //                     reset.reset
		.uav_address            (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mem32_to_avalon_0_avalon_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mem32_to_avalon_0_avalon_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (mem32_to_avalon_0_avalon_master_byteenable),                                         //                          .byteenable
		.av_read                (mem32_to_avalon_0_avalon_master_read),                                               //                          .read
		.av_readdata            (mem32_to_avalon_0_avalon_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (mem32_to_avalon_0_avalon_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (mem32_to_avalon_0_avalon_master_write),                                              //                          .write
		.av_writedata           (mem32_to_avalon_0_avalon_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                               //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                               //               (terminated)
		.av_begintransfer       (1'b0),                                                                               //               (terminated)
		.av_chipselect          (1'b0),                                                                               //               (terminated)
		.av_lock                (1'b0),                                                                               //               (terminated)
		.av_debugaccess         (1'b0),                                                                               //               (terminated)
		.uav_clken              (),                                                                                   //               (terminated)
		.av_clken               (1'b1),                                                                               //               (terminated)
		.uav_response           (2'b00),                                                                              //               (terminated)
		.av_response            (),                                                                                   //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                               //               (terminated)
		.av_writeresponsevalid  ()                                                                                    //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (30),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (30),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (1)
	) nios2_gen2_0_data_master_translator (
		.clk                    (altmemddr_0_sysclk_clk),                                                      //                       clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),                         //                     reset.reset
		.uav_address            (nios2_gen2_0_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (nios2_gen2_0_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (nios2_gen2_0_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (nios2_gen2_0_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (nios2_gen2_0_data_master_byteenable),                                         //                          .byteenable
		.av_read                (nios2_gen2_0_data_master_read),                                               //                          .read
		.av_readdata            (nios2_gen2_0_data_master_readdata),                                           //                          .readdata
		.av_write               (nios2_gen2_0_data_master_write),                                              //                          .write
		.av_writedata           (nios2_gen2_0_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (nios2_gen2_0_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                        //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                        //               (terminated)
		.av_begintransfer       (1'b0),                                                                        //               (terminated)
		.av_chipselect          (1'b0),                                                                        //               (terminated)
		.av_readdatavalid       (),                                                                            //               (terminated)
		.av_lock                (1'b0),                                                                        //               (terminated)
		.uav_clken              (),                                                                            //               (terminated)
		.av_clken               (1'b1),                                                                        //               (terminated)
		.uav_response           (2'b00),                                                                       //               (terminated)
		.av_response            (),                                                                            //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                        //               (terminated)
		.av_writeresponsevalid  ()                                                                             //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (30),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (30),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) nios2_gen2_0_instruction_master_translator (
		.clk                    (altmemddr_0_sysclk_clk),                                                             //                       clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),                                //                     reset.reset
		.uav_address            (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (nios2_gen2_0_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (nios2_gen2_0_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (nios2_gen2_0_instruction_master_read),                                               //                          .read
		.av_readdata            (nios2_gen2_0_instruction_master_readdata),                                           //                          .readdata
		.av_burstcount          (1'b1),                                                                               //               (terminated)
		.av_byteenable          (4'b1111),                                                                            //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                               //               (terminated)
		.av_begintransfer       (1'b0),                                                                               //               (terminated)
		.av_chipselect          (1'b0),                                                                               //               (terminated)
		.av_readdatavalid       (),                                                                                   //               (terminated)
		.av_write               (1'b0),                                                                               //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                               //               (terminated)
		.av_lock                (1'b0),                                                                               //               (terminated)
		.av_debugaccess         (1'b0),                                                                               //               (terminated)
		.uav_clken              (),                                                                                   //               (terminated)
		.av_clken               (1'b1),                                                                               //               (terminated)
		.uav_response           (2'b00),                                                                              //               (terminated)
		.av_response            (),                                                                                   //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                               //               (terminated)
		.av_writeresponsevalid  ()                                                                                    //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (24),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) altmemddr_0_s1_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (altmemddr_0_s1_agent_m0_address),                     // avalon_universal_slave_0.address
		.uav_burstcount         (altmemddr_0_s1_agent_m0_burstcount),                  //                         .burstcount
		.uav_read               (altmemddr_0_s1_agent_m0_read),                        //                         .read
		.uav_write              (altmemddr_0_s1_agent_m0_write),                       //                         .write
		.uav_waitrequest        (altmemddr_0_s1_agent_m0_waitrequest),                 //                         .waitrequest
		.uav_readdatavalid      (altmemddr_0_s1_agent_m0_readdatavalid),               //                         .readdatavalid
		.uav_byteenable         (altmemddr_0_s1_agent_m0_byteenable),                  //                         .byteenable
		.uav_readdata           (altmemddr_0_s1_agent_m0_readdata),                    //                         .readdata
		.uav_writedata          (altmemddr_0_s1_agent_m0_writedata),                   //                         .writedata
		.uav_lock               (altmemddr_0_s1_agent_m0_lock),                        //                         .lock
		.uav_debugaccess        (altmemddr_0_s1_agent_m0_debugaccess),                 //                         .debugaccess
		.av_address             (altmemddr_0_s1_address),                              //      avalon_anti_slave_0.address
		.av_write               (altmemddr_0_s1_write),                                //                         .write
		.av_read                (altmemddr_0_s1_read),                                 //                         .read
		.av_readdata            (altmemddr_0_s1_readdata),                             //                         .readdata
		.av_writedata           (altmemddr_0_s1_writedata),                            //                         .writedata
		.av_beginbursttransfer  (altmemddr_0_s1_beginbursttransfer),                   //                         .beginbursttransfer
		.av_burstcount          (altmemddr_0_s1_burstcount),                           //                         .burstcount
		.av_byteenable          (altmemddr_0_s1_byteenable),                           //                         .byteenable
		.av_readdatavalid       (altmemddr_0_s1_readdatavalid),                        //                         .readdatavalid
		.av_waitrequest         (altmemddr_0_s1_waitrequest),                          //                         .waitrequest
		.av_begintransfer       (),                                                    //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_chipselect          (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) nios2_gen2_0_debug_mem_slave_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (nios2_gen2_0_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (nios2_gen2_0_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (nios2_gen2_0_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (nios2_gen2_0_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (nios2_gen2_0_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (nios2_gen2_0_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (nios2_gen2_0_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (nios2_gen2_0_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (nios2_gen2_0_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (nios2_gen2_0_debug_mem_slave_write),                  //                         .write
		.av_read                (nios2_gen2_0_debug_mem_slave_read),                   //                         .read
		.av_readdata            (nios2_gen2_0_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (nios2_gen2_0_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (nios2_gen2_0_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (nios2_gen2_0_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (nios2_gen2_0_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_chipselect          (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (12),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_memory2_0_s2_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (onchip_memory2_0_s2_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_memory2_0_s2_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (onchip_memory2_0_s2_agent_m0_read),                   //                         .read
		.uav_write              (onchip_memory2_0_s2_agent_m0_write),                  //                         .write
		.uav_waitrequest        (onchip_memory2_0_s2_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (onchip_memory2_0_s2_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (onchip_memory2_0_s2_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (onchip_memory2_0_s2_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (onchip_memory2_0_s2_agent_m0_writedata),              //                         .writedata
		.uav_lock               (onchip_memory2_0_s2_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (onchip_memory2_0_s2_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (onchip_memory2_0_s2_address),                         //      avalon_anti_slave_0.address
		.av_write               (onchip_memory2_0_s2_write),                           //                         .write
		.av_readdata            (onchip_memory2_0_s2_readdata),                        //                         .readdata
		.av_writedata           (onchip_memory2_0_s2_writedata),                       //                         .writedata
		.av_byteenable          (onchip_memory2_0_s2_byteenable),                      //                         .byteenable
		.av_chipselect          (onchip_memory2_0_s2_chipselect),                      //                         .chipselect
		.av_clken               (onchip_memory2_0_s2_clken),                           //                         .clken
		.av_read                (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (20),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) io_bridge_0_avalon_slave_0_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (io_bridge_0_avalon_slave_0_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (io_bridge_0_avalon_slave_0_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (io_bridge_0_avalon_slave_0_agent_m0_read),            //                         .read
		.uav_write              (io_bridge_0_avalon_slave_0_agent_m0_write),           //                         .write
		.uav_waitrequest        (io_bridge_0_avalon_slave_0_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (io_bridge_0_avalon_slave_0_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (io_bridge_0_avalon_slave_0_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (io_bridge_0_avalon_slave_0_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (io_bridge_0_avalon_slave_0_agent_m0_writedata),       //                         .writedata
		.uav_lock               (io_bridge_0_avalon_slave_0_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (io_bridge_0_avalon_slave_0_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (io_bridge_0_avalon_slave_0_address),                  //      avalon_anti_slave_0.address
		.av_write               (io_bridge_0_avalon_slave_0_write),                    //                         .write
		.av_read                (io_bridge_0_avalon_slave_0_read),                     //                         .read
		.av_readdata            (io_bridge_0_avalon_slave_0_readdata),                 //                         .readdata
		.av_writedata           (io_bridge_0_avalon_slave_0_writedata),                //                         .writedata
		.av_readdatavalid       (io_bridge_0_avalon_slave_0_readdatavalid),            //                         .readdatavalid
		.av_waitrequest         (io_bridge_0_avalon_slave_0_waitrequest),              //                         .waitrequest
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_byteenable          (),                                                    //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_chipselect          (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (12),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_memory2_0_s1_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (onchip_memory2_0_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_memory2_0_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (onchip_memory2_0_s1_agent_m0_read),                   //                         .read
		.uav_write              (onchip_memory2_0_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (onchip_memory2_0_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (onchip_memory2_0_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (onchip_memory2_0_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (onchip_memory2_0_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (onchip_memory2_0_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (onchip_memory2_0_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (onchip_memory2_0_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (onchip_memory2_0_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (onchip_memory2_0_s1_write),                           //                         .write
		.av_readdata            (onchip_memory2_0_s1_readdata),                        //                         .readdata
		.av_writedata           (onchip_memory2_0_s1_writedata),                       //                         .writedata
		.av_byteenable          (onchip_memory2_0_s1_byteenable),                      //                         .byteenable
		.av_chipselect          (onchip_memory2_0_s1_chipselect),                      //                         .chipselect
		.av_clken               (onchip_memory2_0_s1_clken),                           //                         .clken
		.av_read                (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) uart_0_s1_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (uart_0_s1_agent_m0_address),                          // avalon_universal_slave_0.address
		.uav_burstcount         (uart_0_s1_agent_m0_burstcount),                       //                         .burstcount
		.uav_read               (uart_0_s1_agent_m0_read),                             //                         .read
		.uav_write              (uart_0_s1_agent_m0_write),                            //                         .write
		.uav_waitrequest        (uart_0_s1_agent_m0_waitrequest),                      //                         .waitrequest
		.uav_readdatavalid      (uart_0_s1_agent_m0_readdatavalid),                    //                         .readdatavalid
		.uav_byteenable         (uart_0_s1_agent_m0_byteenable),                       //                         .byteenable
		.uav_readdata           (uart_0_s1_agent_m0_readdata),                         //                         .readdata
		.uav_writedata          (uart_0_s1_agent_m0_writedata),                        //                         .writedata
		.uav_lock               (uart_0_s1_agent_m0_lock),                             //                         .lock
		.uav_debugaccess        (uart_0_s1_agent_m0_debugaccess),                      //                         .debugaccess
		.av_address             (uart_0_s1_address),                                   //      avalon_anti_slave_0.address
		.av_write               (uart_0_s1_write),                                     //                         .write
		.av_read                (uart_0_s1_read),                                      //                         .read
		.av_readdata            (uart_0_s1_readdata),                                  //                         .readdata
		.av_writedata           (uart_0_s1_writedata),                                 //                         .writedata
		.av_begintransfer       (uart_0_s1_begintransfer),                             //                         .begintransfer
		.av_chipselect          (uart_0_s1_chipselect),                                //                         .chipselect
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_byteenable          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_0_s1_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pio_0_s1_agent_m0_address),                           // avalon_universal_slave_0.address
		.uav_burstcount         (pio_0_s1_agent_m0_burstcount),                        //                         .burstcount
		.uav_read               (pio_0_s1_agent_m0_read),                              //                         .read
		.uav_write              (pio_0_s1_agent_m0_write),                             //                         .write
		.uav_waitrequest        (pio_0_s1_agent_m0_waitrequest),                       //                         .waitrequest
		.uav_readdatavalid      (pio_0_s1_agent_m0_readdatavalid),                     //                         .readdatavalid
		.uav_byteenable         (pio_0_s1_agent_m0_byteenable),                        //                         .byteenable
		.uav_readdata           (pio_0_s1_agent_m0_readdata),                          //                         .readdata
		.uav_writedata          (pio_0_s1_agent_m0_writedata),                         //                         .writedata
		.uav_lock               (pio_0_s1_agent_m0_lock),                              //                         .lock
		.uav_debugaccess        (pio_0_s1_agent_m0_debugaccess),                       //                         .debugaccess
		.av_address             (pio_0_s1_address),                                    //      avalon_anti_slave_0.address
		.av_write               (pio_0_s1_write),                                      //                         .write
		.av_readdata            (pio_0_s1_readdata),                                   //                         .readdata
		.av_writedata           (pio_0_s1_writedata),                                  //                         .writedata
		.av_chipselect          (pio_0_s1_chipselect),                                 //                         .chipselect
		.av_read                (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_byteenable          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timer_0_s1_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timer_0_s1_agent_m0_address),                         // avalon_universal_slave_0.address
		.uav_burstcount         (timer_0_s1_agent_m0_burstcount),                      //                         .burstcount
		.uav_read               (timer_0_s1_agent_m0_read),                            //                         .read
		.uav_write              (timer_0_s1_agent_m0_write),                           //                         .write
		.uav_waitrequest        (timer_0_s1_agent_m0_waitrequest),                     //                         .waitrequest
		.uav_readdatavalid      (timer_0_s1_agent_m0_readdatavalid),                   //                         .readdatavalid
		.uav_byteenable         (timer_0_s1_agent_m0_byteenable),                      //                         .byteenable
		.uav_readdata           (timer_0_s1_agent_m0_readdata),                        //                         .readdata
		.uav_writedata          (timer_0_s1_agent_m0_writedata),                       //                         .writedata
		.uav_lock               (timer_0_s1_agent_m0_lock),                            //                         .lock
		.uav_debugaccess        (timer_0_s1_agent_m0_debugaccess),                     //                         .debugaccess
		.av_address             (timer_0_s1_address),                                  //      avalon_anti_slave_0.address
		.av_write               (timer_0_s1_write),                                    //                         .write
		.av_readdata            (timer_0_s1_readdata),                                 //                         .readdata
		.av_writedata           (timer_0_s1_writedata),                                //                         .writedata
		.av_chipselect          (timer_0_s1_chipselect),                               //                         .chipselect
		.av_read                (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_byteenable          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (30),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timer_1_s1_translator (
		.clk                    (altmemddr_0_sysclk_clk),                              //                      clk.clk
		.reset                  (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timer_1_s1_agent_m0_address),                         // avalon_universal_slave_0.address
		.uav_burstcount         (timer_1_s1_agent_m0_burstcount),                      //                         .burstcount
		.uav_read               (timer_1_s1_agent_m0_read),                            //                         .read
		.uav_write              (timer_1_s1_agent_m0_write),                           //                         .write
		.uav_waitrequest        (timer_1_s1_agent_m0_waitrequest),                     //                         .waitrequest
		.uav_readdatavalid      (timer_1_s1_agent_m0_readdatavalid),                   //                         .readdatavalid
		.uav_byteenable         (timer_1_s1_agent_m0_byteenable),                      //                         .byteenable
		.uav_readdata           (timer_1_s1_agent_m0_readdata),                        //                         .readdata
		.uav_writedata          (timer_1_s1_agent_m0_writedata),                       //                         .writedata
		.uav_lock               (timer_1_s1_agent_m0_lock),                            //                         .lock
		.uav_debugaccess        (timer_1_s1_agent_m0_debugaccess),                     //                         .debugaccess
		.av_address             (timer_1_s1_address),                                  //      avalon_anti_slave_0.address
		.av_write               (timer_1_s1_write),                                    //                         .write
		.av_readdata            (timer_1_s1_readdata),                                 //                         .readdata
		.av_writedata           (timer_1_s1_writedata),                                //                         .writedata
		.av_chipselect          (timer_1_s1_chipselect),                               //                         .chipselect
		.av_read                (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_byteenable          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (104),
		.PKT_CACHE_L               (101),
		.PKT_THREAD_ID_H           (97),
		.PKT_THREAD_ID_L           (97),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (71),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (9),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mem32_to_avalon_0_avalon_master_agent (
		.clk                   (altmemddr_0_sysclk_clk),                                                             //       clk.clk
		.reset                 (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.av_address            (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mem32_to_avalon_0_avalon_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mem32_to_avalon_0_avalon_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mem32_to_avalon_0_avalon_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mem32_to_avalon_0_avalon_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mem32_to_avalon_0_avalon_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mem32_to_avalon_0_avalon_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                                  //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                                   //          .data
		.rp_channel            (rsp_mux_src_channel),                                                                //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                          //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                            //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                                  //          .ready
		.av_response           (),                                                                                   // (terminated)
		.av_writeresponsevalid ()                                                                                    // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (104),
		.PKT_CACHE_L               (101),
		.PKT_THREAD_ID_H           (97),
		.PKT_THREAD_ID_L           (97),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (71),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (9),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) nios2_gen2_0_data_master_agent (
		.clk                   (altmemddr_0_sysclk_clk),                                                      //       clk.clk
		.reset                 (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.av_address            (nios2_gen2_0_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (nios2_gen2_0_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (nios2_gen2_0_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (nios2_gen2_0_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (nios2_gen2_0_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (nios2_gen2_0_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (nios2_gen2_0_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (nios2_gen2_0_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (nios2_gen2_0_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (nios2_gen2_0_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (nios2_gen2_0_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (nios2_gen2_0_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                       //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                        //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                     //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                               //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                 //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                       //          .ready
		.av_response           (),                                                                            // (terminated)
		.av_writeresponsevalid ()                                                                             // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_QOS_H                 (88),
		.PKT_QOS_L                 (88),
		.PKT_DATA_SIDEBAND_H       (86),
		.PKT_DATA_SIDEBAND_L       (86),
		.PKT_ADDR_SIDEBAND_H       (85),
		.PKT_ADDR_SIDEBAND_L       (85),
		.PKT_BURST_TYPE_H          (84),
		.PKT_BURST_TYPE_L          (83),
		.PKT_CACHE_H               (104),
		.PKT_CACHE_L               (101),
		.PKT_THREAD_ID_H           (97),
		.PKT_THREAD_ID_L           (97),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_EXCLUSIVE       (71),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.ST_DATA_W                 (110),
		.ST_CHANNEL_W              (9),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) nios2_gen2_0_instruction_master_agent (
		.clk                   (altmemddr_0_sysclk_clk),                                                             //       clk.clk
		.reset                 (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.av_address            (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (nios2_gen2_0_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (nios2_gen2_0_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (nios2_gen2_0_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (nios2_gen2_0_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (nios2_gen2_0_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (nios2_gen2_0_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                              //        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                               //          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                            //          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                      //          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                        //          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready),                                                              //          .ready
		.av_response           (),                                                                                   // (terminated)
		.av_writeresponsevalid ()                                                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) altmemddr_0_s1_agent (
		.clk                     (altmemddr_0_sysclk_clk),                              //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (altmemddr_0_s1_agent_m0_address),                     //              m0.address
		.m0_burstcount           (altmemddr_0_s1_agent_m0_burstcount),                  //                .burstcount
		.m0_byteenable           (altmemddr_0_s1_agent_m0_byteenable),                  //                .byteenable
		.m0_debugaccess          (altmemddr_0_s1_agent_m0_debugaccess),                 //                .debugaccess
		.m0_lock                 (altmemddr_0_s1_agent_m0_lock),                        //                .lock
		.m0_readdata             (altmemddr_0_s1_agent_m0_readdata),                    //                .readdata
		.m0_readdatavalid        (altmemddr_0_s1_agent_m0_readdatavalid),               //                .readdatavalid
		.m0_read                 (altmemddr_0_s1_agent_m0_read),                        //                .read
		.m0_waitrequest          (altmemddr_0_s1_agent_m0_waitrequest),                 //                .waitrequest
		.m0_writedata            (altmemddr_0_s1_agent_m0_writedata),                   //                .writedata
		.m0_write                (altmemddr_0_s1_agent_m0_write),                       //                .write
		.rp_endofpacket          (altmemddr_0_s1_agent_rp_endofpacket),                 //              rp.endofpacket
		.rp_ready                (altmemddr_0_s1_agent_rp_ready),                       //                .ready
		.rp_valid                (altmemddr_0_s1_agent_rp_valid),                       //                .valid
		.rp_data                 (altmemddr_0_s1_agent_rp_data),                        //                .data
		.rp_startofpacket        (altmemddr_0_s1_agent_rp_startofpacket),               //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                   //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                   //                .valid
		.cp_data                 (cmd_mux_src_data),                                    //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                           //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                             //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                 //                .channel
		.rf_sink_ready           (altmemddr_0_s1_agent_rsp_fifo_out_ready),             //         rf_sink.ready
		.rf_sink_valid           (altmemddr_0_s1_agent_rsp_fifo_out_valid),             //                .valid
		.rf_sink_startofpacket   (altmemddr_0_s1_agent_rsp_fifo_out_startofpacket),     //                .startofpacket
		.rf_sink_endofpacket     (altmemddr_0_s1_agent_rsp_fifo_out_endofpacket),       //                .endofpacket
		.rf_sink_data            (altmemddr_0_s1_agent_rsp_fifo_out_data),              //                .data
		.rf_source_ready         (altmemddr_0_s1_agent_rf_source_ready),                //       rf_source.ready
		.rf_source_valid         (altmemddr_0_s1_agent_rf_source_valid),                //                .valid
		.rf_source_startofpacket (altmemddr_0_s1_agent_rf_source_startofpacket),        //                .startofpacket
		.rf_source_endofpacket   (altmemddr_0_s1_agent_rf_source_endofpacket),          //                .endofpacket
		.rf_source_data          (altmemddr_0_s1_agent_rf_source_data),                 //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                       //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                        //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                       //                .error
		.rdata_fifo_src_ready    (altmemddr_0_s1_agent_rdata_fifo_src_ready),           //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (altmemddr_0_s1_agent_rdata_fifo_src_valid),           //                .valid
		.rdata_fifo_src_data     (altmemddr_0_s1_agent_rdata_fifo_src_data),            //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (33),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) altmemddr_0_s1_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (altmemddr_0_s1_agent_rf_source_data),                 //        in.data
		.in_valid          (altmemddr_0_s1_agent_rf_source_valid),                //          .valid
		.in_ready          (altmemddr_0_s1_agent_rf_source_ready),                //          .ready
		.in_startofpacket  (altmemddr_0_s1_agent_rf_source_startofpacket),        //          .startofpacket
		.in_endofpacket    (altmemddr_0_s1_agent_rf_source_endofpacket),          //          .endofpacket
		.out_data          (altmemddr_0_s1_agent_rsp_fifo_out_data),              //       out.data
		.out_valid         (altmemddr_0_s1_agent_rsp_fifo_out_valid),             //          .valid
		.out_ready         (altmemddr_0_s1_agent_rsp_fifo_out_ready),             //          .ready
		.out_startofpacket (altmemddr_0_s1_agent_rsp_fifo_out_startofpacket),     //          .startofpacket
		.out_endofpacket   (altmemddr_0_s1_agent_rsp_fifo_out_endofpacket),       //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) nios2_gen2_0_debug_mem_slave_agent (
		.clk                     (altmemddr_0_sysclk_clk),                                        //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),           //       clk_reset.reset
		.m0_address              (nios2_gen2_0_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (nios2_gen2_0_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (nios2_gen2_0_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (nios2_gen2_0_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (nios2_gen2_0_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (nios2_gen2_0_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (nios2_gen2_0_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (nios2_gen2_0_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (nios2_gen2_0_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (nios2_gen2_0_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (nios2_gen2_0_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (nios2_gen2_0_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (nios2_gen2_0_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (nios2_gen2_0_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                         //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                         //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                          //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                 //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                   //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                       //                .channel
		.rf_sink_ready           (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (nios2_gen2_0_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (nios2_gen2_0_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (nios2_gen2_0_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                             //                .error
		.rdata_fifo_src_ready    (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) nios2_gen2_0_debug_mem_slave_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                                        //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),           // clk_reset.reset
		.in_data           (nios2_gen2_0_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (nios2_gen2_0_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (nios2_gen2_0_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (nios2_gen2_0_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (nios2_gen2_0_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated)
		.csr_read          (1'b0),                                                          // (terminated)
		.csr_write         (1'b0),                                                          // (terminated)
		.csr_readdata      (),                                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated)
		.almost_full_data  (),                                                              // (terminated)
		.almost_empty_data (),                                                              // (terminated)
		.in_empty          (1'b0),                                                          // (terminated)
		.out_empty         (),                                                              // (terminated)
		.in_error          (1'b0),                                                          // (terminated)
		.out_error         (),                                                              // (terminated)
		.in_channel        (1'b0),                                                          // (terminated)
		.out_channel       ()                                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_memory2_0_s2_agent (
		.clk                     (altmemddr_0_sysclk_clk),                               //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (onchip_memory2_0_s2_agent_m0_address),                 //              m0.address
		.m0_burstcount           (onchip_memory2_0_s2_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (onchip_memory2_0_s2_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (onchip_memory2_0_s2_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (onchip_memory2_0_s2_agent_m0_lock),                    //                .lock
		.m0_readdata             (onchip_memory2_0_s2_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (onchip_memory2_0_s2_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (onchip_memory2_0_s2_agent_m0_read),                    //                .read
		.m0_waitrequest          (onchip_memory2_0_s2_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (onchip_memory2_0_s2_agent_m0_writedata),               //                .writedata
		.m0_write                (onchip_memory2_0_s2_agent_m0_write),                   //                .write
		.rp_endofpacket          (onchip_memory2_0_s2_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (onchip_memory2_0_s2_agent_rp_ready),                   //                .ready
		.rp_valid                (onchip_memory2_0_s2_agent_rp_valid),                   //                .valid
		.rp_data                 (onchip_memory2_0_s2_agent_rp_data),                    //                .data
		.rp_startofpacket        (onchip_memory2_0_s2_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                              //                .channel
		.rf_sink_ready           (onchip_memory2_0_s2_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (onchip_memory2_0_s2_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (onchip_memory2_0_s2_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (onchip_memory2_0_s2_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (onchip_memory2_0_s2_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (onchip_memory2_0_s2_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (onchip_memory2_0_s2_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (onchip_memory2_0_s2_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (onchip_memory2_0_s2_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (onchip_memory2_0_s2_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (onchip_memory2_0_s2_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memory2_0_s2_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (onchip_memory2_0_s2_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_memory2_0_s2_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                               //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (onchip_memory2_0_s2_agent_rf_source_data),             //        in.data
		.in_valid          (onchip_memory2_0_s2_agent_rf_source_valid),            //          .valid
		.in_ready          (onchip_memory2_0_s2_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (onchip_memory2_0_s2_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s2_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (onchip_memory2_0_s2_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (onchip_memory2_0_s2_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (onchip_memory2_0_s2_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (onchip_memory2_0_s2_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (onchip_memory2_0_s2_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (82),
		.PKT_ORI_BURST_SIZE_L      (80),
		.PKT_RESPONSE_STATUS_H     (79),
		.PKT_RESPONSE_STATUS_L     (78),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_TRANS_LOCK            (43),
		.PKT_BEGIN_BURST           (60),
		.PKT_PROTECTION_H          (73),
		.PKT_PROTECTION_L          (71),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (50),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (45),
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_POSTED          (40),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (65),
		.PKT_SRC_ID_L              (62),
		.PKT_DEST_ID_H             (69),
		.PKT_DEST_ID_L             (66),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (83),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) io_bridge_0_avalon_slave_0_agent (
		.clk                     (altmemddr_0_sysclk_clk),                                         //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (io_bridge_0_avalon_slave_0_agent_m0_address),                    //              m0.address
		.m0_burstcount           (io_bridge_0_avalon_slave_0_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (io_bridge_0_avalon_slave_0_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (io_bridge_0_avalon_slave_0_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (io_bridge_0_avalon_slave_0_agent_m0_lock),                       //                .lock
		.m0_readdata             (io_bridge_0_avalon_slave_0_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (io_bridge_0_avalon_slave_0_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (io_bridge_0_avalon_slave_0_agent_m0_read),                       //                .read
		.m0_waitrequest          (io_bridge_0_avalon_slave_0_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (io_bridge_0_avalon_slave_0_agent_m0_writedata),                  //                .writedata
		.m0_write                (io_bridge_0_avalon_slave_0_agent_m0_write),                      //                .write
		.rp_endofpacket          (io_bridge_0_avalon_slave_0_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (io_bridge_0_avalon_slave_0_agent_rp_ready),                      //                .ready
		.rp_valid                (io_bridge_0_avalon_slave_0_agent_rp_valid),                      //                .valid
		.rp_data                 (io_bridge_0_avalon_slave_0_agent_rp_data),                       //                .data
		.rp_startofpacket        (io_bridge_0_avalon_slave_0_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (io_bridge_0_avalon_slave_0_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (io_bridge_0_avalon_slave_0_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (io_bridge_0_avalon_slave_0_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (io_bridge_0_avalon_slave_0_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (io_bridge_0_avalon_slave_0_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (io_bridge_0_avalon_slave_0_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (io_bridge_0_avalon_slave_0_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (io_bridge_0_avalon_slave_0_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (io_bridge_0_avalon_slave_0_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (io_bridge_0_avalon_slave_0_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (io_bridge_0_avalon_slave_0_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                              //                .error
		.rdata_fifo_src_ready    (io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (84),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) io_bridge_0_avalon_slave_0_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                                      //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (io_bridge_0_avalon_slave_0_agent_rf_source_data),             //        in.data
		.in_valid          (io_bridge_0_avalon_slave_0_agent_rf_source_valid),            //          .valid
		.in_ready          (io_bridge_0_avalon_slave_0_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (io_bridge_0_avalon_slave_0_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (io_bridge_0_avalon_slave_0_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (io_bridge_0_avalon_slave_0_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                       // (terminated)
		.csr_read          (1'b0),                                                        // (terminated)
		.csr_write         (1'b0),                                                        // (terminated)
		.csr_readdata      (),                                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                        // (terminated)
		.almost_full_data  (),                                                            // (terminated)
		.almost_empty_data (),                                                            // (terminated)
		.in_empty          (1'b0),                                                        // (terminated)
		.out_empty         (),                                                            // (terminated)
		.in_error          (1'b0),                                                        // (terminated)
		.out_error         (),                                                            // (terminated)
		.in_channel        (1'b0),                                                        // (terminated)
		.out_channel       ()                                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_memory2_0_s1_agent (
		.clk                     (altmemddr_0_sysclk_clk),                               //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (onchip_memory2_0_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (onchip_memory2_0_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (onchip_memory2_0_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (onchip_memory2_0_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (onchip_memory2_0_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (onchip_memory2_0_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (onchip_memory2_0_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (onchip_memory2_0_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (onchip_memory2_0_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (onchip_memory2_0_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (onchip_memory2_0_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (onchip_memory2_0_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (onchip_memory2_0_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (onchip_memory2_0_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (onchip_memory2_0_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (onchip_memory2_0_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                              //                .channel
		.rf_sink_ready           (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (onchip_memory2_0_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (onchip_memory2_0_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (onchip_memory2_0_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (onchip_memory2_0_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (onchip_memory2_0_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (onchip_memory2_0_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (onchip_memory2_0_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_memory2_0_s1_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                               //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (onchip_memory2_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (onchip_memory2_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (onchip_memory2_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (onchip_memory2_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (onchip_memory2_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) uart_0_s1_agent (
		.clk                     (altmemddr_0_sysclk_clk),                              //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (uart_0_s1_agent_m0_address),                          //              m0.address
		.m0_burstcount           (uart_0_s1_agent_m0_burstcount),                       //                .burstcount
		.m0_byteenable           (uart_0_s1_agent_m0_byteenable),                       //                .byteenable
		.m0_debugaccess          (uart_0_s1_agent_m0_debugaccess),                      //                .debugaccess
		.m0_lock                 (uart_0_s1_agent_m0_lock),                             //                .lock
		.m0_readdata             (uart_0_s1_agent_m0_readdata),                         //                .readdata
		.m0_readdatavalid        (uart_0_s1_agent_m0_readdatavalid),                    //                .readdatavalid
		.m0_read                 (uart_0_s1_agent_m0_read),                             //                .read
		.m0_waitrequest          (uart_0_s1_agent_m0_waitrequest),                      //                .waitrequest
		.m0_writedata            (uart_0_s1_agent_m0_writedata),                        //                .writedata
		.m0_write                (uart_0_s1_agent_m0_write),                            //                .write
		.rp_endofpacket          (uart_0_s1_agent_rp_endofpacket),                      //              rp.endofpacket
		.rp_ready                (uart_0_s1_agent_rp_ready),                            //                .ready
		.rp_valid                (uart_0_s1_agent_rp_valid),                            //                .valid
		.rp_data                 (uart_0_s1_agent_rp_data),                             //                .data
		.rp_startofpacket        (uart_0_s1_agent_rp_startofpacket),                    //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                               //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                               //                .valid
		.cp_data                 (cmd_mux_005_src_data),                                //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                       //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                         //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                             //                .channel
		.rf_sink_ready           (uart_0_s1_agent_rsp_fifo_out_ready),                  //         rf_sink.ready
		.rf_sink_valid           (uart_0_s1_agent_rsp_fifo_out_valid),                  //                .valid
		.rf_sink_startofpacket   (uart_0_s1_agent_rsp_fifo_out_startofpacket),          //                .startofpacket
		.rf_sink_endofpacket     (uart_0_s1_agent_rsp_fifo_out_endofpacket),            //                .endofpacket
		.rf_sink_data            (uart_0_s1_agent_rsp_fifo_out_data),                   //                .data
		.rf_source_ready         (uart_0_s1_agent_rf_source_ready),                     //       rf_source.ready
		.rf_source_valid         (uart_0_s1_agent_rf_source_valid),                     //                .valid
		.rf_source_startofpacket (uart_0_s1_agent_rf_source_startofpacket),             //                .startofpacket
		.rf_source_endofpacket   (uart_0_s1_agent_rf_source_endofpacket),               //                .endofpacket
		.rf_source_data          (uart_0_s1_agent_rf_source_data),                      //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (uart_0_s1_agent_rdata_fifo_src_ready),                //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (uart_0_s1_agent_rdata_fifo_src_valid),                //                .valid
		.rdata_fifo_src_data     (uart_0_s1_agent_rdata_fifo_src_data),                 //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) uart_0_s1_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (uart_0_s1_agent_rf_source_data),                      //        in.data
		.in_valid          (uart_0_s1_agent_rf_source_valid),                     //          .valid
		.in_ready          (uart_0_s1_agent_rf_source_ready),                     //          .ready
		.in_startofpacket  (uart_0_s1_agent_rf_source_startofpacket),             //          .startofpacket
		.in_endofpacket    (uart_0_s1_agent_rf_source_endofpacket),               //          .endofpacket
		.out_data          (uart_0_s1_agent_rsp_fifo_out_data),                   //       out.data
		.out_valid         (uart_0_s1_agent_rsp_fifo_out_valid),                  //          .valid
		.out_ready         (uart_0_s1_agent_rsp_fifo_out_ready),                  //          .ready
		.out_startofpacket (uart_0_s1_agent_rsp_fifo_out_startofpacket),          //          .startofpacket
		.out_endofpacket   (uart_0_s1_agent_rsp_fifo_out_endofpacket),            //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pio_0_s1_agent (
		.clk                     (altmemddr_0_sysclk_clk),                              //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pio_0_s1_agent_m0_address),                           //              m0.address
		.m0_burstcount           (pio_0_s1_agent_m0_burstcount),                        //                .burstcount
		.m0_byteenable           (pio_0_s1_agent_m0_byteenable),                        //                .byteenable
		.m0_debugaccess          (pio_0_s1_agent_m0_debugaccess),                       //                .debugaccess
		.m0_lock                 (pio_0_s1_agent_m0_lock),                              //                .lock
		.m0_readdata             (pio_0_s1_agent_m0_readdata),                          //                .readdata
		.m0_readdatavalid        (pio_0_s1_agent_m0_readdatavalid),                     //                .readdatavalid
		.m0_read                 (pio_0_s1_agent_m0_read),                              //                .read
		.m0_waitrequest          (pio_0_s1_agent_m0_waitrequest),                       //                .waitrequest
		.m0_writedata            (pio_0_s1_agent_m0_writedata),                         //                .writedata
		.m0_write                (pio_0_s1_agent_m0_write),                             //                .write
		.rp_endofpacket          (pio_0_s1_agent_rp_endofpacket),                       //              rp.endofpacket
		.rp_ready                (pio_0_s1_agent_rp_ready),                             //                .ready
		.rp_valid                (pio_0_s1_agent_rp_valid),                             //                .valid
		.rp_data                 (pio_0_s1_agent_rp_data),                              //                .data
		.rp_startofpacket        (pio_0_s1_agent_rp_startofpacket),                     //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                               //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                               //                .valid
		.cp_data                 (cmd_mux_006_src_data),                                //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                       //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                         //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                             //                .channel
		.rf_sink_ready           (pio_0_s1_agent_rsp_fifo_out_ready),                   //         rf_sink.ready
		.rf_sink_valid           (pio_0_s1_agent_rsp_fifo_out_valid),                   //                .valid
		.rf_sink_startofpacket   (pio_0_s1_agent_rsp_fifo_out_startofpacket),           //                .startofpacket
		.rf_sink_endofpacket     (pio_0_s1_agent_rsp_fifo_out_endofpacket),             //                .endofpacket
		.rf_sink_data            (pio_0_s1_agent_rsp_fifo_out_data),                    //                .data
		.rf_source_ready         (pio_0_s1_agent_rf_source_ready),                      //       rf_source.ready
		.rf_source_valid         (pio_0_s1_agent_rf_source_valid),                      //                .valid
		.rf_source_startofpacket (pio_0_s1_agent_rf_source_startofpacket),              //                .startofpacket
		.rf_source_endofpacket   (pio_0_s1_agent_rf_source_endofpacket),                //                .endofpacket
		.rf_source_data          (pio_0_s1_agent_rf_source_data),                       //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (pio_0_s1_agent_rdata_fifo_src_ready),                 //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_0_s1_agent_rdata_fifo_src_valid),                 //                .valid
		.rdata_fifo_src_data     (pio_0_s1_agent_rdata_fifo_src_data),                  //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_0_s1_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pio_0_s1_agent_rf_source_data),                       //        in.data
		.in_valid          (pio_0_s1_agent_rf_source_valid),                      //          .valid
		.in_ready          (pio_0_s1_agent_rf_source_ready),                      //          .ready
		.in_startofpacket  (pio_0_s1_agent_rf_source_startofpacket),              //          .startofpacket
		.in_endofpacket    (pio_0_s1_agent_rf_source_endofpacket),                //          .endofpacket
		.out_data          (pio_0_s1_agent_rsp_fifo_out_data),                    //       out.data
		.out_valid         (pio_0_s1_agent_rsp_fifo_out_valid),                   //          .valid
		.out_ready         (pio_0_s1_agent_rsp_fifo_out_ready),                   //          .ready
		.out_startofpacket (pio_0_s1_agent_rsp_fifo_out_startofpacket),           //          .startofpacket
		.out_endofpacket   (pio_0_s1_agent_rsp_fifo_out_endofpacket),             //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timer_0_s1_agent (
		.clk                     (altmemddr_0_sysclk_clk),                              //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (timer_0_s1_agent_m0_address),                         //              m0.address
		.m0_burstcount           (timer_0_s1_agent_m0_burstcount),                      //                .burstcount
		.m0_byteenable           (timer_0_s1_agent_m0_byteenable),                      //                .byteenable
		.m0_debugaccess          (timer_0_s1_agent_m0_debugaccess),                     //                .debugaccess
		.m0_lock                 (timer_0_s1_agent_m0_lock),                            //                .lock
		.m0_readdata             (timer_0_s1_agent_m0_readdata),                        //                .readdata
		.m0_readdatavalid        (timer_0_s1_agent_m0_readdatavalid),                   //                .readdatavalid
		.m0_read                 (timer_0_s1_agent_m0_read),                            //                .read
		.m0_waitrequest          (timer_0_s1_agent_m0_waitrequest),                     //                .waitrequest
		.m0_writedata            (timer_0_s1_agent_m0_writedata),                       //                .writedata
		.m0_write                (timer_0_s1_agent_m0_write),                           //                .write
		.rp_endofpacket          (timer_0_s1_agent_rp_endofpacket),                     //              rp.endofpacket
		.rp_ready                (timer_0_s1_agent_rp_ready),                           //                .ready
		.rp_valid                (timer_0_s1_agent_rp_valid),                           //                .valid
		.rp_data                 (timer_0_s1_agent_rp_data),                            //                .data
		.rp_startofpacket        (timer_0_s1_agent_rp_startofpacket),                   //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                               //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                               //                .valid
		.cp_data                 (cmd_mux_007_src_data),                                //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                       //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                         //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                             //                .channel
		.rf_sink_ready           (timer_0_s1_agent_rsp_fifo_out_ready),                 //         rf_sink.ready
		.rf_sink_valid           (timer_0_s1_agent_rsp_fifo_out_valid),                 //                .valid
		.rf_sink_startofpacket   (timer_0_s1_agent_rsp_fifo_out_startofpacket),         //                .startofpacket
		.rf_sink_endofpacket     (timer_0_s1_agent_rsp_fifo_out_endofpacket),           //                .endofpacket
		.rf_sink_data            (timer_0_s1_agent_rsp_fifo_out_data),                  //                .data
		.rf_source_ready         (timer_0_s1_agent_rf_source_ready),                    //       rf_source.ready
		.rf_source_valid         (timer_0_s1_agent_rf_source_valid),                    //                .valid
		.rf_source_startofpacket (timer_0_s1_agent_rf_source_startofpacket),            //                .startofpacket
		.rf_source_endofpacket   (timer_0_s1_agent_rf_source_endofpacket),              //                .endofpacket
		.rf_source_data          (timer_0_s1_agent_rf_source_data),                     //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (timer_0_s1_agent_rdata_fifo_src_ready),               //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer_0_s1_agent_rdata_fifo_src_valid),               //                .valid
		.rdata_fifo_src_data     (timer_0_s1_agent_rdata_fifo_src_data),                //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timer_0_s1_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (timer_0_s1_agent_rf_source_data),                     //        in.data
		.in_valid          (timer_0_s1_agent_rf_source_valid),                    //          .valid
		.in_ready          (timer_0_s1_agent_rf_source_ready),                    //          .ready
		.in_startofpacket  (timer_0_s1_agent_rf_source_startofpacket),            //          .startofpacket
		.in_endofpacket    (timer_0_s1_agent_rf_source_endofpacket),              //          .endofpacket
		.out_data          (timer_0_s1_agent_rsp_fifo_out_data),                  //       out.data
		.out_valid         (timer_0_s1_agent_rsp_fifo_out_valid),                 //          .valid
		.out_ready         (timer_0_s1_agent_rsp_fifo_out_ready),                 //          .ready
		.out_startofpacket (timer_0_s1_agent_rsp_fifo_out_startofpacket),         //          .startofpacket
		.out_endofpacket   (timer_0_s1_agent_rsp_fifo_out_endofpacket),           //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (109),
		.PKT_ORI_BURST_SIZE_L      (107),
		.PKT_RESPONSE_STATUS_H     (106),
		.PKT_RESPONSE_STATUS_L     (105),
		.PKT_BURST_SIZE_H          (82),
		.PKT_BURST_SIZE_L          (80),
		.PKT_TRANS_LOCK            (70),
		.PKT_BEGIN_BURST           (87),
		.PKT_PROTECTION_H          (100),
		.PKT_PROTECTION_L          (98),
		.PKT_BURSTWRAP_H           (79),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (72),
		.PKT_ADDR_H                (65),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (66),
		.PKT_TRANS_POSTED          (67),
		.PKT_TRANS_WRITE           (68),
		.PKT_TRANS_READ            (69),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (92),
		.PKT_SRC_ID_L              (89),
		.PKT_DEST_ID_H             (96),
		.PKT_DEST_ID_L             (93),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (9),
		.ST_DATA_W                 (110),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timer_1_s1_agent (
		.clk                     (altmemddr_0_sysclk_clk),                              //             clk.clk
		.reset                   (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (timer_1_s1_agent_m0_address),                         //              m0.address
		.m0_burstcount           (timer_1_s1_agent_m0_burstcount),                      //                .burstcount
		.m0_byteenable           (timer_1_s1_agent_m0_byteenable),                      //                .byteenable
		.m0_debugaccess          (timer_1_s1_agent_m0_debugaccess),                     //                .debugaccess
		.m0_lock                 (timer_1_s1_agent_m0_lock),                            //                .lock
		.m0_readdata             (timer_1_s1_agent_m0_readdata),                        //                .readdata
		.m0_readdatavalid        (timer_1_s1_agent_m0_readdatavalid),                   //                .readdatavalid
		.m0_read                 (timer_1_s1_agent_m0_read),                            //                .read
		.m0_waitrequest          (timer_1_s1_agent_m0_waitrequest),                     //                .waitrequest
		.m0_writedata            (timer_1_s1_agent_m0_writedata),                       //                .writedata
		.m0_write                (timer_1_s1_agent_m0_write),                           //                .write
		.rp_endofpacket          (timer_1_s1_agent_rp_endofpacket),                     //              rp.endofpacket
		.rp_ready                (timer_1_s1_agent_rp_ready),                           //                .ready
		.rp_valid                (timer_1_s1_agent_rp_valid),                           //                .valid
		.rp_data                 (timer_1_s1_agent_rp_data),                            //                .data
		.rp_startofpacket        (timer_1_s1_agent_rp_startofpacket),                   //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                               //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                               //                .valid
		.cp_data                 (cmd_mux_008_src_data),                                //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                       //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                         //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                             //                .channel
		.rf_sink_ready           (timer_1_s1_agent_rsp_fifo_out_ready),                 //         rf_sink.ready
		.rf_sink_valid           (timer_1_s1_agent_rsp_fifo_out_valid),                 //                .valid
		.rf_sink_startofpacket   (timer_1_s1_agent_rsp_fifo_out_startofpacket),         //                .startofpacket
		.rf_sink_endofpacket     (timer_1_s1_agent_rsp_fifo_out_endofpacket),           //                .endofpacket
		.rf_sink_data            (timer_1_s1_agent_rsp_fifo_out_data),                  //                .data
		.rf_source_ready         (timer_1_s1_agent_rf_source_ready),                    //       rf_source.ready
		.rf_source_valid         (timer_1_s1_agent_rf_source_valid),                    //                .valid
		.rf_source_startofpacket (timer_1_s1_agent_rf_source_startofpacket),            //                .startofpacket
		.rf_source_endofpacket   (timer_1_s1_agent_rf_source_endofpacket),              //                .endofpacket
		.rf_source_data          (timer_1_s1_agent_rf_source_data),                     //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (timer_1_s1_agent_rdata_fifo_src_ready),               //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer_1_s1_agent_rdata_fifo_src_valid),               //                .valid
		.rdata_fifo_src_data     (timer_1_s1_agent_rdata_fifo_src_data),                //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (111),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timer_1_s1_agent_rsp_fifo (
		.clk               (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset             (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (timer_1_s1_agent_rf_source_data),                     //        in.data
		.in_valid          (timer_1_s1_agent_rf_source_valid),                    //          .valid
		.in_ready          (timer_1_s1_agent_rf_source_ready),                    //          .ready
		.in_startofpacket  (timer_1_s1_agent_rf_source_startofpacket),            //          .startofpacket
		.in_endofpacket    (timer_1_s1_agent_rf_source_endofpacket),              //          .endofpacket
		.out_data          (timer_1_s1_agent_rsp_fifo_out_data),                  //       out.data
		.out_valid         (timer_1_s1_agent_rsp_fifo_out_valid),                 //          .valid
		.out_ready         (timer_1_s1_agent_rsp_fifo_out_ready),                 //          .ready
		.out_startofpacket (timer_1_s1_agent_rsp_fifo_out_startofpacket),         //          .startofpacket
		.out_endofpacket   (timer_1_s1_agent_rsp_fifo_out_endofpacket),           //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	nios_mm_interconnect_0_router router (
		.sink_ready         (mem32_to_avalon_0_avalon_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (mem32_to_avalon_0_avalon_master_agent_cp_valid),         //          .valid
		.sink_data          (mem32_to_avalon_0_avalon_master_agent_cp_data),          //          .data
		.sink_startofpacket (mem32_to_avalon_0_avalon_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (mem32_to_avalon_0_avalon_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                                 //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.src_ready          (router_src_ready),                                       //       src.ready
		.src_valid          (router_src_valid),                                       //          .valid
		.src_data           (router_src_data),                                        //          .data
		.src_channel        (router_src_channel),                                     //          .channel
		.src_startofpacket  (router_src_startofpacket),                               //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                  //          .endofpacket
	);

	nios_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (nios2_gen2_0_data_master_agent_cp_ready),             //      sink.ready
		.sink_valid         (nios2_gen2_0_data_master_agent_cp_valid),             //          .valid
		.sink_data          (nios2_gen2_0_data_master_agent_cp_data),              //          .data
		.sink_startofpacket (nios2_gen2_0_data_master_agent_cp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_data_master_agent_cp_endofpacket),       //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                //       src.ready
		.src_valid          (router_001_src_valid),                                //          .valid
		.src_data           (router_001_src_data),                                 //          .data
		.src_channel        (router_001_src_channel),                              //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (nios2_gen2_0_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (nios2_gen2_0_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (nios2_gen2_0_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (nios2_gen2_0_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                                 //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.src_ready          (router_002_src_ready),                                   //       src.ready
		.src_valid          (router_002_src_valid),                                   //          .valid
		.src_data           (router_002_src_data),                                    //          .data
		.src_channel        (router_002_src_channel),                                 //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                           //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                              //          .endofpacket
	);

	nios_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (altmemddr_0_s1_agent_rp_ready),                       //      sink.ready
		.sink_valid         (altmemddr_0_s1_agent_rp_valid),                       //          .valid
		.sink_data          (altmemddr_0_s1_agent_rp_data),                        //          .data
		.sink_startofpacket (altmemddr_0_s1_agent_rp_startofpacket),               //          .startofpacket
		.sink_endofpacket   (altmemddr_0_s1_agent_rp_endofpacket),                 //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                                //       src.ready
		.src_valid          (router_003_src_valid),                                //          .valid
		.src_data           (router_003_src_data),                                 //          .data
		.src_channel        (router_003_src_channel),                              //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (nios2_gen2_0_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (nios2_gen2_0_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (nios2_gen2_0_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (nios2_gen2_0_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (nios2_gen2_0_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                                //       src.ready
		.src_valid          (router_004_src_valid),                                //          .valid
		.src_data           (router_004_src_data),                                 //          .data
		.src_channel        (router_004_src_channel),                              //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (onchip_memory2_0_s2_agent_rp_ready),                  //      sink.ready
		.sink_valid         (onchip_memory2_0_s2_agent_rp_valid),                  //          .valid
		.sink_data          (onchip_memory2_0_s2_agent_rp_data),                   //          .data
		.sink_startofpacket (onchip_memory2_0_s2_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (onchip_memory2_0_s2_agent_rp_endofpacket),            //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                                //       src.ready
		.src_valid          (router_005_src_valid),                                //          .valid
		.src_data           (router_005_src_data),                                 //          .data
		.src_channel        (router_005_src_channel),                              //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_006 router_006 (
		.sink_ready         (io_bridge_0_avalon_slave_0_agent_rp_ready),           //      sink.ready
		.sink_valid         (io_bridge_0_avalon_slave_0_agent_rp_valid),           //          .valid
		.sink_data          (io_bridge_0_avalon_slave_0_agent_rp_data),            //          .data
		.sink_startofpacket (io_bridge_0_avalon_slave_0_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (io_bridge_0_avalon_slave_0_agent_rp_endofpacket),     //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                                //       src.ready
		.src_valid          (router_006_src_valid),                                //          .valid
		.src_data           (router_006_src_data),                                 //          .data
		.src_channel        (router_006_src_channel),                              //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_007 router_007 (
		.sink_ready         (onchip_memory2_0_s1_agent_rp_ready),                  //      sink.ready
		.sink_valid         (onchip_memory2_0_s1_agent_rp_valid),                  //          .valid
		.sink_data          (onchip_memory2_0_s1_agent_rp_data),                   //          .data
		.sink_startofpacket (onchip_memory2_0_s1_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (onchip_memory2_0_s1_agent_rp_endofpacket),            //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                                //       src.ready
		.src_valid          (router_007_src_valid),                                //          .valid
		.src_data           (router_007_src_data),                                 //          .data
		.src_channel        (router_007_src_channel),                              //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_007 router_008 (
		.sink_ready         (uart_0_s1_agent_rp_ready),                            //      sink.ready
		.sink_valid         (uart_0_s1_agent_rp_valid),                            //          .valid
		.sink_data          (uart_0_s1_agent_rp_data),                             //          .data
		.sink_startofpacket (uart_0_s1_agent_rp_startofpacket),                    //          .startofpacket
		.sink_endofpacket   (uart_0_s1_agent_rp_endofpacket),                      //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                                //       src.ready
		.src_valid          (router_008_src_valid),                                //          .valid
		.src_data           (router_008_src_data),                                 //          .data
		.src_channel        (router_008_src_channel),                              //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_007 router_009 (
		.sink_ready         (pio_0_s1_agent_rp_ready),                             //      sink.ready
		.sink_valid         (pio_0_s1_agent_rp_valid),                             //          .valid
		.sink_data          (pio_0_s1_agent_rp_data),                              //          .data
		.sink_startofpacket (pio_0_s1_agent_rp_startofpacket),                     //          .startofpacket
		.sink_endofpacket   (pio_0_s1_agent_rp_endofpacket),                       //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                                //       src.ready
		.src_valid          (router_009_src_valid),                                //          .valid
		.src_data           (router_009_src_data),                                 //          .data
		.src_channel        (router_009_src_channel),                              //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_007 router_010 (
		.sink_ready         (timer_0_s1_agent_rp_ready),                           //      sink.ready
		.sink_valid         (timer_0_s1_agent_rp_valid),                           //          .valid
		.sink_data          (timer_0_s1_agent_rp_data),                            //          .data
		.sink_startofpacket (timer_0_s1_agent_rp_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (timer_0_s1_agent_rp_endofpacket),                     //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                                //       src.ready
		.src_valid          (router_010_src_valid),                                //          .valid
		.src_data           (router_010_src_data),                                 //          .data
		.src_channel        (router_010_src_channel),                              //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_router_007 router_011 (
		.sink_ready         (timer_1_s1_agent_rp_ready),                           //      sink.ready
		.sink_valid         (timer_1_s1_agent_rp_valid),                           //          .valid
		.sink_data          (timer_1_s1_agent_rp_data),                            //          .data
		.sink_startofpacket (timer_1_s1_agent_rp_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (timer_1_s1_agent_rp_endofpacket),                     //          .endofpacket
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                                //       src.ready
		.src_valid          (router_011_src_valid),                                //          .valid
		.src_data           (router_011_src_data),                                 //          .data
		.src_channel        (router_011_src_channel),                              //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                           //          .endofpacket
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (38),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (60),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (45),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (55),
		.PKT_BURST_SIZE_L          (53),
		.PKT_BURST_TYPE_H          (57),
		.PKT_BURST_TYPE_L          (56),
		.PKT_BURSTWRAP_H           (52),
		.PKT_BURSTWRAP_L           (50),
		.PKT_TRANS_COMPRESSED_READ (39),
		.PKT_TRANS_WRITE           (41),
		.PKT_TRANS_READ            (42),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (83),
		.ST_CHANNEL_W              (9),
		.OUT_BYTE_CNT_H            (45),
		.OUT_BURSTWRAP_H           (52),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (7),
		.BURSTWRAP_CONST_VALUE     (7),
		.ADAPTER_VERSION           ("13.1")
	) io_bridge_0_avalon_slave_0_burst_adapter (
		.clk                   (altmemddr_0_sysclk_clk),                                         //       cr0.clk
		.reset                 (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (io_bridge_0_avalon_slave_0_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (io_bridge_0_avalon_slave_0_burst_adapter_source0_data),          //          .data
		.source0_channel       (io_bridge_0_avalon_slave_0_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (io_bridge_0_avalon_slave_0_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (io_bridge_0_avalon_slave_0_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (io_bridge_0_avalon_slave_0_burst_adapter_source0_ready)          //          .ready
	);

	nios_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_src_ready),                                    //      sink.ready
		.sink_channel       (router_src_channel),                                  //          .channel
		.sink_data          (router_src_data),                                     //          .data
		.sink_startofpacket (router_src_startofpacket),                            //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                              //          .endofpacket
		.sink_valid         (router_src_valid),                                    //          .valid
		.src0_ready         (cmd_demux_src0_ready),                                //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                //          .valid
		.src0_data          (cmd_demux_src0_data),                                 //          .data
		.src0_channel       (cmd_demux_src0_channel),                              //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                        //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                                //      sink.ready
		.sink_channel       (router_001_src_channel),                              //          .channel
		.sink_data          (router_001_src_data),                                 //          .data
		.sink_startofpacket (router_001_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_001_src_valid),                                //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                            //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                            //          .valid
		.src0_data          (cmd_demux_001_src0_data),                             //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                          //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                      //          .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                            //      src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                            //          .valid
		.src1_data          (cmd_demux_001_src1_data),                             //          .data
		.src1_channel       (cmd_demux_001_src1_channel),                          //          .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                    //          .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                      //          .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                            //      src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                            //          .valid
		.src2_data          (cmd_demux_001_src2_data),                             //          .data
		.src2_channel       (cmd_demux_001_src2_channel),                          //          .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                    //          .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                      //          .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                            //      src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                            //          .valid
		.src3_data          (cmd_demux_001_src3_data),                             //          .data
		.src3_channel       (cmd_demux_001_src3_channel),                          //          .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),                    //          .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket),                      //          .endofpacket
		.src4_ready         (cmd_demux_001_src4_ready),                            //      src4.ready
		.src4_valid         (cmd_demux_001_src4_valid),                            //          .valid
		.src4_data          (cmd_demux_001_src4_data),                             //          .data
		.src4_channel       (cmd_demux_001_src4_channel),                          //          .channel
		.src4_startofpacket (cmd_demux_001_src4_startofpacket),                    //          .startofpacket
		.src4_endofpacket   (cmd_demux_001_src4_endofpacket),                      //          .endofpacket
		.src5_ready         (cmd_demux_001_src5_ready),                            //      src5.ready
		.src5_valid         (cmd_demux_001_src5_valid),                            //          .valid
		.src5_data          (cmd_demux_001_src5_data),                             //          .data
		.src5_channel       (cmd_demux_001_src5_channel),                          //          .channel
		.src5_startofpacket (cmd_demux_001_src5_startofpacket),                    //          .startofpacket
		.src5_endofpacket   (cmd_demux_001_src5_endofpacket),                      //          .endofpacket
		.src6_ready         (cmd_demux_001_src6_ready),                            //      src6.ready
		.src6_valid         (cmd_demux_001_src6_valid),                            //          .valid
		.src6_data          (cmd_demux_001_src6_data),                             //          .data
		.src6_channel       (cmd_demux_001_src6_channel),                          //          .channel
		.src6_startofpacket (cmd_demux_001_src6_startofpacket),                    //          .startofpacket
		.src6_endofpacket   (cmd_demux_001_src6_endofpacket),                      //          .endofpacket
		.src7_ready         (cmd_demux_001_src7_ready),                            //      src7.ready
		.src7_valid         (cmd_demux_001_src7_valid),                            //          .valid
		.src7_data          (cmd_demux_001_src7_data),                             //          .data
		.src7_channel       (cmd_demux_001_src7_channel),                          //          .channel
		.src7_startofpacket (cmd_demux_001_src7_startofpacket),                    //          .startofpacket
		.src7_endofpacket   (cmd_demux_001_src7_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                                //      sink.ready
		.sink_channel       (router_002_src_channel),                              //          .channel
		.sink_data          (router_002_src_data),                                 //          .data
		.sink_startofpacket (router_002_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_002_src_valid),                                //          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                            //      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                            //          .valid
		.src0_data          (cmd_demux_002_src0_data),                             //          .data
		.src0_channel       (cmd_demux_002_src0_channel),                          //          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                      //          .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                            //      src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                            //          .valid
		.src1_data          (cmd_demux_002_src1_data),                             //          .data
		.src1_channel       (cmd_demux_002_src1_channel),                          //          .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                    //          .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                      //          .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                            //      src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                            //          .valid
		.src2_data          (cmd_demux_002_src2_data),                             //          .data
		.src2_channel       (cmd_demux_002_src2_channel),                          //          .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),                    //          .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                   //       src.ready
		.src_valid           (cmd_mux_src_valid),                                   //          .valid
		.src_data            (cmd_mux_src_data),                                    //          .data
		.src_channel         (cmd_mux_src_channel),                                 //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                           //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                             //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                              //          .channel
		.sink0_data          (cmd_demux_src0_data),                                 //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                        //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                          //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                            //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                            //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                          //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                             //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                    //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                      //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                            //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                            //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                          //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                             //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                    //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                               //          .valid
		.src_data            (cmd_mux_001_src_data),                                //          .data
		.src_channel         (cmd_mux_001_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (cmd_demux_001_src1_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_001_src1_valid),                            //          .valid
		.sink0_channel       (cmd_demux_001_src1_channel),                          //          .channel
		.sink0_data          (cmd_demux_001_src1_data),                             //          .data
		.sink0_startofpacket (cmd_demux_001_src1_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src1_endofpacket),                      //          .endofpacket
		.sink1_ready         (cmd_demux_002_src1_ready),                            //     sink1.ready
		.sink1_valid         (cmd_demux_002_src1_valid),                            //          .valid
		.sink1_channel       (cmd_demux_002_src1_channel),                          //          .channel
		.sink1_data          (cmd_demux_002_src1_data),                             //          .data
		.sink1_startofpacket (cmd_demux_002_src1_startofpacket),                    //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src1_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux_002 cmd_mux_002 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                               //          .valid
		.src_data            (cmd_mux_002_src_data),                                //          .data
		.src_channel         (cmd_mux_002_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (cmd_demux_002_src2_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_002_src2_valid),                            //          .valid
		.sink0_channel       (cmd_demux_002_src2_channel),                          //          .channel
		.sink0_data          (cmd_demux_002_src2_data),                             //          .data
		.sink0_startofpacket (cmd_demux_002_src2_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src2_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux_002 cmd_mux_003 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                               //          .valid
		.src_data            (cmd_mux_003_src_data),                                //          .data
		.src_channel         (cmd_mux_003_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (cmd_demux_001_src2_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_001_src2_valid),                            //          .valid
		.sink0_channel       (cmd_demux_001_src2_channel),                          //          .channel
		.sink0_data          (cmd_demux_001_src2_data),                             //          .data
		.sink0_startofpacket (cmd_demux_001_src2_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src2_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux_002 cmd_mux_004 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                               //          .valid
		.src_data            (cmd_mux_004_src_data),                                //          .data
		.src_channel         (cmd_mux_004_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (cmd_demux_001_src3_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_001_src3_valid),                            //          .valid
		.sink0_channel       (cmd_demux_001_src3_channel),                          //          .channel
		.sink0_data          (cmd_demux_001_src3_data),                             //          .data
		.sink0_startofpacket (cmd_demux_001_src3_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src3_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux_002 cmd_mux_005 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                               //          .valid
		.src_data            (cmd_mux_005_src_data),                                //          .data
		.src_channel         (cmd_mux_005_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (cmd_demux_001_src4_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_001_src4_valid),                            //          .valid
		.sink0_channel       (cmd_demux_001_src4_channel),                          //          .channel
		.sink0_data          (cmd_demux_001_src4_data),                             //          .data
		.sink0_startofpacket (cmd_demux_001_src4_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src4_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux_002 cmd_mux_006 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                               //          .valid
		.src_data            (cmd_mux_006_src_data),                                //          .data
		.src_channel         (cmd_mux_006_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (cmd_demux_001_src5_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_001_src5_valid),                            //          .valid
		.sink0_channel       (cmd_demux_001_src5_channel),                          //          .channel
		.sink0_data          (cmd_demux_001_src5_data),                             //          .data
		.sink0_startofpacket (cmd_demux_001_src5_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src5_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux_002 cmd_mux_007 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                               //          .valid
		.src_data            (cmd_mux_007_src_data),                                //          .data
		.src_channel         (cmd_mux_007_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (cmd_demux_001_src6_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_001_src6_valid),                            //          .valid
		.sink0_channel       (cmd_demux_001_src6_channel),                          //          .channel
		.sink0_data          (cmd_demux_001_src6_data),                             //          .data
		.sink0_startofpacket (cmd_demux_001_src6_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src6_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_mux_002 cmd_mux_008 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                               //          .valid
		.src_data            (cmd_mux_008_src_data),                                //          .data
		.src_channel         (cmd_mux_008_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (cmd_demux_001_src7_ready),                            //     sink0.ready
		.sink0_valid         (cmd_demux_001_src7_valid),                            //          .valid
		.sink0_channel       (cmd_demux_001_src7_channel),                          //          .channel
		.sink0_data          (cmd_demux_001_src7_data),                             //          .data
		.sink0_startofpacket (cmd_demux_001_src7_startofpacket),                    //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src7_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux_002 rsp_demux (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                                //      sink.ready
		.sink_channel       (router_003_src_channel),                              //          .channel
		.sink_data          (router_003_src_data),                                 //          .data
		.sink_startofpacket (router_003_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_003_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                //          .valid
		.src0_data          (rsp_demux_src0_data),                                 //          .data
		.src0_channel       (rsp_demux_src0_channel),                              //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                        //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                          //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                //          .valid
		.src1_data          (rsp_demux_src1_data),                                 //          .data
		.src1_channel       (rsp_demux_src1_channel),                              //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                        //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                          //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                                //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                                //          .valid
		.src2_data          (rsp_demux_src2_data),                                 //          .data
		.src2_channel       (rsp_demux_src2_channel),                              //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                        //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                                //      sink.ready
		.sink_channel       (router_004_src_channel),                              //          .channel
		.sink_data          (router_004_src_data),                                 //          .data
		.sink_startofpacket (router_004_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_004_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_001_src0_data),                             //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                      //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                            //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                            //          .valid
		.src1_data          (rsp_demux_001_src1_data),                             //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                          //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                    //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux rsp_demux_002 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                                //      sink.ready
		.sink_channel       (router_005_src_channel),                              //          .channel
		.sink_data          (router_005_src_data),                                 //          .data
		.sink_startofpacket (router_005_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_005_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_002_src0_data),                             //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux rsp_demux_003 (
		.clk                (altmemddr_0_sysclk_clk),                                         //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.sink_ready         (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                                       //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                                       //          .valid
		.src0_data          (rsp_demux_003_src0_data),                                        //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                                     //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                               //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                                  //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux rsp_demux_004 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                                //      sink.ready
		.sink_channel       (router_007_src_channel),                              //          .channel
		.sink_data          (router_007_src_data),                                 //          .data
		.sink_startofpacket (router_007_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_007_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_004_src0_data),                             //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux rsp_demux_005 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                                //      sink.ready
		.sink_channel       (router_008_src_channel),                              //          .channel
		.sink_data          (router_008_src_data),                                 //          .data
		.sink_startofpacket (router_008_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_008_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_005_src0_data),                             //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux rsp_demux_006 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                                //      sink.ready
		.sink_channel       (router_009_src_channel),                              //          .channel
		.sink_data          (router_009_src_data),                                 //          .data
		.sink_startofpacket (router_009_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_009_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_006_src0_data),                             //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux rsp_demux_007 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                                //      sink.ready
		.sink_channel       (router_010_src_channel),                              //          .channel
		.sink_data          (router_010_src_data),                                 //          .data
		.sink_startofpacket (router_010_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_010_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_007_src0_data),                             //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_cmd_demux rsp_demux_008 (
		.clk                (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset              (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                                //      sink.ready
		.sink_channel       (router_011_src_channel),                              //          .channel
		.sink_data          (router_011_src_data),                                 //          .data
		.sink_startofpacket (router_011_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_011_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_008_src0_data),                             //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                   //       src.ready
		.src_valid           (rsp_mux_src_valid),                                   //          .valid
		.src_data            (rsp_mux_src_data),                                    //          .data
		.src_channel         (rsp_mux_src_channel),                                 //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                           //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                             //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                              //          .channel
		.sink0_data          (rsp_demux_src0_data),                                 //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                        //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket)                           //          .endofpacket
	);

	nios_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                               //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                               //          .valid
		.src_data            (rsp_mux_001_src_data),                                //          .data
		.src_channel         (rsp_mux_001_src_channel),                             //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                              //          .channel
		.sink0_data          (rsp_demux_src1_data),                                 //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                        //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),                          //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                            //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                            //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                          //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                             //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                    //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                      //          .endofpacket
		.sink2_ready         (rsp_demux_003_src0_ready),                            //     sink2.ready
		.sink2_valid         (rsp_demux_003_src0_valid),                            //          .valid
		.sink2_channel       (rsp_demux_003_src0_channel),                          //          .channel
		.sink2_data          (rsp_demux_003_src0_data),                             //          .data
		.sink2_startofpacket (rsp_demux_003_src0_startofpacket),                    //          .startofpacket
		.sink2_endofpacket   (rsp_demux_003_src0_endofpacket),                      //          .endofpacket
		.sink3_ready         (rsp_demux_004_src0_ready),                            //     sink3.ready
		.sink3_valid         (rsp_demux_004_src0_valid),                            //          .valid
		.sink3_channel       (rsp_demux_004_src0_channel),                          //          .channel
		.sink3_data          (rsp_demux_004_src0_data),                             //          .data
		.sink3_startofpacket (rsp_demux_004_src0_startofpacket),                    //          .startofpacket
		.sink3_endofpacket   (rsp_demux_004_src0_endofpacket),                      //          .endofpacket
		.sink4_ready         (rsp_demux_005_src0_ready),                            //     sink4.ready
		.sink4_valid         (rsp_demux_005_src0_valid),                            //          .valid
		.sink4_channel       (rsp_demux_005_src0_channel),                          //          .channel
		.sink4_data          (rsp_demux_005_src0_data),                             //          .data
		.sink4_startofpacket (rsp_demux_005_src0_startofpacket),                    //          .startofpacket
		.sink4_endofpacket   (rsp_demux_005_src0_endofpacket),                      //          .endofpacket
		.sink5_ready         (rsp_demux_006_src0_ready),                            //     sink5.ready
		.sink5_valid         (rsp_demux_006_src0_valid),                            //          .valid
		.sink5_channel       (rsp_demux_006_src0_channel),                          //          .channel
		.sink5_data          (rsp_demux_006_src0_data),                             //          .data
		.sink5_startofpacket (rsp_demux_006_src0_startofpacket),                    //          .startofpacket
		.sink5_endofpacket   (rsp_demux_006_src0_endofpacket),                      //          .endofpacket
		.sink6_ready         (rsp_demux_007_src0_ready),                            //     sink6.ready
		.sink6_valid         (rsp_demux_007_src0_valid),                            //          .valid
		.sink6_channel       (rsp_demux_007_src0_channel),                          //          .channel
		.sink6_data          (rsp_demux_007_src0_data),                             //          .data
		.sink6_startofpacket (rsp_demux_007_src0_startofpacket),                    //          .startofpacket
		.sink6_endofpacket   (rsp_demux_007_src0_endofpacket),                      //          .endofpacket
		.sink7_ready         (rsp_demux_008_src0_ready),                            //     sink7.ready
		.sink7_valid         (rsp_demux_008_src0_valid),                            //          .valid
		.sink7_channel       (rsp_demux_008_src0_channel),                          //          .channel
		.sink7_data          (rsp_demux_008_src0_data),                             //          .data
		.sink7_startofpacket (rsp_demux_008_src0_startofpacket),                    //          .startofpacket
		.sink7_endofpacket   (rsp_demux_008_src0_endofpacket)                       //          .endofpacket
	);

	nios_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (altmemddr_0_sysclk_clk),                              //       clk.clk
		.reset               (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                               //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                               //          .valid
		.src_data            (rsp_mux_002_src_data),                                //          .data
		.src_channel         (rsp_mux_002_src_channel),                             //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (rsp_demux_src2_ready),                                //     sink0.ready
		.sink0_valid         (rsp_demux_src2_valid),                                //          .valid
		.sink0_channel       (rsp_demux_src2_channel),                              //          .channel
		.sink0_data          (rsp_demux_src2_data),                                 //          .data
		.sink0_startofpacket (rsp_demux_src2_startofpacket),                        //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src2_endofpacket),                          //          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),                            //     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),                            //          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),                          //          .channel
		.sink1_data          (rsp_demux_001_src1_data),                             //          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                    //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),                      //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                            //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                            //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                          //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                             //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                    //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket)                       //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (38),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (49),
		.IN_PKT_BYTE_CNT_L             (45),
		.IN_PKT_TRANS_COMPRESSED_READ  (39),
		.IN_PKT_TRANS_WRITE            (41),
		.IN_PKT_BURSTWRAP_H            (52),
		.IN_PKT_BURSTWRAP_L            (50),
		.IN_PKT_BURST_SIZE_H           (55),
		.IN_PKT_BURST_SIZE_L           (53),
		.IN_PKT_RESPONSE_STATUS_H      (79),
		.IN_PKT_RESPONSE_STATUS_L      (78),
		.IN_PKT_TRANS_EXCLUSIVE        (44),
		.IN_PKT_BURST_TYPE_H           (57),
		.IN_PKT_BURST_TYPE_L           (56),
		.IN_PKT_ORI_BURST_SIZE_L       (80),
		.IN_PKT_ORI_BURST_SIZE_H       (82),
		.IN_ST_DATA_W                  (83),
		.OUT_PKT_ADDR_H                (65),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (72),
		.OUT_PKT_TRANS_COMPRESSED_READ (66),
		.OUT_PKT_BURST_SIZE_H          (82),
		.OUT_PKT_BURST_SIZE_L          (80),
		.OUT_PKT_RESPONSE_STATUS_H     (106),
		.OUT_PKT_RESPONSE_STATUS_L     (105),
		.OUT_PKT_TRANS_EXCLUSIVE       (71),
		.OUT_PKT_BURST_TYPE_H          (84),
		.OUT_PKT_BURST_TYPE_L          (83),
		.OUT_PKT_ORI_BURST_SIZE_L      (107),
		.OUT_PKT_ORI_BURST_SIZE_H      (109),
		.OUT_ST_DATA_W                 (110),
		.ST_CHANNEL_W                  (9),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) io_bridge_0_avalon_slave_0_rsp_width_adapter (
		.clk                  (altmemddr_0_sysclk_clk),                                         //       clk.clk
		.reset                (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_valid             (router_006_src_valid),                                           //      sink.valid
		.in_channel           (router_006_src_channel),                                         //          .channel
		.in_startofpacket     (router_006_src_startofpacket),                                   //          .startofpacket
		.in_endofpacket       (router_006_src_endofpacket),                                     //          .endofpacket
		.in_ready             (router_006_src_ready),                                           //          .ready
		.in_data              (router_006_src_data),                                            //          .data
		.out_endofpacket      (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (io_bridge_0_avalon_slave_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (65),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (72),
		.IN_PKT_TRANS_COMPRESSED_READ  (66),
		.IN_PKT_TRANS_WRITE            (68),
		.IN_PKT_BURSTWRAP_H            (79),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (82),
		.IN_PKT_BURST_SIZE_L           (80),
		.IN_PKT_RESPONSE_STATUS_H      (106),
		.IN_PKT_RESPONSE_STATUS_L      (105),
		.IN_PKT_TRANS_EXCLUSIVE        (71),
		.IN_PKT_BURST_TYPE_H           (84),
		.IN_PKT_BURST_TYPE_L           (83),
		.IN_PKT_ORI_BURST_SIZE_L       (107),
		.IN_PKT_ORI_BURST_SIZE_H       (109),
		.IN_ST_DATA_W                  (110),
		.OUT_PKT_ADDR_H                (38),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (49),
		.OUT_PKT_BYTE_CNT_L            (45),
		.OUT_PKT_TRANS_COMPRESSED_READ (39),
		.OUT_PKT_BURST_SIZE_H          (55),
		.OUT_PKT_BURST_SIZE_L          (53),
		.OUT_PKT_RESPONSE_STATUS_H     (79),
		.OUT_PKT_RESPONSE_STATUS_L     (78),
		.OUT_PKT_TRANS_EXCLUSIVE       (44),
		.OUT_PKT_BURST_TYPE_H          (57),
		.OUT_PKT_BURST_TYPE_L          (56),
		.OUT_PKT_ORI_BURST_SIZE_L      (80),
		.OUT_PKT_ORI_BURST_SIZE_H      (82),
		.OUT_ST_DATA_W                 (83),
		.ST_CHANNEL_W                  (9),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) io_bridge_0_avalon_slave_0_cmd_width_adapter (
		.clk                  (altmemddr_0_sysclk_clk),                                         //       clk.clk
		.reset                (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_valid             (cmd_mux_003_src_valid),                                          //      sink.valid
		.in_channel           (cmd_mux_003_src_channel),                                        //          .channel
		.in_startofpacket     (cmd_mux_003_src_startofpacket),                                  //          .startofpacket
		.in_endofpacket       (cmd_mux_003_src_endofpacket),                                    //          .endofpacket
		.in_ready             (cmd_mux_003_src_ready),                                          //          .ready
		.in_data              (cmd_mux_003_src_data),                                           //          .data
		.out_endofpacket      (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_data),          //          .data
		.out_channel          (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (io_bridge_0_avalon_slave_0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	nios_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (altmemddr_0_s1_agent_rdata_fifo_src_data),            //     in_0.data
		.in_0_valid     (altmemddr_0_s1_agent_rdata_fifo_src_valid),           //         .valid
		.in_0_ready     (altmemddr_0_s1_agent_rdata_fifo_src_ready),           //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                        //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                       //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                       //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                        //         .error
	);

	nios_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),     // in_rst_0.reset
		.in_0_data      (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (nios2_gen2_0_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                        //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                       //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                       //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                        //         .error
	);

	nios_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (onchip_memory2_0_s2_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (onchip_memory2_0_s2_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (onchip_memory2_0_s2_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                    //         .error
	);

	nios_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (io_bridge_0_avalon_slave_0_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                     //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                     //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                      //         .error
	);

	nios_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (onchip_memory2_0_s1_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)                    //         .error
	);

	nios_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (uart_0_s1_agent_rdata_fifo_src_data),                 //     in_0.data
		.in_0_valid     (uart_0_s1_agent_rdata_fifo_src_valid),                //         .valid
		.in_0_ready     (uart_0_s1_agent_rdata_fifo_src_ready),                //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                    //         .error
	);

	nios_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pio_0_s1_agent_rdata_fifo_src_data),                  //     in_0.data
		.in_0_valid     (pio_0_s1_agent_rdata_fifo_src_valid),                 //         .valid
		.in_0_ready     (pio_0_s1_agent_rdata_fifo_src_ready),                 //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)                    //         .error
	);

	nios_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timer_0_s1_agent_rdata_fifo_src_data),                //     in_0.data
		.in_0_valid     (timer_0_s1_agent_rdata_fifo_src_valid),               //         .valid
		.in_0_ready     (timer_0_s1_agent_rdata_fifo_src_ready),               //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)                    //         .error
	);

	nios_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (altmemddr_0_sysclk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (mem32_to_avalon_0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timer_1_s1_agent_rdata_fifo_src_data),                //     in_0.data
		.in_0_valid     (timer_1_s1_agent_rdata_fifo_src_valid),               //         .valid
		.in_0_ready     (timer_1_s1_agent_rdata_fifo_src_ready),               //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)                    //         .error
	);

endmodule
