--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: generazione_valori_RSA_timesim.vhd
-- /___/   /\     Timestamp: Thu Jan 25 14:12:19 2018
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 5 -pcf generazione_valori_RSA.pcf -rpw 100 -tpw 0 -ar Structure -tm generazione_valori_RSA -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim generazione_valori_RSA.ncd generazione_valori_RSA_timesim.vhd 
-- Device	: 3s100etq144-5 (PRODUCTION 1.27 2013-10-13)
-- Input file	: generazione_valori_RSA.ncd
-- Output file	: /media/sf_ASE/RSA/netgen/par/generazione_valori_RSA_timesim.vhd
-- # of Entities	: 1
-- Design Name	: generazione_valori_RSA
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity generazione_valori_RSA is
  port (
    clk : in STD_LOGIC := 'X'; 
    start : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    correct : out STD_LOGIC_VECTOR ( 0 downto 0 ); 
    msg_r : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    d : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    e : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    p : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    q : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    msg : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end generazione_valori_RSA;

architecture Structure of generazione_valori_RSA is
  signal m_e_exp_m_e_g_current_state_cmp_ge0000 : STD_LOGIC; 
  signal exp_14_0 : STD_LOGIC; 
  signal exp_15_0 : STD_LOGIC; 
  signal exp_12_0 : STD_LOGIC; 
  signal exp_13_0 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_7_f5 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_8_f5 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_6_f6 : STD_LOGIC; 
  signal exp_10_0 : STD_LOGIC; 
  signal exp_11_0 : STD_LOGIC; 
  signal exp_8_0 : STD_LOGIC; 
  signal exp_9_0 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_7_f6 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_5_f7 : STD_LOGIC; 
  signal exp_6_0 : STD_LOGIC; 
  signal exp_7_0 : STD_LOGIC; 
  signal exp_4_0 : STD_LOGIC; 
  signal exp_5_0 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_8_f51 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_9_f5 : STD_LOGIC; 
  signal exp_2_0 : STD_LOGIC; 
  signal exp_3_0 : STD_LOGIC; 
  signal exp_0_0 : STD_LOGIC; 
  signal exp_1_0 : STD_LOGIC; 
  signal d_0_IBUF_11069 : STD_LOGIC; 
  signal d_1_IBUF_11070 : STD_LOGIC; 
  signal d_2_IBUF_11071 : STD_LOGIC; 
  signal d_3_IBUF_11072 : STD_LOGIC; 
  signal e_0_IBUF_11073 : STD_LOGIC; 
  signal d_4_IBUF_11074 : STD_LOGIC; 
  signal e_1_IBUF_11075 : STD_LOGIC; 
  signal d_5_IBUF_11076 : STD_LOGIC; 
  signal e_2_IBUF_11077 : STD_LOGIC; 
  signal d_6_IBUF_11078 : STD_LOGIC; 
  signal e_3_IBUF_11079 : STD_LOGIC; 
  signal d_7_IBUF_11080 : STD_LOGIC; 
  signal e_4_IBUF_11081 : STD_LOGIC; 
  signal d_8_IBUF_11082 : STD_LOGIC; 
  signal e_5_IBUF_11083 : STD_LOGIC; 
  signal d_9_IBUF_11084 : STD_LOGIC; 
  signal e_6_IBUF_11085 : STD_LOGIC; 
  signal e_7_IBUF_11086 : STD_LOGIC; 
  signal e_8_IBUF_11087 : STD_LOGIC; 
  signal e_9_IBUF_11088 : STD_LOGIC; 
  signal d_10_IBUF_11105 : STD_LOGIC; 
  signal d_11_IBUF_11106 : STD_LOGIC; 
  signal d_12_IBUF_11107 : STD_LOGIC; 
  signal d_13_IBUF_11108 : STD_LOGIC; 
  signal d_14_IBUF_11109 : STD_LOGIC; 
  signal d_15_IBUF_11110 : STD_LOGIC; 
  signal e_10_IBUF_11111 : STD_LOGIC; 
  signal e_11_IBUF_11112 : STD_LOGIC; 
  signal e_12_IBUF_11113 : STD_LOGIC; 
  signal e_13_IBUF_11114 : STD_LOGIC; 
  signal e_14_IBUF_11115 : STD_LOGIC; 
  signal e_15_IBUF_11116 : STD_LOGIC; 
  signal reset_IBUF_11117 : STD_LOGIC; 
  signal start_IBUF_11118 : STD_LOGIC; 
  signal msg_0_IBUF_11125 : STD_LOGIC; 
  signal msg_1_IBUF_11126 : STD_LOGIC; 
  signal msg_2_IBUF_11127 : STD_LOGIC; 
  signal msg_3_IBUF_11128 : STD_LOGIC; 
  signal msg_4_IBUF_11129 : STD_LOGIC; 
  signal msg_5_IBUF_11130 : STD_LOGIC; 
  signal msg_6_IBUF_11131 : STD_LOGIC; 
  signal msg_7_IBUF_11132 : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal g_g_v_rsa_en_h1 : STD_LOGIC; 
  signal g_g_v_rsa_en_h_11145 : STD_LOGIC; 
  signal msg_t_b_h_7_0 : STD_LOGIC; 
  signal msg_t_b_h_6_0 : STD_LOGIC; 
  signal msg_t_b_h_5_0 : STD_LOGIC; 
  signal msg_t_b_h_4_0 : STD_LOGIC; 
  signal msg_t_b_h_3_0 : STD_LOGIC; 
  signal msg_t_b_h_2_0 : STD_LOGIC; 
  signal msg_t_b_h_1_0 : STD_LOGIC; 
  signal msg_t_b_h_0_0 : STD_LOGIC; 
  signal m_e_exp_div_en_r_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_div_11171 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_11172 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_11174 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd6_11177 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_58_Q : STD_LOGIC; 
  signal N895 : STD_LOGIC; 
  signal N896 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N916 : STD_LOGIC; 
  signal N917 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_42_0 : STD_LOGIC; 
  signal N1170 : STD_LOGIC; 
  signal N1171 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_36_Q : STD_LOGIC; 
  signal m_e_exp_div_a_s : STD_LOGIC; 
  signal N1132_0 : STD_LOGIC; 
  signal N1131_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_44_Q : STD_LOGIC; 
  signal N1044_0 : STD_LOGIC; 
  signal N1043_0 : STD_LOGIC; 
  signal N850_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1073 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd5_11210 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_11211 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd2_11212 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_8_0 : STD_LOGIC; 
  signal N893_0 : STD_LOGIC; 
  signal N702_0 : STD_LOGIC; 
  signal N703 : STD_LOGIC; 
  signal N892_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_18_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N925 : STD_LOGIC; 
  signal N926 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd2_11244 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd5_11245 : STD_LOGIC; 
  signal n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N825 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd1_11276 : STD_LOGIC; 
  signal N826 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N819 : STD_LOGIC; 
  signal N820 : STD_LOGIC; 
  signal N741_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N901 : STD_LOGIC; 
  signal N742_0 : STD_LOGIC; 
  signal N902 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X16_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_en_a_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_en_a_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_9_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N792 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X16_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N793 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_2_0 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_8_0 : STD_LOGIC; 
  signal n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_54_Q : STD_LOGIC; 
  signal m_e_exp_div_en_c_0 : STD_LOGIC; 
  signal N834_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_38_Q : STD_LOGIC; 
  signal N1129_0 : STD_LOGIC; 
  signal N1128_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_46_Q : STD_LOGIC; 
  signal N1041_0 : STD_LOGIC; 
  signal N1040_0 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq0000 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_23_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_10_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_12_Q : STD_LOGIC; 
  signal N1013_0 : STD_LOGIC; 
  signal N709_0 : STD_LOGIC; 
  signal N708_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_24_0 : STD_LOGIC; 
  signal N964_0 : STD_LOGIC; 
  signal N978_0 : STD_LOGIC; 
  signal N977_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N831 : STD_LOGIC; 
  signal N832 : STD_LOGIC; 
  signal n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N904 : STD_LOGIC; 
  signal N905 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_4_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_48_Q : STD_LOGIC; 
  signal N1038_0 : STD_LOGIC; 
  signal N1037_0 : STD_LOGIC; 
  signal N1110 : STD_LOGIC; 
  signal N865_0 : STD_LOGIC; 
  signal m_e_exp_div_cu_en_r5_11430 : STD_LOGIC; 
  signal N1077 : STD_LOGIC; 
  signal N1109 : STD_LOGIC; 
  signal N1076 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X23_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_25_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1185 : STD_LOGIC; 
  signal N1186 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_12_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N810 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N798 : STD_LOGIC; 
  signal N811 : STD_LOGIC; 
  signal N799 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_10_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N952_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1100 : STD_LOGIC; 
  signal N953_0 : STD_LOGIC; 
  signal N1101 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_22_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_14_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_6_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_34_0 : STD_LOGIC; 
  signal N1164 : STD_LOGIC; 
  signal N1165 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1161 : STD_LOGIC; 
  signal N1162 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_50_Q : STD_LOGIC; 
  signal N1061 : STD_LOGIC; 
  signal N1062 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_24_0 : STD_LOGIC; 
  signal N1141_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_27_0 : STD_LOGIC; 
  signal N465_0 : STD_LOGIC; 
  signal N464_0 : STD_LOGIC; 
  signal N1140_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N910 : STD_LOGIC; 
  signal N911 : STD_LOGIC; 
  signal m_e_exp_div_N5_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_11563 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_hit_11564 : STD_LOGIC; 
  signal N922 : STD_LOGIC; 
  signal m_e_exp_div_N3_0 : STD_LOGIC; 
  signal N923 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_20_0 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_0_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N822 : STD_LOGIC; 
  signal N823 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N816 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N804 : STD_LOGIC; 
  signal N817 : STD_LOGIC; 
  signal N805 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_16_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_31_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_30_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N789 : STD_LOGIC; 
  signal N790 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_62_Q : STD_LOGIC; 
  signal N1619_0 : STD_LOGIC; 
  signal N1617_0 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_sum1_8_0 : STD_LOGIC; 
  signal N679_0 : STD_LOGIC; 
  signal m_e_exp_div_sum1_1_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1158 : STD_LOGIC; 
  signal N1159 : STD_LOGIC; 
  signal N1070 : STD_LOGIC; 
  signal N1071 : STD_LOGIC; 
  signal N1173_0 : STD_LOGIC; 
  signal N1174_0 : STD_LOGIC; 
  signal N1144_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_29_0 : STD_LOGIC; 
  signal N477_0 : STD_LOGIC; 
  signal N476_0 : STD_LOGIC; 
  signal N1143_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_11647 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_11648 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd2_11649 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_11650 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd1_11651 : STD_LOGIC; 
  signal g_g_v_rsa_en_exp_11652 : STD_LOGIC; 
  signal N757_0 : STD_LOGIC; 
  signal N756_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_18_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1155 : STD_LOGIC; 
  signal N1067 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1058 : STD_LOGIC; 
  signal N1156 : STD_LOGIC; 
  signal N1068 : STD_LOGIC; 
  signal N1059 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_26_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N845_0 : STD_LOGIC; 
  signal N857_0 : STD_LOGIC; 
  signal N844_0 : STD_LOGIC; 
  signal N856_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_In59 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N828 : STD_LOGIC; 
  signal N829 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N525_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N807 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N795 : STD_LOGIC; 
  signal N808 : STD_LOGIC; 
  signal N796 : STD_LOGIC; 
  signal N1182 : STD_LOGIC; 
  signal N1183 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N3 : STD_LOGIC; 
  signal N866_0 : STD_LOGIC; 
  signal N899_0 : STD_LOGIC; 
  signal N898_0 : STD_LOGIC; 
  signal N1079 : STD_LOGIC; 
  signal N1080 : STD_LOGIC; 
  signal N972_0 : STD_LOGIC; 
  signal N993_0 : STD_LOGIC; 
  signal N992_0 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1064 : STD_LOGIC; 
  signal N1065 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_2_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_div_sum1_5_0 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd2_11754 : STD_LOGIC; 
  signal N777 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13_0 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N907 : STD_LOGIC; 
  signal N908 : STD_LOGIC; 
  signal m_e_exp_div_sum1_26_0 : STD_LOGIC; 
  signal N1138_0 : STD_LOGIC; 
  signal N1137_0 : STD_LOGIC; 
  signal N1135_0 : STD_LOGIC; 
  signal N1134_0 : STD_LOGIC; 
  signal N1035_0 : STD_LOGIC; 
  signal N1034_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_26_0 : STD_LOGIC; 
  signal N459_0 : STD_LOGIC; 
  signal N458_0 : STD_LOGIC; 
  signal N970_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_o_11782 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X16_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X23_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N813 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal N814 : STD_LOGIC; 
  signal N802 : STD_LOGIC; 
  signal N974 : STD_LOGIC; 
  signal N975 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8_0 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X23_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_4_Q : STD_LOGIC; 
  signal N772_0 : STD_LOGIC; 
  signal N768 : STD_LOGIC; 
  signal N769_0 : STD_LOGIC; 
  signal N771_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_22_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_20_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_23_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_14_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_12_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_15_0 : STD_LOGIC; 
  signal m_e_exp_mul_cu_en_a_SW0_O : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd3_11823 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd4_11824 : STD_LOGIC; 
  signal n_calc_cu_en_a_SW0_O : STD_LOGIC; 
  signal n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd3_11827 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd1_11828 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd4_11829 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW1_O : STD_LOGIC; 
  signal N980_0 : STD_LOGIC; 
  signal N890 : STD_LOGIC; 
  signal N889_0 : STD_LOGIC; 
  signal N1047_0 : STD_LOGIC; 
  signal N1046_0 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_24_0 : STD_LOGIC; 
  signal N959_0 : STD_LOGIC; 
  signal N958_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_32_Q : STD_LOGIC; 
  signal N961_0 : STD_LOGIC; 
  signal N962_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_16_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_18_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_16_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_19_0 : STD_LOGIC; 
  signal N935 : STD_LOGIC; 
  signal N934 : STD_LOGIC; 
  signal N1153_0 : STD_LOGIC; 
  signal N1152_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_8_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_26_Q : STD_LOGIC; 
  signal N690_0 : STD_LOGIC; 
  signal N691 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_0 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_2_11859 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_2_11860 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_2_11861 : STD_LOGIC; 
  signal N711_0 : STD_LOGIC; 
  signal N712_0 : STD_LOGIC; 
  signal N984_0 : STD_LOGIC; 
  signal N983_0 : STD_LOGIC; 
  signal N1239_0 : STD_LOGIC; 
  signal N1086_0 : STD_LOGIC; 
  signal N1085_0 : STD_LOGIC; 
  signal N1206_0 : STD_LOGIC; 
  signal N1025_0 : STD_LOGIC; 
  signal N1026 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal N754_0 : STD_LOGIC; 
  signal N759 : STD_LOGIC; 
  signal N760_0 : STD_LOGIC; 
  signal N763_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_9_sc_ch_inst_mux2_1_X_SW2_O : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_5_fa_c1_O : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_5_0 : STD_LOGIC; 
  signal N1497_0 : STD_LOGIC; 
  signal N684_0 : STD_LOGIC; 
  signal N474 : STD_LOGIC; 
  signal n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N473_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N848_0 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_3_11892 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_3_11893 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_3_11894 : STD_LOGIC; 
  signal N732 : STD_LOGIC; 
  signal N729 : STD_LOGIC; 
  signal N733 : STD_LOGIC; 
  signal N730 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_1_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_2_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_1_Q : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_Out61_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW2_O : STD_LOGIC; 
  signal N437_0 : STD_LOGIC; 
  signal N438_0 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_22_fa_c1_O : STD_LOGIC; 
  signal N987_0 : STD_LOGIC; 
  signal N986_0 : STD_LOGIC; 
  signal N1233_0 : STD_LOGIC; 
  signal N1053_0 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_29_fa_c1_SW0_O : STD_LOGIC; 
  signal N839 : STD_LOGIC; 
  signal N838_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_6_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_4_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_7_0 : STD_LOGIC; 
  signal N944_0 : STD_LOGIC; 
  signal N943_0 : STD_LOGIC; 
  signal N940 : STD_LOGIC; 
  signal N937 : STD_LOGIC; 
  signal N938_0 : STD_LOGIC; 
  signal N765 : STD_LOGIC; 
  signal N766_0 : STD_LOGIC; 
  signal N714_0 : STD_LOGIC; 
  signal N941_0 : STD_LOGIC; 
  signal N705_0 : STD_LOGIC; 
  signal N706 : STD_LOGIC; 
  signal N401_0 : STD_LOGIC; 
  signal N402_0 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_16_fa_c1_O : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_1_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_2_0 : STD_LOGIC; 
  signal N450 : STD_LOGIC; 
  signal n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N449_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1020_0 : STD_LOGIC; 
  signal N1118_0 : STD_LOGIC; 
  signal N1116_0 : STD_LOGIC; 
  signal N501_0 : STD_LOGIC; 
  signal N781_0 : STD_LOGIC; 
  signal N780_0 : STD_LOGIC; 
  signal N1216_0 : STD_LOGIC; 
  signal N1217_0 : STD_LOGIC; 
  signal N1095_0 : STD_LOGIC; 
  signal N1094_0 : STD_LOGIC; 
  signal N1194_0 : STD_LOGIC; 
  signal N787 : STD_LOGIC; 
  signal N786_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N947_0 : STD_LOGIC; 
  signal N681_0 : STD_LOGIC; 
  signal N682_0 : STD_LOGIC; 
  signal N685 : STD_LOGIC; 
  signal N744 : STD_LOGIC; 
  signal N738 : STD_LOGIC; 
  signal N868_0 : STD_LOGIC; 
  signal N745 : STD_LOGIC; 
  signal N739 : STD_LOGIC; 
  signal N869_0 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_3_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_7_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_20_Q : STD_LOGIC; 
  signal N1149_0 : STD_LOGIC; 
  signal N1150_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_O : STD_LOGIC; 
  signal N1503_0 : STD_LOGIC; 
  signal N413_0 : STD_LOGIC; 
  signal N414_0 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_18_fa_c1_O : STD_LOGIC; 
  signal m_e_exp_div_en_res_0 : STD_LOGIC; 
  signal m_e_exp_div_rest_0_211 : STD_LOGIC; 
  signal m_e_exp_div_cu_bit_q1_11986 : STD_LOGIC; 
  signal N1107_0 : STD_LOGIC; 
  signal N1106_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989 : STD_LOGIC; 
  signal N1463_0 : STD_LOGIC; 
  signal m_e_exp_div_cu_bit_q11 : STD_LOGIC; 
  signal N1112_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_10_Q : STD_LOGIC; 
  signal N1114_0 : STD_LOGIC; 
  signal N1017_0 : STD_LOGIC; 
  signal N696_0 : STD_LOGIC; 
  signal N697_0 : STD_LOGIC; 
  signal N1120_0 : STD_LOGIC; 
  signal N1103_0 : STD_LOGIC; 
  signal N1104_0 : STD_LOGIC; 
  signal m_e_exp_div_rest_0_212 : STD_LOGIC; 
  signal m_e_exp_div_cu_bit_q12 : STD_LOGIC; 
  signal N1214_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_N11 : STD_LOGIC; 
  signal m_e_exp_div_bit_q1 : STD_LOGIC; 
  signal N1180_0 : STD_LOGIC; 
  signal N1179_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_rest_0_21_12029 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal N1015_0 : STD_LOGIC; 
  signal N968_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_52_fa_ha2_Mxor_s_Result1_SW1_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_60_fa_ha2_Mxor_s_Result1_SW1_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal N1168_0 : STD_LOGIC; 
  signal N1167_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal N1204_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_54_fa_ha2_Mxor_s_Result1_SW1_O : STD_LOGIC; 
  signal N1097_0 : STD_LOGIC; 
  signal N1098_0 : STD_LOGIC; 
  signal N995_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal N1091_0 : STD_LOGIC; 
  signal N1092_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal N1082_0 : STD_LOGIC; 
  signal N1083_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2_O : STD_LOGIC; 
  signal N1031_0 : STD_LOGIC; 
  signal N1032_0 : STD_LOGIC; 
  signal N483_0 : STD_LOGIC; 
  signal N1212_0 : STD_LOGIC; 
  signal N853_0 : STD_LOGIC; 
  signal N1088 : STD_LOGIC; 
  signal N1089_0 : STD_LOGIC; 
  signal N854_0 : STD_LOGIC; 
  signal N1126_0 : STD_LOGIC; 
  signal N1125_0 : STD_LOGIC; 
  signal m_e_exp_exp_bit : STD_LOGIC; 
  signal N1525_0 : STD_LOGIC; 
  signal N750 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW0_O : STD_LOGIC; 
  signal N699_0 : STD_LOGIC; 
  signal N700 : STD_LOGIC; 
  signal N762_0 : STD_LOGIC; 
  signal N687_0 : STD_LOGIC; 
  signal N688 : STD_LOGIC; 
  signal N751 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW1_O : STD_LOGIC; 
  signal N735_0 : STD_LOGIC; 
  signal N736_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In15_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In42_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In55_SW0_O : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In7_0 : STD_LOGIC; 
  signal g_g_v_rsa_reset_hash_12120 : STD_LOGIC; 
  signal N1198_0 : STD_LOGIC; 
  signal hash_finished_12122 : STD_LOGIC; 
  signal N720_0 : STD_LOGIC; 
  signal N1247_0 : STD_LOGIC; 
  signal N715 : STD_LOGIC; 
  signal N693_0 : STD_LOGIC; 
  signal N694 : STD_LOGIC; 
  signal N1210_0 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_6_Q : STD_LOGIC; 
  signal N721 : STD_LOGIC; 
  signal N462 : STD_LOGIC; 
  signal N461_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N1023_0 : STD_LOGIC; 
  signal N187_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N20 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq0011_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N01_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_O : STD_LOGIC; 
  signal N1517_0 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_5_sc_ch_inst_mux2_1_X_SW2_O : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_5_0 : STD_LOGIC; 
  signal N1202_0 : STD_LOGIC; 
  signal N717_0 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal n_calc_a_chain_gen_11_sc_ch_inst_mux2_1_X_SW2_O : STD_LOGIC; 
  signal N966_0 : STD_LOGIC; 
  signal N931_0 : STD_LOGIC; 
  signal N932_0 : STD_LOGIC; 
  signal N1146_0 : STD_LOGIC; 
  signal N1147_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_10_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_11_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_13_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_20_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_21_0 : STD_LOGIC; 
  signal N884_0 : STD_LOGIC; 
  signal N883_0 : STD_LOGIC; 
  signal N1050_0 : STD_LOGIC; 
  signal N1049_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_m_12184 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_hit_12185 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_o_mux0002 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq0006 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_v_m_12188 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd12_12189 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd13_12191 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd11_12192 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd14_12193 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd1_12194 : STD_LOGIC; 
  signal m_e_exp_div_N12 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd4_12202 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd9_12203 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd10_12204 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd3_12205 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_mux000221_0 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd2_12208 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd5_12210 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd7_12211 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd6_12212 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd8_12213 : STD_LOGIC; 
  signal n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal g_g_v_rsa_en_pu_12226 : STD_LOGIC; 
  signal g_g_v_rsa_en_pr_12227 : STD_LOGIC; 
  signal N950_0 : STD_LOGIC; 
  signal N949_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_28_Q : STD_LOGIC; 
  signal N946_0 : STD_LOGIC; 
  signal N434_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_22_0 : STD_LOGIC; 
  signal N435_0 : STD_LOGIC; 
  signal N1222_0 : STD_LOGIC; 
  signal N1223_0 : STD_LOGIC; 
  signal N1219_0 : STD_LOGIC; 
  signal N1220_0 : STD_LOGIC; 
  signal n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal N419_0 : STD_LOGIC; 
  signal N420_0 : STD_LOGIC; 
  signal N1022_0 : STD_LOGIC; 
  signal N1019_0 : STD_LOGIC; 
  signal N443_0 : STD_LOGIC; 
  signal N444_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_res_12266 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_mux000216_0 : STD_LOGIC; 
  signal g_g_v_rsa_en_n_12268 : STD_LOGIC; 
  signal n_calc_N01 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_1_12275 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_1_12276 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_1_12277 : STD_LOGIC; 
  signal m_e_exp_mul_N01 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_25_0 : STD_LOGIC; 
  signal N416_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_19_0 : STD_LOGIC; 
  signal N417_0 : STD_LOGIC; 
  signal N440_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_23_0 : STD_LOGIC; 
  signal N441_0 : STD_LOGIC; 
  signal N392_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_15_0 : STD_LOGIC; 
  signal N393_0 : STD_LOGIC; 
  signal N467_0 : STD_LOGIC; 
  signal N425_0 : STD_LOGIC; 
  signal N426_0 : STD_LOGIC; 
  signal n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q : STD_LOGIC; 
  signal n_calc_operation_counter_hit_12298 : STD_LOGIC; 
  signal N847_0 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_28_Q : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_div_12301 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd5_In_0 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd5_12303 : STD_LOGIC; 
  signal N221_0 : STD_LOGIC; 
  signal N219_0 : STD_LOGIC; 
  signal N243_0 : STD_LOGIC; 
  signal N241_0 : STD_LOGIC; 
  signal N225_0 : STD_LOGIC; 
  signal N223_0 : STD_LOGIC; 
  signal N265_0 : STD_LOGIC; 
  signal N263_0 : STD_LOGIC; 
  signal N247_0 : STD_LOGIC; 
  signal N245_0 : STD_LOGIC; 
  signal N231_0 : STD_LOGIC; 
  signal N229_0 : STD_LOGIC; 
  signal N287_0 : STD_LOGIC; 
  signal N285_0 : STD_LOGIC; 
  signal N269_0 : STD_LOGIC; 
  signal N267_0 : STD_LOGIC; 
  signal N253_0 : STD_LOGIC; 
  signal N251_0 : STD_LOGIC; 
  signal N235_0 : STD_LOGIC; 
  signal N233_0 : STD_LOGIC; 
  signal N309_0 : STD_LOGIC; 
  signal N307_0 : STD_LOGIC; 
  signal N291_0 : STD_LOGIC; 
  signal N289_0 : STD_LOGIC; 
  signal N275_0 : STD_LOGIC; 
  signal N273_0 : STD_LOGIC; 
  signal N257_0 : STD_LOGIC; 
  signal N255_0 : STD_LOGIC; 
  signal N239_0 : STD_LOGIC; 
  signal N237_0 : STD_LOGIC; 
  signal N271_0 : STD_LOGIC; 
  signal N249_0 : STD_LOGIC; 
  signal N313_0 : STD_LOGIC; 
  signal N311_0 : STD_LOGIC; 
  signal N297_0 : STD_LOGIC; 
  signal N295_0 : STD_LOGIC; 
  signal N279_0 : STD_LOGIC; 
  signal N277_0 : STD_LOGIC; 
  signal N261_0 : STD_LOGIC; 
  signal N259_0 : STD_LOGIC; 
  signal N315_0 : STD_LOGIC; 
  signal N293_0 : STD_LOGIC; 
  signal N191_0 : STD_LOGIC; 
  signal N189_0 : STD_LOGIC; 
  signal N301_0 : STD_LOGIC; 
  signal N299_0 : STD_LOGIC; 
  signal N283_0 : STD_LOGIC; 
  signal N281_0 : STD_LOGIC; 
  signal N195_0 : STD_LOGIC; 
  signal N193_0 : STD_LOGIC; 
  signal N305_0 : STD_LOGIC; 
  signal N303_0 : STD_LOGIC; 
  signal N227_0 : STD_LOGIC; 
  signal N205_0 : STD_LOGIC; 
  signal N1188_0 : STD_LOGIC; 
  signal N199_0 : STD_LOGIC; 
  signal N197_0 : STD_LOGIC; 
  signal N203_0 : STD_LOGIC; 
  signal N201_0 : STD_LOGIC; 
  signal N209_0 : STD_LOGIC; 
  signal N207_0 : STD_LOGIC; 
  signal N213_0 : STD_LOGIC; 
  signal N211_0 : STD_LOGIC; 
  signal N217_0 : STD_LOGIC; 
  signal N215_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_mux000217_0 : STD_LOGIC; 
  signal N878_0 : STD_LOGIC; 
  signal N877_0 : STD_LOGIC; 
  signal N452_0 : STD_LOGIC; 
  signal N453_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_25_Q : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal N851_0 : STD_LOGIC; 
  signal N516_0 : STD_LOGIC; 
  signal N1074 : STD_LOGIC; 
  signal N1601_0 : STD_LOGIC; 
  signal N455_0 : STD_LOGIC; 
  signal N456_0 : STD_LOGIC; 
  signal N860_0 : STD_LOGIC; 
  signal N859_0 : STD_LOGIC; 
  signal N1489 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11 : STD_LOGIC; 
  signal N470_0 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_28_0 : STD_LOGIC; 
  signal N471_0 : STD_LOGIC; 
  signal N929 : STD_LOGIC; 
  signal N928 : STD_LOGIC; 
  signal N468_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_mux000224_0 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_mux000239_12475 : STD_LOGIC; 
  signal N919_0 : STD_LOGIC; 
  signal N920_0 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_In_0 : STD_LOGIC; 
  signal N1531 : STD_LOGIC; 
  signal N1621 : STD_LOGIC; 
  signal m_e_exp_div_cu_en_r4_0 : STD_LOGIC; 
  signal N1493 : STD_LOGIC; 
  signal N1623 : STD_LOGIC; 
  signal save_hash1_0 : STD_LOGIC; 
  signal N1505 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_3_0 : STD_LOGIC; 
  signal N1122_0 : STD_LOGIC; 
  signal N723_0 : STD_LOGIC; 
  signal N724_0 : STD_LOGIC; 
  signal save_hash_0 : STD_LOGIC; 
  signal N1501 : STD_LOGIC; 
  signal N1499 : STD_LOGIC; 
  signal N1123_0 : STD_LOGIC; 
  signal N1511 : STD_LOGIC; 
  signal N1615 : STD_LOGIC; 
  signal N1613 : STD_LOGIC; 
  signal N1609 : STD_LOGIC; 
  signal N989_0 : STD_LOGIC; 
  signal N1611 : STD_LOGIC; 
  signal N990_0 : STD_LOGIC; 
  signal N1605 : STD_LOGIC; 
  signal N1603 : STD_LOGIC; 
  signal N1495 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_4_0 : STD_LOGIC; 
  signal N727_0 : STD_LOGIC; 
  signal N726 : STD_LOGIC; 
  signal N881_0 : STD_LOGIC; 
  signal N775_0 : STD_LOGIC; 
  signal N774_0 : STD_LOGIC; 
  signal N1521 : STD_LOGIC; 
  signal N1507 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_d_12675 : STD_LOGIC; 
  signal N429_0 : STD_LOGIC; 
  signal N428_0 : STD_LOGIC; 
  signal N1513 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N5 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_21_0 : STD_LOGIC; 
  signal N1515 : STD_LOGIC; 
  signal N519_0 : STD_LOGIC; 
  signal N1475 : STD_LOGIC; 
  signal N1473 : STD_LOGIC; 
  signal N880_0 : STD_LOGIC; 
  signal N1479 : STD_LOGIC; 
  signal N1477 : STD_LOGIC; 
  signal N1523 : STD_LOGIC; 
  signal N1509 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal N1483 : STD_LOGIC; 
  signal N1481 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N1487 : STD_LOGIC; 
  signal N1485 : STD_LOGIC; 
  signal N871 : STD_LOGIC; 
  signal N872 : STD_LOGIC; 
  signal N1519 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_21_Q : STD_LOGIC; 
  signal N1545 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYINIT_12782 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CY0F_12781 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYSELF_12773 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_BXINV_12771 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYMUXG_12770 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CY0G_12768 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYSELG_12760 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELF_12806 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXFAST_12805 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYAND_12804 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_FASTCARRY_12803 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXG2_12802 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXF2_12801 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_LOGIC_ONE_12800 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELG_12794 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELF_12836 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXFAST_12835 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYAND_12834 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_FASTCARRY_12833 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXG2_12832 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXF2_12831 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_LOGIC_ONE_12830 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELG_12824 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELF_12866 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXFAST_12865 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYAND_12864 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_FASTCARRY_12863 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXG2_12862 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXF2_12861 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_LOGIC_ONE_12860 : STD_LOGIC; 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELG_12854 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELF_12896 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXFAST_12895 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_ge0000_CYAND_12894 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_ge0000_FASTCARRY_12893 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXG2_12892 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXF2_12891 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_ge0000_LOGIC_ONE_12890 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELG_12884 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_9_CYINIT_12931 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_9_CYSELF_12923 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_9_BXINV_12921 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_9_CYMUXG_12920 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_9_LOGIC_ZERO_12918 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_9_CYSELG_12912 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_11_CYSELF_12955 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXFAST_12954 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_11_CYAND_12953 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_11_FASTCARRY_12952 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXG2_12951 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXF2_12950 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_11_LOGIC_ZERO_12949 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_11_CYSELG_12943 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_13_CYSELF_12985 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXFAST_12984 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_13_CYAND_12983 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_13_FASTCARRY_12982 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXG2_12981 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXF2_12980 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_13_LOGIC_ZERO_12979 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_13_CYSELG_12973 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_15_CYSELF_13015 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXFAST_13014 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_15_CYAND_13013 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_15_FASTCARRY_13012 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXG2_13011 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXF2_13010 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_15_LOGIC_ZERO_13009 : STD_LOGIC; 
  signal Mcompar_correct_0_cmp_eq0000_cy_15_CYSELG_13003 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_7_f5_F5MUX_13051 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_8_13049 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_7_f5_BXINV_13043 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_7_f5_F6MUX_13042 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_9_13040 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_7_f5_BYINV_13034 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_5_f7_F5MUX_13082 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_91_13080 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_5_f7_BXINV_13074 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_5_f7_F6MUX_13072 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_10_13070 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_5_f7_BYINV_13064 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_8_f51_F5MUX_13112 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_92_13110 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_8_f51_BXINV_13104 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_8_f51_F6MUX_13103 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_101_13101 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_8_f51_BYINV_13095 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_9_f5_F5MUX_13136 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_102_13134 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_9_f5_BXINV_13128 : STD_LOGIC; 
  signal m_e_exp_Mmux_exp_bit_11_13126 : STD_LOGIC; 
  signal clk_INBUF : STD_LOGIC; 
  signal d_0_INBUF : STD_LOGIC; 
  signal d_1_INBUF : STD_LOGIC; 
  signal d_2_INBUF : STD_LOGIC; 
  signal d_3_INBUF : STD_LOGIC; 
  signal e_0_INBUF : STD_LOGIC; 
  signal d_4_INBUF : STD_LOGIC; 
  signal e_1_INBUF : STD_LOGIC; 
  signal d_5_INBUF : STD_LOGIC; 
  signal e_2_INBUF : STD_LOGIC; 
  signal d_6_INBUF : STD_LOGIC; 
  signal e_3_INBUF : STD_LOGIC; 
  signal d_7_INBUF : STD_LOGIC; 
  signal e_4_INBUF : STD_LOGIC; 
  signal d_8_INBUF : STD_LOGIC; 
  signal e_5_INBUF : STD_LOGIC; 
  signal d_9_INBUF : STD_LOGIC; 
  signal e_6_INBUF : STD_LOGIC; 
  signal e_7_INBUF : STD_LOGIC; 
  signal e_8_INBUF : STD_LOGIC; 
  signal e_9_INBUF : STD_LOGIC; 
  signal p_0_INBUF : STD_LOGIC; 
  signal p_1_INBUF : STD_LOGIC; 
  signal p_2_INBUF : STD_LOGIC; 
  signal p_3_INBUF : STD_LOGIC; 
  signal q_0_INBUF : STD_LOGIC; 
  signal p_4_INBUF : STD_LOGIC; 
  signal q_1_INBUF : STD_LOGIC; 
  signal p_5_INBUF : STD_LOGIC; 
  signal q_2_INBUF : STD_LOGIC; 
  signal p_6_INBUF : STD_LOGIC; 
  signal q_3_INBUF : STD_LOGIC; 
  signal p_7_INBUF : STD_LOGIC; 
  signal q_4_INBUF : STD_LOGIC; 
  signal q_5_INBUF : STD_LOGIC; 
  signal q_6_INBUF : STD_LOGIC; 
  signal q_7_INBUF : STD_LOGIC; 
  signal d_10_INBUF : STD_LOGIC; 
  signal d_11_INBUF : STD_LOGIC; 
  signal d_12_INBUF : STD_LOGIC; 
  signal d_13_INBUF : STD_LOGIC; 
  signal d_14_INBUF : STD_LOGIC; 
  signal d_15_INBUF : STD_LOGIC; 
  signal e_10_INBUF : STD_LOGIC; 
  signal e_11_INBUF : STD_LOGIC; 
  signal e_12_INBUF : STD_LOGIC; 
  signal e_13_INBUF : STD_LOGIC; 
  signal e_14_INBUF : STD_LOGIC; 
  signal e_15_INBUF : STD_LOGIC; 
  signal reset_INBUF : STD_LOGIC; 
  signal start_INBUF : STD_LOGIC; 
  signal msg_r_10_O : STD_LOGIC; 
  signal msg_r_11_O : STD_LOGIC; 
  signal msg_r_12_O : STD_LOGIC; 
  signal msg_r_13_O : STD_LOGIC; 
  signal msg_r_14_O : STD_LOGIC; 
  signal msg_r_15_O : STD_LOGIC; 
  signal msg_0_INBUF : STD_LOGIC; 
  signal msg_1_INBUF : STD_LOGIC; 
  signal msg_2_INBUF : STD_LOGIC; 
  signal msg_3_INBUF : STD_LOGIC; 
  signal msg_4_INBUF : STD_LOGIC; 
  signal msg_5_INBUF : STD_LOGIC; 
  signal msg_6_INBUF : STD_LOGIC; 
  signal msg_7_INBUF : STD_LOGIC; 
  signal correct_0_O : STD_LOGIC; 
  signal msg_r_0_O : STD_LOGIC; 
  signal msg_r_1_O : STD_LOGIC; 
  signal msg_r_2_O : STD_LOGIC; 
  signal msg_r_3_O : STD_LOGIC; 
  signal msg_r_4_O : STD_LOGIC; 
  signal msg_r_5_O : STD_LOGIC; 
  signal msg_r_6_O : STD_LOGIC; 
  signal msg_r_7_O : STD_LOGIC; 
  signal msg_r_8_O : STD_LOGIC; 
  signal msg_r_9_O : STD_LOGIC; 
  signal clk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal clk_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal g_g_v_rsa_en_h_BUFG_S_INVNOT : STD_LOGIC; 
  signal g_g_v_rsa_en_h_BUFG_I0_INV : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT0 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT1 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT2 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT3 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT4 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT5 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT6 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT7 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT8 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT9 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT10 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT11 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT12 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT13 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT14 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT15 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT16 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCOUT17 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P15 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P16 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P17 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P18 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P19 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P20 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P21 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P22 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P23 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P24 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P25 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P26 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P27 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P28 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P29 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P30 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P31 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P32 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P33 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P34 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_P35 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN0 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN1 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN2 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN3 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN4 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN5 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN6 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN7 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN8 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN9 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN10 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN11 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN12 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN13 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN14 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN15 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN16 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_BCIN17 : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_RSTP_INT : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_RSTB_INT : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_RSTA_INT : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_CLK_INT : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_CEP_INT : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_CEB_INT : STD_LOGIC; 
  signal hash_Mmult_product_mult0000_submult_1_CEA_INT : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_13788 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_13786 : STD_LOGIC; 
  signal N1726 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_13779 : STD_LOGIC; 
  signal N1725 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_13771 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_DXMUX_13824 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_F5MUX_13822 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_BXINV_13815 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_mux2_1_X1_13813 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_CLKINV_13807 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_DXMUX_13860 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_F5MUX_13858 : STD_LOGIC; 
  signal N1660 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_BXINV_13851 : STD_LOGIC; 
  signal N1659 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_CLKINV_13842 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_13896 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_13894 : STD_LOGIC; 
  signal N1714 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_13887 : STD_LOGIC; 
  signal N1713 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_13879 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_DXMUX_13932 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_F5MUX_13930 : STD_LOGIC; 
  signal N1656 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_BXINV_13923 : STD_LOGIC; 
  signal N1655 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_CLKINV_13914 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_DXMUX_13968 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_F5MUX_13966 : STD_LOGIC; 
  signal N1654 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_BXINV_13959 : STD_LOGIC; 
  signal N1653 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_CLKINV_13950 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_DXMUX_14004 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_F5MUX_14002 : STD_LOGIC; 
  signal N1646 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_BXINV_13995 : STD_LOGIC; 
  signal N1645 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_CLKINV_13987 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_DXMUX_14040 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_F5MUX_14038 : STD_LOGIC; 
  signal N1640 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_BXINV_14031 : STD_LOGIC; 
  signal N1639 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_CLKINV_14023 : STD_LOGIC; 
  signal N1073_F5MUX_14070 : STD_LOGIC; 
  signal N1396 : STD_LOGIC; 
  signal N1073_BXINV_14063 : STD_LOGIC; 
  signal N1395 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_14101 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_14099 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_14092 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X631_14090 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_14083 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_14137 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_14135 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_14128 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X631_14126 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_14119 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_18_F5MUX_14167 : STD_LOGIC; 
  signal N1446 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_18_BXINV_14159 : STD_LOGIC; 
  signal N1445 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_14198 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_14196 : STD_LOGIC; 
  signal N1730 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_14189 : STD_LOGIC; 
  signal N1729 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_14181 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_14234 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_14232 : STD_LOGIC; 
  signal N1696 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_14225 : STD_LOGIC; 
  signal N1695 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_14217 : STD_LOGIC; 
  signal N925_F5MUX_14264 : STD_LOGIC; 
  signal N1364 : STD_LOGIC; 
  signal N925_BXINV_14257 : STD_LOGIC; 
  signal N1363 : STD_LOGIC; 
  signal N926_F5MUX_14289 : STD_LOGIC; 
  signal N1366 : STD_LOGIC; 
  signal N926_BXINV_14281 : STD_LOGIC; 
  signal N1365 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_14320 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_14318 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_14311 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_mux2_1_X1_14309 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_14303 : STD_LOGIC; 
  signal n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_14356 : STD_LOGIC; 
  signal n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_14354 : STD_LOGIC; 
  signal n_calc_q_chain_gen_6_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_14347 : STD_LOGIC; 
  signal n_calc_q_chain_gen_6_sc_ch_inst_mux2_1_X1_14345 : STD_LOGIC; 
  signal n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_14339 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_14392 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_14390 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_14383 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X631_14381 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_14374 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_14428 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_14426 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_14419 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X631_14417 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_14410 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_14464 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_14462 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_14455 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X631_14453 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_14446 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_14500 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_14498 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_14491 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_mux2_1_X1_14489 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_14483 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_14536 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_14534 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_14527 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_mux2_1_X1_14525 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_14519 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_DXMUX_14572 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_F5MUX_14570 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_BXINV_14563 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_mux2_1_X1_14561 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_CLKINV_14555 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_DXMUX_14608 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_F5MUX_14606 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_BXINV_14599 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_mux2_1_X1_14597 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_CLKINV_14591 : STD_LOGIC; 
  signal N825_F5MUX_14638 : STD_LOGIC; 
  signal N1316 : STD_LOGIC; 
  signal N825_BXINV_14631 : STD_LOGIC; 
  signal N1315 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_38_DXMUX_14683 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_38_F5MUX_14681 : STD_LOGIC; 
  signal N1318 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_38_BXINV_14673 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_38_DYMUX_14665 : STD_LOGIC; 
  signal N1317 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_38_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_38_CLKINV_14656 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_38_CEINV_14655 : STD_LOGIC; 
  signal N819_F5MUX_14714 : STD_LOGIC; 
  signal N1308 : STD_LOGIC; 
  signal N819_BXINV_14707 : STD_LOGIC; 
  signal N1307 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_42_DXMUX_14759 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_42_F5MUX_14757 : STD_LOGIC; 
  signal N1310 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_42_BXINV_14749 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_42_DYMUX_14741 : STD_LOGIC; 
  signal N1309 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_42_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_42_CLKINV_14732 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_42_CEINV_14731 : STD_LOGIC; 
  signal N901_F5MUX_14790 : STD_LOGIC; 
  signal N1336 : STD_LOGIC; 
  signal N901_BXINV_14783 : STD_LOGIC; 
  signal N1335 : STD_LOGIC; 
  signal N902_F5MUX_14815 : STD_LOGIC; 
  signal N1338 : STD_LOGIC; 
  signal N902_BXINV_14808 : STD_LOGIC; 
  signal N1337 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_14846 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_14844 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X83 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_14837 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X831_14835 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_14828 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_14882 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_F5MUX_14880 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_0_sc_out_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_BXINV_14873 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_0_sc_out_inst_mux2_1_X1_14871 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_14864 : STD_LOGIC; 
  signal n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_14918 : STD_LOGIC; 
  signal n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_F5MUX_14916 : STD_LOGIC; 
  signal n_calc_a_chain_gen_0_sc_out_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_BXINV_14909 : STD_LOGIC; 
  signal n_calc_a_chain_gen_0_sc_out_inst_mux2_1_X1_14907 : STD_LOGIC; 
  signal n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_14900 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_14954 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_14952 : STD_LOGIC; 
  signal N1722 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_14945 : STD_LOGIC; 
  signal N1721 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_14937 : STD_LOGIC; 
  signal N792_F5MUX_14984 : STD_LOGIC; 
  signal N1272 : STD_LOGIC; 
  signal N792_BXINV_14977 : STD_LOGIC; 
  signal N1271 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_15015 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_15013 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X83 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_15006 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X831_15004 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_14997 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_60_DXMUX_15065 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_60_F5MUX_15063 : STD_LOGIC; 
  signal N1274 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_60_BXINV_15055 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_60_DYMUX_15047 : STD_LOGIC; 
  signal N1273 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_60_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_60_CLKINV_15038 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_60_CEINV_15037 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_15102 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_15100 : STD_LOGIC; 
  signal N1744 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_15093 : STD_LOGIC; 
  signal N1743 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_15085 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15138 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15136 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15129 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_mux2_1_X1_15127 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15121 : STD_LOGIC; 
  signal n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15174 : STD_LOGIC; 
  signal n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15172 : STD_LOGIC; 
  signal n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_rt_15170 : STD_LOGIC; 
  signal n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15162 : STD_LOGIC; 
  signal n_calc_a_chain_gen_8_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15154 : STD_LOGIC; 
  signal n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15210 : STD_LOGIC; 
  signal n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15208 : STD_LOGIC; 
  signal n_calc_q_chain_gen_8_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15201 : STD_LOGIC; 
  signal n_calc_q_chain_gen_8_sc_ch_inst_mux2_1_X1_15199 : STD_LOGIC; 
  signal n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15193 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_DXMUX_15246 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_F5MUX_15244 : STD_LOGIC; 
  signal N1678 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_BXINV_15237 : STD_LOGIC; 
  signal N1677 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_CLKINV_15229 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_DXMUX_15282 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_F5MUX_15280 : STD_LOGIC; 
  signal N1644 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_BXINV_15273 : STD_LOGIC; 
  signal N1643 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_CLKINV_15265 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_DXMUX_15318 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_F5MUX_15316 : STD_LOGIC; 
  signal N1638 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_BXINV_15309 : STD_LOGIC; 
  signal N1637 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_CLKINV_15301 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_15354 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_15352 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_15345 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_mux2_1_X1_15343 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_15337 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_15390 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_15388 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_15381 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_mux2_1_X1_15379 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_15373 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_DXMUX_15426 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_F5MUX_15424 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_BXINV_15417 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_mux2_1_X1_15415 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_CLKINV_15409 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_DXMUX_15462 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_F5MUX_15460 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_BXINV_15453 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_mux2_1_X1_15451 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_CLKINV_15445 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_DXMUX_15498 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_F5MUX_15496 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_BXINV_15489 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_mux2_1_X1_15487 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_CLKINV_15481 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq0000_F5MUX_15528 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq00001_15526 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq0000_BXINV_15521 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq0000_G : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_15559 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_15557 : STD_LOGIC; 
  signal N1734 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_15550 : STD_LOGIC; 
  signal N1733 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_15542 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_15595 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_15593 : STD_LOGIC; 
  signal N1708 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_15586 : STD_LOGIC; 
  signal N1707 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_15578 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_15631 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_15629 : STD_LOGIC; 
  signal N1692 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_15622 : STD_LOGIC; 
  signal N1691 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_15614 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_15667 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_15665 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_15658 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X631_15656 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_15649 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_15703 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_15701 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_15694 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_mux2_1_X1_15692 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_15686 : STD_LOGIC; 
  signal n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_15739 : STD_LOGIC; 
  signal n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_15737 : STD_LOGIC; 
  signal n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_rt_15735 : STD_LOGIC; 
  signal n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_15727 : STD_LOGIC; 
  signal n_calc_a_chain_gen_10_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_15719 : STD_LOGIC; 
  signal m_e_exp_div_sum1_15_F5MUX_15769 : STD_LOGIC; 
  signal N1460 : STD_LOGIC; 
  signal m_e_exp_div_sum1_15_BXINV_15762 : STD_LOGIC; 
  signal N1459 : STD_LOGIC; 
  signal m_e_exp_div_sum1_31_F5MUX_15794 : STD_LOGIC; 
  signal N1450 : STD_LOGIC; 
  signal m_e_exp_div_sum1_31_BXINV_15787 : STD_LOGIC; 
  signal N1449 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_15825 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_15823 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_15816 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X631_15814 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_15807 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_15861 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_15859 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_15852 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X631_15850 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_15843 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_15897 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_15895 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_15888 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X631_15886 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_15879 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_15933 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_15931 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_15924 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_mux2_1_X1_15922 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_15916 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_DXMUX_15969 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_F5MUX_15967 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_BXINV_15960 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_mux2_1_X1_15958 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_CLKINV_15952 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_DXMUX_16005 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_F5MUX_16003 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_BXINV_15996 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_mux2_1_X1_15994 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_CLKINV_15988 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_DXMUX_16041 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_F5MUX_16039 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_BXINV_16032 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_mux2_1_X1_16030 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_CLKINV_16024 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_DXMUX_16077 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_F5MUX_16075 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_BXINV_16068 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_mux2_1_X1_16066 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_CLKINV_16060 : STD_LOGIC; 
  signal N831_F5MUX_16107 : STD_LOGIC; 
  signal N1324 : STD_LOGIC; 
  signal N831_BXINV_16100 : STD_LOGIC; 
  signal N1323 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_34_DXMUX_16152 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_34_F5MUX_16150 : STD_LOGIC; 
  signal N1326 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_34_BXINV_16142 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_34_DYMUX_16134 : STD_LOGIC; 
  signal N1325 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_34_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_34_CLKINV_16125 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_34_CEINV_16124 : STD_LOGIC; 
  signal N904_F5MUX_16183 : STD_LOGIC; 
  signal N1340 : STD_LOGIC; 
  signal N904_BXINV_16176 : STD_LOGIC; 
  signal N1339 : STD_LOGIC; 
  signal N905_F5MUX_16208 : STD_LOGIC; 
  signal N1342 : STD_LOGIC; 
  signal N905_BXINV_16200 : STD_LOGIC; 
  signal N1341 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_16239 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_16237 : STD_LOGIC; 
  signal N1740 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_16230 : STD_LOGIC; 
  signal N1739 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_16222 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_DXMUX_16275 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_F5MUX_16273 : STD_LOGIC; 
  signal N1636 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_BXINV_16266 : STD_LOGIC; 
  signal N1635 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_CLKINV_16258 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_DXMUX_16311 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_F5MUX_16309 : STD_LOGIC; 
  signal N1626 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_BXINV_16302 : STD_LOGIC; 
  signal N1625 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_CLKINV_16294 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_16347 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_16345 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_16338 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X631_16336 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_16329 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_16383 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_16381 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X83 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_16374 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X831_16372 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_16365 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_16419 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_16417 : STD_LOGIC; 
  signal N1700 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_16410 : STD_LOGIC; 
  signal N1699 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_16402 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_16455 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_16453 : STD_LOGIC; 
  signal N1688 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_16446 : STD_LOGIC; 
  signal N1687 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_16438 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_DXMUX_16491 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_F5MUX_16489 : STD_LOGIC; 
  signal N1680 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_BXINV_16482 : STD_LOGIC; 
  signal N1679 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_CLKINV_16474 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_DXMUX_16527 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_F5MUX_16525 : STD_LOGIC; 
  signal N1632 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_BXINV_16518 : STD_LOGIC; 
  signal N1631 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_CLKINV_16509 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_16563 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_16561 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_16554 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_mux2_1_X1_16552 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_16546 : STD_LOGIC; 
  signal n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_16599 : STD_LOGIC; 
  signal n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_16597 : STD_LOGIC; 
  signal n_calc_q_chain_gen_1_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_16590 : STD_LOGIC; 
  signal n_calc_q_chain_gen_1_sc_ch_inst_mux2_1_X1_16588 : STD_LOGIC; 
  signal n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_16582 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_16635 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_16633 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_16626 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_mux2_1_X1_16624 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_16618 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_16671 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_16669 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_16662 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_mux2_1_X1_16660 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_16654 : STD_LOGIC; 
  signal n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_16707 : STD_LOGIC; 
  signal n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_16705 : STD_LOGIC; 
  signal n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_rt_16703 : STD_LOGIC; 
  signal n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_16695 : STD_LOGIC; 
  signal n_calc_a_chain_gen_12_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_16687 : STD_LOGIC; 
  signal N810_F5MUX_16737 : STD_LOGIC; 
  signal N1296 : STD_LOGIC; 
  signal N810_BXINV_16730 : STD_LOGIC; 
  signal N1295 : STD_LOGIC; 
  signal N798_F5MUX_16762 : STD_LOGIC; 
  signal N1280 : STD_LOGIC; 
  signal N798_BXINV_16755 : STD_LOGIC; 
  signal N1279 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_48_DXMUX_16807 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_48_F5MUX_16805 : STD_LOGIC; 
  signal N1298 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_48_BXINV_16797 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_48_DYMUX_16789 : STD_LOGIC; 
  signal N1297 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_48_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_48_CLKINV_16780 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_48_CEINV_16779 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_56_DXMUX_16858 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_56_F5MUX_16856 : STD_LOGIC; 
  signal N1282 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_56_BXINV_16848 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_56_DYMUX_16840 : STD_LOGIC; 
  signal N1281 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_56_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_56_CLKINV_16831 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_56_CEINV_16830 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_16895 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_16893 : STD_LOGIC; 
  signal N1706 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_16886 : STD_LOGIC; 
  signal N1705 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_16878 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_16931 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_16929 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X83 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_16922 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X831_16920 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_16913 : STD_LOGIC; 
  signal N1100_F5MUX_16961 : STD_LOGIC; 
  signal N1408 : STD_LOGIC; 
  signal N1100_BXINV_16954 : STD_LOGIC; 
  signal N1407 : STD_LOGIC; 
  signal N1101_F5MUX_16986 : STD_LOGIC; 
  signal N1410 : STD_LOGIC; 
  signal N1101_BXINV_16979 : STD_LOGIC; 
  signal N1409 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_DXMUX_17017 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_F5MUX_17015 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_BXINV_17008 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_mux2_1_X1_17006 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_CLKINV_17000 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_DXMUX_17053 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_F5MUX_17051 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_BXINV_17044 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_mux2_1_X1_17042 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_CLKINV_17036 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_DXMUX_17089 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_F5MUX_17087 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_BXINV_17080 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_mux2_1_X1_17078 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_CLKINV_17072 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_17125 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_17123 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_17116 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X631_17114 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_17107 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_17161 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_17159 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_17152 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_mux2_1_X1_17150 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_17144 : STD_LOGIC; 
  signal n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_17197 : STD_LOGIC; 
  signal n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_17195 : STD_LOGIC; 
  signal n_calc_q_chain_gen_3_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_17188 : STD_LOGIC; 
  signal n_calc_q_chain_gen_3_sc_ch_inst_mux2_1_X1_17186 : STD_LOGIC; 
  signal n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_17180 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_17233 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_17231 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_17224 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_mux2_1_X1_17222 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_17216 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_17269 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_17267 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_17260 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_mux2_1_X1_17258 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_17252 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_17305 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_17303 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_17296 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_mux2_1_X1_17294 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_17288 : STD_LOGIC; 
  signal n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_17341 : STD_LOGIC; 
  signal n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_17339 : STD_LOGIC; 
  signal n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_rt_17337 : STD_LOGIC; 
  signal n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_17329 : STD_LOGIC; 
  signal n_calc_a_chain_gen_22_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_17321 : STD_LOGIC; 
  signal n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_17377 : STD_LOGIC; 
  signal n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_17375 : STD_LOGIC; 
  signal n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_rt_17373 : STD_LOGIC; 
  signal n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_17365 : STD_LOGIC; 
  signal n_calc_a_chain_gen_14_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_17357 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_17413 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_17411 : STD_LOGIC; 
  signal N1728 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_17404 : STD_LOGIC; 
  signal N1727 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_17396 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_17449 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_17447 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_17440 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X631_17438 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_17431 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_17485 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_17483 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_17476 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X631_17474 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_17467 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_DXMUX_17521 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_F5MUX_17519 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_BXINV_17512 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_mux2_1_X1_17510 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_CLKINV_17504 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DXMUX_17557 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_F5MUX_17555 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_BXINV_17548 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_mux2_1_X1_17546 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV_17540 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_17593 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_17591 : STD_LOGIC; 
  signal N1716 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_17584 : STD_LOGIC; 
  signal N1715 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_17576 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_17629 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_17627 : STD_LOGIC; 
  signal N1682 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_17620 : STD_LOGIC; 
  signal N1681 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_17612 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_DXMUX_17665 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_F5MUX_17663 : STD_LOGIC; 
  signal N1676 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_BXINV_17656 : STD_LOGIC; 
  signal N1675 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_CLKINV_17647 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_DXMUX_17701 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_F5MUX_17699 : STD_LOGIC; 
  signal N1670 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_BXINV_17692 : STD_LOGIC; 
  signal N1669 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_CLKINV_17683 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_DXMUX_17737 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_F5MUX_17735 : STD_LOGIC; 
  signal N1662 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_BXINV_17728 : STD_LOGIC; 
  signal N1661 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_CLKINV_17719 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_17773 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_17771 : STD_LOGIC; 
  signal N1442 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_17764 : STD_LOGIC; 
  signal N1441 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_17756 : STD_LOGIC; 
  signal N910_F5MUX_17803 : STD_LOGIC; 
  signal N1348 : STD_LOGIC; 
  signal N910_BXINV_17796 : STD_LOGIC; 
  signal N1347 : STD_LOGIC; 
  signal N911_F5MUX_17828 : STD_LOGIC; 
  signal N1350 : STD_LOGIC; 
  signal N911_BXINV_17820 : STD_LOGIC; 
  signal N1349 : STD_LOGIC; 
  signal N922_F5MUX_17853 : STD_LOGIC; 
  signal N1360 : STD_LOGIC; 
  signal N922_BXINV_17845 : STD_LOGIC; 
  signal N1359 : STD_LOGIC; 
  signal N923_F5MUX_17878 : STD_LOGIC; 
  signal N1362 : STD_LOGIC; 
  signal N923_BXINV_17871 : STD_LOGIC; 
  signal N1361 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_17909 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_17907 : STD_LOGIC; 
  signal N1732 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_17900 : STD_LOGIC; 
  signal N1731 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_17892 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_17945 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_17943 : STD_LOGIC; 
  signal N1698 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_17936 : STD_LOGIC; 
  signal N1697 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_17928 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_DXMUX_17981 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_F5MUX_17979 : STD_LOGIC; 
  signal N1748 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_BXINV_17972 : STD_LOGIC; 
  signal N1747 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_CLKINV_17964 : STD_LOGIC; 
  signal N822_F5MUX_18011 : STD_LOGIC; 
  signal N1312 : STD_LOGIC; 
  signal N822_BXINV_18004 : STD_LOGIC; 
  signal N1311 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_40_DXMUX_18056 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_40_F5MUX_18054 : STD_LOGIC; 
  signal N1314 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_40_BXINV_18046 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_40_DYMUX_18038 : STD_LOGIC; 
  signal N1313 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_40_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_40_CLKINV_18029 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_40_CEINV_18028 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_18093 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_18091 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_18084 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X631_18082 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_18075 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_18129 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_18127 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_18120 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X631_18118 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_18111 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_DXMUX_18165 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_F5MUX_18163 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_BXINV_18156 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X631_18154 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_CLKINV_18147 : STD_LOGIC; 
  signal N816_F5MUX_18195 : STD_LOGIC; 
  signal N1304 : STD_LOGIC; 
  signal N816_BXINV_18188 : STD_LOGIC; 
  signal N1303 : STD_LOGIC; 
  signal N804_F5MUX_18220 : STD_LOGIC; 
  signal N1288 : STD_LOGIC; 
  signal N804_BXINV_18213 : STD_LOGIC; 
  signal N1287 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_44_DXMUX_18265 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_44_F5MUX_18263 : STD_LOGIC; 
  signal N1306 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_44_BXINV_18255 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_44_DYMUX_18247 : STD_LOGIC; 
  signal N1305 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_44_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_44_CLKINV_18238 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_44_CEINV_18237 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_52_DXMUX_18316 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_52_F5MUX_18314 : STD_LOGIC; 
  signal N1290 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_52_BXINV_18306 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_52_DYMUX_18298 : STD_LOGIC; 
  signal N1289 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_52_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_52_CLKINV_18289 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_52_CEINV_18288 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_18353 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_18351 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_18344 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_mux2_1_X1_18342 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_18336 : STD_LOGIC; 
  signal n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_18389 : STD_LOGIC; 
  signal n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_18387 : STD_LOGIC; 
  signal n_calc_q_chain_gen_5_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_18380 : STD_LOGIC; 
  signal n_calc_q_chain_gen_5_sc_ch_inst_mux2_1_X1_18378 : STD_LOGIC; 
  signal n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_18372 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_18425 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_18423 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_18416 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_mux2_1_X1_18414 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_18408 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_18461 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_18459 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_18452 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_mux2_1_X1_18450 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_18444 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_DXMUX_18497 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_F5MUX_18495 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_BXINV_18488 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_mux2_1_X1_18486 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_CLKINV_18480 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_DXMUX_18533 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_F5MUX_18531 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_BXINV_18524 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_mux2_1_X1_18522 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_CLKINV_18516 : STD_LOGIC; 
  signal n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_18569 : STD_LOGIC; 
  signal n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_18567 : STD_LOGIC; 
  signal n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_rt_18565 : STD_LOGIC; 
  signal n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_18557 : STD_LOGIC; 
  signal n_calc_a_chain_gen_16_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_18549 : STD_LOGIC; 
  signal N789_F5MUX_18599 : STD_LOGIC; 
  signal N1268 : STD_LOGIC; 
  signal N789_BXINV_18592 : STD_LOGIC; 
  signal N1267 : STD_LOGIC; 
  signal N790_F5MUX_18624 : STD_LOGIC; 
  signal N1270 : STD_LOGIC; 
  signal N790_BXINV_18617 : STD_LOGIC; 
  signal N1269 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_18655 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_18653 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X83 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_18646 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X831_18644 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_18637 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_DXMUX_18691 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_F5MUX_18689 : STD_LOGIC; 
  signal N1750 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_BXINV_18682 : STD_LOGIC; 
  signal N1749 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_CLKINV_18674 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_DXMUX_18727 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_F5MUX_18725 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_BXINV_18718 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_mux2_1_X1_18716 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_CLKINV_18710 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_18763 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_18761 : STD_LOGIC; 
  signal N1724 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_18754 : STD_LOGIC; 
  signal N1723 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_18746 : STD_LOGIC; 
  signal N916_F5MUX_18793 : STD_LOGIC; 
  signal N1352 : STD_LOGIC; 
  signal N916_BXINV_18786 : STD_LOGIC; 
  signal N1351 : STD_LOGIC; 
  signal N917_F5MUX_18818 : STD_LOGIC; 
  signal N1354 : STD_LOGIC; 
  signal N917_BXINV_18811 : STD_LOGIC; 
  signal N1353 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_18849 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_18847 : STD_LOGIC; 
  signal N1746 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_18840 : STD_LOGIC; 
  signal N1745 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_18832 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_18885 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_18883 : STD_LOGIC; 
  signal N1712 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_18876 : STD_LOGIC; 
  signal N1711 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_18868 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_DXMUX_18921 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_F5MUX_18919 : STD_LOGIC; 
  signal N1674 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_BXINV_18912 : STD_LOGIC; 
  signal N1673 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_CLKINV_18903 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_DXMUX_18957 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_F5MUX_18955 : STD_LOGIC; 
  signal N1668 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_BXINV_18948 : STD_LOGIC; 
  signal N1667 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_CLKINV_18939 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_DXMUX_18993 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_F5MUX_18991 : STD_LOGIC; 
  signal N1652 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_BXINV_18984 : STD_LOGIC; 
  signal N1651 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_CLKINV_18975 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_DXMUX_19029 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_F5MUX_19027 : STD_LOGIC; 
  signal N1650 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_BXINV_19020 : STD_LOGIC; 
  signal N1649 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_CLKINV_19011 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_19065 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_19063 : STD_LOGIC; 
  signal N1440 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_19056 : STD_LOGIC; 
  signal N1439 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_19048 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_div_DXMUX_19101 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_div_F5MUX_19099 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_div_mux00011_19097 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_div_BXINV_19091 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_div_mux00012_19089 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_div_CLKINV_19084 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_div_CEINV_19083 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_19135 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_19133 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_19126 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_mux2_1_X1_19124 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_19118 : STD_LOGIC; 
  signal n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_19171 : STD_LOGIC; 
  signal n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_19169 : STD_LOGIC; 
  signal n_calc_q_chain_gen_7_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_19162 : STD_LOGIC; 
  signal n_calc_q_chain_gen_7_sc_ch_inst_mux2_1_X1_19160 : STD_LOGIC; 
  signal n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_19154 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_19207 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_19205 : STD_LOGIC; 
  signal N1736 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_19198 : STD_LOGIC; 
  signal N1735 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_19190 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_19243 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_19241 : STD_LOGIC; 
  signal N1710 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_19234 : STD_LOGIC; 
  signal N1709 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_19226 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_19279 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_19277 : STD_LOGIC; 
  signal N1694 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_19270 : STD_LOGIC; 
  signal N1693 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_19262 : STD_LOGIC; 
  signal m_e_exp_div_sum1_28_F5MUX_19309 : STD_LOGIC; 
  signal N1454 : STD_LOGIC; 
  signal m_e_exp_div_sum1_28_BXINV_19301 : STD_LOGIC; 
  signal N1453 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_19340 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_19338 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_19331 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_mux2_1_X1_19329 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_19323 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_19376 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_19374 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_19367 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_mux2_1_X1_19365 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_19359 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_DXMUX_19412 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_F5MUX_19410 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_BXINV_19403 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_mux2_1_X1_19401 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_CLKINV_19395 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_DXMUX_19448 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_F5MUX_19446 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_BXINV_19439 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_mux2_1_X1_19437 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_CLKINV_19431 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_DXMUX_19484 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_F5MUX_19482 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_BXINV_19475 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_mux2_1_X1_19473 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_CLKINV_19467 : STD_LOGIC; 
  signal n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_19520 : STD_LOGIC; 
  signal n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_19518 : STD_LOGIC; 
  signal n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_rt_19516 : STD_LOGIC; 
  signal n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_19508 : STD_LOGIC; 
  signal n_calc_a_chain_gen_18_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_19500 : STD_LOGIC; 
  signal N1164_F5MUX_19550 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1164_BXINV_19543 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW01_19541 : STD_LOGIC; 
  signal N1161_F5MUX_19575 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1161_BXINV_19568 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW01_19566 : STD_LOGIC; 
  signal N1155_F5MUX_19600 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1155_BXINV_19593 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW01_19591 : STD_LOGIC; 
  signal N1067_F5MUX_19625 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1067_BXINV_19618 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW01_19616 : STD_LOGIC; 
  signal N1061_F5MUX_19650 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1061_BXINV_19643 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW01_19641 : STD_LOGIC; 
  signal N1058_F5MUX_19675 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1058_BXINV_19668 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW01_19666 : STD_LOGIC; 
  signal N895_F5MUX_19700 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N895_BXINV_19693 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW01_19691 : STD_LOGIC; 
  signal N1165_F5MUX_19725 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1165_BXINV_19718 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW11_19716 : STD_LOGIC; 
  signal N1162_F5MUX_19750 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1162_BXINV_19743 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW11_19741 : STD_LOGIC; 
  signal N1156_F5MUX_19775 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1156_BXINV_19768 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW11_19766 : STD_LOGIC; 
  signal N1068_F5MUX_19800 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1068_BXINV_19793 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW11_19791 : STD_LOGIC; 
  signal N1062_F5MUX_19825 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1062_BXINV_19818 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW11_19816 : STD_LOGIC; 
  signal N1059_F5MUX_19850 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1059_BXINV_19843 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW11_19841 : STD_LOGIC; 
  signal N896_F5MUX_19875 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N896_BXINV_19868 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW11_19866 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_19906 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_19904 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_19897 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X631_19895 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_19888 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_19942 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_19940 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_19933 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X631_19931 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_19924 : STD_LOGIC; 
  signal n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DXMUX_19978 : STD_LOGIC; 
  signal n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_F5MUX_19976 : STD_LOGIC; 
  signal N1720 : STD_LOGIC; 
  signal n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_BXINV_19969 : STD_LOGIC; 
  signal N1719 : STD_LOGIC; 
  signal n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV_19961 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_In59_F5MUX_20008 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_In591_20006 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_In59_BXINV_20001 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_In59_G : STD_LOGIC; 
  signal N828_F5MUX_20033 : STD_LOGIC; 
  signal N1320 : STD_LOGIC; 
  signal N828_BXINV_20026 : STD_LOGIC; 
  signal N1319 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_36_DXMUX_20078 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_36_F5MUX_20076 : STD_LOGIC; 
  signal N1322 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_36_BXINV_20068 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_36_DYMUX_20060 : STD_LOGIC; 
  signal N1321 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_36_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_36_CLKINV_20051 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_36_CEINV_20050 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_20115 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_20113 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_20106 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X631_20104 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_20097 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_20151 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_20149 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_20142 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X631_20140 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_20133 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_20187 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_20185 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_20178 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_mux2_1_X1_20176 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_20170 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_20223 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_20221 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_20214 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_mux2_1_X1_20212 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_20206 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_DXMUX_20259 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_F5MUX_20257 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_BXINV_20250 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_mux2_1_X1_20248 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_CLKINV_20242 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_DXMUX_20295 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_F5MUX_20293 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_BXINV_20286 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_mux2_1_X1_20284 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_CLKINV_20278 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_DXMUX_20331 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_F5MUX_20329 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_BXINV_20322 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_mux2_1_X1_20320 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_CLKINV_20314 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_DXMUX_20367 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_F5MUX_20365 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_BXINV_20358 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_mux2_1_X1_20356 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_CLKINV_20350 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_20403 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_20401 : STD_LOGIC; 
  signal N1742 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_20394 : STD_LOGIC; 
  signal N1741 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_20386 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_20439 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_20437 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X83 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_20430 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X831_20428 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_20421 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_DXMUX_20475 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_F5MUX_20473 : STD_LOGIC; 
  signal N1672 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_BXINV_20466 : STD_LOGIC; 
  signal N1671 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_CLKINV_20457 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_DXMUX_20511 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_F5MUX_20509 : STD_LOGIC; 
  signal N1666 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_BXINV_20502 : STD_LOGIC; 
  signal N1665 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_CLKINV_20493 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_DXMUX_20547 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_F5MUX_20545 : STD_LOGIC; 
  signal N1628 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_BXINV_20538 : STD_LOGIC; 
  signal N1627 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_CLKINV_20530 : STD_LOGIC; 
  signal N807_F5MUX_20577 : STD_LOGIC; 
  signal N1292 : STD_LOGIC; 
  signal N807_BXINV_20570 : STD_LOGIC; 
  signal N1291 : STD_LOGIC; 
  signal N795_F5MUX_20602 : STD_LOGIC; 
  signal N1276 : STD_LOGIC; 
  signal N795_BXINV_20595 : STD_LOGIC; 
  signal N1275 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_50_DXMUX_20647 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_50_F5MUX_20645 : STD_LOGIC; 
  signal N1294 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_50_BXINV_20637 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_50_DYMUX_20629 : STD_LOGIC; 
  signal N1293 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_50_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_50_CLKINV_20620 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_50_CEINV_20619 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_58_DXMUX_20698 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_58_F5MUX_20696 : STD_LOGIC; 
  signal N1278 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_58_BXINV_20688 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_58_DYMUX_20680 : STD_LOGIC; 
  signal N1277 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_58_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_58_CLKINV_20671 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_58_CEINV_20670 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd2_DXMUX_20735 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd2_F5MUX_20733 : STD_LOGIC; 
  signal N1630 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd2_BXINV_20725 : STD_LOGIC; 
  signal N1629 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd2_CLKINV_20717 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_20771 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_20769 : STD_LOGIC; 
  signal N1702 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_20762 : STD_LOGIC; 
  signal N1701 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_20754 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_20807 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_20805 : STD_LOGIC; 
  signal N1690 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_20798 : STD_LOGIC; 
  signal N1689 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_20790 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_DXMUX_20843 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_F5MUX_20841 : STD_LOGIC; 
  signal N1686 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_BXINV_20834 : STD_LOGIC; 
  signal N1685 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_CLKINV_20826 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_DXMUX_20879 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_F5MUX_20877 : STD_LOGIC; 
  signal N1658 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_BXINV_20870 : STD_LOGIC; 
  signal N1657 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_CLKINV_20861 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N3_F5MUX_20909 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_mux0002_0_4 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N3_BXINV_20902 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N3_G : STD_LOGIC; 
  signal N1076_F5MUX_20934 : STD_LOGIC; 
  signal N1400 : STD_LOGIC; 
  signal N1076_BXINV_20927 : STD_LOGIC; 
  signal N1399 : STD_LOGIC; 
  signal N1077_F5MUX_20959 : STD_LOGIC; 
  signal N1402 : STD_LOGIC; 
  signal N1077_BXINV_20952 : STD_LOGIC; 
  signal N1401 : STD_LOGIC; 
  signal N1079_F5MUX_20984 : STD_LOGIC; 
  signal N1404 : STD_LOGIC; 
  signal N1079_BXINV_20977 : STD_LOGIC; 
  signal N1403 : STD_LOGIC; 
  signal N1080_F5MUX_21009 : STD_LOGIC; 
  signal N1406 : STD_LOGIC; 
  signal N1080_BXINV_21002 : STD_LOGIC; 
  signal N1405 : STD_LOGIC; 
  signal N1182_F5MUX_21034 : STD_LOGIC; 
  signal N1432 : STD_LOGIC; 
  signal N1182_BXINV_21027 : STD_LOGIC; 
  signal N1431 : STD_LOGIC; 
  signal N1183_F5MUX_21059 : STD_LOGIC; 
  signal N1434 : STD_LOGIC; 
  signal N1183_BXINV_21052 : STD_LOGIC; 
  signal N1433 : STD_LOGIC; 
  signal N1185_F5MUX_21084 : STD_LOGIC; 
  signal N1436 : STD_LOGIC; 
  signal N1185_BXINV_21077 : STD_LOGIC; 
  signal N1435 : STD_LOGIC; 
  signal N1186_F5MUX_21109 : STD_LOGIC; 
  signal N1438 : STD_LOGIC; 
  signal N1186_BXINV_21102 : STD_LOGIC; 
  signal N1437 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_21140 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_21138 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_21131 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_mux2_1_X1_21129 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_21123 : STD_LOGIC; 
  signal N1158_F5MUX_21170 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1158_BXINV_21163 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW01_21161 : STD_LOGIC; 
  signal N1070_F5MUX_21195 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1070_BXINV_21188 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW01_21186 : STD_LOGIC; 
  signal N1064_F5MUX_21220 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW0 : STD_LOGIC; 
  signal N1064_BXINV_21213 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW01_21211 : STD_LOGIC; 
  signal N1159_F5MUX_21245 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1159_BXINV_21238 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW11_21236 : STD_LOGIC; 
  signal N1071_F5MUX_21270 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1071_BXINV_21263 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW11_21261 : STD_LOGIC; 
  signal N1065_F5MUX_21295 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW1 : STD_LOGIC; 
  signal N1065_BXINV_21288 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW11_21286 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_DXMUX_21326 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_F5MUX_21324 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_BXINV_21317 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_mux2_1_X1_21315 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_CLKINV_21309 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_DXMUX_21362 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_F5MUX_21360 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_BXINV_21353 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_mux2_1_X1_21351 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_CLKINV_21345 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_DXMUX_21398 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_F5MUX_21396 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_BXINV_21389 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_mux2_1_X1_21387 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_CLKINV_21381 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_DXMUX_21434 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_F5MUX_21432 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_BXINV_21425 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_mux2_1_X1_21423 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_CLKINV_21417 : STD_LOGIC; 
  signal m_e_exp_div_sum1_3_F5MUX_21464 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_3_fa_ha2_Mxor_s_Result1 : STD_LOGIC; 
  signal m_e_exp_div_sum1_3_BXINV_21457 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_3_fa_ha2_Mxor_s_Result11_21455 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_21495 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_21493 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_21486 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X631_21484 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_21477 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_21531 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_21529 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_21522 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X631_21520 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_21513 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_21567 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_21565 : STD_LOGIC; 
  signal N1738 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_21558 : STD_LOGIC; 
  signal N1737 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_21550 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_DXMUX_21603 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_F5MUX_21601 : STD_LOGIC; 
  signal N1664 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_BXINV_21594 : STD_LOGIC; 
  signal N1663 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_CLKINV_21585 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_21639 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_21637 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_21630 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_mux2_1_X1_21628 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_21622 : STD_LOGIC; 
  signal n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_21675 : STD_LOGIC; 
  signal n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_21673 : STD_LOGIC; 
  signal n_calc_q_chain_gen_2_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_21666 : STD_LOGIC; 
  signal n_calc_q_chain_gen_2_sc_ch_inst_mux2_1_X1_21664 : STD_LOGIC; 
  signal n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_21658 : STD_LOGIC; 
  signal N777_F5MUX_21705 : STD_LOGIC; 
  signal N1256 : STD_LOGIC; 
  signal N777_BXINV_21698 : STD_LOGIC; 
  signal N1255 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_21736 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_21734 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_21727 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X631_21725 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_21718 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_21772 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_21770 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X63 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_21763 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X631_21761 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_21754 : STD_LOGIC; 
  signal N778_F5MUX_21802 : STD_LOGIC; 
  signal N1258 : STD_LOGIC; 
  signal N778_BXINV_21795 : STD_LOGIC; 
  signal N1257 : STD_LOGIC; 
  signal N907_F5MUX_21827 : STD_LOGIC; 
  signal N1344 : STD_LOGIC; 
  signal N907_BXINV_21820 : STD_LOGIC; 
  signal N1343 : STD_LOGIC; 
  signal N908_F5MUX_21852 : STD_LOGIC; 
  signal N1346 : STD_LOGIC; 
  signal N908_BXINV_21844 : STD_LOGIC; 
  signal N1345 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_21883 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_21881 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_21874 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_mux2_1_X1_21872 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_21866 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_21919 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_21917 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_21910 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_mux2_1_X1_21908 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_21902 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_21955 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_21953 : STD_LOGIC; 
  signal N1718 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_21946 : STD_LOGIC; 
  signal N1717 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_21938 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_21991 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_21989 : STD_LOGIC; 
  signal N1684 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_21982 : STD_LOGIC; 
  signal N1683 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_21974 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_DXMUX_22027 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_F5MUX_22025 : STD_LOGIC; 
  signal N1648 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_BXINV_22018 : STD_LOGIC; 
  signal N1647 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_CLKINV_22010 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_DXMUX_22063 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_F5MUX_22061 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_BXINV_22054 : STD_LOGIC; 
  signal N1641 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_CLKINV_22046 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_DXMUX_22099 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_F5MUX_22097 : STD_LOGIC; 
  signal N1634 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_BXINV_22090 : STD_LOGIC; 
  signal N1633 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_CLKINV_22082 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_22135 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_22133 : STD_LOGIC; 
  signal N1444 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_22126 : STD_LOGIC; 
  signal N1443 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_22118 : STD_LOGIC; 
  signal m_e_exp_div_sum1_29_F5MUX_22165 : STD_LOGIC; 
  signal N1456 : STD_LOGIC; 
  signal m_e_exp_div_sum1_29_BXINV_22158 : STD_LOGIC; 
  signal N1455 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_DXMUX_22196 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_F5MUX_22194 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_BXINV_22187 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_mux2_1_X1_22185 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_CLKINV_22179 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_DXMUX_22232 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_F5MUX_22230 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_BXINV_22223 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_mux2_1_X1_22221 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_CLKINV_22215 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_22268 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_22266 : STD_LOGIC; 
  signal N1704 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_22259 : STD_LOGIC; 
  signal N1703 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_22251 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_4_DXMUX_22306 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_4_F5MUX_22304 : STD_LOGIC; 
  signal m_e_exp_counter_o_Mcount_count_xor_4_1 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_4_BXINV_22297 : STD_LOGIC; 
  signal m_e_exp_counter_o_Mcount_count_xor_4_11_22295 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_4_CLKINV_22289 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_4_CEINV_22288 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_22342 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_22340 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X83 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_22333 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X831_22331 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_22324 : STD_LOGIC; 
  signal N813_F5MUX_22372 : STD_LOGIC; 
  signal N1300 : STD_LOGIC; 
  signal N813_BXINV_22365 : STD_LOGIC; 
  signal N1299 : STD_LOGIC; 
  signal N801_F5MUX_22397 : STD_LOGIC; 
  signal N1284 : STD_LOGIC; 
  signal N801_BXINV_22390 : STD_LOGIC; 
  signal N1283 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_46_DXMUX_22442 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_46_F5MUX_22440 : STD_LOGIC; 
  signal N1302 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_46_BXINV_22432 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_46_DYMUX_22424 : STD_LOGIC; 
  signal N1301 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_46_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_46_CLKINV_22415 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_46_CEINV_22414 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_54_DXMUX_22493 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_54_F5MUX_22491 : STD_LOGIC; 
  signal N1286 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_54_BXINV_22483 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_54_DYMUX_22475 : STD_LOGIC; 
  signal N1285 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_54_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_54_CLKINV_22466 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_54_CEINV_22465 : STD_LOGIC; 
  signal N1170_F5MUX_22524 : STD_LOGIC; 
  signal N1428 : STD_LOGIC; 
  signal N1170_BXINV_22517 : STD_LOGIC; 
  signal N1427 : STD_LOGIC; 
  signal N1171_F5MUX_22549 : STD_LOGIC; 
  signal N1430 : STD_LOGIC; 
  signal N1171_BXINV_22542 : STD_LOGIC; 
  signal N1429 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_22580 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_22578 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X85 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_22571 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X851_22569 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_22562 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_12_F5MUX_22610 : STD_LOGIC; 
  signal N1452 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_12_BXINV_22602 : STD_LOGIC; 
  signal N1451 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_22641 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_22639 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_22632 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_mux2_1_X1_22630 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_22624 : STD_LOGIC; 
  signal n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_22677 : STD_LOGIC; 
  signal n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_22675 : STD_LOGIC; 
  signal n_calc_q_chain_gen_4_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_22668 : STD_LOGIC; 
  signal n_calc_q_chain_gen_4_sc_ch_inst_mux2_1_X1_22666 : STD_LOGIC; 
  signal n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_22660 : STD_LOGIC; 
  signal m_e_exp_div_sum1_14_F5MUX_22707 : STD_LOGIC; 
  signal N1458 : STD_LOGIC; 
  signal m_e_exp_div_sum1_14_BXINV_22699 : STD_LOGIC; 
  signal N1457 : STD_LOGIC; 
  signal m_e_exp_div_sum1_30_F5MUX_22732 : STD_LOGIC; 
  signal N1448 : STD_LOGIC; 
  signal m_e_exp_div_sum1_30_BXINV_22724 : STD_LOGIC; 
  signal N1447 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_22763 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_22761 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_22754 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_mux2_1_X1_22752 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_22746 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_22799 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_22797 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_22790 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_mux2_1_X1_22788 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_22782 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_22835 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_22833 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_22826 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_mux2_1_X1_22824 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_22818 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_DXMUX_22871 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_F5MUX_22869 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_63_sc_out_inst_mux2_1_X : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_BXINV_22862 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_63_sc_out_inst_mux2_1_X1_22860 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_CLKINV_22854 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_23_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_22_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_15_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_14_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_en_a : STD_LOGIC; 
  signal m_e_exp_mul_cu_en_a_SW0_O_pack_1 : STD_LOGIC; 
  signal n_calc_en_a : STD_LOGIC; 
  signal n_calc_cu_en_a_SW0_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_24_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW1_O_pack_1 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_24_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_22_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_42_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_32_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_19_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_18_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_20_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_16_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_26_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_23139 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_16_pack_1 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_10_pack_1 : STD_LOGIC; 
  signal N712 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_11_pack_1 : STD_LOGIC; 
  signal N1239 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_36_pack_2 : STD_LOGIC; 
  signal N1206 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_44_pack_2 : STD_LOGIC; 
  signal N961 : STD_LOGIC; 
  signal N1026_pack_1 : STD_LOGIC; 
  signal N962 : STD_LOGIC; 
  signal N890_pack_1 : STD_LOGIC; 
  signal n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_23314 : STD_LOGIC; 
  signal n_calc_a_x_9_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_9_sc_ch_inst_mux2_1_X_SW2_O_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_23298 : STD_LOGIC; 
  signal N1497 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_5_fa_c1_O_pack_2 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_28_pack_1 : STD_LOGIC; 
  signal N848 : STD_LOGIC; 
  signal N474_pack_1 : STD_LOGIC; 
  signal N970 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_29_pack_1 : STD_LOGIC; 
  signal N952 : STD_LOGIC; 
  signal N732_pack_1 : STD_LOGIC; 
  signal N953 : STD_LOGIC; 
  signal N733_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_2_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_1_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_2_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_1_pack_1 : STD_LOGIC; 
  signal n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_23541 : STD_LOGIC; 
  signal n_calc_a_x_15_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW2_O_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_23525 : STD_LOGIC; 
  signal n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_23576 : STD_LOGIC; 
  signal n_calc_a_x_23_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_22_fa_c1_O_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_23559 : STD_LOGIC; 
  signal N1233 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_38_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_23635 : STD_LOGIC; 
  signal n_calc_a_x_30_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_29_fa_c1_SW0_O_pack_1 : STD_LOGIC; 
  signal n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_23618 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_7_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_6_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_8_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_4_pack_1 : STD_LOGIC; 
  signal N1152 : STD_LOGIC; 
  signal N940_pack_1 : STD_LOGIC; 
  signal N892 : STD_LOGIC; 
  signal N768_pack_1 : STD_LOGIC; 
  signal N1153 : STD_LOGIC; 
  signal N937_pack_1 : STD_LOGIC; 
  signal N893 : STD_LOGIC; 
  signal N765_pack_1 : STD_LOGIC; 
  signal n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_23814 : STD_LOGIC; 
  signal n_calc_a_x_17_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_16_fa_c1_O_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_23797 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_2_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_1_pack_2 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_16_pack_1 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_24_pack_1 : STD_LOGIC; 
  signal N1020 : STD_LOGIC; 
  signal N450_pack_1 : STD_LOGIC; 
  signal N1118 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_25_pack_1 : STD_LOGIC; 
  signal N1116 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_17_pack_1 : STD_LOGIC; 
  signal N1216 : STD_LOGIC; 
  signal N1109_pack_1 : STD_LOGIC; 
  signal N1217 : STD_LOGIC; 
  signal N1110_pack_1 : STD_LOGIC; 
  signal N1194 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_50_pack_2 : STD_LOGIC; 
  signal N1053 : STD_LOGIC; 
  signal N839_pack_1 : STD_LOGIC; 
  signal N947 : STD_LOGIC; 
  signal N787_pack_1 : STD_LOGIC; 
  signal N754 : STD_LOGIC; 
  signal N685_pack_1 : STD_LOGIC; 
  signal N868 : STD_LOGIC; 
  signal N744_pack_1 : STD_LOGIC; 
  signal N869 : STD_LOGIC; 
  signal N745_pack_1 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_5_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_3_pack_1 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_8_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_7_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_20_pack_1 : STD_LOGIC; 
  signal N1503 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_O_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_24281 : STD_LOGIC; 
  signal n_calc_a_x_19_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_rca_18_fa_c1_O_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_24264 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_10_DXMUX_24318 : STD_LOGIC; 
  signal m_e_exp_div_cu_bit_q1_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_10_CLKINV_24302 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_10_CEINV_24301 : STD_LOGIC; 
  signal N1463 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_12_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_11_DXMUX_24380 : STD_LOGIC; 
  signal m_e_exp_div_sum1_11_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_11_CLKINV_24364 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_11_CEINV_24363 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_12_DXMUX_24418 : STD_LOGIC; 
  signal m_e_exp_div_sum1_12_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_12_CLKINV_24401 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_12_CEINV_24400 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_13_DXMUX_24456 : STD_LOGIC; 
  signal m_e_exp_div_sum1_13_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_13_CLKINV_24440 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_13_CEINV_24439 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_21_DXMUX_24494 : STD_LOGIC; 
  signal m_e_exp_div_sum1_21_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_21_CLKINV_24478 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_21_CEINV_24477 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_22_DXMUX_24532 : STD_LOGIC; 
  signal m_e_exp_div_sum1_22_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_22_CLKINV_24516 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_22_CEINV_24515 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_23_DXMUX_24570 : STD_LOGIC; 
  signal m_e_exp_div_rest_0_211_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_23_CLKINV_24554 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_23_CEINV_24553 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_16_DXMUX_24608 : STD_LOGIC; 
  signal m_e_exp_div_sum1_16_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_16_CLKINV_24591 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_16_CEINV_24590 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_24_DXMUX_24646 : STD_LOGIC; 
  signal m_e_exp_div_sum1_24_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_24_CLKINV_24629 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_24_CEINV_24628 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_32_DXMUX_24684 : STD_LOGIC; 
  signal m_e_exp_div_sum1_32_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_32_CLKINV_24668 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_32_CEINV_24667 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_41_DXMUX_24722 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_41_CLKINV_24705 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_41_CEINV_24704 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_17_DXMUX_24760 : STD_LOGIC; 
  signal m_e_exp_div_sum1_17_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_17_CLKINV_24744 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_17_CEINV_24743 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_25_DXMUX_24798 : STD_LOGIC; 
  signal m_e_exp_div_cu_bit_q11_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_25_CLKINV_24782 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_25_CEINV_24781 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_33_DXMUX_24836 : STD_LOGIC; 
  signal m_e_exp_div_sum1_33_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_33_CLKINV_24820 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_33_CEINV_24819 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_34_DXMUX_24874 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_34_CLKINV_24858 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_34_CEINV_24857 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_42_DXMUX_24912 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_42_CLKINV_24896 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_42_CEINV_24895 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_50_DXMUX_24950 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_50_CLKINV_24934 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_50_CEINV_24933 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_18_DXMUX_24988 : STD_LOGIC; 
  signal m_e_exp_div_sum1_18_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_18_CLKINV_24971 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_18_CEINV_24970 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_35_DXMUX_25026 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_35_CLKINV_25009 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_35_CEINV_25008 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_43_DXMUX_25064 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_43_CLKINV_25047 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_43_CEINV_25046 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_19_DXMUX_25102 : STD_LOGIC; 
  signal m_e_exp_div_sum1_19_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_19_CLKINV_25086 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_19_CEINV_25085 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_27_DXMUX_25140 : STD_LOGIC; 
  signal m_e_exp_div_sum1_27_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_27_CLKINV_25124 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_27_CEINV_25123 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_36_DXMUX_25178 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_36_CLKINV_25162 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_36_CEINV_25161 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_44_DXMUX_25216 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_44_CLKINV_25200 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_44_CEINV_25199 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_52_DXMUX_25254 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_52_fa_ha2_Mxor_s_Result1_SW1_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_52_CLKINV_25238 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_52_CEINV_25237 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_60_DXMUX_25292 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_60_fa_ha2_Mxor_s_Result1_SW1_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_60_CLKINV_25276 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_60_CEINV_25275 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_53_DXMUX_25330 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_53_CLKINV_25313 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_53_CEINV_25312 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_61_DXMUX_25368 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_61_CLKINV_25351 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_61_CEINV_25350 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_38_DXMUX_25406 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_38_CLKINV_25390 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_38_CEINV_25389 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_46_DXMUX_25444 : STD_LOGIC; 
  signal m_e_exp_div_N11_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_46_CLKINV_25428 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_46_CEINV_25427 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_54_DXMUX_25482 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_54_fa_ha2_Mxor_s_Result1_SW1_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_54_CLKINV_25466 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_54_CEINV_25465 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_62_DXMUX_25520 : STD_LOGIC; 
  signal m_e_exp_div_rest_0_21_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_62_CLKINV_25504 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_62_CEINV_25503 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_39_DXMUX_25558 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_39_CLKINV_25541 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_39_CEINV_25540 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_55_DXMUX_25596 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_55_CLKINV_25579 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_55_CEINV_25578 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_48_DXMUX_25634 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_48_CLKINV_25618 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_48_CEINV_25617 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_56_DXMUX_25672 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_56_CLKINV_25656 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_56_CEINV_25655 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_57_DXMUX_25710 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_57_CLKINV_25694 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_57_CEINV_25693 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_59_DXMUX_25748 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2_O_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_59_CLKINV_25732 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_59_CEINV_25731 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_DXMUX_25784 : STD_LOGIC; 
  signal m_e_exp_div_bit_q1_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_CLKINV_25767 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_8_pack_1 : STD_LOGIC; 
  signal N1212 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_9_pack_1 : STD_LOGIC; 
  signal N853 : STD_LOGIC; 
  signal N729_pack_1 : STD_LOGIC; 
  signal N1204 : STD_LOGIC; 
  signal N1088_pack_1 : STD_LOGIC; 
  signal N854 : STD_LOGIC; 
  signal N730_pack_1 : STD_LOGIC; 
  signal N995 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_58_pack_1 : STD_LOGIC; 
  signal N708 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_12_pack_1 : STD_LOGIC; 
  signal N696 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_20_pack_1 : STD_LOGIC; 
  signal N709 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_13_pack_1 : STD_LOGIC; 
  signal N697 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_21_pack_1 : STD_LOGIC; 
  signal N1525 : STD_LOGIC; 
  signal m_e_exp_exp_bit_pack_1 : STD_LOGIC; 
  signal N958 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW0_O_pack_1 : STD_LOGIC; 
  signal N762 : STD_LOGIC; 
  signal N700_pack_1 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal N688_pack_1 : STD_LOGIC; 
  signal N959 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW1_O_pack_1 : STD_LOGIC; 
  signal N763 : STD_LOGIC; 
  signal N703_pack_1 : STD_LOGIC; 
  signal N757 : STD_LOGIC; 
  signal N691_pack_1 : STD_LOGIC; 
  signal N986 : STD_LOGIC; 
  signal N750_pack_1 : STD_LOGIC; 
  signal N987 : STD_LOGIC; 
  signal N751_pack_1 : STD_LOGIC; 
  signal N1097 : STD_LOGIC; 
  signal N738_pack_1 : STD_LOGIC; 
  signal N1098 : STD_LOGIC; 
  signal N739_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_DXMUX_26323 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In55_SW0_O_pack_2 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_CLKINV_26307 : STD_LOGIC; 
  signal N1198 : STD_LOGIC; 
  signal hash_finished_DYMUX_26353 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_48_pack_2 : STD_LOGIC; 
  signal hash_finished_BYINV_26345 : STD_LOGIC; 
  signal hash_finished_CLKINVNOT : STD_LOGIC; 
  signal N720 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_4_pack_1 : STD_LOGIC; 
  signal N1247 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_5_pack_1 : STD_LOGIC; 
  signal N769 : STD_LOGIC; 
  signal N715_pack_1 : STD_LOGIC; 
  signal N766 : STD_LOGIC; 
  signal N706_pack_1 : STD_LOGIC; 
  signal N760 : STD_LOGIC; 
  signal N694_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_7_DXMUX_26518 : STD_LOGIC; 
  signal m_e_exp_div_sum1_7_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_7_CLKINV_26502 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_7_CEINV_26501 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_8_DXMUX_26556 : STD_LOGIC; 
  signal m_e_exp_div_cu_bit_q12_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_8_CLKINV_26540 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_8_CEINV_26539 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_6_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_9_DXMUX_26618 : STD_LOGIC; 
  signal m_e_exp_div_rest_0_212_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_9_CLKINV_26602 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_9_CEINV_26601 : STD_LOGIC; 
  signal N699 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_18_pack_1 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_26_pack_1 : STD_LOGIC; 
  signal N1023 : STD_LOGIC; 
  signal N462_pack_1 : STD_LOGIC; 
  signal N1015 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_19_pack_1 : STD_LOGIC; 
  signal N968 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_27_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N01 : STD_LOGIC; 
  signal m_e_exp_m_e_g_N20_pack_1 : STD_LOGIC; 
  signal N1025 : STD_LOGIC; 
  signal N753_pack_1 : STD_LOGIC; 
  signal N1517 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_O_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_26846 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_5_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_5_sc_ch_inst_mux2_1_X_SW2_O_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_26830 : STD_LOGIC; 
  signal N1202 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_46_pack_2 : STD_LOGIC; 
  signal N771 : STD_LOGIC; 
  signal N718_pack_1 : STD_LOGIC; 
  signal N772 : STD_LOGIC; 
  signal N721_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_10_pack_1 : STD_LOGIC; 
  signal n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_26977 : STD_LOGIC; 
  signal n_calc_a_x_11_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_11_sc_ch_inst_mux2_1_X_SW2_O_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_26961 : STD_LOGIC; 
  signal N705 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_14_pack_1 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_22_pack_1 : STD_LOGIC; 
  signal N681 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_30_pack_1 : STD_LOGIC; 
  signal N682 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_31_pack_1 : STD_LOGIC; 
  signal N966 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_23_pack_1 : STD_LOGIC; 
  signal N1146 : STD_LOGIC; 
  signal N934_pack_1 : STD_LOGIC; 
  signal N889 : STD_LOGIC; 
  signal N759_pack_1 : STD_LOGIC; 
  signal N1147 : STD_LOGIC; 
  signal N935_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_11_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_10_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_en_r : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_13_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_12_pack_1 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_21_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_20_pack_2 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_14_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_10_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd4_DXMUX_27331 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd4_In : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd4_DYMUX_27315 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd3_In : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd4_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd4_CLKINV_27305 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_27372 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DYMUX_27359 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd5_In : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_27350 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_v_m_DXMUX_27413 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_v_m_mux0001_27410 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_v_m_DYMUX_27401 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_v_m_GYMUX_27400 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_o_mux0002_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_v_m_CLKINV_27391 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_v_m_CEINV_27390 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd12_DXMUX_27453 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd12_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd12_DYMUX_27438 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd11_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd12_SRINVNOT : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd12_CLKINV_27427 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd14_DXMUX_27495 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd14_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd14_DYMUX_27480 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd13_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd14_SRINVNOT : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd14_CLKINV_27469 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_3_DXMUX_27539 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_3_DYMUX_27524 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_3_CLKINV_27514 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_3_CEINV_27513 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_hit_DXMUX_27585 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_hit_cmp_eq0000 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_hit_DYMUX_27570 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_hit_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_hit_CLKINV_27561 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_hit_CEINV_27560 : STD_LOGIC; 
  signal g_g_v_rsa_check_hash_0_DXMUX_27629 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_mux000221_27626 : STD_LOGIC; 
  signal g_g_v_rsa_check_hash_0_DYMUX_27616 : STD_LOGIC; 
  signal g_g_v_rsa_mux0001 : STD_LOGIC; 
  signal g_g_v_rsa_check_hash_0_CLKINV_27606 : STD_LOGIC; 
  signal g_g_v_rsa_check_hash_0_CEINV_27605 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd2_DXMUX_27669 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd2_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd2_DYMUX_27654 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd1_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd2_SRINVNOT : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd2_CLKINV_27643 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd4_DXMUX_27711 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd4_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd4_DYMUX_27697 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd3_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd4_SRINVNOT : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd4_CLKINV_27686 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd6_DXMUX_27753 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd6_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd6_DYMUX_27737 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd5_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd6_SRINVNOT : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd6_CLKINV_27727 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd8_DXMUX_27795 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd8_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd8_DYMUX_27780 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd7_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd8_SRINVNOT : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd8_CLKINV_27770 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd10_DXMUX_27837 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd10_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd10_DYMUX_27822 : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd9_In : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd10_SRINVNOT : STD_LOGIC; 
  signal g_g_v_rsa_current_state_FSM_FFd10_CLKINV_27811 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_1_DXMUX_27882 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_1_DYMUX_27866 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_1_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_1_CLKINV_27856 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_1_CEINV_27855 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_3_DXMUX_27928 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_3_DYMUX_27912 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_3_CLKINV_27902 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_3_CEINV_27901 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_5_DXMUX_27974 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_5_DYMUX_27958 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_5_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_5_CLKINV_27948 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_5_CEINV_27947 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_7_DXMUX_28020 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_7_DYMUX_28004 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_7_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_7_CLKINV_27994 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_7_CEINV_27993 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_9_DXMUX_28066 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_9_DYMUX_28050 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_9_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_9_CLKINV_28040 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_9_CEINV_28039 : STD_LOGIC; 
  signal n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_28109 : STD_LOGIC; 
  signal n_calc_q_x_31_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DYMUX_28095 : STD_LOGIC; 
  signal n_calc_q_x_32_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_28086 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_3_DXMUX_28153 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_3_DYMUX_28139 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_counter_o_count_3_CLKINV_28129 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_3_CEINV_28128 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_1_DXMUX_28198 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_1_DYMUX_28183 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_1_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_1_CLKINV_28174 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_1_CEINV_28173 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_3_DXMUX_28244 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_3_DYMUX_28229 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_3_CLKINV_28220 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_3_CEINV_28219 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_5_DXMUX_28290 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_5_DYMUX_28275 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_5_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_5_CLKINV_28266 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_5_CEINV_28265 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_26_DXMUX_28336 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_26_DYMUX_28321 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_26_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_26_CLKINV_28312 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_26_CEINV_28311 : STD_LOGIC; 
  signal g_g_v_rsa_en_pu_DXMUX_28377 : STD_LOGIC; 
  signal g_g_v_rsa_en_pu_mux0001 : STD_LOGIC; 
  signal g_g_v_rsa_en_pu_DYMUX_28363 : STD_LOGIC; 
  signal g_g_v_rsa_en_pr_mux0001 : STD_LOGIC; 
  signal g_g_v_rsa_en_pu_CLKINV_28353 : STD_LOGIC; 
  signal g_g_v_rsa_en_pu_CEINV_28352 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DXMUX_28417 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_31_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DYMUX_28403 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_30_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV_28393 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_28459 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_9_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DYMUX_28445 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_22_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_28436 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DXMUX_28501 : STD_LOGIC; 
  signal m_e_exp_div_remainder_x_57_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DYMUX_28486 : STD_LOGIC; 
  signal m_e_exp_div_remainder_x_58_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV_28476 : STD_LOGIC; 
  signal N1112 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_DYMUX_28527 : STD_LOGIC; 
  signal m_e_exp_div_remainder_x_62_Q : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_CLKINV_28517 : STD_LOGIC; 
  signal n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_28578 : STD_LOGIC; 
  signal n_calc_q_x_11_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DYMUX_28564 : STD_LOGIC; 
  signal n_calc_q_x_10_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_28555 : STD_LOGIC; 
  signal n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_28620 : STD_LOGIC; 
  signal n_calc_q_x_13_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DYMUX_28606 : STD_LOGIC; 
  signal n_calc_q_x_12_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_28597 : STD_LOGIC; 
  signal n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_28662 : STD_LOGIC; 
  signal n_calc_q_x_15_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DYMUX_28648 : STD_LOGIC; 
  signal n_calc_q_x_14_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_28639 : STD_LOGIC; 
  signal n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_28704 : STD_LOGIC; 
  signal n_calc_q_x_17_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DYMUX_28690 : STD_LOGIC; 
  signal n_calc_q_x_16_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_28681 : STD_LOGIC; 
  signal n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_28746 : STD_LOGIC; 
  signal n_calc_q_x_19_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DYMUX_28732 : STD_LOGIC; 
  signal n_calc_q_x_18_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_28723 : STD_LOGIC; 
  signal n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_28788 : STD_LOGIC; 
  signal n_calc_q_x_21_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DYMUX_28774 : STD_LOGIC; 
  signal n_calc_q_x_20_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_28765 : STD_LOGIC; 
  signal n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_28830 : STD_LOGIC; 
  signal n_calc_q_x_23_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DYMUX_28816 : STD_LOGIC; 
  signal n_calc_q_x_22_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_28807 : STD_LOGIC; 
  signal n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_28872 : STD_LOGIC; 
  signal n_calc_q_x_25_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DYMUX_28858 : STD_LOGIC; 
  signal n_calc_q_x_24_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_28849 : STD_LOGIC; 
  signal n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_28914 : STD_LOGIC; 
  signal n_calc_q_x_27_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DYMUX_28900 : STD_LOGIC; 
  signal n_calc_q_x_26_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_28891 : STD_LOGIC; 
  signal n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_28956 : STD_LOGIC; 
  signal n_calc_q_x_29_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DYMUX_28942 : STD_LOGIC; 
  signal n_calc_q_x_28_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_28933 : STD_LOGIC; 
  signal n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_28998 : STD_LOGIC; 
  signal n_calc_q_x_0_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DYMUX_28984 : STD_LOGIC; 
  signal n_calc_q_x_30_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_28975 : STD_LOGIC; 
  signal N838 : STD_LOGIC; 
  signal n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DYMUX_29025 : STD_LOGIC; 
  signal n_calc_a_x_6_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_29016 : STD_LOGIC; 
  signal N1022 : STD_LOGIC; 
  signal n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DYMUX_29061 : STD_LOGIC; 
  signal n_calc_a_x_20_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_29052 : STD_LOGIC; 
  signal n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_29110 : STD_LOGIC; 
  signal n_calc_a_x_25_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DYMUX_29095 : STD_LOGIC; 
  signal n_calc_a_x_24_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_29086 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In15_29147 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_res_DYMUX_29137 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_res_mux0001 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_res_CLKINV_29129 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_res_CEINV_29128 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_11_DXMUX_29188 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_11_DYMUX_29172 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_11_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_11_CLKINV_29162 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_11_CEINV_29161 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_13_DXMUX_29234 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_13_DYMUX_29218 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_13_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_13_CLKINV_29208 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_13_CEINV_29207 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_21_DXMUX_29280 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_21_DYMUX_29264 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_21_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_21_CLKINV_29254 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_21_CEINV_29253 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_15_DXMUX_29326 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_15_DYMUX_29310 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_15_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_15_CLKINV_29300 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_15_CEINV_29299 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_23_DXMUX_29372 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_23_DYMUX_29356 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_23_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_23_CLKINV_29346 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_23_CEINV_29345 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_31_DXMUX_29418 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_31_DYMUX_29402 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_31_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_31_CLKINV_29392 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_31_CEINV_29391 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_17_DXMUX_29464 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_17_DYMUX_29448 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_17_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_17_CLKINV_29438 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_17_CEINV_29437 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_25_DXMUX_29510 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_25_DYMUX_29494 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_25_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_25_CLKINV_29484 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_25_CEINV_29483 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_19_DXMUX_29556 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_19_DYMUX_29540 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_19_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_19_CLKINV_29530 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_19_CEINV_29529 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_27_DXMUX_29602 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_27_DYMUX_29586 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_27_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_27_CLKINV_29576 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_27_CEINV_29575 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_29_DXMUX_29648 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_29_DYMUX_29632 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_29_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_m_q_29_CLKINV_29622 : STD_LOGIC; 
  signal m_e_exp_mul_m_q_29_CEINV_29621 : STD_LOGIC; 
  signal g_g_v_rsa_en_n_DXMUX_29692 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_mux000216_29689 : STD_LOGIC; 
  signal g_g_v_rsa_en_n_DYMUX_29679 : STD_LOGIC; 
  signal g_g_v_rsa_mux0005 : STD_LOGIC; 
  signal g_g_v_rsa_en_n_CLKINV_29670 : STD_LOGIC; 
  signal g_g_v_rsa_en_n_CEINV_29669 : STD_LOGIC; 
  signal n_calc_operation_counter_count_3_DXMUX_29735 : STD_LOGIC; 
  signal n_calc_operation_counter_count_3_DYMUX_29720 : STD_LOGIC; 
  signal n_calc_operation_counter_count_3_SRINVNOT : STD_LOGIC; 
  signal n_calc_operation_counter_count_3_CLKINV_29710 : STD_LOGIC; 
  signal n_calc_operation_counter_count_3_CEINV_29709 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_29_Q : STD_LOGIC; 
  signal n_calc_operation_counter_count_4_DYMUX_29764 : STD_LOGIC; 
  signal n_calc_operation_counter_count_4_CLKINV_29753 : STD_LOGIC; 
  signal n_calc_operation_counter_count_4_CEINV_29752 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_Out61_29814 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_1_DYMUX_29802 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_1_GYMUX_29801 : STD_LOGIC; 
  signal m_e_exp_div_en_c : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_1_CLKINV_29791 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_3_DXMUX_29855 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_3_DYMUX_29840 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_3_CLKINV_29830 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_3_CEINV_29829 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_25_Q : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_4_DYMUX_29884 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_4_CLKINV_29873 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_4_CEINV_29872 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_29936 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_19_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DYMUX_29922 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_23_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_29913 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_29978 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_15_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DYMUX_29964 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_17_Q : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_29955 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DYMUX_30005 : STD_LOGIC; 
  signal n_calc_q_x_9_Q : STD_LOGIC; 
  signal n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_29996 : STD_LOGIC; 
  signal N467 : STD_LOGIC; 
  signal n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DYMUX_30040 : STD_LOGIC; 
  signal n_calc_a_x_13_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_30031 : STD_LOGIC; 
  signal N1019 : STD_LOGIC; 
  signal n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DYMUX_30076 : STD_LOGIC; 
  signal n_calc_a_x_21_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_30067 : STD_LOGIC; 
  signal N1114 : STD_LOGIC; 
  signal n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DYMUX_30109 : STD_LOGIC; 
  signal n_calc_a_x_27_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_30099 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd5_DXMUX_30160 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd5_In : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd5_DYMUX_30146 : STD_LOGIC; 
  signal n_calc_a_x_29_Q : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd5_SRINVNOT : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd5_CLKINV_30136 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd6_DXMUX_30202 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd6_In : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd6_DYMUX_30188 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd6_GYMUX_30187 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd5_In : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd6_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd6_CLKINV_30177 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_11_DXMUX_30241 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_11_DYMUX_30228 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_11_CLKINV_30219 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_11_CEINV_30218 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_21_DXMUX_30279 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_21_DYMUX_30266 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_21_CLKINV_30257 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_21_CEINV_30256 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_13_DXMUX_30317 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_13_DYMUX_30304 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_13_CLKINV_30295 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_13_CEINV_30294 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_31_DXMUX_30355 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_31_DYMUX_30342 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_31_CLKINV_30333 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_31_CEINV_30332 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_23_DXMUX_30393 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_23_DYMUX_30380 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_23_CLKINV_30371 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_23_CEINV_30370 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_15_DXMUX_30431 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_15_DYMUX_30418 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_15_CLKINV_30409 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_15_CEINV_30408 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_41_DXMUX_30469 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_41_DYMUX_30456 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_41_CLKINV_30447 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_41_CEINV_30446 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_33_DXMUX_30507 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_33_DYMUX_30494 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_33_CLKINV_30485 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_33_CEINV_30484 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_25_DXMUX_30545 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_25_DYMUX_30532 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_25_CLKINV_30523 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_25_CEINV_30522 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_17_DXMUX_30583 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_17_DYMUX_30570 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_17_CLKINV_30561 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_17_CEINV_30560 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_51_DXMUX_30621 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_51_DYMUX_30608 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_51_CLKINV_30599 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_51_CEINV_30598 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_43_DXMUX_30659 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_43_DYMUX_30646 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_43_CLKINV_30637 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_43_CEINV_30636 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_35_DXMUX_30697 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_35_DYMUX_30684 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_35_CLKINV_30675 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_35_CEINV_30674 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_27_DXMUX_30735 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_27_DYMUX_30722 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_27_CLKINV_30713 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_27_CEINV_30712 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_19_DXMUX_30773 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_19_DYMUX_30760 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_19_CLKINV_30751 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_19_CEINV_30750 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_61_DXMUX_30811 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_61_DYMUX_30798 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_61_CLKINV_30789 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_61_CEINV_30788 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_53_DXMUX_30849 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_53_DYMUX_30836 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_53_CLKINV_30827 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_53_CEINV_30826 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_45_DXMUX_30887 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_45_DYMUX_30874 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_45_CLKINV_30865 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_45_CEINV_30864 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_37_DXMUX_30925 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_37_DYMUX_30912 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_37_CLKINV_30903 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_37_CEINV_30902 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_29_DXMUX_30963 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_29_DYMUX_30950 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_29_CLKINV_30941 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_29_CEINV_30940 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_63_DXMUX_31001 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_63_DYMUX_30988 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_63_CLKINV_30979 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_63_CEINV_30978 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_55_DXMUX_31039 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_55_DYMUX_31026 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_55_CLKINV_31017 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_55_CEINV_31016 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_47_DXMUX_31077 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_47_DYMUX_31064 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_47_CLKINV_31055 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_47_CEINV_31054 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_39_DXMUX_31115 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_39_DYMUX_31102 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_39_CLKINV_31093 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_39_CEINV_31092 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_57_DXMUX_31153 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_57_DYMUX_31140 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_57_CLKINV_31131 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_57_CEINV_31130 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_49_DXMUX_31191 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_49_DYMUX_31178 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_49_CLKINV_31169 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_49_CEINV_31168 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_59_DXMUX_31229 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_59_DYMUX_31216 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_59_CLKINV_31207 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_59_CEINV_31206 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_63_DXMUX_31272 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_63_DYMUX_31256 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_63_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_63_CLKINV_31247 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_63_CEINV_31246 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_15_DXMUX_31318 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_15_DYMUX_31303 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_15_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_15_CLKINV_31294 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_15_CEINV_31293 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_31_DXMUX_31364 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_31_DYMUX_31349 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_31_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_31_CLKINV_31340 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_31_CEINV_31339 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_37_DXMUX_31410 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_37_DYMUX_31395 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_37_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_37_CLKINV_31386 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_37_CEINV_31385 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_47_DXMUX_31456 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_47_DYMUX_31441 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_47_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_47_CLKINV_31432 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_47_CEINV_31431 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_29_DXMUX_31502 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_29_DYMUX_31487 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_29_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_29_CLKINV_31478 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_29_CEINV_31477 : STD_LOGIC; 
  signal N1041 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_45_DYMUX_31533 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_45_CLKINV_31524 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_45_CEINV_31523 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_58_DXMUX_31586 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_58_DYMUX_31571 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_58_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_58_CLKINV_31562 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_58_CEINV_31561 : STD_LOGIC; 
  signal N786 : STD_LOGIC; 
  signal g_g_v_rsa_en_exp_DYMUX_31614 : STD_LOGIC; 
  signal g_g_v_rsa_mux0004 : STD_LOGIC; 
  signal g_g_v_rsa_en_exp_CLKINV_31604 : STD_LOGIC; 
  signal g_g_v_rsa_en_exp_CEINV_31603 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_1_DXMUX_31660 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_1_DYMUX_31647 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_1_CLKINV_31638 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_1_CEINV_31637 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_3_DXMUX_31698 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_3_DYMUX_31685 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_3_CLKINV_31676 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_3_CEINV_31675 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_5_DXMUX_31736 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_5_DYMUX_31723 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_5_CLKINV_31714 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_5_CEINV_31713 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_7_DXMUX_31774 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_7_DYMUX_31761 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_7_CLKINV_31752 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_7_CEINV_31751 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_9_DXMUX_31812 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_9_DYMUX_31799 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_9_CLKINV_31790 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_9_CEINV_31789 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_mux000217_31848 : STD_LOGIC; 
  signal m_e_exp_m_e_g_val_mul_0_DYMUX_31839 : STD_LOGIC; 
  signal m_e_exp_m_e_g_val_mul_0_GYMUX_31838 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq0011 : STD_LOGIC; 
  signal m_e_exp_m_e_g_val_mul_0_CLKINV_31830 : STD_LOGIC; 
  signal m_e_exp_m_e_g_val_mul_0_CEINV_31829 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd4_DXMUX_31886 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd4_In : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd4_DYMUX_31870 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd3_In : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd4_SRINVNOT : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd4_CLKINV_31860 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd2_DXMUX_31910 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd2_DYMUX_31902 : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd2_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_cu_current_state_FSM_FFd2_CLKINV_31899 : STD_LOGIC; 
  signal N941 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_24_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_18_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_16_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23_31986 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X13_31978 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23_32010 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X13_32002 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_32041 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_25_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_25_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_32025 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_DXMUX_32076 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_In : STD_LOGIC; 
  signal N1527_pack_2 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_CLKINV_32060 : STD_LOGIC; 
  signal N1031 : STD_LOGIC; 
  signal N850 : STD_LOGIC; 
  signal N1032 : STD_LOGIC; 
  signal N851 : STD_LOGIC; 
  signal N1220 : STD_LOGIC; 
  signal N1074_pack_1 : STD_LOGIC; 
  signal n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_32183 : STD_LOGIC; 
  signal n_calc_a_x_26_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_26_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_32167 : STD_LOGIC; 
  signal N984 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_34_Q : STD_LOGIC; 
  signal n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_32242 : STD_LOGIC; 
  signal n_calc_a_x_5_Q : STD_LOGIC; 
  signal N1489_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_32226 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_4_DXMUX_32279 : STD_LOGIC; 
  signal m_e_exp_div_N12_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_4_CLKINV_32261 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_4_CEINV_32260 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal N464 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal N417 : STD_LOGIC; 
  signal N416 : STD_LOGIC; 
  signal N414 : STD_LOGIC; 
  signal N413 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_hit_DXMUX_32413 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_hit_cmp_eq0000 : STD_LOGIC; 
  signal m_e_exp_mul_N01_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_hit_CLKINV_32395 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_hit_CEINV_32394 : STD_LOGIC; 
  signal n_calc_operation_counter_hit_DXMUX_32451 : STD_LOGIC; 
  signal n_calc_operation_counter_hit_cmp_eq0000 : STD_LOGIC; 
  signal n_calc_N01_pack_1 : STD_LOGIC; 
  signal n_calc_operation_counter_hit_CLKINV_32433 : STD_LOGIC; 
  signal n_calc_operation_counter_hit_CEINV_32432 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8_32480 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X8_32473 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16_32504 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X16_32497 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_32535 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_28_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_28_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_32518 : STD_LOGIC; 
  signal n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_32570 : STD_LOGIC; 
  signal n_calc_a_x_28_Q : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_28_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_32554 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_mux000224_32589 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_DXMUX_32629 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_mux0002 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_mux000239_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_CLKINV_32612 : STD_LOGIC; 
  signal m_e_exp_m_e_g_reset_m_CEINV_32611 : STD_LOGIC; 
  signal N1050 : STD_LOGIC; 
  signal N1049 : STD_LOGIC; 
  signal N1188 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_54_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_1_DXMUX_32711 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_1_FXMUX_32710 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_In : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_62_pack_1 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_1_CLKINV_32695 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8_32739 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23_32763 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X13_32755 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8_32787 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X8_32780 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8_32811 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X8_32804 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_DXMUX_32850 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_mux0002 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_DYMUX_32838 : STD_LOGIC; 
  signal N1531_pack_1 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_CLKINV_32829 : STD_LOGIC; 
  signal g_g_v_rsa_reset_exp_CEINV_32828 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23_32876 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X13_32868 : STD_LOGIC; 
  signal N1149 : STD_LOGIC; 
  signal N980 : STD_LOGIC; 
  signal N878 : STD_LOGIC; 
  signal N877 : STD_LOGIC; 
  signal N860 : STD_LOGIC; 
  signal N859 : STD_LOGIC; 
  signal N1617 : STD_LOGIC; 
  signal N1621_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_1_DXMUX_32995 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_1_DYMUX_32986 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_1_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_1_CLKINV_32983 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_1_CEINV_32982 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_3_DXMUX_33023 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_3_DYMUX_33014 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_3_CLKINV_33011 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_3_CEINV_33010 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_5_DXMUX_33051 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_5_DYMUX_33042 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_5_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_5_CLKINV_33039 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_5_CEINV_33038 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_7_DXMUX_33079 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_7_DYMUX_33070 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_7_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_7_CLKINV_33067 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_7_CEINV_33066 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_9_DXMUX_33107 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_9_DYMUX_33098 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_9_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_9_CLKINV_33095 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_9_CEINV_33094 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_33143 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_6_Q : STD_LOGIC; 
  signal N1493_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_33127 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal N470 : STD_LOGIC; 
  signal N857 : STD_LOGIC; 
  signal N468 : STD_LOGIC; 
  signal N856 : STD_LOGIC; 
  signal N847 : STD_LOGIC; 
  signal N1619 : STD_LOGIC; 
  signal N1623_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23_33267 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X23_33259 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16_33291 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X16_33284 : STD_LOGIC; 
  signal msg_hashed_1_q_22_DXMUX_33314 : STD_LOGIC; 
  signal msg_hashed_1_q_22_DYMUX_33305 : STD_LOGIC; 
  signal msg_hashed_1_q_22_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_1_q_22_CLKINV_33302 : STD_LOGIC; 
  signal msg_hashed_1_q_22_CEINV_33301 : STD_LOGIC; 
  signal msg_hashed_1_q_24_DXMUX_33342 : STD_LOGIC; 
  signal msg_hashed_1_q_24_DYMUX_33333 : STD_LOGIC; 
  signal msg_hashed_1_q_24_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_1_q_24_CLKINV_33330 : STD_LOGIC; 
  signal msg_hashed_1_q_24_CEINV_33329 : STD_LOGIC; 
  signal msg_hashed_1_q_18_DXMUX_33370 : STD_LOGIC; 
  signal msg_hashed_1_q_18_DYMUX_33361 : STD_LOGIC; 
  signal msg_hashed_1_q_18_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_1_q_18_CLKINV_33358 : STD_LOGIC; 
  signal msg_hashed_1_q_18_CEINV_33357 : STD_LOGIC; 
  signal msg_hashed_1_q_26_DXMUX_33398 : STD_LOGIC; 
  signal msg_hashed_1_q_26_DYMUX_33389 : STD_LOGIC; 
  signal msg_hashed_1_q_26_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_1_q_26_CLKINV_33386 : STD_LOGIC; 
  signal msg_hashed_1_q_26_CEINV_33385 : STD_LOGIC; 
  signal msg_hashed_1_q_20_DXMUX_33426 : STD_LOGIC; 
  signal msg_hashed_1_q_20_DYMUX_33417 : STD_LOGIC; 
  signal msg_hashed_1_q_20_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_1_q_20_CLKINV_33414 : STD_LOGIC; 
  signal msg_hashed_1_q_20_CEINV_33413 : STD_LOGIC; 
  signal msg_hashed_1_q_28_DXMUX_33454 : STD_LOGIC; 
  signal msg_hashed_1_q_28_DYMUX_33445 : STD_LOGIC; 
  signal msg_hashed_1_q_28_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_1_q_28_CLKINV_33442 : STD_LOGIC; 
  signal msg_hashed_1_q_28_CEINV_33441 : STD_LOGIC; 
  signal msg_hashed_1_q_30_DXMUX_33482 : STD_LOGIC; 
  signal msg_hashed_1_q_30_DYMUX_33473 : STD_LOGIC; 
  signal msg_hashed_1_q_30_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_1_q_30_CLKINV_33470 : STD_LOGIC; 
  signal msg_hashed_1_q_30_CEINV_33469 : STD_LOGIC; 
  signal N1167 : STD_LOGIC; 
  signal N974_pack_1 : STD_LOGIC; 
  signal N1168 : STD_LOGIC; 
  signal N975_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_33566 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_10_Q : STD_LOGIC; 
  signal N1505_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_33550 : STD_LOGIC; 
  signal N834 : STD_LOGIC; 
  signal N972 : STD_LOGIC; 
  signal N679 : STD_LOGIC; 
  signal N1214 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_22_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_3_Q : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X23_33707 : STD_LOGIC; 
  signal m_e_exp_end_exp_q_0_DYMUX_33694 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X13_33691 : STD_LOGIC; 
  signal m_e_exp_end_exp_q_0_CLKINV_33683 : STD_LOGIC; 
  signal m_e_exp_end_exp_q_0_CEINV_33682 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13_33731 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X13_33723 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13_33755 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X13_33747 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8_33779 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X8_33772 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_0_DXMUX_33823 : STD_LOGIC; 
  signal N1122 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_0_DYMUX_33806 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_0_CLKINV_33795 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_0_CEINV_33794 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X8_33869 : STD_LOGIC; 
  signal c_e_q_0_DYMUX_33857 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X13_33854 : STD_LOGIC; 
  signal c_e_q_0_CLKINV_33846 : STD_LOGIC; 
  signal c_e_q_0_CEINV_33845 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_8_Q : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_rca_carry_4_pack_1 : STD_LOGIC; 
  signal save_hash1_33934 : STD_LOGIC; 
  signal c_h_q_0_DYMUX_33920 : STD_LOGIC; 
  signal save_hash : STD_LOGIC; 
  signal c_h_q_0_CLKINV_33908 : STD_LOGIC; 
  signal c_h_q_0_CEINV_33907 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In42_33975 : STD_LOGIC; 
  signal m_e_exp_mul_f_q_0_DYMUX_33963 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_In7_33960 : STD_LOGIC; 
  signal m_e_exp_mul_f_q_0_CLKINV_33953 : STD_LOGIC; 
  signal m_e_exp_mul_f_q_0_CEINV_33952 : STD_LOGIC; 
  signal n_calc_m_q_1_DXMUX_33998 : STD_LOGIC; 
  signal n_calc_m_q_1_DYMUX_33989 : STD_LOGIC; 
  signal n_calc_m_q_1_SRINVNOT : STD_LOGIC; 
  signal n_calc_m_q_1_CLKINV_33986 : STD_LOGIC; 
  signal n_calc_m_q_1_CEINV_33985 : STD_LOGIC; 
  signal n_calc_m_q_3_DXMUX_34026 : STD_LOGIC; 
  signal n_calc_m_q_3_DYMUX_34017 : STD_LOGIC; 
  signal n_calc_m_q_3_SRINVNOT : STD_LOGIC; 
  signal n_calc_m_q_3_CLKINV_34014 : STD_LOGIC; 
  signal n_calc_m_q_3_CEINV_34013 : STD_LOGIC; 
  signal n_calc_m_q_5_DXMUX_34054 : STD_LOGIC; 
  signal n_calc_m_q_5_DYMUX_34045 : STD_LOGIC; 
  signal n_calc_m_q_5_SRINVNOT : STD_LOGIC; 
  signal n_calc_m_q_5_CLKINV_34042 : STD_LOGIC; 
  signal n_calc_m_q_5_CEINV_34041 : STD_LOGIC; 
  signal n_calc_m_q_7_DXMUX_34082 : STD_LOGIC; 
  signal n_calc_m_q_7_DYMUX_34073 : STD_LOGIC; 
  signal n_calc_m_q_7_SRINVNOT : STD_LOGIC; 
  signal n_calc_m_q_7_CLKINV_34070 : STD_LOGIC; 
  signal n_calc_m_q_7_CEINV_34069 : STD_LOGIC; 
  signal hash_product_22_DXMUX_34107 : STD_LOGIC; 
  signal hash_product_22_DYMUX_34099 : STD_LOGIC; 
  signal hash_product_22_SRINVNOT : STD_LOGIC; 
  signal hash_product_22_CLKINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_31_DXMUX_34131 : STD_LOGIC; 
  signal hash_dato_hashed_31_DYMUX_34123 : STD_LOGIC; 
  signal hash_dato_hashed_31_SRINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_31_CLKINVNOT : STD_LOGIC; 
  signal hash_product_24_DXMUX_34155 : STD_LOGIC; 
  signal hash_product_24_DYMUX_34147 : STD_LOGIC; 
  signal hash_product_24_SRINVNOT : STD_LOGIC; 
  signal hash_product_24_CLKINVNOT : STD_LOGIC; 
  signal hash_product_26_DXMUX_34179 : STD_LOGIC; 
  signal hash_product_26_DYMUX_34171 : STD_LOGIC; 
  signal hash_product_26_SRINVNOT : STD_LOGIC; 
  signal hash_product_26_CLKINVNOT : STD_LOGIC; 
  signal hash_product_18_DXMUX_34203 : STD_LOGIC; 
  signal hash_product_18_DYMUX_34195 : STD_LOGIC; 
  signal hash_product_18_SRINVNOT : STD_LOGIC; 
  signal hash_product_18_CLKINVNOT : STD_LOGIC; 
  signal hash_product_28_DXMUX_34227 : STD_LOGIC; 
  signal hash_product_28_DYMUX_34219 : STD_LOGIC; 
  signal hash_product_28_SRINVNOT : STD_LOGIC; 
  signal hash_product_28_CLKINVNOT : STD_LOGIC; 
  signal hash_product_20_DXMUX_34251 : STD_LOGIC; 
  signal hash_product_20_DYMUX_34243 : STD_LOGIC; 
  signal hash_product_20_SRINVNOT : STD_LOGIC; 
  signal hash_product_20_CLKINVNOT : STD_LOGIC; 
  signal hash_product_30_DXMUX_34275 : STD_LOGIC; 
  signal hash_product_30_DYMUX_34267 : STD_LOGIC; 
  signal hash_product_30_SRINVNOT : STD_LOGIC; 
  signal hash_product_30_CLKINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_34310 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_7_Q : STD_LOGIC; 
  signal N1501_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_34294 : STD_LOGIC; 
  signal n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_34345 : STD_LOGIC; 
  signal n_calc_a_x_7_Q : STD_LOGIC; 
  signal N1499_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_34329 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8_34373 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X8_34366 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8_34397 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X8_34390 : STD_LOGIC; 
  signal N477 : STD_LOGIC; 
  signal N476 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_28_Q : STD_LOGIC; 
  signal N1038 : STD_LOGIC; 
  signal N1037 : STD_LOGIC; 
  signal N866 : STD_LOGIC; 
  signal N865 : STD_LOGIC; 
  signal msg_hashed_q_22_DXMUX_34516 : STD_LOGIC; 
  signal msg_hashed_q_22_DYMUX_34507 : STD_LOGIC; 
  signal msg_hashed_q_22_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_q_22_CLKINV_34504 : STD_LOGIC; 
  signal msg_hashed_q_22_CEINV_34503 : STD_LOGIC; 
  signal msg_hashed_q_24_DXMUX_34544 : STD_LOGIC; 
  signal msg_hashed_q_24_DYMUX_34535 : STD_LOGIC; 
  signal msg_hashed_q_24_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_q_24_CLKINV_34532 : STD_LOGIC; 
  signal msg_hashed_q_24_CEINV_34531 : STD_LOGIC; 
  signal msg_hashed_q_18_DXMUX_34572 : STD_LOGIC; 
  signal msg_hashed_q_18_DYMUX_34563 : STD_LOGIC; 
  signal msg_hashed_q_18_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_q_18_CLKINV_34560 : STD_LOGIC; 
  signal msg_hashed_q_18_CEINV_34559 : STD_LOGIC; 
  signal msg_hashed_q_26_DXMUX_34600 : STD_LOGIC; 
  signal msg_hashed_q_26_DYMUX_34591 : STD_LOGIC; 
  signal msg_hashed_q_26_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_q_26_CLKINV_34588 : STD_LOGIC; 
  signal msg_hashed_q_26_CEINV_34587 : STD_LOGIC; 
  signal msg_hashed_q_20_DXMUX_34628 : STD_LOGIC; 
  signal msg_hashed_q_20_DYMUX_34619 : STD_LOGIC; 
  signal msg_hashed_q_20_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_q_20_CLKINV_34616 : STD_LOGIC; 
  signal msg_hashed_q_20_CEINV_34615 : STD_LOGIC; 
  signal msg_hashed_q_28_DXMUX_34656 : STD_LOGIC; 
  signal msg_hashed_q_28_DYMUX_34647 : STD_LOGIC; 
  signal msg_hashed_q_28_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_q_28_CLKINV_34644 : STD_LOGIC; 
  signal msg_hashed_q_28_CEINV_34643 : STD_LOGIC; 
  signal msg_hashed_q_30_DXMUX_34684 : STD_LOGIC; 
  signal msg_hashed_q_30_DYMUX_34675 : STD_LOGIC; 
  signal msg_hashed_q_30_SRINVNOT : STD_LOGIC; 
  signal msg_hashed_q_30_CLKINV_34672 : STD_LOGIC; 
  signal msg_hashed_q_30_CEINV_34671 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_11_DXMUX_34712 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_11_DYMUX_34703 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_11_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_11_CLKINV_34700 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_11_CEINV_34699 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_21_DXMUX_34740 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_21_DYMUX_34731 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_21_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_21_CLKINV_34728 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_21_CEINV_34727 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_13_DXMUX_34768 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_13_DYMUX_34759 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_13_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_13_CLKINV_34756 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_13_CEINV_34755 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_31_DXMUX_34796 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_31_DYMUX_34787 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_31_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_31_CLKINV_34784 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_31_CEINV_34783 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_23_DXMUX_34824 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_23_DYMUX_34815 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_23_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_23_CLKINV_34812 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_23_CEINV_34811 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_15_DXMUX_34852 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_15_DYMUX_34843 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_15_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_15_CLKINV_34840 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_15_CEINV_34839 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_25_DXMUX_34880 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_25_DYMUX_34871 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_25_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_25_CLKINV_34868 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_25_CEINV_34867 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_17_DXMUX_34908 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_17_DYMUX_34899 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_17_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_17_CLKINV_34896 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_17_CEINV_34895 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_27_DXMUX_34936 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_27_DYMUX_34927 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_27_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_27_CLKINV_34924 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_27_CEINV_34923 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_19_DXMUX_34964 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_19_DYMUX_34955 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_19_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_19_CLKINV_34952 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_19_CEINV_34951 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_29_DXMUX_34992 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_29_DYMUX_34983 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_29_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_m_exp_q_29_CLKINV_34980 : STD_LOGIC; 
  signal m_e_exp_m_exp_q_29_CEINV_34979 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_35028 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_11_Q : STD_LOGIC; 
  signal N1511_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_35012 : STD_LOGIC; 
  signal N992 : STD_LOGIC; 
  signal N1615_pack_2 : STD_LOGIC; 
  signal N898 : STD_LOGIC; 
  signal N1613_pack_2 : STD_LOGIC; 
  signal N989 : STD_LOGIC; 
  signal N1609_pack_2 : STD_LOGIC; 
  signal N990 : STD_LOGIC; 
  signal N1611_pack_2 : STD_LOGIC; 
  signal N993 : STD_LOGIC; 
  signal N1605_pack_2 : STD_LOGIC; 
  signal N899 : STD_LOGIC; 
  signal N1603_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_11_DXMUX_35247 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_11_DYMUX_35238 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_11_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_11_CLKINV_35235 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_11_CEINV_35234 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_13_DXMUX_35275 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_13_DYMUX_35266 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_13_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_13_CLKINV_35263 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_13_CEINV_35262 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_21_DXMUX_35303 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_21_DYMUX_35294 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_21_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_21_CLKINV_35291 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_21_CEINV_35290 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_15_DXMUX_35355 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_15_DYMUX_35346 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_15_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_15_CLKINV_35343 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_15_CEINV_35342 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_23_DXMUX_35383 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_23_DYMUX_35374 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_23_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_23_CLKINV_35371 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_23_CEINV_35370 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_31_DXMUX_35411 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_31_DYMUX_35402 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_31_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_31_CLKINV_35399 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_31_CEINV_35398 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_17_DXMUX_35439 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_17_DYMUX_35430 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_17_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_17_CLKINV_35427 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_17_CEINV_35426 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_25_DXMUX_35467 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_25_DYMUX_35458 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_25_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_25_CLKINV_35455 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_25_CEINV_35454 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_33_DXMUX_35495 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_33_DYMUX_35486 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_33_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_33_CLKINV_35483 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_33_CEINV_35482 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_19_DXMUX_35547 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_19_DYMUX_35538 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_19_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_19_CLKINV_35535 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_19_CEINV_35534 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_27_DXMUX_35575 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_27_DYMUX_35566 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_27_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_27_CLKINV_35563 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_27_CEINV_35562 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13_35604 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X13_35596 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13_35628 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X13_35620 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_29_DXMUX_35651 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_29_DYMUX_35642 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_29_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_29_CLKINV_35639 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_29_CEINV_35638 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_63_DXMUX_35703 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_63_DYMUX_35694 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_63_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_63_CLKINV_35691 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_63_CEINV_35690 : STD_LOGIC; 
  signal pr_q_11_DXMUX_35803 : STD_LOGIC; 
  signal pr_q_11_DYMUX_35794 : STD_LOGIC; 
  signal pr_q_11_SRINVNOT : STD_LOGIC; 
  signal pr_q_11_CLKINV_35791 : STD_LOGIC; 
  signal pr_q_11_CEINV_35790 : STD_LOGIC; 
  signal pr_q_13_DXMUX_35831 : STD_LOGIC; 
  signal pr_q_13_DYMUX_35822 : STD_LOGIC; 
  signal pr_q_13_SRINVNOT : STD_LOGIC; 
  signal pr_q_13_CLKINV_35819 : STD_LOGIC; 
  signal pr_q_13_CEINV_35818 : STD_LOGIC; 
  signal pr_q_21_DXMUX_35859 : STD_LOGIC; 
  signal pr_q_21_DYMUX_35850 : STD_LOGIC; 
  signal pr_q_21_SRINVNOT : STD_LOGIC; 
  signal pr_q_21_CLKINV_35847 : STD_LOGIC; 
  signal pr_q_21_CEINV_35846 : STD_LOGIC; 
  signal pr_q_15_DXMUX_35887 : STD_LOGIC; 
  signal pr_q_15_DYMUX_35878 : STD_LOGIC; 
  signal pr_q_15_SRINVNOT : STD_LOGIC; 
  signal pr_q_15_CLKINV_35875 : STD_LOGIC; 
  signal pr_q_15_CEINV_35874 : STD_LOGIC; 
  signal pr_q_23_DXMUX_35915 : STD_LOGIC; 
  signal pr_q_23_DYMUX_35906 : STD_LOGIC; 
  signal pr_q_23_SRINVNOT : STD_LOGIC; 
  signal pr_q_23_CLKINV_35903 : STD_LOGIC; 
  signal pr_q_23_CEINV_35902 : STD_LOGIC; 
  signal pr_q_31_DXMUX_35943 : STD_LOGIC; 
  signal pr_q_31_DYMUX_35934 : STD_LOGIC; 
  signal pr_q_31_SRINVNOT : STD_LOGIC; 
  signal pr_q_31_CLKINV_35931 : STD_LOGIC; 
  signal pr_q_31_CEINV_35930 : STD_LOGIC; 
  signal pr_q_17_DXMUX_35971 : STD_LOGIC; 
  signal pr_q_17_DYMUX_35962 : STD_LOGIC; 
  signal pr_q_17_SRINVNOT : STD_LOGIC; 
  signal pr_q_17_CLKINV_35959 : STD_LOGIC; 
  signal pr_q_17_CEINV_35958 : STD_LOGIC; 
  signal pr_q_25_DXMUX_35999 : STD_LOGIC; 
  signal pr_q_25_DYMUX_35990 : STD_LOGIC; 
  signal pr_q_25_SRINVNOT : STD_LOGIC; 
  signal pr_q_25_CLKINV_35987 : STD_LOGIC; 
  signal pr_q_25_CEINV_35986 : STD_LOGIC; 
  signal pr_q_19_DXMUX_36027 : STD_LOGIC; 
  signal pr_q_19_DYMUX_36018 : STD_LOGIC; 
  signal pr_q_19_SRINVNOT : STD_LOGIC; 
  signal pr_q_19_CLKINV_36015 : STD_LOGIC; 
  signal pr_q_19_CEINV_36014 : STD_LOGIC; 
  signal pr_q_27_DXMUX_36055 : STD_LOGIC; 
  signal pr_q_27_DYMUX_36046 : STD_LOGIC; 
  signal pr_q_27_SRINVNOT : STD_LOGIC; 
  signal pr_q_27_CLKINV_36043 : STD_LOGIC; 
  signal pr_q_27_CEINV_36042 : STD_LOGIC; 
  signal pr_q_29_DXMUX_36083 : STD_LOGIC; 
  signal pr_q_29_DYMUX_36074 : STD_LOGIC; 
  signal pr_q_29_SRINVNOT : STD_LOGIC; 
  signal pr_q_29_CLKINV_36071 : STD_LOGIC; 
  signal pr_q_29_CEINV_36070 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_1_DXMUX_36123 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_1_DYMUX_36105 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_1_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_1_CLKINV_36102 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_1_CEINV_36101 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_3_DXMUX_36151 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_3_DYMUX_36142 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_3_CLKINV_36139 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_3_CEINV_36138 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_5_DXMUX_36179 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_5_DYMUX_36170 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_5_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_5_CLKINV_36167 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_5_CEINV_36166 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_7_DXMUX_36207 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_7_DYMUX_36198 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_7_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_7_CLKINV_36195 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_7_CEINV_36194 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_9_DXMUX_36235 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_9_DYMUX_36226 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_9_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_9_CLKINV_36223 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_9_CEINV_36222 : STD_LOGIC; 
  signal N884 : STD_LOGIC; 
  signal msg_hashed_1_q_31_DYMUX_36269 : STD_LOGIC; 
  signal N883 : STD_LOGIC; 
  signal msg_hashed_1_q_31_CLKINV_36259 : STD_LOGIC; 
  signal msg_hashed_1_q_31_CEINV_36258 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_0_DXMUX_36324 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_5_Q : STD_LOGIC; 
  signal m_e_exp_counter_o_count_0_DYMUX_36309 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_counter_o_count_0_CLKINV_36298 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_0_CEINV_36297 : STD_LOGIC; 
  signal n_calc_prod1_q_11_DXMUX_36351 : STD_LOGIC; 
  signal n_calc_prod1_q_11_DYMUX_36342 : STD_LOGIC; 
  signal n_calc_prod1_q_11_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_11_CLKINV_36339 : STD_LOGIC; 
  signal n_calc_prod1_q_11_CEINV_36338 : STD_LOGIC; 
  signal n_calc_prod1_q_21_DXMUX_36379 : STD_LOGIC; 
  signal n_calc_prod1_q_21_DYMUX_36370 : STD_LOGIC; 
  signal n_calc_prod1_q_21_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_21_CLKINV_36367 : STD_LOGIC; 
  signal n_calc_prod1_q_21_CEINV_36366 : STD_LOGIC; 
  signal n_calc_prod1_q_13_DXMUX_36407 : STD_LOGIC; 
  signal n_calc_prod1_q_13_DYMUX_36398 : STD_LOGIC; 
  signal n_calc_prod1_q_13_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_13_CLKINV_36395 : STD_LOGIC; 
  signal n_calc_prod1_q_13_CEINV_36394 : STD_LOGIC; 
  signal n_calc_prod1_q_31_DXMUX_36435 : STD_LOGIC; 
  signal n_calc_prod1_q_31_DYMUX_36426 : STD_LOGIC; 
  signal n_calc_prod1_q_31_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_31_CLKINV_36423 : STD_LOGIC; 
  signal n_calc_prod1_q_31_CEINV_36422 : STD_LOGIC; 
  signal n_calc_prod1_q_23_DXMUX_36463 : STD_LOGIC; 
  signal n_calc_prod1_q_23_DYMUX_36454 : STD_LOGIC; 
  signal n_calc_prod1_q_23_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_23_CLKINV_36451 : STD_LOGIC; 
  signal n_calc_prod1_q_23_CEINV_36450 : STD_LOGIC; 
  signal n_calc_prod1_q_15_DXMUX_36491 : STD_LOGIC; 
  signal n_calc_prod1_q_15_DYMUX_36482 : STD_LOGIC; 
  signal n_calc_prod1_q_15_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_15_CLKINV_36479 : STD_LOGIC; 
  signal n_calc_prod1_q_15_CEINV_36478 : STD_LOGIC; 
  signal n_calc_prod1_q_25_DXMUX_36519 : STD_LOGIC; 
  signal n_calc_prod1_q_25_DYMUX_36510 : STD_LOGIC; 
  signal n_calc_prod1_q_25_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_25_CLKINV_36507 : STD_LOGIC; 
  signal n_calc_prod1_q_25_CEINV_36506 : STD_LOGIC; 
  signal n_calc_prod1_q_17_DXMUX_36547 : STD_LOGIC; 
  signal n_calc_prod1_q_17_DYMUX_36538 : STD_LOGIC; 
  signal n_calc_prod1_q_17_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_17_CLKINV_36535 : STD_LOGIC; 
  signal n_calc_prod1_q_17_CEINV_36534 : STD_LOGIC; 
  signal n_calc_prod1_q_27_DXMUX_36575 : STD_LOGIC; 
  signal n_calc_prod1_q_27_DYMUX_36566 : STD_LOGIC; 
  signal n_calc_prod1_q_27_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_27_CLKINV_36563 : STD_LOGIC; 
  signal n_calc_prod1_q_27_CEINV_36562 : STD_LOGIC; 
  signal n_calc_prod1_q_19_DXMUX_36603 : STD_LOGIC; 
  signal n_calc_prod1_q_19_DYMUX_36594 : STD_LOGIC; 
  signal n_calc_prod1_q_19_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_19_CLKINV_36591 : STD_LOGIC; 
  signal n_calc_prod1_q_19_CEINV_36590 : STD_LOGIC; 
  signal n_calc_prod1_q_29_DXMUX_36631 : STD_LOGIC; 
  signal n_calc_prod1_q_29_DYMUX_36622 : STD_LOGIC; 
  signal n_calc_prod1_q_29_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_29_CLKINV_36619 : STD_LOGIC; 
  signal n_calc_prod1_q_29_CEINV_36618 : STD_LOGIC; 
  signal hash_dato_hashed_22_DXMUX_36656 : STD_LOGIC; 
  signal hash_dato_hashed_22_DYMUX_36648 : STD_LOGIC; 
  signal hash_dato_hashed_22_SRINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_22_CLKINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_24_DXMUX_36680 : STD_LOGIC; 
  signal hash_dato_hashed_24_DYMUX_36672 : STD_LOGIC; 
  signal hash_dato_hashed_24_SRINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_24_CLKINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_26_DXMUX_36704 : STD_LOGIC; 
  signal hash_dato_hashed_26_DYMUX_36696 : STD_LOGIC; 
  signal hash_dato_hashed_26_SRINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_26_CLKINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_18_DXMUX_36728 : STD_LOGIC; 
  signal hash_dato_hashed_18_DYMUX_36720 : STD_LOGIC; 
  signal hash_dato_hashed_18_SRINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_18_CLKINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_28_DXMUX_36752 : STD_LOGIC; 
  signal hash_dato_hashed_28_DYMUX_36744 : STD_LOGIC; 
  signal hash_dato_hashed_28_SRINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_28_CLKINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_20_DXMUX_36776 : STD_LOGIC; 
  signal hash_dato_hashed_20_DYMUX_36768 : STD_LOGIC; 
  signal hash_dato_hashed_20_SRINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_20_CLKINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_30_DXMUX_36800 : STD_LOGIC; 
  signal hash_dato_hashed_30_DYMUX_36792 : STD_LOGIC; 
  signal hash_dato_hashed_30_SRINVNOT : STD_LOGIC; 
  signal hash_dato_hashed_30_CLKINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_36835 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_8_Q : STD_LOGIC; 
  signal N1495_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_36819 : STD_LOGIC; 
  signal N919 : STD_LOGIC; 
  signal N501 : STD_LOGIC; 
  signal N845 : STD_LOGIC; 
  signal n_calc_gestore_shift_rca_carry_4_Q : STD_LOGIC; 
  signal N1094 : STD_LOGIC; 
  signal N1125 : STD_LOGIC; 
  signal N949 : STD_LOGIC; 
  signal N946 : STD_LOGIC; 
  signal N1089 : STD_LOGIC; 
  signal N1126 : STD_LOGIC; 
  signal N1180 : STD_LOGIC; 
  signal N881 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_26_Q : STD_LOGIC; 
  signal N950 : STD_LOGIC; 
  signal N1104 : STD_LOGIC; 
  signal N1103 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_19_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_30_Q : STD_LOGIC; 
  signal N1107 : STD_LOGIC; 
  signal N1106 : STD_LOGIC; 
  signal m_e_exp_selettore_mul_q_1_DXMUX_37102 : STD_LOGIC; 
  signal m_e_exp_selettore_mul_q_1_DYMUX_37093 : STD_LOGIC; 
  signal m_e_exp_selettore_mul_q_1_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_selettore_mul_q_1_CLKINV_37090 : STD_LOGIC; 
  signal m_e_exp_selettore_mul_q_1_CEINV_37089 : STD_LOGIC; 
  signal n_val_q_1_DXMUX_37127 : STD_LOGIC; 
  signal n_val_q_1_DYMUX_37119 : STD_LOGIC; 
  signal n_val_q_1_SRINVNOT : STD_LOGIC; 
  signal n_val_q_1_CLKINV_37116 : STD_LOGIC; 
  signal n_val_q_3_DXMUX_37182 : STD_LOGIC; 
  signal n_val_q_3_CY0F_37181 : STD_LOGIC; 
  signal n_val_q_3_DYMUX_37165 : STD_LOGIC; 
  signal n_val_q_3_CYSELF_37164 : STD_LOGIC; 
  signal n_val_q_3_CYMUXFAST_37163 : STD_LOGIC; 
  signal n_val_q_3_CYAND_37162 : STD_LOGIC; 
  signal n_val_q_3_FASTCARRY_37161 : STD_LOGIC; 
  signal n_val_q_3_CYMUXG2_37160 : STD_LOGIC; 
  signal n_val_q_3_CYMUXF2_37159 : STD_LOGIC; 
  signal n_val_q_3_CY0G_37158 : STD_LOGIC; 
  signal n_val_q_3_CYSELG_37150 : STD_LOGIC; 
  signal n_val_q_3_SRINVNOT : STD_LOGIC; 
  signal n_val_q_3_CLKINV_37146 : STD_LOGIC; 
  signal n_val_q_5_DXMUX_37237 : STD_LOGIC; 
  signal n_val_q_5_CY0F_37236 : STD_LOGIC; 
  signal n_val_q_5_DYMUX_37220 : STD_LOGIC; 
  signal n_val_q_5_CYSELF_37219 : STD_LOGIC; 
  signal n_val_q_5_CYMUXFAST_37218 : STD_LOGIC; 
  signal n_val_q_5_CYAND_37217 : STD_LOGIC; 
  signal n_val_q_5_FASTCARRY_37216 : STD_LOGIC; 
  signal n_val_q_5_CYMUXG2_37215 : STD_LOGIC; 
  signal n_val_q_5_CYMUXF2_37214 : STD_LOGIC; 
  signal n_val_q_5_CY0G_37213 : STD_LOGIC; 
  signal n_val_q_5_CYSELG_37205 : STD_LOGIC; 
  signal n_val_q_5_SRINVNOT : STD_LOGIC; 
  signal n_val_q_5_CLKINV_37201 : STD_LOGIC; 
  signal n_val_q_7_DXMUX_37292 : STD_LOGIC; 
  signal n_val_q_7_CY0F_37291 : STD_LOGIC; 
  signal n_val_q_7_DYMUX_37275 : STD_LOGIC; 
  signal n_val_q_7_CYSELF_37274 : STD_LOGIC; 
  signal n_val_q_7_CYMUXFAST_37273 : STD_LOGIC; 
  signal n_val_q_7_CYAND_37272 : STD_LOGIC; 
  signal n_val_q_7_FASTCARRY_37271 : STD_LOGIC; 
  signal n_val_q_7_CYMUXG2_37270 : STD_LOGIC; 
  signal n_val_q_7_CYMUXF2_37269 : STD_LOGIC; 
  signal n_val_q_7_CY0G_37268 : STD_LOGIC; 
  signal n_val_q_7_CYSELG_37260 : STD_LOGIC; 
  signal n_val_q_7_SRINVNOT : STD_LOGIC; 
  signal n_val_q_7_CLKINV_37256 : STD_LOGIC; 
  signal n_val_q_9_DXMUX_37347 : STD_LOGIC; 
  signal n_val_q_9_CY0F_37346 : STD_LOGIC; 
  signal n_val_q_9_DYMUX_37330 : STD_LOGIC; 
  signal n_val_q_9_CYSELF_37329 : STD_LOGIC; 
  signal n_val_q_9_CYMUXFAST_37328 : STD_LOGIC; 
  signal n_val_q_9_CYAND_37327 : STD_LOGIC; 
  signal n_val_q_9_FASTCARRY_37326 : STD_LOGIC; 
  signal n_val_q_9_CYMUXG2_37325 : STD_LOGIC; 
  signal n_val_q_9_CYMUXF2_37324 : STD_LOGIC; 
  signal n_val_q_9_CY0G_37323 : STD_LOGIC; 
  signal n_val_q_9_CYSELG_37315 : STD_LOGIC; 
  signal n_val_q_9_SRINVNOT : STD_LOGIC; 
  signal n_val_q_9_CLKINV_37311 : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal N419 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_37406 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_20_Q : STD_LOGIC; 
  signal N1521_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_37390 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_37441 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_12_Q : STD_LOGIC; 
  signal N1507_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_37425 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8_37469 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X8_37462 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8_37493 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X8_37486 : STD_LOGIC; 
  signal m_e_exp_m_e_g_val_mul_1_DXMUX_37524 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_cmp_eq0006_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_e_g_val_mul_1_CLKINV_37509 : STD_LOGIC; 
  signal m_e_exp_m_e_g_val_mul_1_CEINV_37508 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_23_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_15_Q : STD_LOGIC; 
  signal m_e_exp_d_val_q_15_DXMUX_37585 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_31_Q : STD_LOGIC; 
  signal m_e_exp_d_val_q_15_DYMUX_37567 : STD_LOGIC; 
  signal m_e_exp_d_val_q_15_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_15_CLKINV_37564 : STD_LOGIC; 
  signal m_e_exp_d_val_q_15_CEINV_37563 : STD_LOGIC; 
  signal p_val_q_1_DXMUX_37610 : STD_LOGIC; 
  signal p_val_q_1_DYMUX_37602 : STD_LOGIC; 
  signal p_val_q_1_SRINVNOT : STD_LOGIC; 
  signal p_val_q_1_CLKINV_37599 : STD_LOGIC; 
  signal p_val_q_3_DXMUX_37634 : STD_LOGIC; 
  signal p_val_q_3_DYMUX_37626 : STD_LOGIC; 
  signal p_val_q_3_SRINVNOT : STD_LOGIC; 
  signal p_val_q_3_CLKINV_37623 : STD_LOGIC; 
  signal p_val_q_5_DXMUX_37658 : STD_LOGIC; 
  signal p_val_q_5_DYMUX_37650 : STD_LOGIC; 
  signal p_val_q_5_SRINVNOT : STD_LOGIC; 
  signal p_val_q_5_CLKINV_37647 : STD_LOGIC; 
  signal p_val_q_7_DXMUX_37682 : STD_LOGIC; 
  signal p_val_q_7_DYMUX_37674 : STD_LOGIC; 
  signal p_val_q_7_SRINVNOT : STD_LOGIC; 
  signal p_val_q_7_CLKINV_37671 : STD_LOGIC; 
  signal N1083 : STD_LOGIC; 
  signal N525 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16_37734 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X16_37727 : STD_LOGIC; 
  signal m_e_exp_div_en_res : STD_LOGIC; 
  signal N1601 : STD_LOGIC; 
  signal q_val_q_1_DXMUX_37778 : STD_LOGIC; 
  signal q_val_q_1_DYMUX_37770 : STD_LOGIC; 
  signal q_val_q_1_SRINVNOT : STD_LOGIC; 
  signal q_val_q_1_CLKINV_37767 : STD_LOGIC; 
  signal q_val_q_3_DXMUX_37802 : STD_LOGIC; 
  signal q_val_q_3_DYMUX_37794 : STD_LOGIC; 
  signal q_val_q_3_SRINVNOT : STD_LOGIC; 
  signal q_val_q_3_CLKINV_37791 : STD_LOGIC; 
  signal q_val_q_5_DXMUX_37826 : STD_LOGIC; 
  signal q_val_q_5_DYMUX_37818 : STD_LOGIC; 
  signal q_val_q_5_SRINVNOT : STD_LOGIC; 
  signal q_val_q_5_CLKINV_37815 : STD_LOGIC; 
  signal q_val_q_7_DXMUX_37850 : STD_LOGIC; 
  signal q_val_q_7_DYMUX_37842 : STD_LOGIC; 
  signal q_val_q_7_SRINVNOT : STD_LOGIC; 
  signal q_val_q_7_CLKINV_37839 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8_37878 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X8_37871 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13_37902 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X13_37894 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13_37926 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X13_37918 : STD_LOGIC; 
  signal N781 : STD_LOGIC; 
  signal N920 : STD_LOGIC; 
  signal n_calc_operation_counter_count_0_DXMUX_37994 : STD_LOGIC; 
  signal m_e_exp_div_cu_en_r4_37991 : STD_LOGIC; 
  signal n_calc_operation_counter_count_0_DYMUX_37978 : STD_LOGIC; 
  signal n_calc_operation_counter_count_0_SRINVNOT : STD_LOGIC; 
  signal n_calc_operation_counter_count_0_CLKINV_37967 : STD_LOGIC; 
  signal n_calc_operation_counter_count_0_CEINV_37966 : STD_LOGIC; 
  signal N1219 : STD_LOGIC; 
  signal m_e_exp_div_cu_en_r5_pack_1 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal N426 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_38102 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_13_Q : STD_LOGIC; 
  signal N1513_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_38086 : STD_LOGIC; 
  signal N741 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_1_DYMUX_38133 : STD_LOGIC; 
  signal m_e_exp_div_a_s_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_1_CLKINV_38122 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_2_DYMUX_38170 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_1_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_2_CLKINV_38160 : STD_LOGIC; 
  signal N717 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_3_DYMUX_38209 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_6_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_3_CLKINV_38199 : STD_LOGIC; 
  signal N723 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_2_DYMUX_38247 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_2_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_2_CLKINV_38237 : STD_LOGIC; 
  signal N1210 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_3_DYMUX_38283 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_7_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_3_CLKINV_38273 : STD_LOGIC; 
  signal N724 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_2_DYMUX_38323 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_3_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_2_CLKINV_38313 : STD_LOGIC; 
  signal N1013 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_3_DYMUX_38359 : STD_LOGIC; 
  signal m_e_exp_div_gestore_shift_b_add_sub_15_pack_2 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_3_CLKINV_38349 : STD_LOGIC; 
  signal N1129 : STD_LOGIC; 
  signal N1128 : STD_LOGIC; 
  signal N1092 : STD_LOGIC; 
  signal N1040 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_0_DXMUX_38464 : STD_LOGIC; 
  signal N964 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_0_DYMUX_38446 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_0_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_0_CLKINV_38435 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_0_CEINV_38434 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8_38493 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X8_38486 : STD_LOGIC; 
  signal N1082 : STD_LOGIC; 
  signal N1017 : STD_LOGIC; 
  signal N315 : STD_LOGIC; 
  signal N313 : STD_LOGIC; 
  signal N309 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal N307 : STD_LOGIC; 
  signal N291 : STD_LOGIC; 
  signal N305 : STD_LOGIC; 
  signal N289 : STD_LOGIC; 
  signal N303 : STD_LOGIC; 
  signal N287 : STD_LOGIC; 
  signal N301 : STD_LOGIC; 
  signal N269 : STD_LOGIC; 
  signal N299 : STD_LOGIC; 
  signal N285 : STD_LOGIC; 
  signal N297 : STD_LOGIC; 
  signal N267 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal N844 : STD_LOGIC; 
  signal N295 : STD_LOGIC; 
  signal N283 : STD_LOGIC; 
  signal N293 : STD_LOGIC; 
  signal N265 : STD_LOGIC; 
  signal N281 : STD_LOGIC; 
  signal N247 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_m_DXMUX_38836 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_m_mux0001_38833 : STD_LOGIC; 
  signal N2_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_m_CLKINV_38820 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_m_CEINV_38819 : STD_LOGIC; 
  signal N1086 : STD_LOGIC; 
  signal N1085 : STD_LOGIC; 
  signal N1143 : STD_LOGIC; 
  signal N928_pack_1 : STD_LOGIC; 
  signal N1144 : STD_LOGIC; 
  signal N929_pack_1 : STD_LOGIC; 
  signal N1141 : STD_LOGIC; 
  signal N1140 : STD_LOGIC; 
  signal N1138 : STD_LOGIC; 
  signal N983 : STD_LOGIC; 
  signal N938 : STD_LOGIC; 
  signal N1091 : STD_LOGIC; 
  signal N279 : STD_LOGIC; 
  signal N263 : STD_LOGIC; 
  signal N277 : STD_LOGIC; 
  signal N245 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_21_Q : STD_LOGIC; 
  signal N1095 : STD_LOGIC; 
  signal N275 : STD_LOGIC; 
  signal N261 : STD_LOGIC; 
  signal N273 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal N271 : STD_LOGIC; 
  signal N225 : STD_LOGIC; 
  signal N257 : STD_LOGIC; 
  signal n_calc_f_q_0_DYMUX_39155 : STD_LOGIC; 
  signal N259 : STD_LOGIC; 
  signal n_calc_f_q_0_CLKINV_39145 : STD_LOGIC; 
  signal n_calc_f_q_0_CEINV_39144 : STD_LOGIC; 
  signal N255 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal N253 : STD_LOGIC; 
  signal N223 : STD_LOGIC; 
  signal N251 : STD_LOGIC; 
  signal N239 : STD_LOGIC; 
  signal N249 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal N233 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N231 : STD_LOGIC; 
  signal N217 : STD_LOGIC; 
  signal N229 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal N227 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13_39479 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X13_39471 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_39534 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_14_Q : STD_LOGIC; 
  signal N1515_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_39518 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal N1179 : STD_LOGIC; 
  signal N742 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_11_DXMUX_39633 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_11_DYMUX_39624 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_11_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_11_CLKINV_39621 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_11_CEINV_39620 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_13_DXMUX_39661 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_13_DYMUX_39652 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_13_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_13_CLKINV_39649 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_13_CEINV_39648 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_21_DXMUX_39689 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_21_DYMUX_39680 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_21_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_21_CLKINV_39677 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_21_CEINV_39676 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_15_DXMUX_39717 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_15_DYMUX_39708 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_15_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_15_CLKINV_39705 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_15_CEINV_39704 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_23_DXMUX_39745 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_23_DYMUX_39736 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_23_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_23_CLKINV_39733 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_23_CEINV_39732 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_31_DXMUX_39773 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_31_DYMUX_39764 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_31_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_31_CLKINV_39761 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_31_CEINV_39760 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_17_DXMUX_39801 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_17_DYMUX_39792 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_17_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_17_CLKINV_39789 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_17_CEINV_39788 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_25_DXMUX_39829 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_25_DYMUX_39820 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_25_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_25_CLKINV_39817 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_25_CEINV_39816 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_19_DXMUX_39857 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_19_DYMUX_39848 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_19_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_19_CLKINV_39845 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_19_CEINV_39844 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_27_DXMUX_39885 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_27_DYMUX_39876 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_27_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_27_CLKINV_39873 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_27_CEINV_39872 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_29_DXMUX_39913 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_29_DYMUX_39904 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_29_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_29_CLKINV_39901 : STD_LOGIC; 
  signal m_e_exp_div_divisor_q_29_CEINV_39900 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13_39942 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X13_39934 : STD_LOGIC; 
  signal N516 : STD_LOGIC; 
  signal N519 : STD_LOGIC; 
  signal N1223 : STD_LOGIC; 
  signal N1222 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_1_DXMUX_40013 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_1_DYMUX_40004 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_1_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_1_CLKINV_40001 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_1_CEINV_40000 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_3_DXMUX_40041 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_3_DYMUX_40032 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_3_CLKINV_40029 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_3_CEINV_40028 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_5_DXMUX_40069 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_5_DYMUX_40060 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_5_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_5_CLKINV_40057 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_5_CEINV_40056 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_7_DXMUX_40097 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_7_DYMUX_40088 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_7_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_7_CLKINV_40085 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_7_CEINV_40084 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_9_DXMUX_40125 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_9_DYMUX_40116 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_9_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_9_CLKINV_40113 : STD_LOGIC; 
  signal m_e_exp_mul_prod1_q_9_CEINV_40112 : STD_LOGIC; 
  signal pr_q_1_DXMUX_40153 : STD_LOGIC; 
  signal pr_q_1_DYMUX_40144 : STD_LOGIC; 
  signal pr_q_1_SRINVNOT : STD_LOGIC; 
  signal pr_q_1_CLKINV_40141 : STD_LOGIC; 
  signal pr_q_1_CEINV_40140 : STD_LOGIC; 
  signal pr_q_3_DXMUX_40181 : STD_LOGIC; 
  signal pr_q_3_DYMUX_40172 : STD_LOGIC; 
  signal pr_q_3_SRINVNOT : STD_LOGIC; 
  signal pr_q_3_CLKINV_40169 : STD_LOGIC; 
  signal pr_q_3_CEINV_40168 : STD_LOGIC; 
  signal pr_q_5_DXMUX_40209 : STD_LOGIC; 
  signal pr_q_5_DYMUX_40200 : STD_LOGIC; 
  signal pr_q_5_SRINVNOT : STD_LOGIC; 
  signal pr_q_5_CLKINV_40197 : STD_LOGIC; 
  signal pr_q_5_CEINV_40196 : STD_LOGIC; 
  signal pr_q_7_DXMUX_40237 : STD_LOGIC; 
  signal pr_q_7_DYMUX_40228 : STD_LOGIC; 
  signal pr_q_7_SRINVNOT : STD_LOGIC; 
  signal pr_q_7_CLKINV_40225 : STD_LOGIC; 
  signal pr_q_7_CEINV_40224 : STD_LOGIC; 
  signal pr_q_9_DXMUX_40265 : STD_LOGIC; 
  signal pr_q_9_DYMUX_40256 : STD_LOGIC; 
  signal pr_q_9_SRINVNOT : STD_LOGIC; 
  signal pr_q_9_CLKINV_40253 : STD_LOGIC; 
  signal pr_q_9_CEINV_40252 : STD_LOGIC; 
  signal pu_q_1_DXMUX_40293 : STD_LOGIC; 
  signal pu_q_1_DYMUX_40284 : STD_LOGIC; 
  signal pu_q_1_SRINVNOT : STD_LOGIC; 
  signal pu_q_1_CLKINV_40281 : STD_LOGIC; 
  signal pu_q_1_CEINV_40280 : STD_LOGIC; 
  signal pu_q_3_DXMUX_40321 : STD_LOGIC; 
  signal pu_q_3_DYMUX_40312 : STD_LOGIC; 
  signal pu_q_3_SRINVNOT : STD_LOGIC; 
  signal pu_q_3_CLKINV_40309 : STD_LOGIC; 
  signal pu_q_3_CEINV_40308 : STD_LOGIC; 
  signal pu_q_5_DXMUX_40349 : STD_LOGIC; 
  signal pu_q_5_DYMUX_40340 : STD_LOGIC; 
  signal pu_q_5_SRINVNOT : STD_LOGIC; 
  signal pu_q_5_CLKINV_40337 : STD_LOGIC; 
  signal pu_q_5_CEINV_40336 : STD_LOGIC; 
  signal pu_q_7_DXMUX_40377 : STD_LOGIC; 
  signal pu_q_7_DYMUX_40368 : STD_LOGIC; 
  signal pu_q_7_SRINVNOT : STD_LOGIC; 
  signal pu_q_7_CLKINV_40365 : STD_LOGIC; 
  signal pu_q_7_CEINV_40364 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8_40406 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X8_40399 : STD_LOGIC; 
  signal n_calc_prod1_q_1_DXMUX_40429 : STD_LOGIC; 
  signal n_calc_prod1_q_1_DYMUX_40420 : STD_LOGIC; 
  signal n_calc_prod1_q_1_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_1_CLKINV_40417 : STD_LOGIC; 
  signal n_calc_prod1_q_1_CEINV_40416 : STD_LOGIC; 
  signal n_calc_prod1_q_3_DXMUX_40457 : STD_LOGIC; 
  signal n_calc_prod1_q_3_DYMUX_40448 : STD_LOGIC; 
  signal n_calc_prod1_q_3_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_3_CLKINV_40445 : STD_LOGIC; 
  signal n_calc_prod1_q_3_CEINV_40444 : STD_LOGIC; 
  signal n_calc_prod1_q_5_DXMUX_40485 : STD_LOGIC; 
  signal n_calc_prod1_q_5_DYMUX_40476 : STD_LOGIC; 
  signal n_calc_prod1_q_5_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_5_CLKINV_40473 : STD_LOGIC; 
  signal n_calc_prod1_q_5_CEINV_40472 : STD_LOGIC; 
  signal n_calc_prod1_q_7_DXMUX_40513 : STD_LOGIC; 
  signal n_calc_prod1_q_7_DYMUX_40504 : STD_LOGIC; 
  signal n_calc_prod1_q_7_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_7_CLKINV_40501 : STD_LOGIC; 
  signal n_calc_prod1_q_7_CEINV_40500 : STD_LOGIC; 
  signal n_calc_prod1_q_9_DXMUX_40541 : STD_LOGIC; 
  signal n_calc_prod1_q_9_DYMUX_40532 : STD_LOGIC; 
  signal n_calc_prod1_q_9_SRINVNOT : STD_LOGIC; 
  signal n_calc_prod1_q_9_CLKINV_40529 : STD_LOGIC; 
  signal n_calc_prod1_q_9_CEINV_40528 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_40577 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_1_Q : STD_LOGIC; 
  signal N1475_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_40561 : STD_LOGIC; 
  signal n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_40612 : STD_LOGIC; 
  signal n_calc_a_x_1_Q : STD_LOGIC; 
  signal N1473_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_40596 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N440 : STD_LOGIC; 
  signal N438 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_DXMUX_40729 : STD_LOGIC; 
  signal m_e_exp_div_N3 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_DYMUX_40712 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd2_In : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_CLKINV_40703 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_DXMUX_40753 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_DYMUX_40745 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_CLKINV_40742 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16_40781 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11_pack_1 : STD_LOGIC; 
  signal N932 : STD_LOGIC; 
  signal N931 : STD_LOGIC; 
  signal N1123 : STD_LOGIC; 
  signal N1120 : STD_LOGIC; 
  signal N1132 : STD_LOGIC; 
  signal msg_hashed_q_31_DYMUX_40858 : STD_LOGIC; 
  signal N1131 : STD_LOGIC; 
  signal msg_hashed_q_31_CLKINV_40848 : STD_LOGIC; 
  signal msg_hashed_q_31_CEINV_40847 : STD_LOGIC; 
  signal N1044 : STD_LOGIC; 
  signal N1043 : STD_LOGIC; 
  signal m_e_exp_div_f_s_q_0_F5MUX_40937 : STD_LOGIC; 
  signal m_e_exp_div_f_s_q_0_F : STD_LOGIC; 
  signal m_e_exp_div_f_s_q_0_BXINV_40926 : STD_LOGIC; 
  signal m_e_exp_div_f_s_q_0_DYMUX_40918 : STD_LOGIC; 
  signal m_e_exp_m_e_g_d_res_mux0002_0_5 : STD_LOGIC; 
  signal m_e_exp_div_f_s_q_0_CLKINV_40909 : STD_LOGIC; 
  signal m_e_exp_div_f_s_q_0_CEINV_40908 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13_40960 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X13_40952 : STD_LOGIC; 
  signal n_val_q_11_DXMUX_41011 : STD_LOGIC; 
  signal n_val_q_11_CY0F_41010 : STD_LOGIC; 
  signal n_val_q_11_DYMUX_40994 : STD_LOGIC; 
  signal n_val_q_11_CYSELF_40993 : STD_LOGIC; 
  signal n_val_q_11_CYMUXFAST_40992 : STD_LOGIC; 
  signal n_val_q_11_CYAND_40991 : STD_LOGIC; 
  signal n_val_q_11_FASTCARRY_40990 : STD_LOGIC; 
  signal n_val_q_11_CYMUXG2_40989 : STD_LOGIC; 
  signal n_val_q_11_CYMUXF2_40988 : STD_LOGIC; 
  signal n_val_q_11_CY0G_40987 : STD_LOGIC; 
  signal n_val_q_11_CYSELG_40979 : STD_LOGIC; 
  signal n_val_q_11_SRINVNOT : STD_LOGIC; 
  signal n_val_q_11_CLKINV_40975 : STD_LOGIC; 
  signal n_val_q_13_DXMUX_41066 : STD_LOGIC; 
  signal n_val_q_13_CY0F_41065 : STD_LOGIC; 
  signal n_val_q_13_DYMUX_41049 : STD_LOGIC; 
  signal n_val_q_13_CYSELF_41048 : STD_LOGIC; 
  signal n_val_q_13_CYMUXFAST_41047 : STD_LOGIC; 
  signal n_val_q_13_CYAND_41046 : STD_LOGIC; 
  signal n_val_q_13_FASTCARRY_41045 : STD_LOGIC; 
  signal n_val_q_13_CYMUXG2_41044 : STD_LOGIC; 
  signal n_val_q_13_CYMUXF2_41043 : STD_LOGIC; 
  signal n_val_q_13_CY0G_41042 : STD_LOGIC; 
  signal n_val_q_13_CYSELG_41034 : STD_LOGIC; 
  signal n_val_q_13_SRINVNOT : STD_LOGIC; 
  signal n_val_q_13_CLKINV_41030 : STD_LOGIC; 
  signal n_val_q_21_DXMUX_41121 : STD_LOGIC; 
  signal n_val_q_21_CY0F_41120 : STD_LOGIC; 
  signal n_val_q_21_DYMUX_41104 : STD_LOGIC; 
  signal n_val_q_21_CYSELF_41103 : STD_LOGIC; 
  signal n_val_q_21_CYMUXFAST_41102 : STD_LOGIC; 
  signal n_val_q_21_CYAND_41101 : STD_LOGIC; 
  signal n_val_q_21_FASTCARRY_41100 : STD_LOGIC; 
  signal n_val_q_21_CYMUXG2_41099 : STD_LOGIC; 
  signal n_val_q_21_CYMUXF2_41098 : STD_LOGIC; 
  signal n_val_q_21_CY0G_41097 : STD_LOGIC; 
  signal n_val_q_21_CYSELG_41089 : STD_LOGIC; 
  signal n_val_q_21_SRINVNOT : STD_LOGIC; 
  signal n_val_q_21_CLKINV_41085 : STD_LOGIC; 
  signal n_val_q_15_DXMUX_41176 : STD_LOGIC; 
  signal n_val_q_15_CY0F_41175 : STD_LOGIC; 
  signal n_val_q_15_DYMUX_41159 : STD_LOGIC; 
  signal n_val_q_15_CYSELF_41158 : STD_LOGIC; 
  signal n_val_q_15_CYMUXFAST_41157 : STD_LOGIC; 
  signal n_val_q_15_CYAND_41156 : STD_LOGIC; 
  signal n_val_q_15_FASTCARRY_41155 : STD_LOGIC; 
  signal n_val_q_15_CYMUXG2_41154 : STD_LOGIC; 
  signal n_val_q_15_CYMUXF2_41153 : STD_LOGIC; 
  signal n_val_q_15_CY0G_41152 : STD_LOGIC; 
  signal n_val_q_15_CYSELG_41144 : STD_LOGIC; 
  signal n_val_q_15_SRINVNOT : STD_LOGIC; 
  signal n_val_q_15_CLKINV_41140 : STD_LOGIC; 
  signal n_val_q_23_DXMUX_41231 : STD_LOGIC; 
  signal n_val_q_23_CY0F_41230 : STD_LOGIC; 
  signal n_val_q_23_DYMUX_41214 : STD_LOGIC; 
  signal n_val_q_23_CYSELF_41213 : STD_LOGIC; 
  signal n_val_q_23_CYMUXFAST_41212 : STD_LOGIC; 
  signal n_val_q_23_CYAND_41211 : STD_LOGIC; 
  signal n_val_q_23_FASTCARRY_41210 : STD_LOGIC; 
  signal n_val_q_23_CYMUXG2_41209 : STD_LOGIC; 
  signal n_val_q_23_CYMUXF2_41208 : STD_LOGIC; 
  signal n_val_q_23_CY0G_41207 : STD_LOGIC; 
  signal n_val_q_23_CYSELG_41199 : STD_LOGIC; 
  signal n_val_q_23_SRINVNOT : STD_LOGIC; 
  signal n_val_q_23_CLKINV_41195 : STD_LOGIC; 
  signal n_val_q_31_DXMUX_41286 : STD_LOGIC; 
  signal n_val_q_31_CY0F_41285 : STD_LOGIC; 
  signal n_val_q_31_DYMUX_41269 : STD_LOGIC; 
  signal n_val_q_31_CYSELF_41268 : STD_LOGIC; 
  signal n_val_q_31_CYMUXFAST_41267 : STD_LOGIC; 
  signal n_val_q_31_CYAND_41266 : STD_LOGIC; 
  signal n_val_q_31_FASTCARRY_41265 : STD_LOGIC; 
  signal n_val_q_31_CYMUXG2_41264 : STD_LOGIC; 
  signal n_val_q_31_CYMUXF2_41263 : STD_LOGIC; 
  signal n_val_q_31_CY0G_41262 : STD_LOGIC; 
  signal n_val_q_31_CYSELG_41254 : STD_LOGIC; 
  signal n_val_q_31_SRINVNOT : STD_LOGIC; 
  signal n_val_q_31_CLKINV_41250 : STD_LOGIC; 
  signal n_val_q_17_DXMUX_41341 : STD_LOGIC; 
  signal n_val_q_17_CY0F_41340 : STD_LOGIC; 
  signal n_val_q_17_DYMUX_41324 : STD_LOGIC; 
  signal n_val_q_17_CYSELF_41323 : STD_LOGIC; 
  signal n_val_q_17_CYMUXFAST_41322 : STD_LOGIC; 
  signal n_val_q_17_CYAND_41321 : STD_LOGIC; 
  signal n_val_q_17_FASTCARRY_41320 : STD_LOGIC; 
  signal n_val_q_17_CYMUXG2_41319 : STD_LOGIC; 
  signal n_val_q_17_CYMUXF2_41318 : STD_LOGIC; 
  signal n_val_q_17_CY0G_41317 : STD_LOGIC; 
  signal n_val_q_17_CYSELG_41309 : STD_LOGIC; 
  signal n_val_q_17_SRINVNOT : STD_LOGIC; 
  signal n_val_q_17_CLKINV_41305 : STD_LOGIC; 
  signal n_val_q_25_DXMUX_41396 : STD_LOGIC; 
  signal n_val_q_25_CY0F_41395 : STD_LOGIC; 
  signal n_val_q_25_DYMUX_41379 : STD_LOGIC; 
  signal n_val_q_25_CYSELF_41378 : STD_LOGIC; 
  signal n_val_q_25_CYMUXFAST_41377 : STD_LOGIC; 
  signal n_val_q_25_CYAND_41376 : STD_LOGIC; 
  signal n_val_q_25_FASTCARRY_41375 : STD_LOGIC; 
  signal n_val_q_25_CYMUXG2_41374 : STD_LOGIC; 
  signal n_val_q_25_CYMUXF2_41373 : STD_LOGIC; 
  signal n_val_q_25_CY0G_41372 : STD_LOGIC; 
  signal n_val_q_25_CYSELG_41364 : STD_LOGIC; 
  signal n_val_q_25_SRINVNOT : STD_LOGIC; 
  signal n_val_q_25_CLKINV_41360 : STD_LOGIC; 
  signal n_val_q_19_DXMUX_41451 : STD_LOGIC; 
  signal n_val_q_19_CY0F_41450 : STD_LOGIC; 
  signal n_val_q_19_DYMUX_41434 : STD_LOGIC; 
  signal n_val_q_19_CYSELF_41433 : STD_LOGIC; 
  signal n_val_q_19_CYMUXFAST_41432 : STD_LOGIC; 
  signal n_val_q_19_CYAND_41431 : STD_LOGIC; 
  signal n_val_q_19_FASTCARRY_41430 : STD_LOGIC; 
  signal n_val_q_19_CYMUXG2_41429 : STD_LOGIC; 
  signal n_val_q_19_CYMUXF2_41428 : STD_LOGIC; 
  signal n_val_q_19_CY0G_41427 : STD_LOGIC; 
  signal n_val_q_19_CYSELG_41419 : STD_LOGIC; 
  signal n_val_q_19_SRINVNOT : STD_LOGIC; 
  signal n_val_q_19_CLKINV_41415 : STD_LOGIC; 
  signal n_val_q_27_DXMUX_41506 : STD_LOGIC; 
  signal n_val_q_27_CY0F_41505 : STD_LOGIC; 
  signal n_val_q_27_DYMUX_41489 : STD_LOGIC; 
  signal n_val_q_27_CYSELF_41488 : STD_LOGIC; 
  signal n_val_q_27_CYMUXFAST_41487 : STD_LOGIC; 
  signal n_val_q_27_CYAND_41486 : STD_LOGIC; 
  signal n_val_q_27_FASTCARRY_41485 : STD_LOGIC; 
  signal n_val_q_27_CYMUXG2_41484 : STD_LOGIC; 
  signal n_val_q_27_CYMUXF2_41483 : STD_LOGIC; 
  signal n_val_q_27_CY0G_41482 : STD_LOGIC; 
  signal n_val_q_27_CYSELG_41474 : STD_LOGIC; 
  signal n_val_q_27_SRINVNOT : STD_LOGIC; 
  signal n_val_q_27_CLKINV_41470 : STD_LOGIC; 
  signal n_val_q_29_DXMUX_41561 : STD_LOGIC; 
  signal n_val_q_29_CY0F_41560 : STD_LOGIC; 
  signal n_val_q_29_DYMUX_41544 : STD_LOGIC; 
  signal n_val_q_29_CYSELF_41543 : STD_LOGIC; 
  signal n_val_q_29_CYMUXFAST_41542 : STD_LOGIC; 
  signal n_val_q_29_CYAND_41541 : STD_LOGIC; 
  signal n_val_q_29_FASTCARRY_41540 : STD_LOGIC; 
  signal n_val_q_29_CYMUXG2_41539 : STD_LOGIC; 
  signal n_val_q_29_CYMUXF2_41538 : STD_LOGIC; 
  signal n_val_q_29_CY0G_41537 : STD_LOGIC; 
  signal n_val_q_29_CYSELG_41529 : STD_LOGIC; 
  signal n_val_q_29_SRINVNOT : STD_LOGIC; 
  signal n_val_q_29_CLKINV_41525 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_41596 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_2_Q : STD_LOGIC; 
  signal N1479_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_41580 : STD_LOGIC; 
  signal n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_41631 : STD_LOGIC; 
  signal n_calc_a_x_2_Q : STD_LOGIC; 
  signal N1477_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_41615 : STD_LOGIC; 
  signal N444 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_41690 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_24_Q : STD_LOGIC; 
  signal N1523_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_41674 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_41725 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_16_Q : STD_LOGIC; 
  signal N1509_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_41709 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8_41753 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X23_41746 : STD_LOGIC; 
  signal N1150 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd1_DXMUX_41856 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd1_In_41853 : STD_LOGIC; 
  signal N151_pack_3 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd1_CLKINV_41840 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_41891 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_3_Q : STD_LOGIC; 
  signal N1483_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_41875 : STD_LOGIC; 
  signal n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_41926 : STD_LOGIC; 
  signal n_calc_a_x_3_Q : STD_LOGIC; 
  signal N1481_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_41910 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_d_DXMUX_41961 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_d_mux0002_41958 : STD_LOGIC; 
  signal N179_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_d_CLKINV_41946 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_d_CEINV_41945 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal N452 : STD_LOGIC; 
  signal N401 : STD_LOGIC; 
  signal N449 : STD_LOGIC; 
  signal m_e_exp_d_val_q_11_DXMUX_42034 : STD_LOGIC; 
  signal m_e_exp_d_val_q_11_DYMUX_42025 : STD_LOGIC; 
  signal m_e_exp_d_val_q_11_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_11_CLKINV_42022 : STD_LOGIC; 
  signal m_e_exp_d_val_q_11_CEINV_42021 : STD_LOGIC; 
  signal m_e_exp_d_val_q_21_DXMUX_42062 : STD_LOGIC; 
  signal m_e_exp_d_val_q_21_DYMUX_42053 : STD_LOGIC; 
  signal m_e_exp_d_val_q_21_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_21_CLKINV_42050 : STD_LOGIC; 
  signal m_e_exp_d_val_q_21_CEINV_42049 : STD_LOGIC; 
  signal m_e_exp_d_val_q_13_DXMUX_42090 : STD_LOGIC; 
  signal m_e_exp_d_val_q_13_DYMUX_42081 : STD_LOGIC; 
  signal m_e_exp_d_val_q_13_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_13_CLKINV_42078 : STD_LOGIC; 
  signal m_e_exp_d_val_q_13_CEINV_42077 : STD_LOGIC; 
  signal m_e_exp_d_val_q_31_DXMUX_42118 : STD_LOGIC; 
  signal m_e_exp_d_val_q_31_DYMUX_42109 : STD_LOGIC; 
  signal m_e_exp_d_val_q_31_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_31_CLKINV_42106 : STD_LOGIC; 
  signal m_e_exp_d_val_q_31_CEINV_42105 : STD_LOGIC; 
  signal m_e_exp_d_val_q_23_DXMUX_42146 : STD_LOGIC; 
  signal m_e_exp_d_val_q_23_DYMUX_42137 : STD_LOGIC; 
  signal m_e_exp_d_val_q_23_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_23_CLKINV_42134 : STD_LOGIC; 
  signal m_e_exp_d_val_q_23_CEINV_42133 : STD_LOGIC; 
  signal m_e_exp_d_val_q_41_DXMUX_42174 : STD_LOGIC; 
  signal m_e_exp_d_val_q_41_DYMUX_42165 : STD_LOGIC; 
  signal m_e_exp_d_val_q_41_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_41_CLKINV_42162 : STD_LOGIC; 
  signal m_e_exp_d_val_q_41_CEINV_42161 : STD_LOGIC; 
  signal m_e_exp_d_val_q_33_DXMUX_42202 : STD_LOGIC; 
  signal m_e_exp_d_val_q_33_DYMUX_42193 : STD_LOGIC; 
  signal m_e_exp_d_val_q_33_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_33_CLKINV_42190 : STD_LOGIC; 
  signal m_e_exp_d_val_q_33_CEINV_42189 : STD_LOGIC; 
  signal m_e_exp_d_val_q_25_DXMUX_42230 : STD_LOGIC; 
  signal m_e_exp_d_val_q_25_DYMUX_42221 : STD_LOGIC; 
  signal m_e_exp_d_val_q_25_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_25_CLKINV_42218 : STD_LOGIC; 
  signal m_e_exp_d_val_q_25_CEINV_42217 : STD_LOGIC; 
  signal m_e_exp_d_val_q_17_DXMUX_42258 : STD_LOGIC; 
  signal m_e_exp_d_val_q_17_DYMUX_42249 : STD_LOGIC; 
  signal m_e_exp_d_val_q_17_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_17_CLKINV_42246 : STD_LOGIC; 
  signal m_e_exp_d_val_q_17_CEINV_42245 : STD_LOGIC; 
  signal m_e_exp_d_val_q_51_DXMUX_42286 : STD_LOGIC; 
  signal m_e_exp_d_val_q_51_DYMUX_42277 : STD_LOGIC; 
  signal m_e_exp_d_val_q_51_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_51_CLKINV_42274 : STD_LOGIC; 
  signal m_e_exp_d_val_q_51_CEINV_42273 : STD_LOGIC; 
  signal m_e_exp_d_val_q_43_DXMUX_42314 : STD_LOGIC; 
  signal m_e_exp_d_val_q_43_DYMUX_42305 : STD_LOGIC; 
  signal m_e_exp_d_val_q_43_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_43_CLKINV_42302 : STD_LOGIC; 
  signal m_e_exp_d_val_q_43_CEINV_42301 : STD_LOGIC; 
  signal m_e_exp_d_val_q_35_DXMUX_42342 : STD_LOGIC; 
  signal m_e_exp_d_val_q_35_DYMUX_42333 : STD_LOGIC; 
  signal m_e_exp_d_val_q_35_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_35_CLKINV_42330 : STD_LOGIC; 
  signal m_e_exp_d_val_q_35_CEINV_42329 : STD_LOGIC; 
  signal m_e_exp_d_val_q_27_DXMUX_42370 : STD_LOGIC; 
  signal m_e_exp_d_val_q_27_DYMUX_42361 : STD_LOGIC; 
  signal m_e_exp_d_val_q_27_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_27_CLKINV_42358 : STD_LOGIC; 
  signal m_e_exp_d_val_q_27_CEINV_42357 : STD_LOGIC; 
  signal m_e_exp_d_val_q_19_DXMUX_42398 : STD_LOGIC; 
  signal m_e_exp_d_val_q_19_DYMUX_42389 : STD_LOGIC; 
  signal m_e_exp_d_val_q_19_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_19_CLKINV_42386 : STD_LOGIC; 
  signal m_e_exp_d_val_q_19_CEINV_42385 : STD_LOGIC; 
  signal m_e_exp_d_val_q_61_DXMUX_42426 : STD_LOGIC; 
  signal m_e_exp_d_val_q_61_DYMUX_42417 : STD_LOGIC; 
  signal m_e_exp_d_val_q_61_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_61_CLKINV_42414 : STD_LOGIC; 
  signal m_e_exp_d_val_q_61_CEINV_42413 : STD_LOGIC; 
  signal m_e_exp_d_val_q_53_DXMUX_42454 : STD_LOGIC; 
  signal m_e_exp_d_val_q_53_DYMUX_42445 : STD_LOGIC; 
  signal m_e_exp_d_val_q_53_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_53_CLKINV_42442 : STD_LOGIC; 
  signal m_e_exp_d_val_q_53_CEINV_42441 : STD_LOGIC; 
  signal m_e_exp_d_val_q_45_DXMUX_42482 : STD_LOGIC; 
  signal m_e_exp_d_val_q_45_DYMUX_42473 : STD_LOGIC; 
  signal m_e_exp_d_val_q_45_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_45_CLKINV_42470 : STD_LOGIC; 
  signal m_e_exp_d_val_q_45_CEINV_42469 : STD_LOGIC; 
  signal m_e_exp_d_val_q_37_DXMUX_42510 : STD_LOGIC; 
  signal m_e_exp_d_val_q_37_DYMUX_42501 : STD_LOGIC; 
  signal m_e_exp_d_val_q_37_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_37_CLKINV_42498 : STD_LOGIC; 
  signal m_e_exp_d_val_q_37_CEINV_42497 : STD_LOGIC; 
  signal m_e_exp_d_val_q_29_DXMUX_42538 : STD_LOGIC; 
  signal m_e_exp_d_val_q_29_DYMUX_42529 : STD_LOGIC; 
  signal m_e_exp_d_val_q_29_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_29_CLKINV_42526 : STD_LOGIC; 
  signal m_e_exp_d_val_q_29_CEINV_42525 : STD_LOGIC; 
  signal m_e_exp_d_val_q_63_DXMUX_42566 : STD_LOGIC; 
  signal m_e_exp_d_val_q_63_DYMUX_42557 : STD_LOGIC; 
  signal m_e_exp_d_val_q_63_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_63_CLKINV_42554 : STD_LOGIC; 
  signal m_e_exp_d_val_q_63_CEINV_42553 : STD_LOGIC; 
  signal m_e_exp_d_val_q_55_DXMUX_42594 : STD_LOGIC; 
  signal m_e_exp_d_val_q_55_DYMUX_42585 : STD_LOGIC; 
  signal m_e_exp_d_val_q_55_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_55_CLKINV_42582 : STD_LOGIC; 
  signal m_e_exp_d_val_q_55_CEINV_42581 : STD_LOGIC; 
  signal m_e_exp_d_val_q_47_DXMUX_42622 : STD_LOGIC; 
  signal m_e_exp_d_val_q_47_DYMUX_42613 : STD_LOGIC; 
  signal m_e_exp_d_val_q_47_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_47_CLKINV_42610 : STD_LOGIC; 
  signal m_e_exp_d_val_q_47_CEINV_42609 : STD_LOGIC; 
  signal m_e_exp_d_val_q_39_DXMUX_42650 : STD_LOGIC; 
  signal m_e_exp_d_val_q_39_DYMUX_42641 : STD_LOGIC; 
  signal m_e_exp_d_val_q_39_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_39_CLKINV_42638 : STD_LOGIC; 
  signal m_e_exp_d_val_q_39_CEINV_42637 : STD_LOGIC; 
  signal m_e_exp_d_val_q_57_DXMUX_42678 : STD_LOGIC; 
  signal m_e_exp_d_val_q_57_DYMUX_42669 : STD_LOGIC; 
  signal m_e_exp_d_val_q_57_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_57_CLKINV_42666 : STD_LOGIC; 
  signal m_e_exp_d_val_q_57_CEINV_42665 : STD_LOGIC; 
  signal m_e_exp_d_val_q_49_DXMUX_42706 : STD_LOGIC; 
  signal m_e_exp_d_val_q_49_DYMUX_42697 : STD_LOGIC; 
  signal m_e_exp_d_val_q_49_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_49_CLKINV_42694 : STD_LOGIC; 
  signal m_e_exp_d_val_q_49_CEINV_42693 : STD_LOGIC; 
  signal m_e_exp_d_val_q_59_DXMUX_42734 : STD_LOGIC; 
  signal m_e_exp_d_val_q_59_DYMUX_42725 : STD_LOGIC; 
  signal m_e_exp_d_val_q_59_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_59_CLKINV_42722 : STD_LOGIC; 
  signal m_e_exp_d_val_q_59_CEINV_42721 : STD_LOGIC; 
  signal N880 : STD_LOGIC; 
  signal N726_pack_2 : STD_LOGIC; 
  signal N780 : STD_LOGIC; 
  signal N727 : STD_LOGIC; 
  signal N775 : STD_LOGIC; 
  signal N774 : STD_LOGIC; 
  signal N944 : STD_LOGIC; 
  signal N943 : STD_LOGIC; 
  signal m_e_exp_d_val_q_1_DXMUX_42954 : STD_LOGIC; 
  signal m_e_exp_d_val_q_1_DYMUX_42945 : STD_LOGIC; 
  signal m_e_exp_d_val_q_1_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_1_CLKINV_42942 : STD_LOGIC; 
  signal m_e_exp_d_val_q_1_CEINV_42941 : STD_LOGIC; 
  signal m_e_exp_d_val_q_3_DXMUX_42982 : STD_LOGIC; 
  signal m_e_exp_d_val_q_3_DYMUX_42973 : STD_LOGIC; 
  signal m_e_exp_d_val_q_3_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_3_CLKINV_42970 : STD_LOGIC; 
  signal m_e_exp_d_val_q_3_CEINV_42969 : STD_LOGIC; 
  signal m_e_exp_d_val_q_5_DXMUX_43010 : STD_LOGIC; 
  signal m_e_exp_d_val_q_5_DYMUX_43001 : STD_LOGIC; 
  signal m_e_exp_d_val_q_5_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_5_CLKINV_42998 : STD_LOGIC; 
  signal m_e_exp_d_val_q_5_CEINV_42997 : STD_LOGIC; 
  signal m_e_exp_d_val_q_7_DXMUX_43038 : STD_LOGIC; 
  signal m_e_exp_d_val_q_7_DYMUX_43029 : STD_LOGIC; 
  signal m_e_exp_d_val_q_7_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_7_CLKINV_43026 : STD_LOGIC; 
  signal m_e_exp_d_val_q_7_CEINV_43025 : STD_LOGIC; 
  signal m_e_exp_d_val_q_9_DXMUX_43066 : STD_LOGIC; 
  signal m_e_exp_d_val_q_9_DYMUX_43057 : STD_LOGIC; 
  signal m_e_exp_d_val_q_9_SRINVNOT : STD_LOGIC; 
  signal m_e_exp_d_val_q_9_CLKINV_43054 : STD_LOGIC; 
  signal m_e_exp_d_val_q_9_CEINV_43053 : STD_LOGIC; 
  signal n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_43102 : STD_LOGIC; 
  signal n_calc_a_x_4_Q : STD_LOGIC; 
  signal N1487_pack_2 : STD_LOGIC; 
  signal n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_43086 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_43137 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_4_Q : STD_LOGIC; 
  signal N1485_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_43121 : STD_LOGIC; 
  signal N1046 : STD_LOGIC; 
  signal N871_pack_1 : STD_LOGIC; 
  signal N736 : STD_LOGIC; 
  signal N735 : STD_LOGIC; 
  signal N1047 : STD_LOGIC; 
  signal N872_pack_1 : STD_LOGIC; 
  signal N978 : STD_LOGIC; 
  signal N977 : STD_LOGIC; 
  signal N1174 : STD_LOGIC; 
  signal N1173 : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_b_add_sub_27_Q : STD_LOGIC; 
  signal m_e_exp_div_N5 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_43340 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_18_Q : STD_LOGIC; 
  signal N1519_pack_2 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_43324 : STD_LOGIC; 
  signal N1137 : STD_LOGIC; 
  signal N1135 : STD_LOGIC; 
  signal N1134 : STD_LOGIC; 
  signal N1035 : STD_LOGIC; 
  signal N1034 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd2_DXMUX_43448 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd2_DYMUX_43433 : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd2_SRINVNOT : STD_LOGIC; 
  signal n_calc_cu_current_state_FSM_FFd2_CLKINV_43430 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_43483 : STD_LOGIC; 
  signal m_e_exp_mul_a_x_21_Q : STD_LOGIC; 
  signal m_e_exp_mul_gestore_shift_rca_carry_21_pack_1 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_43467 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_div_DXMUX_43518 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_div_mux0001_43515 : STD_LOGIC; 
  signal N1545_pack_1 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_div_CLKINV_43502 : STD_LOGIC; 
  signal m_e_exp_m_e_g_en_div_CEINV_43501 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13793 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13829 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14009 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14045 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14106 : STD_LOGIC; 
  signal n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16712 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13865 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13901 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13937 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13973 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14325 : STD_LOGIC; 
  signal n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14361 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14397 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14433 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14142 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14203 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14239 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14469 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14505 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14541 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14577 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14613 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14851 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_14887 : STD_LOGIC; 
  signal n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_14923 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14959 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15020 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16424 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16460 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16496 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16532 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15107 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15143 : STD_LOGIC; 
  signal n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15179 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15503 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15564 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15600 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15636 : STD_LOGIC; 
  signal n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15215 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15251 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15287 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15323 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15359 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15395 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15431 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15467 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15974 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16010 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16046 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16082 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15672 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15708 : STD_LOGIC; 
  signal n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15744 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21145 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15830 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15866 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15902 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15938 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16280 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16316 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16352 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16388 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16244 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16568 : STD_LOGIC; 
  signal n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16604 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16640 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16676 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16900 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16936 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17166 : STD_LOGIC; 
  signal n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17202 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17238 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17274 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21331 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21367 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21403 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21439 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17022 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17058 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17094 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17130 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17598 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17634 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17670 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17706 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17310 : STD_LOGIC; 
  signal n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17346 : STD_LOGIC; 
  signal n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17382 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17418 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18098 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18134 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_18170 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17454 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17490 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17526 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17562 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17914 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17950 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_17986 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17742 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17778 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18854 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18890 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18926 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18962 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18502 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18538 : STD_LOGIC; 
  signal n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18574 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18998 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19034 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19070 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18358 : STD_LOGIC; 
  signal n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18394 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18430 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18466 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18660 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_18696 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18732 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18768 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19140 : STD_LOGIC; 
  signal n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19176 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19212 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19248 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19284 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19345 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19381 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19417 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19453 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19489 : STD_LOGIC; 
  signal n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19525 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19911 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19947 : STD_LOGIC; 
  signal n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_19983 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20120 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20156 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20192 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20228 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20264 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20300 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20336 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20372 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20408 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20444 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20480 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20516 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20552 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd2_FFX_RSTAND_20740 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20776 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20812 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20848 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20884 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21500 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21536 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21572 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21608 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21644 : STD_LOGIC; 
  signal n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21680 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21741 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22104 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22140 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22201 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22237 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22273 : STD_LOGIC; 
  signal m_e_exp_counter_o_count_4_FFX_SET : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22347 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21777 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21888 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21924 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21960 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21996 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22032 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22068 : STD_LOGIC; 
  signal m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22585 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22646 : STD_LOGIC; 
  signal n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22682 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22768 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22804 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22840 : STD_LOGIC; 
  signal n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_24286 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_10_FFX_RSTAND_24324 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_11_FFX_RSTAND_24386 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_22876 : STD_LOGIC; 
  signal n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23319 : STD_LOGIC; 
  signal n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23546 : STD_LOGIC; 
  signal n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23581 : STD_LOGIC; 
  signal n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23819 : STD_LOGIC; 
  signal n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23640 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_12_FFX_RSTAND_24424 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_13_FFX_RSTAND_24462 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_21_FFX_RSTAND_24500 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_60_FFX_RSTAND_25298 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_53_FFX_RSTAND_25336 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_61_FFX_RSTAND_25374 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_22_FFX_RSTAND_24538 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_23_FFX_RSTAND_24576 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_16_FFX_RSTAND_24614 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_25_FFX_RSTAND_24804 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_33_FFX_RSTAND_24842 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_34_FFX_RSTAND_24880 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_24_FFX_RSTAND_24652 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_32_FFX_RSTAND_24690 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_41_FFX_RSTAND_24728 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_17_FFX_RSTAND_24766 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_36_FFX_RSTAND_25184 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_44_FFX_RSTAND_25222 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_52_FFX_RSTAND_25260 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_35_FFX_RSTAND_25032 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_43_FFX_RSTAND_25070 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_19_FFX_RSTAND_25108 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_27_FFX_RSTAND_25146 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_42_FFX_RSTAND_24918 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_50_FFX_RSTAND_24956 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_18_FFX_RSTAND_24994 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_38_FFX_RSTAND_25412 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_46_FFX_RSTAND_25450 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_54_FFX_RSTAND_25488 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_62_FFX_RSTAND_25526 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_39_FFX_RSTAND_25564 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_55_FFX_RSTAND_25602 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_48_FFX_RSTAND_25640 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_56_FFX_RSTAND_25678 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_57_FFX_RSTAND_25716 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_59_FFX_RSTAND_25754 : STD_LOGIC; 
  signal m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_25789 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd4_FFX_RSTAND_26328 : STD_LOGIC; 
  signal hash_finished_FFY_RSTAND_26358 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_8_FFX_RSTAND_26562 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_9_FFX_RSTAND_26624 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_7_FFX_RSTAND_26524 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_26851 : STD_LOGIC; 
  signal n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_26982 : STD_LOGIC; 
  signal n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43107 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43142 : STD_LOGIC; 
  signal m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_28532 : STD_LOGIC; 
  signal n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_29030 : STD_LOGIC; 
  signal n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_29066 : STD_LOGIC; 
  signal n_calc_operation_counter_count_4_FFY_RSTAND_29770 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_1_FFY_RSTAND_29807 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_count_4_FFY_RSTAND_29890 : STD_LOGIC; 
  signal n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30081 : STD_LOGIC; 
  signal n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30114 : STD_LOGIC; 
  signal n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30010 : STD_LOGIC; 
  signal n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30045 : STD_LOGIC; 
  signal m_e_exp_div_q_r_l_q_45_FFY_RSTAND_31539 : STD_LOGIC; 
  signal m_e_exp_div_operation_counter_count_4_FFX_RSTAND_32285 : STD_LOGIC; 
  signal m_e_exp_mul_operation_counter_hit_FFX_RSTAND_32419 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32046 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd3_FFX_RSTAND_32081 : STD_LOGIC; 
  signal n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32188 : STD_LOGIC; 
  signal n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32247 : STD_LOGIC; 
  signal n_calc_operation_counter_hit_FFX_RSTAND_32457 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32540 : STD_LOGIC; 
  signal n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32575 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_1_FFX_RSTAND_32716 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_33571 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_33148 : STD_LOGIC; 
  signal c_e_q_0_FFY_RSTAND_33863 : STD_LOGIC; 
  signal c_h_q_0_FFY_RSTAND_33926 : STD_LOGIC; 
  signal m_e_exp_end_exp_q_0_FFY_RSTAND_33700 : STD_LOGIC; 
  signal m_e_exp_mul_f_q_0_FFY_RSTAND_33969 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_34315 : STD_LOGIC; 
  signal n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_34350 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_35033 : STD_LOGIC; 
  signal msg_hashed_1_q_31_FFY_RSTAND_36275 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_36840 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_37411 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_37446 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_2_FFY_RSTAND_38252 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd3_3_FFY_RSTAND_38288 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_2_FFY_RSTAND_38328 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd4_3_FFY_RSTAND_38364 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_38107 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_1_FFY_RSTAND_38138 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_2_FFY_RSTAND_38175 : STD_LOGIC; 
  signal m_e_exp_div_cu_current_state_FSM_FFd1_3_FFY_RSTAND_38214 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_39539 : STD_LOGIC; 
  signal n_calc_f_q_0_FFY_RSTAND_39161 : STD_LOGIC; 
  signal m_e_exp_div_f_s_q_0_FFY_RSTAND_40924 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_40582 : STD_LOGIC; 
  signal n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_40617 : STD_LOGIC; 
  signal msg_hashed_q_31_FFY_RSTAND_40864 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41601 : STD_LOGIC; 
  signal n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41636 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41695 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41730 : STD_LOGIC; 
  signal m_e_exp_m_e_g_current_state_FSM_FFd1_FFX_RSTAND_41861 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41896 : STD_LOGIC; 
  signal n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41931 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43345 : STD_LOGIC; 
  signal m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43488 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NlwInverterSignal_hash_finished_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_31_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_31_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_23_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_24_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_25_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_26_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_17_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_21_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_22_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_18_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_27_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_28_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_19_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_20_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_29_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_product_30_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_27_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_28_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_19_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_20_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_29_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_30_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_21_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_22_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_23_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_24_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_25_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_26_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_17_CLK : STD_LOGIC; 
  signal NlwInverterSignal_hash_dato_hashed_18_CLK : STD_LOGIC; 
  signal m_e_exp_d_val_q : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal n_val_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal msg_hashed_q : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal msg_hashed_1_q : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal m_e_exp_counter_o_count : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal pr_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal hash_product_mult0000 : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal m_e_exp_div_sum1 : STD_LOGIC_VECTOR ( 33 downto 0 ); 
  signal n_calc_m_q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal q_val_q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal m_e_exp_mul_m_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal m_e_exp_mul_prod1_q : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal m_e_exp_div_gestore_shift_b_add_sub : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal m_e_exp_mul_f_q : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal m_e_exp_div_f_s_q : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal m_e_exp_div_divisor_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal m_e_exp_div_q_r_l_q : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal n_calc_f_q : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal m_e_exp_div_operation_counter_count : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal g_g_v_rsa_check_hash : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal m_e_exp_end_exp_q : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal m_e_exp_selettore_mul_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal n_calc_operation_counter_count : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal m_e_exp_mul_operation_counter_count : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal m_e_exp_m_e_g_d_res : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal m_e_exp_m_e_g_val_mul : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal c_e_q : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal g_g_v_rsa_check_exp : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal m_e_exp_m_exp_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal hash_dato_hashed : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal c_h_q : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal p_val_q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal hash_product : STD_LOGIC_VECTOR ( 31 downto 17 ); 
  signal n_calc_prod1_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal pu_q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut : STD_LOGIC_VECTOR ( 39 downto 0 ); 
  signal m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_correct_0_cmp_eq0000_lut : STD_LOGIC_VECTOR ( 15 downto 8 ); 
  signal Mcompar_correct_0_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal m_e_exp_div_rest : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal m_e_exp_div_quotient_x : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal m_e_exp_mul_q_x : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal m_e_exp_div_Result : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal m_e_exp_val_mul1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal m_e_exp_Result : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal n_calc_Result : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal m_e_exp_mul_Result : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal m_e_exp_m_e_g_d_res_mux0002 : STD_LOGIC_VECTOR ( 63 downto 0 ); 
  signal exp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal m_e_exp_m_e_g_val_mul_mux0001 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal msg_t_b_h : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A : STD_LOGIC_VECTOR ( 7 downto 0 ); 
begin
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X17Y12"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CY0F_12781,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYINIT_12782,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYSELF_12773,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy(0)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_BXINV_12771,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYINIT_12782
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(0),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CY0F_12781
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(0),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYSELF_12773
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_BXINV_12771
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X17Y12"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CY0G_12768,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy(0),
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYSELG_12760,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYMUXG_12770
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(1),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CY0G_12768
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(1),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYSELG_12760
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y12"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(1),
      ADR1 => n_val_q(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(1)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_LOGIC_ONE_12800
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_LOGIC_ONE_12800,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_LOGIC_ONE_12800,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELF_12806,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXF2_12801
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(32),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELF_12806
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_31_CYMUXFAST_41267,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_FASTCARRY_12803
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      I0 => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELG_12794,
      I1 => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELF_12806,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYAND_12804
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXG2_12802,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_FASTCARRY_12803,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYAND_12804,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXFAST_12805
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y28"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_LOGIC_ONE_12800,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXF2_12801,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELG_12794,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXG2_12802
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(33),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYSELG_12794
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_33_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y28"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(38),
      ADR1 => m_e_exp_d_val_q(37),
      ADR2 => m_e_exp_d_val_q(39),
      ADR3 => m_e_exp_d_val_q(36),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(33)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_LOGIC_ONE_12830
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_LOGIC_ONE_12830,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_LOGIC_ONE_12830,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELF_12836,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXF2_12831
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(34),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELF_12836
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_33_CYMUXFAST_12805,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_FASTCARRY_12833
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      I0 => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELG_12824,
      I1 => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELF_12836,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYAND_12834
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXG2_12832,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_FASTCARRY_12833,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYAND_12834,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXFAST_12835
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y29"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_LOGIC_ONE_12830,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXF2_12831,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELG_12824,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXG2_12832
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(35),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYSELG_12824
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_35_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y29"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(46),
      ADR1 => m_e_exp_d_val_q(47),
      ADR2 => m_e_exp_d_val_q(45),
      ADR3 => m_e_exp_d_val_q(44),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(35)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_LOGIC_ONE_12860
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_LOGIC_ONE_12860,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_LOGIC_ONE_12860,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELF_12866,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXF2_12861
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(36),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELF_12866
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_35_CYMUXFAST_12835,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_FASTCARRY_12863
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      I0 => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELG_12854,
      I1 => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELF_12866,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYAND_12864
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXG2_12862,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_FASTCARRY_12863,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYAND_12864,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXFAST_12865
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y30"
    )
    port map (
      IA => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_LOGIC_ONE_12860,
      IB => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXF2_12861,
      SEL => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELG_12854,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXG2_12862
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(37),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYSELG_12854
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_37_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y30"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(52),
      ADR1 => m_e_exp_d_val_q(54),
      ADR2 => m_e_exp_d_val_q(55),
      ADR3 => m_e_exp_d_val_q(53),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(37)
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      O => m_e_exp_m_e_g_current_state_cmp_ge0000_LOGIC_ONE_12890
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      IA => m_e_exp_m_e_g_current_state_cmp_ge0000_LOGIC_ONE_12890,
      IB => m_e_exp_m_e_g_current_state_cmp_ge0000_LOGIC_ONE_12890,
      SEL => m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELF_12896,
      O => m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXF2_12891
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(38),
      O => m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELF_12896
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXFAST_12895,
      O => m_e_exp_m_e_g_current_state_cmp_ge0000
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_37_CYMUXFAST_12865,
      O => m_e_exp_m_e_g_current_state_cmp_ge0000_FASTCARRY_12893
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      I0 => m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELG_12884,
      I1 => m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELF_12896,
      O => m_e_exp_m_e_g_current_state_cmp_ge0000_CYAND_12894
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      IA => m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXG2_12892,
      IB => m_e_exp_m_e_g_current_state_cmp_ge0000_FASTCARRY_12893,
      SEL => m_e_exp_m_e_g_current_state_cmp_ge0000_CYAND_12894,
      O => m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXFAST_12895
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y31"
    )
    port map (
      IA => m_e_exp_m_e_g_current_state_cmp_ge0000_LOGIC_ONE_12890,
      IB => m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXF2_12891,
      SEL => m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELG_12884,
      O => m_e_exp_m_e_g_current_state_cmp_ge0000_CYMUXG2_12892
    );
  m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(39),
      O => m_e_exp_m_e_g_current_state_cmp_ge0000_CYSELG_12884
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_39_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y31"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(61),
      ADR1 => m_e_exp_d_val_q(62),
      ADR2 => m_e_exp_d_val_q(63),
      ADR3 => m_e_exp_d_val_q(60),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(39)
    );
  Mcompar_correct_0_cmp_eq0000_cy_9_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y19"
    )
    port map (
      O => Mcompar_correct_0_cmp_eq0000_cy_9_LOGIC_ZERO_12918
    );
  Mcompar_correct_0_cmp_eq0000_cy_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X3Y19"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_9_LOGIC_ZERO_12918,
      IB => Mcompar_correct_0_cmp_eq0000_cy_9_CYINIT_12931,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_9_CYSELF_12923,
      O => Mcompar_correct_0_cmp_eq0000_cy(8)
    );
  Mcompar_correct_0_cmp_eq0000_cy_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_cy_9_BXINV_12921,
      O => Mcompar_correct_0_cmp_eq0000_cy_9_CYINIT_12931
    );
  Mcompar_correct_0_cmp_eq0000_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_lut(8),
      O => Mcompar_correct_0_cmp_eq0000_cy_9_CYSELF_12923
    );
  Mcompar_correct_0_cmp_eq0000_cy_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => Mcompar_correct_0_cmp_eq0000_cy_9_BXINV_12921
    );
  Mcompar_correct_0_cmp_eq0000_cy_9_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X3Y19"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_9_LOGIC_ZERO_12918,
      IB => Mcompar_correct_0_cmp_eq0000_cy(8),
      SEL => Mcompar_correct_0_cmp_eq0000_cy_9_CYSELG_12912,
      O => Mcompar_correct_0_cmp_eq0000_cy_9_CYMUXG_12920
    );
  Mcompar_correct_0_cmp_eq0000_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_lut(9),
      O => Mcompar_correct_0_cmp_eq0000_cy_9_CYSELG_12912
    );
  Mcompar_correct_0_cmp_eq0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X3Y19"
    )
    port map (
      ADR0 => msg_hashed_q(19),
      ADR1 => msg_hashed_q(18),
      ADR2 => msg_hashed_1_q(19),
      ADR3 => msg_hashed_1_q(18),
      O => Mcompar_correct_0_cmp_eq0000_lut(9)
    );
  Mcompar_correct_0_cmp_eq0000_cy_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y20"
    )
    port map (
      O => Mcompar_correct_0_cmp_eq0000_cy_11_LOGIC_ZERO_12949
    );
  Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y20"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_11_LOGIC_ZERO_12949,
      IB => Mcompar_correct_0_cmp_eq0000_cy_11_LOGIC_ZERO_12949,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_11_CYSELF_12955,
      O => Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXF2_12950
    );
  Mcompar_correct_0_cmp_eq0000_cy_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_lut(10),
      O => Mcompar_correct_0_cmp_eq0000_cy_11_CYSELF_12955
    );
  Mcompar_correct_0_cmp_eq0000_cy_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_cy_9_CYMUXG_12920,
      O => Mcompar_correct_0_cmp_eq0000_cy_11_FASTCARRY_12952
    );
  Mcompar_correct_0_cmp_eq0000_cy_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y20"
    )
    port map (
      I0 => Mcompar_correct_0_cmp_eq0000_cy_11_CYSELG_12943,
      I1 => Mcompar_correct_0_cmp_eq0000_cy_11_CYSELF_12955,
      O => Mcompar_correct_0_cmp_eq0000_cy_11_CYAND_12953
    );
  Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y20"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXG2_12951,
      IB => Mcompar_correct_0_cmp_eq0000_cy_11_FASTCARRY_12952,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_11_CYAND_12953,
      O => Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXFAST_12954
    );
  Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y20"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_11_LOGIC_ZERO_12949,
      IB => Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXF2_12950,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_11_CYSELG_12943,
      O => Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXG2_12951
    );
  Mcompar_correct_0_cmp_eq0000_cy_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_lut(11),
      O => Mcompar_correct_0_cmp_eq0000_cy_11_CYSELG_12943
    );
  Mcompar_correct_0_cmp_eq0000_cy_13_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y21"
    )
    port map (
      O => Mcompar_correct_0_cmp_eq0000_cy_13_LOGIC_ZERO_12979
    );
  Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y21"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_13_LOGIC_ZERO_12979,
      IB => Mcompar_correct_0_cmp_eq0000_cy_13_LOGIC_ZERO_12979,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_13_CYSELF_12985,
      O => Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXF2_12980
    );
  Mcompar_correct_0_cmp_eq0000_cy_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_lut(12),
      O => Mcompar_correct_0_cmp_eq0000_cy_13_CYSELF_12985
    );
  Mcompar_correct_0_cmp_eq0000_cy_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_cy_11_CYMUXFAST_12954,
      O => Mcompar_correct_0_cmp_eq0000_cy_13_FASTCARRY_12982
    );
  Mcompar_correct_0_cmp_eq0000_cy_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y21"
    )
    port map (
      I0 => Mcompar_correct_0_cmp_eq0000_cy_13_CYSELG_12973,
      I1 => Mcompar_correct_0_cmp_eq0000_cy_13_CYSELF_12985,
      O => Mcompar_correct_0_cmp_eq0000_cy_13_CYAND_12983
    );
  Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y21"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXG2_12981,
      IB => Mcompar_correct_0_cmp_eq0000_cy_13_FASTCARRY_12982,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_13_CYAND_12983,
      O => Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXFAST_12984
    );
  Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y21"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_13_LOGIC_ZERO_12979,
      IB => Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXF2_12980,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_13_CYSELG_12973,
      O => Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXG2_12981
    );
  Mcompar_correct_0_cmp_eq0000_cy_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_lut(13),
      O => Mcompar_correct_0_cmp_eq0000_cy_13_CYSELG_12973
    );
  Mcompar_correct_0_cmp_eq0000_cy_15_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X3Y22"
    )
    port map (
      O => Mcompar_correct_0_cmp_eq0000_cy_15_LOGIC_ZERO_13009
    );
  Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y22"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_15_LOGIC_ZERO_13009,
      IB => Mcompar_correct_0_cmp_eq0000_cy_15_LOGIC_ZERO_13009,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_15_CYSELF_13015,
      O => Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXF2_13010
    );
  Mcompar_correct_0_cmp_eq0000_cy_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X3Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_lut(14),
      O => Mcompar_correct_0_cmp_eq0000_cy_15_CYSELF_13015
    );
  Mcompar_correct_0_cmp_eq0000_cy_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X3Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_cy_13_CYMUXFAST_12984,
      O => Mcompar_correct_0_cmp_eq0000_cy_15_FASTCARRY_13012
    );
  Mcompar_correct_0_cmp_eq0000_cy_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X3Y22"
    )
    port map (
      I0 => Mcompar_correct_0_cmp_eq0000_cy_15_CYSELG_13003,
      I1 => Mcompar_correct_0_cmp_eq0000_cy_15_CYSELF_13015,
      O => Mcompar_correct_0_cmp_eq0000_cy_15_CYAND_13013
    );
  Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X3Y22"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXG2_13011,
      IB => Mcompar_correct_0_cmp_eq0000_cy_15_FASTCARRY_13012,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_15_CYAND_13013,
      O => Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXFAST_13014
    );
  Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X3Y22"
    )
    port map (
      IA => Mcompar_correct_0_cmp_eq0000_cy_15_LOGIC_ZERO_13009,
      IB => Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXF2_13010,
      SEL => Mcompar_correct_0_cmp_eq0000_cy_15_CYSELG_13003,
      O => Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXG2_13011
    );
  Mcompar_correct_0_cmp_eq0000_cy_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X3Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_lut(15),
      O => Mcompar_correct_0_cmp_eq0000_cy_15_CYSELG_13003
    );
  m_e_exp_Mmux_exp_bit_7_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Mmux_exp_bit_7_f5_F5MUX_13051,
      O => m_e_exp_Mmux_exp_bit_7_f5
    );
  m_e_exp_Mmux_exp_bit_7_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y20"
    )
    port map (
      IA => m_e_exp_Mmux_exp_bit_9_13040,
      IB => m_e_exp_Mmux_exp_bit_8_13049,
      SEL => m_e_exp_Mmux_exp_bit_7_f5_BXINV_13043,
      O => m_e_exp_Mmux_exp_bit_7_f5_F5MUX_13051
    );
  m_e_exp_Mmux_exp_bit_7_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(1),
      O => m_e_exp_Mmux_exp_bit_7_f5_BXINV_13043
    );
  m_e_exp_Mmux_exp_bit_7_f5_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Mmux_exp_bit_7_f5_F6MUX_13042,
      O => m_e_exp_Mmux_exp_bit_6_f6
    );
  m_e_exp_Mmux_exp_bit_7_f5_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y20"
    )
    port map (
      IA => m_e_exp_Mmux_exp_bit_8_f5,
      IB => m_e_exp_Mmux_exp_bit_7_f5,
      SEL => m_e_exp_Mmux_exp_bit_7_f5_BYINV_13034,
      O => m_e_exp_Mmux_exp_bit_7_f5_F6MUX_13042
    );
  m_e_exp_Mmux_exp_bit_7_f5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(2),
      O => m_e_exp_Mmux_exp_bit_7_f5_BYINV_13034
    );
  m_e_exp_Mmux_exp_bit_5_f7_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X12Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Mmux_exp_bit_5_f7_F5MUX_13082,
      O => m_e_exp_Mmux_exp_bit_8_f5
    );
  m_e_exp_Mmux_exp_bit_5_f7_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y21"
    )
    port map (
      IA => m_e_exp_Mmux_exp_bit_10_13070,
      IB => m_e_exp_Mmux_exp_bit_91_13080,
      SEL => m_e_exp_Mmux_exp_bit_5_f7_BXINV_13074,
      O => m_e_exp_Mmux_exp_bit_5_f7_F5MUX_13082
    );
  m_e_exp_Mmux_exp_bit_5_f7_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(1),
      O => m_e_exp_Mmux_exp_bit_5_f7_BXINV_13074
    );
  m_e_exp_Mmux_exp_bit_5_f7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Mmux_exp_bit_5_f7_F6MUX_13072,
      O => m_e_exp_Mmux_exp_bit_5_f7
    );
  m_e_exp_Mmux_exp_bit_5_f7_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y21"
    )
    port map (
      IA => m_e_exp_Mmux_exp_bit_7_f6,
      IB => m_e_exp_Mmux_exp_bit_6_f6,
      SEL => m_e_exp_Mmux_exp_bit_5_f7_BYINV_13064,
      O => m_e_exp_Mmux_exp_bit_5_f7_F6MUX_13072
    );
  m_e_exp_Mmux_exp_bit_5_f7_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(3),
      O => m_e_exp_Mmux_exp_bit_5_f7_BYINV_13064
    );
  m_e_exp_Mmux_exp_bit_8_f51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Mmux_exp_bit_8_f51_F5MUX_13112,
      O => m_e_exp_Mmux_exp_bit_8_f51
    );
  m_e_exp_Mmux_exp_bit_8_f51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y20"
    )
    port map (
      IA => m_e_exp_Mmux_exp_bit_101_13101,
      IB => m_e_exp_Mmux_exp_bit_92_13110,
      SEL => m_e_exp_Mmux_exp_bit_8_f51_BXINV_13104,
      O => m_e_exp_Mmux_exp_bit_8_f51_F5MUX_13112
    );
  m_e_exp_Mmux_exp_bit_8_f51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(1),
      O => m_e_exp_Mmux_exp_bit_8_f51_BXINV_13104
    );
  m_e_exp_Mmux_exp_bit_8_f51_FXUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Mmux_exp_bit_8_f51_F6MUX_13103,
      O => m_e_exp_Mmux_exp_bit_7_f6
    );
  m_e_exp_Mmux_exp_bit_8_f51_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y20"
    )
    port map (
      IA => m_e_exp_Mmux_exp_bit_9_f5,
      IB => m_e_exp_Mmux_exp_bit_8_f51,
      SEL => m_e_exp_Mmux_exp_bit_8_f51_BYINV_13095,
      O => m_e_exp_Mmux_exp_bit_8_f51_F6MUX_13103
    );
  m_e_exp_Mmux_exp_bit_8_f51_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(2),
      O => m_e_exp_Mmux_exp_bit_8_f51_BYINV_13095
    );
  m_e_exp_Mmux_exp_bit_9_f5_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Mmux_exp_bit_9_f5_F5MUX_13136,
      O => m_e_exp_Mmux_exp_bit_9_f5
    );
  m_e_exp_Mmux_exp_bit_9_f5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y21"
    )
    port map (
      IA => m_e_exp_Mmux_exp_bit_11_13126,
      IB => m_e_exp_Mmux_exp_bit_102_13134,
      SEL => m_e_exp_Mmux_exp_bit_9_f5_BXINV_13128,
      O => m_e_exp_Mmux_exp_bit_9_f5_F5MUX_13136
    );
  m_e_exp_Mmux_exp_bit_9_f5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(1),
      O => m_e_exp_Mmux_exp_bit_9_f5_BXINV_13128
    );
  m_e_exp_Mmux_exp_bit_11 : X_LUT4
    generic map(
      INIT => X"3355",
      LOC => "SLICE_X13Y21"
    )
    port map (
      ADR0 => exp_0_0,
      ADR1 => exp_1_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_counter_o_count(0),
      O => m_e_exp_Mmux_exp_bit_11_13126
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk,
      O => clk_INBUF
    );
  d_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD100",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(0),
      O => d_0_INBUF
    );
  d_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD100",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_0_INBUF,
      O => d_0_IBUF_11069
    );
  d_1_IBUF : X_BUF
    generic map(
      LOC => "PAD99",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(1),
      O => d_1_INBUF
    );
  d_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD99",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_1_INBUF,
      O => d_1_IBUF_11070
    );
  d_2_IBUF : X_BUF
    generic map(
      LOC => "PAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(2),
      O => d_2_INBUF
    );
  d_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD98",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_2_INBUF,
      O => d_2_IBUF_11071
    );
  d_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD90",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(3),
      O => d_3_INBUF
    );
  d_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD90",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_3_INBUF,
      O => d_3_IBUF_11072
    );
  e_0_IBUF : X_BUF
    generic map(
      LOC => "PAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(0),
      O => e_0_INBUF
    );
  e_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD83",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_0_INBUF,
      O => e_0_IBUF_11073
    );
  d_4_IBUF : X_BUF
    generic map(
      LOC => "IPAD95",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(4),
      O => d_4_INBUF
    );
  d_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD95",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_4_INBUF,
      O => d_4_IBUF_11074
    );
  e_1_IBUF : X_BUF
    generic map(
      LOC => "PAD79",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(1),
      O => e_1_INBUF
    );
  e_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD79",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_1_INBUF,
      O => e_1_IBUF_11075
    );
  d_5_IBUF : X_BUF
    generic map(
      LOC => "PAD92",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(5),
      O => d_5_INBUF
    );
  d_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD92",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_5_INBUF,
      O => d_5_IBUF_11076
    );
  e_2_IBUF : X_BUF
    generic map(
      LOC => "PAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(2),
      O => e_2_INBUF
    );
  e_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD78",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_2_INBUF,
      O => e_2_IBUF_11077
    );
  d_6_IBUF : X_BUF
    generic map(
      LOC => "PAD91",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(6),
      O => d_6_INBUF
    );
  d_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD91",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_6_INBUF,
      O => d_6_IBUF_11078
    );
  e_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD77",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(3),
      O => e_3_INBUF
    );
  e_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD77",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_3_INBUF,
      O => e_3_IBUF_11079
    );
  d_7_IBUF : X_BUF
    generic map(
      LOC => "PAD16",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(7),
      O => d_7_INBUF
    );
  d_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD16",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_7_INBUF,
      O => d_7_IBUF_11080
    );
  e_4_IBUF : X_BUF
    generic map(
      LOC => "PAD76",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(4),
      O => e_4_INBUF
    );
  e_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD76",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_4_INBUF,
      O => e_4_IBUF_11081
    );
  d_8_IBUF : X_BUF
    generic map(
      LOC => "PAD97",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(8),
      O => d_8_INBUF
    );
  d_8_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD97",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_8_INBUF,
      O => d_8_IBUF_11082
    );
  e_5_IBUF : X_BUF
    generic map(
      LOC => "PAD75",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(5),
      O => e_5_INBUF
    );
  e_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD75",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_5_INBUF,
      O => e_5_IBUF_11083
    );
  d_9_IBUF : X_BUF
    generic map(
      LOC => "PAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(9),
      O => d_9_INBUF
    );
  d_9_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD93",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_9_INBUF,
      O => d_9_IBUF_11084
    );
  e_6_IBUF : X_BUF
    generic map(
      LOC => "IPAD74",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(6),
      O => e_6_INBUF
    );
  e_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD74",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_6_INBUF,
      O => e_6_IBUF_11085
    );
  e_7_IBUF : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(7),
      O => e_7_INBUF
    );
  e_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_7_INBUF,
      O => e_7_IBUF_11086
    );
  e_8_IBUF : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(8),
      O => e_8_INBUF
    );
  e_8_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_8_INBUF,
      O => e_8_IBUF_11087
    );
  e_9_IBUF : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(9),
      O => e_9_INBUF
    );
  e_9_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_9_INBUF,
      O => e_9_IBUF_11088
    );
  p_0_IBUF : X_BUF
    generic map(
      LOC => "PAD108",
      PATHPULSE => 555 ps
    )
    port map (
      I => p(0),
      O => p_0_INBUF
    );
  p_1_IBUF : X_BUF
    generic map(
      LOC => "PAD107",
      PATHPULSE => 555 ps
    )
    port map (
      I => p(1),
      O => p_1_INBUF
    );
  p_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD6",
      PATHPULSE => 555 ps
    )
    port map (
      I => p(2),
      O => p_2_INBUF
    );
  p_3_IBUF : X_BUF
    generic map(
      LOC => "PAD7",
      PATHPULSE => 555 ps
    )
    port map (
      I => p(3),
      O => p_3_INBUF
    );
  q_0_IBUF : X_BUF
    generic map(
      LOC => "PAD64",
      PATHPULSE => 555 ps
    )
    port map (
      I => q(0),
      O => q_0_INBUF
    );
  p_4_IBUF : X_BUF
    generic map(
      LOC => "IPAD104",
      PATHPULSE => 555 ps
    )
    port map (
      I => p(4),
      O => p_4_INBUF
    );
  q_1_IBUF : X_BUF
    generic map(
      LOC => "PAD62",
      PATHPULSE => 555 ps
    )
    port map (
      I => q(1),
      O => q_1_INBUF
    );
  p_5_IBUF : X_BUF
    generic map(
      LOC => "PAD103",
      PATHPULSE => 555 ps
    )
    port map (
      I => p(5),
      O => p_5_INBUF
    );
  q_2_IBUF : X_BUF
    generic map(
      LOC => "PAD61",
      PATHPULSE => 555 ps
    )
    port map (
      I => q(2),
      O => q_2_INBUF
    );
  p_6_IBUF : X_BUF
    generic map(
      LOC => "PAD102",
      PATHPULSE => 555 ps
    )
    port map (
      I => p(6),
      O => p_6_INBUF
    );
  q_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD60",
      PATHPULSE => 555 ps
    )
    port map (
      I => q(3),
      O => q_3_INBUF
    );
  p_7_IBUF : X_BUF
    generic map(
      LOC => "PAD101",
      PATHPULSE => 555 ps
    )
    port map (
      I => p(7),
      O => p_7_INBUF
    );
  q_4_IBUF : X_BUF
    generic map(
      LOC => "PAD59",
      PATHPULSE => 555 ps
    )
    port map (
      I => q(4),
      O => q_4_INBUF
    );
  q_5_IBUF : X_BUF
    generic map(
      LOC => "PAD58",
      PATHPULSE => 555 ps
    )
    port map (
      I => q(5),
      O => q_5_INBUF
    );
  q_6_IBUF : X_BUF
    generic map(
      LOC => "IPAD57",
      PATHPULSE => 555 ps
    )
    port map (
      I => q(6),
      O => q_6_INBUF
    );
  q_7_IBUF : X_BUF
    generic map(
      LOC => "PAD56",
      PATHPULSE => 555 ps
    )
    port map (
      I => q(7),
      O => q_7_INBUF
    );
  d_10_IBUF : X_BUF
    generic map(
      LOC => "PAD94",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(10),
      O => d_10_INBUF
    );
  d_10_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD94",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_10_INBUF,
      O => d_10_IBUF_11105
    );
  d_11_IBUF : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(11),
      O => d_11_INBUF
    );
  d_11_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_11_INBUF,
      O => d_11_IBUF_11106
    );
  d_12_IBUF : X_BUF
    generic map(
      LOC => "PAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(12),
      O => d_12_INBUF
    );
  d_12_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD88",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_12_INBUF,
      O => d_12_IBUF_11107
    );
  d_13_IBUF : X_BUF
    generic map(
      LOC => "PAD87",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(13),
      O => d_13_INBUF
    );
  d_13_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD87",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_13_INBUF,
      O => d_13_IBUF_11108
    );
  d_14_IBUF : X_BUF
    generic map(
      LOC => "IPAD86",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(14),
      O => d_14_INBUF
    );
  d_14_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD86",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_14_INBUF,
      O => d_14_IBUF_11109
    );
  d_15_IBUF : X_BUF
    generic map(
      LOC => "PAD85",
      PATHPULSE => 555 ps
    )
    port map (
      I => d(15),
      O => d_15_INBUF
    );
  d_15_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD85",
      PATHPULSE => 555 ps
    )
    port map (
      I => d_15_INBUF,
      O => d_15_IBUF_11110
    );
  e_10_IBUF : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(10),
      O => e_10_INBUF
    );
  e_10_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_10_INBUF,
      O => e_10_IBUF_11111
    );
  e_11_IBUF : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(11),
      O => e_11_INBUF
    );
  e_11_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_11_INBUF,
      O => e_11_IBUF_11112
    );
  e_12_IBUF : X_BUF
    generic map(
      LOC => "PAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(12),
      O => e_12_INBUF
    );
  e_12_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD68",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_12_INBUF,
      O => e_12_IBUF_11113
    );
  e_13_IBUF : X_BUF
    generic map(
      LOC => "IPAD67",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(13),
      O => e_13_INBUF
    );
  e_13_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD67",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_13_INBUF,
      O => e_13_IBUF_11114
    );
  e_14_IBUF : X_BUF
    generic map(
      LOC => "IPAD66",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(14),
      O => e_14_INBUF
    );
  e_14_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD66",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_14_INBUF,
      O => e_14_IBUF_11115
    );
  e_15_IBUF : X_BUF
    generic map(
      LOC => "PAD65",
      PATHPULSE => 555 ps
    )
    port map (
      I => e(15),
      O => e_15_INBUF
    );
  e_15_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD65",
      PATHPULSE => 555 ps
    )
    port map (
      I => e_15_INBUF,
      O => e_15_IBUF_11116
    );
  reset_IBUF : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset,
      O => reset_INBUF
    );
  reset_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD63",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_INBUF,
      O => reset_IBUF_11117
    );
  start_IBUF : X_BUF
    generic map(
      LOC => "PAD35",
      PATHPULSE => 555 ps
    )
    port map (
      I => start,
      O => start_INBUF
    );
  start_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD35",
      PATHPULSE => 555 ps
    )
    port map (
      I => start_INBUF,
      O => start_IBUF_11118
    );
  msg_r_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD10"
    )
    port map (
      I => msg_r_10_O,
      O => msg_r(10)
    );
  msg_r_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD14"
    )
    port map (
      I => msg_r_11_O,
      O => msg_r(11)
    );
  msg_r_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD2"
    )
    port map (
      I => msg_r_12_O,
      O => msg_r(12)
    );
  msg_r_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD1"
    )
    port map (
      I => msg_r_13_O,
      O => msg_r(13)
    );
  msg_r_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD105"
    )
    port map (
      I => msg_r_14_O,
      O => msg_r(14)
    );
  msg_r_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD106"
    )
    port map (
      I => msg_r_15_O,
      O => msg_r(15)
    );
  msg_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD23",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg(0),
      O => msg_0_INBUF
    );
  msg_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD23",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_0_INBUF,
      O => msg_0_IBUF_11125
    );
  msg_1_IBUF : X_BUF
    generic map(
      LOC => "PAD17",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg(1),
      O => msg_1_INBUF
    );
  msg_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD17",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_1_INBUF,
      O => msg_1_IBUF_11126
    );
  msg_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD19",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg(2),
      O => msg_2_INBUF
    );
  msg_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD19",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_2_INBUF,
      O => msg_2_IBUF_11127
    );
  msg_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD13",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg(3),
      O => msg_3_INBUF
    );
  msg_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD13",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_3_INBUF,
      O => msg_3_IBUF_11128
    );
  msg_4_IBUF : X_BUF
    generic map(
      LOC => "IPAD20",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg(4),
      O => msg_4_INBUF
    );
  msg_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD20",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_4_INBUF,
      O => msg_4_IBUF_11129
    );
  msg_5_IBUF : X_BUF
    generic map(
      LOC => "IPAD3",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg(5),
      O => msg_5_INBUF
    );
  msg_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD3",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_5_INBUF,
      O => msg_5_IBUF_11130
    );
  msg_6_IBUF : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg(6),
      O => msg_6_INBUF
    );
  msg_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_6_INBUF,
      O => msg_6_IBUF_11131
    );
  msg_7_IBUF : X_BUF
    generic map(
      LOC => "PAD22",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg(7),
      O => msg_7_INBUF
    );
  msg_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD22",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_7_INBUF,
      O => msg_7_IBUF_11132
    );
  correct_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD39"
    )
    port map (
      I => correct_0_O,
      O => correct(0)
    );
  msg_r_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD31"
    )
    port map (
      I => msg_r_0_O,
      O => msg_r(0)
    );
  msg_r_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD24"
    )
    port map (
      I => msg_r_1_O,
      O => msg_r(1)
    );
  msg_r_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD18"
    )
    port map (
      I => msg_r_2_O,
      O => msg_r(2)
    );
  msg_r_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD15"
    )
    port map (
      I => msg_r_3_O,
      O => msg_r(3)
    );
  msg_r_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD9"
    )
    port map (
      I => msg_r_4_O,
      O => msg_r(4)
    );
  msg_r_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD4"
    )
    port map (
      I => msg_r_5_O,
      O => msg_r(5)
    );
  msg_r_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD8"
    )
    port map (
      I => msg_r_6_O,
      O => msg_r(6)
    );
  msg_r_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD5"
    )
    port map (
      I => msg_r_7_O,
      O => msg_r(7)
    );
  msg_r_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => msg_r_8_O,
      O => msg_r(8)
    );
  msg_r_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD11"
    )
    port map (
      I => msg_r_9_O,
      O => msg_r(9)
    );
  clk_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y10"
    )
    port map (
      I0 => clk_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => clk_BUFGP_BUFG_S_INVNOT,
      O => clk_BUFGP
    );
  clk_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => clk_BUFGP_BUFG_S_INVNOT
    );
  clk_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_INBUF,
      O => clk_BUFGP_BUFG_I0_INV
    );
  g_g_v_rsa_en_h_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => g_g_v_rsa_en_h_BUFG_I0_INV,
      I1 => GND,
      S => g_g_v_rsa_en_h_BUFG_S_INVNOT,
      O => g_g_v_rsa_en_h_11145
    );
  g_g_v_rsa_en_h_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => g_g_v_rsa_en_h_BUFG_S_INVNOT
    );
  g_g_v_rsa_en_h_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h1,
      O => g_g_v_rsa_en_h_BUFG_I0_INV
    );
  hash_Mmult_product_mult0000_submult_1_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => hash_Mmult_product_mult0000_submult_1_RSTP_INT
    );
  hash_Mmult_product_mult0000_submult_1_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => hash_Mmult_product_mult0000_submult_1_RSTB_INT
    );
  hash_Mmult_product_mult0000_submult_1_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => hash_Mmult_product_mult0000_submult_1_RSTA_INT
    );
  hash_Mmult_product_mult0000_submult_1_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => hash_Mmult_product_mult0000_submult_1_CLK_INT
    );
  hash_Mmult_product_mult0000_submult_1_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => hash_Mmult_product_mult0000_submult_1_CEP_INT
    );
  hash_Mmult_product_mult0000_submult_1_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => hash_Mmult_product_mult0000_submult_1_CEB_INT
    );
  hash_Mmult_product_mult0000_submult_1_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => '0',
      O => hash_Mmult_product_mult0000_submult_1_CEA_INT
    );
  hash_Mmult_product_mult0000_submult_1 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X0Y3"
    )
    port map (
      CEA => hash_Mmult_product_mult0000_submult_1_CEA_INT,
      CEB => hash_Mmult_product_mult0000_submult_1_CEB_INT,
      CEP => hash_Mmult_product_mult0000_submult_1_CEP_INT,
      CLK => hash_Mmult_product_mult0000_submult_1_CLK_INT,
      RSTA => hash_Mmult_product_mult0000_submult_1_RSTA_INT,
      RSTB => hash_Mmult_product_mult0000_submult_1_RSTB_INT,
      RSTP => hash_Mmult_product_mult0000_submult_1_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(7),
      A(6) => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(6),
      A(5) => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(5),
      A(4) => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(4),
      A(3) => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(3),
      A(2) => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(2),
      A(1) => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(1),
      A(0) => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(0),
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => VCC,
      B(13) => GND,
      B(12) => VCC,
      B(11) => GND,
      B(10) => VCC,
      B(9) => GND,
      B(8) => VCC,
      B(7) => GND,
      B(6) => VCC,
      B(5) => GND,
      B(4) => VCC,
      B(3) => GND,
      B(2) => VCC,
      B(1) => GND,
      B(0) => VCC,
      BCIN(17) => hash_Mmult_product_mult0000_submult_1_BCIN17,
      BCIN(16) => hash_Mmult_product_mult0000_submult_1_BCIN16,
      BCIN(15) => hash_Mmult_product_mult0000_submult_1_BCIN15,
      BCIN(14) => hash_Mmult_product_mult0000_submult_1_BCIN14,
      BCIN(13) => hash_Mmult_product_mult0000_submult_1_BCIN13,
      BCIN(12) => hash_Mmult_product_mult0000_submult_1_BCIN12,
      BCIN(11) => hash_Mmult_product_mult0000_submult_1_BCIN11,
      BCIN(10) => hash_Mmult_product_mult0000_submult_1_BCIN10,
      BCIN(9) => hash_Mmult_product_mult0000_submult_1_BCIN9,
      BCIN(8) => hash_Mmult_product_mult0000_submult_1_BCIN8,
      BCIN(7) => hash_Mmult_product_mult0000_submult_1_BCIN7,
      BCIN(6) => hash_Mmult_product_mult0000_submult_1_BCIN6,
      BCIN(5) => hash_Mmult_product_mult0000_submult_1_BCIN5,
      BCIN(4) => hash_Mmult_product_mult0000_submult_1_BCIN4,
      BCIN(3) => hash_Mmult_product_mult0000_submult_1_BCIN3,
      BCIN(2) => hash_Mmult_product_mult0000_submult_1_BCIN2,
      BCIN(1) => hash_Mmult_product_mult0000_submult_1_BCIN1,
      BCIN(0) => hash_Mmult_product_mult0000_submult_1_BCIN0,
      P(35) => hash_Mmult_product_mult0000_submult_1_P35,
      P(34) => hash_Mmult_product_mult0000_submult_1_P34,
      P(33) => hash_Mmult_product_mult0000_submult_1_P33,
      P(32) => hash_Mmult_product_mult0000_submult_1_P32,
      P(31) => hash_Mmult_product_mult0000_submult_1_P31,
      P(30) => hash_Mmult_product_mult0000_submult_1_P30,
      P(29) => hash_Mmult_product_mult0000_submult_1_P29,
      P(28) => hash_Mmult_product_mult0000_submult_1_P28,
      P(27) => hash_Mmult_product_mult0000_submult_1_P27,
      P(26) => hash_Mmult_product_mult0000_submult_1_P26,
      P(25) => hash_Mmult_product_mult0000_submult_1_P25,
      P(24) => hash_Mmult_product_mult0000_submult_1_P24,
      P(23) => hash_Mmult_product_mult0000_submult_1_P23,
      P(22) => hash_Mmult_product_mult0000_submult_1_P22,
      P(21) => hash_Mmult_product_mult0000_submult_1_P21,
      P(20) => hash_Mmult_product_mult0000_submult_1_P20,
      P(19) => hash_Mmult_product_mult0000_submult_1_P19,
      P(18) => hash_Mmult_product_mult0000_submult_1_P18,
      P(17) => hash_Mmult_product_mult0000_submult_1_P17,
      P(16) => hash_Mmult_product_mult0000_submult_1_P16,
      P(15) => hash_Mmult_product_mult0000_submult_1_P15,
      P(14) => hash_product_mult0000(31),
      P(13) => hash_product_mult0000(30),
      P(12) => hash_product_mult0000(29),
      P(11) => hash_product_mult0000(28),
      P(10) => hash_product_mult0000(27),
      P(9) => hash_product_mult0000(26),
      P(8) => hash_product_mult0000(25),
      P(7) => hash_product_mult0000(24),
      P(6) => hash_product_mult0000(23),
      P(5) => hash_product_mult0000(22),
      P(4) => hash_product_mult0000(21),
      P(3) => hash_product_mult0000(20),
      P(2) => hash_product_mult0000(19),
      P(1) => hash_product_mult0000(18),
      P(0) => hash_product_mult0000(17),
      BCOUT(17) => hash_Mmult_product_mult0000_submult_1_BCOUT17,
      BCOUT(16) => hash_Mmult_product_mult0000_submult_1_BCOUT16,
      BCOUT(15) => hash_Mmult_product_mult0000_submult_1_BCOUT15,
      BCOUT(14) => hash_Mmult_product_mult0000_submult_1_BCOUT14,
      BCOUT(13) => hash_Mmult_product_mult0000_submult_1_BCOUT13,
      BCOUT(12) => hash_Mmult_product_mult0000_submult_1_BCOUT12,
      BCOUT(11) => hash_Mmult_product_mult0000_submult_1_BCOUT11,
      BCOUT(10) => hash_Mmult_product_mult0000_submult_1_BCOUT10,
      BCOUT(9) => hash_Mmult_product_mult0000_submult_1_BCOUT9,
      BCOUT(8) => hash_Mmult_product_mult0000_submult_1_BCOUT8,
      BCOUT(7) => hash_Mmult_product_mult0000_submult_1_BCOUT7,
      BCOUT(6) => hash_Mmult_product_mult0000_submult_1_BCOUT6,
      BCOUT(5) => hash_Mmult_product_mult0000_submult_1_BCOUT5,
      BCOUT(4) => hash_Mmult_product_mult0000_submult_1_BCOUT4,
      BCOUT(3) => hash_Mmult_product_mult0000_submult_1_BCOUT3,
      BCOUT(2) => hash_Mmult_product_mult0000_submult_1_BCOUT2,
      BCOUT(1) => hash_Mmult_product_mult0000_submult_1_BCOUT1,
      BCOUT(0) => hash_Mmult_product_mult0000_submult_1_BCOUT0
    );
  m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_13786,
      O => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_13788
    );
  m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y11"
    )
    port map (
      IA => N1725,
      IB => N1726,
      SEL => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_13779,
      O => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_13786
    );
  m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_13779
    );
  m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_13771
    );
  m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X22Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_sum1(7),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1725
    );
  m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_F5MUX_13822,
      O => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_DXMUX_13824
    );
  m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y43"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_mux2_1_X1_13813,
      IB => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_BXINV_13815,
      O => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_F5MUX_13822
    );
  m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_BXINV_13815
    );
  m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_CLKINV_13807
    );
  m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X31Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_mux2_1_X1_13813
    );
  m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_F5MUX_13858,
      O => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_DXMUX_13860
    );
  m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y6"
    )
    port map (
      IA => N1659,
      IB => N1660,
      SEL => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_BXINV_13851,
      O => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_F5MUX_13858
    );
  m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_BXINV_13851
    );
  m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_CLKINV_13842
    );
  m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X26Y6"
    )
    port map (
      ADR0 => N896,
      ADR1 => N895,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_58_Q,
      ADR3 => VCC,
      O => N1659
    );
  m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_13894,
      O => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_13896
    );
  m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y10"
    )
    port map (
      IA => N1713,
      IB => N1714,
      SEL => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_13887,
      O => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_13894
    );
  m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_13887
    );
  m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_13879
    );
  m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(28),
      ADR1 => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1713
    );
  m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_F5MUX_13930,
      O => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_DXMUX_13932
    );
  m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y12"
    )
    port map (
      IA => N1655,
      IB => N1656,
      SEL => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_BXINV_13923,
      O => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_F5MUX_13930
    );
  m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_BXINV_13923
    );
  m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_CLKINV_13914
    );
  m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X26Y12"
    )
    port map (
      ADR0 => N916,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_58_Q,
      ADR3 => N917,
      O => N1655
    );
  m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_F5MUX_13966,
      O => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_DXMUX_13968
    );
  m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      IA => N1653,
      IB => N1654,
      SEL => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_BXINV_13959,
      O => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_F5MUX_13966
    );
  m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_BXINV_13959
    );
  m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_CLKINV_13950
    );
  m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X25Y12"
    )
    port map (
      ADR0 => N1170,
      ADR1 => VCC,
      ADR2 => N1171,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_42_0,
      O => N1653
    );
  m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_F5MUX_14002,
      O => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_DXMUX_14004
    );
  m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y15"
    )
    port map (
      IA => N1645,
      IB => N1646,
      SEL => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_BXINV_13995,
      O => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_F5MUX_14002
    );
  m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_BXINV_13995
    );
  m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_CLKINV_13987
    );
  m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"E2B8",
      LOC => "SLICE_X23Y15"
    )
    port map (
      ADR0 => N1132_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N1131_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_36_Q,
      O => N1645
    );
  m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_F5MUX_14038,
      O => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_DXMUX_14040
    );
  m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y9"
    )
    port map (
      IA => N1639,
      IB => N1640,
      SEL => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_BXINV_14031,
      O => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_F5MUX_14038
    );
  m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_BXINV_14031
    );
  m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_CLKINV_14023
    );
  m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"D8E4",
      LOC => "SLICE_X27Y9"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N1043_0,
      ADR2 => N1044_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_44_Q,
      O => N1639
    );
  N1073_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1073_F5MUX_14070,
      O => N1073
    );
  N1073_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      IA => N1395,
      IB => N1396,
      SEL => N1073_BXINV_14063,
      O => N1073_F5MUX_14070
    );
  N1073_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N850_0,
      O => N1073_BXINV_14063
    );
  m_e_exp_div_gestore_shift_rca_rca_58_fa_ha2_Mxor_s_Result1_SW2_F : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X31Y4"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1395
    );
  m_e_exp_div_gestore_shift_rca_rca_58_fa_ha2_Mxor_s_Result1_SW2_G : X_LUT4
    generic map(
      INIT => X"CC8D",
      LOC => "SLICE_X31Y4"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1396
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_14099,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_14101
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X10Y41"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X631_14090,
      IB => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_14092,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_14099
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_14092
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_14083
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X10Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X631_14090
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_14135,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_14137
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y36"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X631_14126,
      IB => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_14128,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_14135
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_14128
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_14119
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X13Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X631_14126
    );
  m_e_exp_div_gestore_shift_rca_carry_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_18_F5MUX_14167,
      O => m_e_exp_div_gestore_shift_rca_carry_18_Q
    );
  m_e_exp_div_gestore_shift_rca_carry_18_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y20"
    )
    port map (
      IA => N1445,
      IB => N1446,
      SEL => m_e_exp_div_gestore_shift_rca_carry_18_BXINV_14159,
      O => m_e_exp_div_gestore_shift_rca_carry_18_F5MUX_14167
    );
  m_e_exp_div_gestore_shift_rca_carry_18_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_8_0,
      O => m_e_exp_div_gestore_shift_rca_carry_18_BXINV_14159
    );
  m_e_exp_div_gestore_shift_rca_rca_17_fa_c1_F : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X16Y20"
    )
    port map (
      ADR0 => N703,
      ADR1 => N702_0,
      ADR2 => N892_0,
      ADR3 => VCC,
      O => N1445
    );
  m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_14196,
      O => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_14198
    );
  m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y11"
    )
    port map (
      IA => N1729,
      IB => N1730,
      SEL => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_14189,
      O => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_14196
    );
  m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_14189
    );
  m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_14181
    );
  m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X23Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1(13),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1729
    );
  m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_14232,
      O => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_14234
    );
  m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y15"
    )
    port map (
      IA => N1695,
      IB => N1696,
      SEL => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_14225,
      O => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_14232
    );
  m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_14225
    );
  m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_14217
    );
  m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X12Y15"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_sum1(21),
      ADR3 => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1695
    );
  N925_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N925_F5MUX_14264,
      O => N925
    );
  N925_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y17"
    )
    port map (
      IA => N1363,
      IB => N1364,
      SEL => N925_BXINV_14257,
      O => N925_F5MUX_14264
    );
  N925_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_m_q(2),
      O => N925_BXINV_14257
    );
  n_calc_gestore_shift_rca_rca_1_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"40F8",
      LOC => "SLICE_X2Y17"
    )
    port map (
      ADR0 => n_calc_m_q(1),
      ADR1 => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1364
    );
  n_calc_gestore_shift_rca_rca_1_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"F480",
      LOC => "SLICE_X2Y17"
    )
    port map (
      ADR0 => n_calc_m_q(1),
      ADR1 => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1363
    );
  N926_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N926_F5MUX_14289,
      O => N926
    );
  N926_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y17"
    )
    port map (
      IA => N1365,
      IB => N1366,
      SEL => N926_BXINV_14281,
      O => N926_F5MUX_14289
    );
  N926_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N926_BXINV_14281
    );
  n_calc_gestore_shift_rca_rca_1_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"7E42",
      LOC => "SLICE_X0Y17"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_m_q(1),
      ADR2 => n_calc_m_q(2),
      ADR3 => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1365
    );
  m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_14318,
      O => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_14320
    );
  m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y0"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_mux2_1_X1_14309,
      IB => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_14311,
      O => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_14318
    );
  m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_14311
    );
  m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_14303
    );
  m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X24Y0"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_mux2_1_X1_14309
    );
  n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_14354,
      O => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_14356
    );
  n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X10Y2"
    )
    port map (
      IA => n_calc_q_chain_gen_6_sc_ch_inst_mux2_1_X1_14345,
      IB => n_calc_q_chain_gen_6_sc_ch_inst_mux2_1_X,
      SEL => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_14347,
      O => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_14354
    );
  n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_val_q(5),
      O => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_14347
    );
  n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_14339
    );
  n_calc_q_chain_gen_6_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CE02",
      LOC => "SLICE_X10Y2"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_6_sc_ch_inst_mux2_1_X1_14345
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_14390,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_14392
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y42"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X631_14381,
      IB => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_14383,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_14390
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_14383
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_14374
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X0Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X631_14381
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_14426,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_14428
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y39"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X631_14417,
      IB => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_14419,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_14426
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_14419
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_14410
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X1Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X631_14417
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_14462,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_14464
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y39"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X631_14453,
      IB => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_14455,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_14462
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_14455
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_14446
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X2Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X631_14453
    );
  m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_14498,
      O => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_14500
    );
  m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_mux2_1_X1_14489,
      IB => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_14491,
      O => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_14498
    );
  m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_14491
    );
  m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_14483
    );
  m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X29Y25"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_mux2_1_X1_14489
    );
  m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_14534,
      O => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_14536
    );
  m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y43"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_mux2_1_X1_14525,
      IB => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_14527,
      O => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_14534
    );
  m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_14527
    );
  m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_14519
    );
  m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X30Y43"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_mux2_1_X1_14525
    );
  m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_F5MUX_14570,
      O => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_DXMUX_14572
    );
  m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y42"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_mux2_1_X1_14561,
      IB => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_BXINV_14563,
      O => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_F5MUX_14570
    );
  m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_BXINV_14563
    );
  m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_CLKINV_14555
    );
  m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X29Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_mux2_1_X1_14561
    );
  m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_F5MUX_14606,
      O => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_DXMUX_14608
    );
  m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y43"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_mux2_1_X1_14597,
      IB => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_BXINV_14599,
      O => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_F5MUX_14606
    );
  m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_BXINV_14599
    );
  m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_CLKINV_14591
    );
  m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X24Y43"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_mux2_1_X1_14597
    );
  N825_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N825_F5MUX_14638,
      O => N825
    );
  N825_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y28"
    )
    port map (
      IA => N1315,
      IB => N1316,
      SEL => N825_BXINV_14631,
      O => N825_F5MUX_14638
    );
  N825_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(7),
      O => N825_BXINV_14631
    );
  m_e_exp_mul_gestore_shift_rca_rca_6_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"B8A0",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(6),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1315
    );
  m_e_exp_mul_gestore_shift_rca_rca_6_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"2E0A",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(6),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1316
    );
  m_e_exp_mul_prod1_q_38_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_38_BXINV_14673,
      O => m_e_exp_mul_prod1_q_38_DXMUX_14683
    );
  m_e_exp_mul_prod1_q_38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_38_F5MUX_14681,
      O => N826
    );
  m_e_exp_mul_prod1_q_38_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y28"
    )
    port map (
      IA => N1317,
      IB => N1318,
      SEL => m_e_exp_mul_prod1_q_38_BXINV_14673,
      O => m_e_exp_mul_prod1_q_38_F5MUX_14681
    );
  m_e_exp_mul_prod1_q_38_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_38_BXINV_14673
    );
  m_e_exp_mul_prod1_q_38_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_38_DYMUX_14665
    );
  m_e_exp_mul_prod1_q_38_SRINV : X_INV
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_38_SRINVNOT
    );
  m_e_exp_mul_prod1_q_38_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_38_CLKINV_14656
    );
  m_e_exp_mul_prod1_q_38_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_38_CEINV_14655
    );
  m_e_exp_mul_gestore_shift_rca_rca_6_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"2EB8",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(6),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(7),
      O => N1317
    );
  N819_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N819_F5MUX_14714,
      O => N819
    );
  N819_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y32"
    )
    port map (
      IA => N1307,
      IB => N1308,
      SEL => N819_BXINV_14707,
      O => N819_F5MUX_14714
    );
  N819_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(11),
      O => N819_BXINV_14707
    );
  m_e_exp_mul_gestore_shift_rca_rca_10_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"AC88",
      LOC => "SLICE_X27Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(10),
      ADR3 => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1307
    );
  m_e_exp_mul_gestore_shift_rca_rca_10_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"3A22",
      LOC => "SLICE_X27Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(10),
      ADR3 => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1308
    );
  m_e_exp_mul_prod1_q_42_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_42_BXINV_14749,
      O => m_e_exp_mul_prod1_q_42_DXMUX_14759
    );
  m_e_exp_mul_prod1_q_42_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_42_F5MUX_14757,
      O => N820
    );
  m_e_exp_mul_prod1_q_42_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y30"
    )
    port map (
      IA => N1309,
      IB => N1310,
      SEL => m_e_exp_mul_prod1_q_42_BXINV_14749,
      O => m_e_exp_mul_prod1_q_42_F5MUX_14757
    );
  m_e_exp_mul_prod1_q_42_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_42_BXINV_14749
    );
  m_e_exp_mul_prod1_q_42_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_42_DYMUX_14741
    );
  m_e_exp_mul_prod1_q_42_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_42_SRINVNOT
    );
  m_e_exp_mul_prod1_q_42_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_42_CLKINV_14732
    );
  m_e_exp_mul_prod1_q_42_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_42_CEINV_14731
    );
  m_e_exp_mul_gestore_shift_rca_rca_10_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"3AAC",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(10),
      ADR3 => m_e_exp_mul_m_q(11),
      O => N1309
    );
  N901_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N901_F5MUX_14790,
      O => N901
    );
  N901_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      IA => N1335,
      IB => N1336,
      SEL => N901_BXINV_14783,
      O => N901_F5MUX_14790
    );
  N901_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N741_0,
      O => N901_BXINV_14783
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW0_F : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X25Y2"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1335
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW0_G : X_LUT4
    generic map(
      INIT => X"FB01",
      LOC => "SLICE_X25Y2"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1336
    );
  N902_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N902_F5MUX_14815,
      O => N902
    );
  N902_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y13"
    )
    port map (
      IA => N1337,
      IB => N1338,
      SEL => N902_BXINV_14808,
      O => N902_F5MUX_14815
    );
  N902_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N742_0,
      O => N902_BXINV_14808
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW1_F : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X28Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1337
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW1_G : X_LUT4
    generic map(
      INIT => X"FD01",
      LOC => "SLICE_X28Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1338
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_14844,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_14846
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y37"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X831_14835,
      IB => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X83,
      SEL => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_14837,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_14844
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_14837
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_14828
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X832 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X2Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X831_14835
    );
  m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_F5MUX_14880,
      O => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_14882
    );
  m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y25"
    )
    port map (
      IA => m_e_exp_mul_a_chain_gen_0_sc_out_inst_mux2_1_X1_14871,
      IB => m_e_exp_mul_a_chain_gen_0_sc_out_inst_mux2_1_X,
      SEL => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_BXINV_14873,
      O => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_F5MUX_14880
    );
  m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(0),
      O => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_BXINV_14873
    );
  m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_14864
    );
  m_e_exp_mul_a_chain_gen_0_sc_out_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X28Y25"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_a_chain_gen_0_sc_out_inst_mux2_1_X1_14871
    );
  n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_F5MUX_14916,
      O => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_14918
    );
  n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y16"
    )
    port map (
      IA => n_calc_a_chain_gen_0_sc_out_inst_mux2_1_X1_14907,
      IB => n_calc_a_chain_gen_0_sc_out_inst_mux2_1_X,
      SEL => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_BXINV_14909,
      O => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_F5MUX_14916
    );
  n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_m_q(0),
      O => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_BXINV_14909
    );
  n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_14900
    );
  n_calc_a_chain_gen_0_sc_out_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X3Y16"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => n_calc_a_chain_gen_0_sc_out_inst_mux2_1_X1_14907
    );
  m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_14952,
      O => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_14954
    );
  m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y11"
    )
    port map (
      IA => N1721,
      IB => N1722,
      SEL => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_14945,
      O => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_14952
    );
  m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_14945
    );
  m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_14937
    );
  m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X19Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_sum1_9_0,
      O => N1721
    );
  N792_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N792_F5MUX_14984,
      O => N792
    );
  N792_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y31"
    )
    port map (
      IA => N1271,
      IB => N1272,
      SEL => N792_BXINV_14977,
      O => N792_F5MUX_14984
    );
  N792_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(29),
      O => N792_BXINV_14977
    );
  m_e_exp_mul_gestore_shift_rca_rca_28_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"C8E0",
      LOC => "SLICE_X23Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(28),
      O => N1271
    );
  m_e_exp_mul_gestore_shift_rca_rca_28_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"0E8C",
      LOC => "SLICE_X23Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(28),
      O => N1272
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_15013,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_15015
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X17Y34"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X831_15004,
      IB => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X83,
      SEL => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_15006,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_15013
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_15006
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_14997
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X832 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X17Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X831_15004
    );
  m_e_exp_mul_prod1_q_60_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_60_BXINV_15055,
      O => m_e_exp_mul_prod1_q_60_DXMUX_15065
    );
  m_e_exp_mul_prod1_q_60_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_60_F5MUX_15063,
      O => N793
    );
  m_e_exp_mul_prod1_q_60_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y27"
    )
    port map (
      IA => N1273,
      IB => N1274,
      SEL => m_e_exp_mul_prod1_q_60_BXINV_15055,
      O => m_e_exp_mul_prod1_q_60_F5MUX_15063
    );
  m_e_exp_mul_prod1_q_60_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_60_BXINV_15055
    );
  m_e_exp_mul_prod1_q_60_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_60_DYMUX_15047
    );
  m_e_exp_mul_prod1_q_60_SRINV : X_INV
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_60_SRINVNOT
    );
  m_e_exp_mul_prod1_q_60_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_60_CLKINV_15038
    );
  m_e_exp_mul_prod1_q_60_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_60_CEINV_15037
    );
  m_e_exp_mul_gestore_shift_rca_rca_28_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"4ED8",
      LOC => "SLICE_X22Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(28),
      ADR1 => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(29),
      O => N1273
    );
  m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_15100,
      O => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_15102
    );
  m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y10"
    )
    port map (
      IA => N1743,
      IB => N1744,
      SEL => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_15093,
      O => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_15100
    );
  m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_15093
    );
  m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_15085
    );
  m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X20Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1_2_0,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1743
    );
  m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15136,
      O => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15138
    );
  m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y0"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_mux2_1_X1_15127,
      IB => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15129,
      O => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15136
    );
  m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15129
    );
  m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15121
    );
  m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X25Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_mux2_1_X1_15127
    );
  n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15172,
      O => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15174
    );
  n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y11"
    )
    port map (
      IA => n_calc_a_chain_gen_8_sc_ch_inst_mux2_1_X,
      IB => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_rt_15170,
      SEL => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15162,
      O => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15172
    );
  n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15162
    );
  n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15154
    );
  n_calc_a_chain_gen_8_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"A9A6",
      LOC => "SLICE_X3Y11"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_gestore_shift_rca_carry_8_0,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_chain_gen_8_sc_ch_inst_mux2_1_X
    );
  n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15208,
      O => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15210
    );
  n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X6Y1"
    )
    port map (
      IA => n_calc_q_chain_gen_8_sc_ch_inst_mux2_1_X1_15199,
      IB => n_calc_q_chain_gen_8_sc_ch_inst_mux2_1_X,
      SEL => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15201,
      O => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_15208
    );
  n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_val_q(7),
      O => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_15201
    );
  n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15193
    );
  n_calc_q_chain_gen_8_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AE04",
      LOC => "SLICE_X6Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_8_sc_ch_inst_mux2_1_X1_15199
    );
  m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_F5MUX_15244,
      O => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_DXMUX_15246
    );
  m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y11"
    )
    port map (
      IA => N1677,
      IB => N1678,
      SEL => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_BXINV_15237,
      O => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_F5MUX_15244
    );
  m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_BXINV_15237
    );
  m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_CLKINV_15229
    );
  m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"DE12",
      LOC => "SLICE_X26Y11"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      ADR1 => m_e_exp_div_en_c_0,
      ADR2 => N834_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1677
    );
  m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_F5MUX_15280,
      O => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_DXMUX_15282
    );
  m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      IA => N1643,
      IB => N1644,
      SEL => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_BXINV_15273,
      O => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_F5MUX_15280
    );
  m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_BXINV_15273
    );
  m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_CLKINV_15265
    );
  m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CAAC",
      LOC => "SLICE_X25Y10"
    )
    port map (
      ADR0 => N1129_0,
      ADR1 => N1128_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_38_Q,
      O => N1643
    );
  m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_F5MUX_15316,
      O => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_DXMUX_15318
    );
  m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y10"
    )
    port map (
      IA => N1637,
      IB => N1638,
      SEL => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_BXINV_15309,
      O => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_F5MUX_15316
    );
  m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_BXINV_15309
    );
  m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_CLKINV_15301
    );
  m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"DE84",
      LOC => "SLICE_X24Y10"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_46_Q,
      ADR1 => N1040_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => N1041_0,
      O => N1637
    );
  m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_15352,
      O => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_15354
    );
  m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y25"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_mux2_1_X1_15343,
      IB => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_15345,
      O => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_15352
    );
  m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_15345
    );
  m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_15337
    );
  m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X31Y25"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_mux2_1_X1_15343
    );
  m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_15388,
      O => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_15390
    );
  m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y41"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_mux2_1_X1_15379,
      IB => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_15381,
      O => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_15388
    );
  m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_15381
    );
  m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_15373
    );
  m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X30Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_mux2_1_X1_15379
    );
  m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_F5MUX_15424,
      O => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_DXMUX_15426
    );
  m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y40"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_mux2_1_X1_15415,
      IB => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_BXINV_15417,
      O => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_F5MUX_15424
    );
  m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_BXINV_15417
    );
  m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_CLKINV_15409
    );
  m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X29Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_mux2_1_X1_15415
    );
  m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_F5MUX_15460,
      O => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_DXMUX_15462
    );
  m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y43"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_mux2_1_X1_15451,
      IB => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_BXINV_15453,
      O => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_F5MUX_15460
    );
  m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_BXINV_15453
    );
  m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_CLKINV_15445
    );
  m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X26Y43"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_mux2_1_X1_15451
    );
  m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_F5MUX_15496,
      O => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_DXMUX_15498
    );
  m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y43"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_mux2_1_X1_15487,
      IB => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_BXINV_15489,
      O => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_F5MUX_15496
    );
  m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_BXINV_15489
    );
  m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_CLKINV_15481
    );
  m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X25Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_mux2_1_X1_15487
    );
  m_e_exp_m_e_g_current_state_cmp_eq0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_cmp_eq0000_F5MUX_15528,
      O => m_e_exp_m_e_g_current_state_cmp_eq0000
    );
  m_e_exp_m_e_g_current_state_cmp_eq0000_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y27"
    )
    port map (
      IA => m_e_exp_m_e_g_current_state_cmp_eq0000_G,
      IB => m_e_exp_m_e_g_current_state_cmp_eq00001_15526,
      SEL => m_e_exp_m_e_g_current_state_cmp_eq0000_BXINV_15521,
      O => m_e_exp_m_e_g_current_state_cmp_eq0000_F5MUX_15528
    );
  m_e_exp_m_e_g_current_state_cmp_eq0000_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(4),
      O => m_e_exp_m_e_g_current_state_cmp_eq0000_BXINV_15521
    );
  m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_15557,
      O => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_15559
    );
  m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y11"
    )
    port map (
      IA => N1733,
      IB => N1734,
      SEL => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_15550,
      O => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_15557
    );
  m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_15550
    );
  m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_15542
    );
  m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X12Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_sum1(15),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1733
    );
  m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_15593,
      O => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_15595
    );
  m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y17"
    )
    port map (
      IA => N1707,
      IB => N1708,
      SEL => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_15586,
      O => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_15593
    );
  m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_15586
    );
  m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_15578
    );
  m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_sum1(31),
      O => N1707
    );
  m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_15629,
      O => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_15631
    );
  m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y15"
    )
    port map (
      IA => N1691,
      IB => N1692,
      SEL => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_15622,
      O => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_15629
    );
  m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_15622
    );
  m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_15614
    );
  m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X22Y15"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1_23_0,
      O => N1691
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_15665,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_15667
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X10Y42"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X631_15656,
      IB => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_15658,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_15665
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_15658
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_15649
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X10Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X631_15656
    );
  m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_15701,
      O => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_15703
    );
  m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_mux2_1_X1_15692,
      IB => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_15694,
      O => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_15701
    );
  m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_15694
    );
  m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_15686
    );
  m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X29Y20"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_mux2_1_X1_15692
    );
  n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_15737,
      O => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_15739
    );
  n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y8"
    )
    port map (
      IA => n_calc_a_chain_gen_10_sc_ch_inst_mux2_1_X,
      IB => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_rt_15735,
      SEL => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_15727,
      O => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_15737
    );
  n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_15727
    );
  n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_15719
    );
  n_calc_a_chain_gen_10_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CC96",
      LOC => "SLICE_X2Y8"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_10_Q,
      ADR1 => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_en_a_0,
      O => n_calc_a_chain_gen_10_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_sum1_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_15_F5MUX_15769,
      O => m_e_exp_div_sum1(15)
    );
  m_e_exp_div_sum1_15_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y4"
    )
    port map (
      IA => N1459,
      IB => N1460,
      SEL => m_e_exp_div_sum1_15_BXINV_15762,
      O => m_e_exp_div_sum1_15_F5MUX_15769
    );
  m_e_exp_div_sum1_15_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_12_Q,
      O => m_e_exp_div_sum1_15_BXINV_15762
    );
  m_e_exp_div_gestore_shift_rca_rca_15_fa_ha2_Mxor_s_Result1_G : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X13Y4"
    )
    port map (
      ADR0 => N709_0,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(14),
      ADR2 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1013_0,
      O => N1460
    );
  m_e_exp_div_gestore_shift_rca_rca_15_fa_ha2_Mxor_s_Result1_F : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X13Y4"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(14),
      ADR2 => N708_0,
      ADR3 => N1013_0,
      O => N1459
    );
  m_e_exp_div_sum1_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_31_F5MUX_15794,
      O => m_e_exp_div_sum1(31)
    );
  m_e_exp_div_sum1_31_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y16"
    )
    port map (
      IA => N1449,
      IB => N1450,
      SEL => m_e_exp_div_sum1_31_BXINV_15787,
      O => m_e_exp_div_sum1_31_F5MUX_15794
    );
  m_e_exp_div_sum1_31_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_24_0,
      O => m_e_exp_div_sum1_31_BXINV_15787
    );
  m_e_exp_div_gestore_shift_rca_rca_31_fa_ha2_Mxor_s_Result1_F : X_LUT4
    generic map(
      INIT => X"566A",
      LOC => "SLICE_X13Y16"
    )
    port map (
      ADR0 => N964_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(30),
      ADR3 => N977_0,
      O => N1449
    );
  m_e_exp_div_gestore_shift_rca_rca_31_fa_ha2_Mxor_s_Result1_G : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X13Y16"
    )
    port map (
      ADR0 => N978_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(30),
      ADR3 => N964_0,
      O => N1450
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_15823,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_15825
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y43"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X631_15814,
      IB => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_15816,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_15823
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_15816
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_15807
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X1Y43"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X631_15814
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_15859,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_15861
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X8Y43"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X631_15850,
      IB => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_15852,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_15859
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_15852
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_15843
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X8Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X631_15850
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_15895,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_15897
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X8Y41"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X631_15886,
      IB => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_15888,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_15895
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_15888
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_15879
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X8Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X631_15886
    );
  m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_15931,
      O => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_15933
    );
  m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y42"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_mux2_1_X1_15922,
      IB => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_15924,
      O => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_15931
    );
  m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_15924
    );
  m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_15916
    );
  m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X30Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_mux2_1_X1_15922
    );
  m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_F5MUX_15967,
      O => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_DXMUX_15969
    );
  m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y40"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_mux2_1_X1_15958,
      IB => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_BXINV_15960,
      O => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_F5MUX_15967
    );
  m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_BXINV_15960
    );
  m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_CLKINV_15952
    );
  m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X28Y40"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_mux2_1_X1_15958
    );
  m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_F5MUX_16003,
      O => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_DXMUX_16005
    );
  m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y43"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_mux2_1_X1_15994,
      IB => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_BXINV_15996,
      O => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_F5MUX_16003
    );
  m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_BXINV_15996
    );
  m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_CLKINV_15988
    );
  m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X27Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_mux2_1_X1_15994
    );
  m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_F5MUX_16039,
      O => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_DXMUX_16041
    );
  m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y40"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_mux2_1_X1_16030,
      IB => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_BXINV_16032,
      O => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_F5MUX_16039
    );
  m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_BXINV_16032
    );
  m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_CLKINV_16024
    );
  m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X24Y40"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_mux2_1_X1_16030
    );
  m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_F5MUX_16075,
      O => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_DXMUX_16077
    );
  m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y31"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_mux2_1_X1_16066,
      IB => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_BXINV_16068,
      O => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_F5MUX_16075
    );
  m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_BXINV_16068
    );
  m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_CLKINV_16060
    );
  m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X31Y31"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_mux2_1_X1_16066
    );
  N831_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N831_F5MUX_16107,
      O => N831
    );
  N831_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y28"
    )
    port map (
      IA => N1323,
      IB => N1324,
      SEL => N831_BXINV_16100,
      O => N831_F5MUX_16107
    );
  N831_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(3),
      O => N831_BXINV_16100
    );
  m_e_exp_mul_gestore_shift_rca_rca_2_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"F840",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(2),
      ADR1 => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1323
    );
  m_e_exp_mul_gestore_shift_rca_rca_2_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"4F08",
      LOC => "SLICE_X25Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(2),
      ADR1 => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1324
    );
  m_e_exp_mul_prod1_q_34_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_34_BXINV_16142,
      O => m_e_exp_mul_prod1_q_34_DXMUX_16152
    );
  m_e_exp_mul_prod1_q_34_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_34_F5MUX_16150,
      O => N832
    );
  m_e_exp_mul_prod1_q_34_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y29"
    )
    port map (
      IA => N1325,
      IB => N1326,
      SEL => m_e_exp_mul_prod1_q_34_BXINV_16142,
      O => m_e_exp_mul_prod1_q_34_F5MUX_16150
    );
  m_e_exp_mul_prod1_q_34_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_34_BXINV_16142
    );
  m_e_exp_mul_prod1_q_34_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_34_DYMUX_16134
    );
  m_e_exp_mul_prod1_q_34_SRINV : X_INV
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_34_SRINVNOT
    );
  m_e_exp_mul_prod1_q_34_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_34_CLKINV_16125
    );
  m_e_exp_mul_prod1_q_34_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_34_CEINV_16124
    );
  m_e_exp_mul_gestore_shift_rca_rca_2_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"3AAC",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(3),
      ADR3 => m_e_exp_mul_m_q(2),
      O => N1325
    );
  N904_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N904_F5MUX_16183,
      O => N904
    );
  N904_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y14"
    )
    port map (
      IA => N1339,
      IB => N1340,
      SEL => N904_BXINV_16176,
      O => N904_F5MUX_16183
    );
  N904_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => N904_BXINV_16176
    );
  n_calc_gestore_shift_rca_rca_7_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"C0C8",
      LOC => "SLICE_X1Y14"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(7),
      O => N1339
    );
  n_calc_gestore_shift_rca_rca_7_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X1Y14"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(7),
      O => N1340
    );
  N905_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N905_F5MUX_16208,
      O => N905
    );
  N905_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y11"
    )
    port map (
      IA => N1341,
      IB => N1342,
      SEL => N905_BXINV_16200,
      O => N905_F5MUX_16208
    );
  N905_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => N905_BXINV_16200
    );
  n_calc_gestore_shift_rca_rca_7_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"E8AA",
      LOC => "SLICE_X2Y11"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(7),
      O => N1341
    );
  m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_16237,
      O => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_16239
    );
  m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X19Y9"
    )
    port map (
      IA => N1739,
      IB => N1740,
      SEL => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_16230,
      O => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_16237
    );
  m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_16230
    );
  m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_16222
    );
  m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X19Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1_4_0,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1739
    );
  m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_F5MUX_16273,
      O => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_DXMUX_16275
    );
  m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y19"
    )
    port map (
      IA => N1635,
      IB => N1636,
      SEL => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_BXINV_16266,
      O => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_F5MUX_16273
    );
  m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_BXINV_16266
    );
  m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_CLKINV_16258
    );
  m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F960",
      LOC => "SLICE_X26Y19"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_48_Q,
      ADR2 => N1038_0,
      ADR3 => N1037_0,
      O => N1635
    );
  m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_F5MUX_16309,
      O => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_DXMUX_16311
    );
  m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y2"
    )
    port map (
      IA => N1625,
      IB => N1626,
      SEL => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_BXINV_16302,
      O => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_F5MUX_16309
    );
  m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      O => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_BXINV_16302
    );
  m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_CLKINV_16294
    );
  m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X27Y2"
    )
    port map (
      ADR0 => N1076,
      ADR1 => N1109,
      ADR2 => N865_0,
      ADR3 => m_e_exp_div_cu_en_r5_11430,
      O => N1625
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_16345,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_16347
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y30"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X631_16336,
      IB => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_16338,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_16345
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_16338
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_16329
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X2Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X631_16336
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_16381,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_16383
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y35"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X831_16372,
      IB => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X83,
      SEL => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_16374,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_16381
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_16374
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_16365
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X832 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X2Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X831_16372
    );
  m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_16417,
      O => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_16419
    );
  m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y20"
    )
    port map (
      IA => N1699,
      IB => N1700,
      SEL => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_16410,
      O => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_16417
    );
  m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_16410
    );
  m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_16402
    );
  m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X18Y20"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1(17),
      O => N1699
    );
  m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_16453,
      O => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_16455
    );
  m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y13"
    )
    port map (
      IA => N1687,
      IB => N1688,
      SEL => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_16446,
      O => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_16453
    );
  m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_16446
    );
  m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_16438
    );
  m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X22Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1_25_0,
      O => N1687
    );
  m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_F5MUX_16489,
      O => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_DXMUX_16491
    );
  m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      IA => N1679,
      IB => N1680,
      SEL => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_BXINV_16482,
      O => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_F5MUX_16489
    );
  m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_BXINV_16482
    );
  m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_CLKINV_16474
    );
  m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X25Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1(33),
      O => N1679
    );
  m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_F5MUX_16525,
      O => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_DXMUX_16527
    );
  m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y5"
    )
    port map (
      IA => N1631,
      IB => N1632,
      SEL => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_BXINV_16518,
      O => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_F5MUX_16525
    );
  m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_BXINV_16518
    );
  m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_CLKINV_16509
    );
  m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X27Y5"
    )
    port map (
      ADR0 => N1186,
      ADR1 => N1185,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_38_Q,
      O => N1631
    );
  m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_16561,
      O => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_16563
    );
  m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y1"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_mux2_1_X1_16552,
      IB => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_16554,
      O => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_16561
    );
  m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_16554
    );
  m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_16546
    );
  m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X13Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_mux2_1_X1_16552
    );
  n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_16597,
      O => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_16599
    );
  n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y16"
    )
    port map (
      IA => n_calc_q_chain_gen_1_sc_ch_inst_mux2_1_X1_16588,
      IB => n_calc_q_chain_gen_1_sc_ch_inst_mux2_1_X,
      SEL => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_16590,
      O => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_16597
    );
  n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_val_q(0),
      O => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_16590
    );
  n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_16582
    );
  n_calc_q_chain_gen_1_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F404",
      LOC => "SLICE_X0Y16"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_1_sc_ch_inst_mux2_1_X1_16588
    );
  m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_16633,
      O => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_16635
    );
  m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y22"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_mux2_1_X1_16624,
      IB => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_16626,
      O => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_16633
    );
  m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_16626
    );
  m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_16618
    );
  m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X31Y22"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_mux2_1_X1_16624
    );
  m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_16669,
      O => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_16671
    );
  m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y27"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_mux2_1_X1_16660,
      IB => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_16662,
      O => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_16669
    );
  m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_16662
    );
  m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_16654
    );
  m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X31Y27"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_mux2_1_X1_16660
    );
  n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_16705,
      O => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_16707
    );
  n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y4"
    )
    port map (
      IA => n_calc_a_chain_gen_12_sc_ch_inst_mux2_1_X,
      IB => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_rt_16703,
      SEL => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_16695,
      O => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_16705
    );
  n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_16695
    );
  n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_16687
    );
  n_calc_a_chain_gen_12_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F096",
      LOC => "SLICE_X0Y4"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_12_Q,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_en_a_0,
      O => n_calc_a_chain_gen_12_sc_ch_inst_mux2_1_X
    );
  N810_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N810_F5MUX_16737,
      O => N810
    );
  N810_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y36"
    )
    port map (
      IA => N1295,
      IB => N1296,
      SEL => N810_BXINV_16730,
      O => N810_F5MUX_16737
    );
  N810_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(17),
      O => N810_BXINV_16730
    );
  m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"C8A8",
      LOC => "SLICE_X28Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(16),
      O => N1295
    );
  m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"54C4",
      LOC => "SLICE_X28Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(16),
      O => N1296
    );
  N798_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N798_F5MUX_16762,
      O => N798
    );
  N798_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y36"
    )
    port map (
      IA => N1279,
      IB => N1280,
      SEL => N798_BXINV_16755,
      O => N798_F5MUX_16762
    );
  N798_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(25),
      O => N798_BXINV_16755
    );
  m_e_exp_mul_gestore_shift_rca_rca_24_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"EC40",
      LOC => "SLICE_X25Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(24),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1279
    );
  m_e_exp_mul_gestore_shift_rca_rca_24_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"7320",
      LOC => "SLICE_X25Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(24),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1280
    );
  m_e_exp_mul_prod1_q_48_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_48_BXINV_16797,
      O => m_e_exp_mul_prod1_q_48_DXMUX_16807
    );
  m_e_exp_mul_prod1_q_48_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_48_F5MUX_16805,
      O => N811
    );
  m_e_exp_mul_prod1_q_48_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y36"
    )
    port map (
      IA => N1297,
      IB => N1298,
      SEL => m_e_exp_mul_prod1_q_48_BXINV_16797,
      O => m_e_exp_mul_prod1_q_48_F5MUX_16805
    );
  m_e_exp_mul_prod1_q_48_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_48_BXINV_16797
    );
  m_e_exp_mul_prod1_q_48_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_48_DYMUX_16789
    );
  m_e_exp_mul_prod1_q_48_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_48_SRINVNOT
    );
  m_e_exp_mul_prod1_q_48_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_48_CLKINV_16780
    );
  m_e_exp_mul_prod1_q_48_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_48_CEINV_16779
    );
  m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"4ED8",
      LOC => "SLICE_X27Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(16),
      ADR1 => m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(17),
      O => N1297
    );
  m_e_exp_mul_prod1_q_56_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_56_BXINV_16848,
      O => m_e_exp_mul_prod1_q_56_DXMUX_16858
    );
  m_e_exp_mul_prod1_q_56_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_56_F5MUX_16856,
      O => N799
    );
  m_e_exp_mul_prod1_q_56_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y34"
    )
    port map (
      IA => N1281,
      IB => N1282,
      SEL => m_e_exp_mul_prod1_q_56_BXINV_16848,
      O => m_e_exp_mul_prod1_q_56_F5MUX_16856
    );
  m_e_exp_mul_prod1_q_56_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_56_BXINV_16848
    );
  m_e_exp_mul_prod1_q_56_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_56_DYMUX_16840
    );
  m_e_exp_mul_prod1_q_56_SRINV : X_INV
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_56_SRINVNOT
    );
  m_e_exp_mul_prod1_q_56_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_56_CLKINV_16831
    );
  m_e_exp_mul_prod1_q_56_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_56_CEINV_16830
    );
  m_e_exp_mul_gestore_shift_rca_rca_24_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"7E18",
      LOC => "SLICE_X26Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(24),
      ADR1 => m_e_exp_mul_m_q(25),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1281
    );
  m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_16893,
      O => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_16895
    );
  m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y15"
    )
    port map (
      IA => N1705,
      IB => N1706,
      SEL => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_16886,
      O => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_F5MUX_16893
    );
  m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_BXINV_16886
    );
  m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_16878
    );
  m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X20Y15"
    )
    port map (
      ADR0 => m_e_exp_div_sum1_10_0,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1705
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_16929,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_16931
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y35"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X831_16920,
      IB => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X83,
      SEL => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_16922,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_16929
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_16922
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_16913
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X832 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X13Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X831_16920
    );
  N1100_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1100_F5MUX_16961,
      O => N1100
    );
  N1100_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y4"
    )
    port map (
      IA => N1407,
      IB => N1408,
      SEL => N1100_BXINV_16954,
      O => N1100_F5MUX_16961
    );
  N1100_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N952_0,
      O => N1100_BXINV_16954
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW2_F : X_LUT4
    generic map(
      INIT => X"D1E2",
      LOC => "SLICE_X29Y4"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_en_c_0,
      ADR2 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_a_s,
      O => N1407
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW2_G : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X29Y4"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1408
    );
  N1101_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1101_F5MUX_16986,
      O => N1101
    );
  N1101_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      IA => N1409,
      IB => N1410,
      SEL => N1101_BXINV_16979,
      O => N1101_F5MUX_16986
    );
  N1101_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N953_0,
      O => N1101_BXINV_16979
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW3_F : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X31Y6"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1409
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW3_G : X_LUT4
    generic map(
      INIT => X"ED21",
      LOC => "SLICE_X31Y6"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_en_c_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1410
    );
  m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_F5MUX_17015,
      O => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_DXMUX_17017
    );
  m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y40"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_mux2_1_X1_17006,
      IB => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_BXINV_17008,
      O => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_F5MUX_17015
    );
  m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_BXINV_17008
    );
  m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_CLKINV_17000
    );
  m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_mux2_1_X1_17006
    );
  m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_F5MUX_17051,
      O => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_DXMUX_17053
    );
  m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y39"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_mux2_1_X1_17042,
      IB => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_BXINV_17044,
      O => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_F5MUX_17051
    );
  m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_BXINV_17044
    );
  m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_CLKINV_17036
    );
  m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X26Y39"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_mux2_1_X1_17042
    );
  m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_F5MUX_17087,
      O => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_DXMUX_17089
    );
  m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y39"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_mux2_1_X1_17078,
      IB => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_BXINV_17080,
      O => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_F5MUX_17087
    );
  m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_BXINV_17080
    );
  m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_CLKINV_17072
    );
  m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X27Y39"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_mux2_1_X1_17078
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_17123,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_17125
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y38"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X631_17114,
      IB => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_17116,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_17123
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_17116
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_17107
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X3Y38"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X631_17114
    );
  m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_17159,
      O => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_17161
    );
  m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y1"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_mux2_1_X1_17150,
      IB => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_17152,
      O => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_17159
    );
  m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_17152
    );
  m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_17144
    );
  m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X12Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_mux2_1_X1_17150
    );
  n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_17195,
      O => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_17197
    );
  n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X8Y1"
    )
    port map (
      IA => n_calc_q_chain_gen_3_sc_ch_inst_mux2_1_X1_17186,
      IB => n_calc_q_chain_gen_3_sc_ch_inst_mux2_1_X,
      SEL => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_17188,
      O => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_17195
    );
  n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_val_q(2),
      O => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_17188
    );
  n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_17180
    );
  n_calc_q_chain_gen_3_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F404",
      LOC => "SLICE_X8Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_3_sc_ch_inst_mux2_1_X1_17186
    );
  m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_17231,
      O => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_17233
    );
  m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y23"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_mux2_1_X1_17222,
      IB => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_17224,
      O => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_17231
    );
  m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_17224
    );
  m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_17216
    );
  m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X30Y23"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_mux2_1_X1_17222
    );
  m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_17267,
      O => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_17269
    );
  m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y34"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_mux2_1_X1_17258,
      IB => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_17260,
      O => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_17267
    );
  m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_17260
    );
  m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_17252
    );
  m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X29Y34"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_mux2_1_X1_17258
    );
  m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_17303,
      O => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_17305
    );
  m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y43"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_mux2_1_X1_17294,
      IB => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_17296,
      O => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_17303
    );
  m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_17296
    );
  m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_17288
    );
  m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X29Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_mux2_1_X1_17294
    );
  n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_17339,
      O => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_17341
    );
  n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X7Y0"
    )
    port map (
      IA => n_calc_a_chain_gen_22_sc_ch_inst_mux2_1_X,
      IB => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_rt_17337,
      SEL => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_17329,
      O => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_17339
    );
  n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_17329
    );
  n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_17321
    );
  n_calc_a_chain_gen_22_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"C99C",
      LOC => "SLICE_X7Y0"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_gestore_shift_rca_carry_22_Q,
      O => n_calc_a_chain_gen_22_sc_ch_inst_mux2_1_X
    );
  n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_17375,
      O => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_17377
    );
  n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X5Y1"
    )
    port map (
      IA => n_calc_a_chain_gen_14_sc_ch_inst_mux2_1_X,
      IB => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_rt_17373,
      SEL => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_17365,
      O => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_17375
    );
  n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_17365
    );
  n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_17357
    );
  n_calc_a_chain_gen_14_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"A99A",
      LOC => "SLICE_X5Y1"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_en_a_0,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_gestore_shift_rca_carry_14_0,
      O => n_calc_a_chain_gen_14_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_17411,
      O => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_17413
    );
  m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      IA => N1727,
      IB => N1728,
      SEL => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_17404,
      O => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_17411
    );
  m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_17404
    );
  m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_17396
    );
  m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X18Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_sum1_6_0,
      O => N1727
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_17447,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_17449
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X6Y43"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X631_17438,
      IB => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_17440,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_17447
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_17440
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_17431
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X6Y43"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X631_17438
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_17483,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_17485
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y42"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X631_17474,
      IB => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_17476,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_17483
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_17476
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_17467
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X13Y42"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X631_17474
    );
  m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_F5MUX_17519,
      O => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_DXMUX_17521
    );
  m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y40"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_mux2_1_X1_17510,
      IB => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_BXINV_17512,
      O => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_F5MUX_17519
    );
  m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_BXINV_17512
    );
  m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_CLKINV_17504
    );
  m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X25Y40"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_mux2_1_X1_17510
    );
  m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_F5MUX_17555,
      O => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DXMUX_17557
    );
  m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y42"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_mux2_1_X1_17546,
      IB => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_BXINV_17548,
      O => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_F5MUX_17555
    );
  m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_BXINV_17548
    );
  m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV_17540
    );
  m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X26Y42"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_mux2_1_X1_17546
    );
  m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_17591,
      O => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_17593
    );
  m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y21"
    )
    port map (
      IA => N1715,
      IB => N1716,
      SEL => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_17584,
      O => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_F5MUX_17591
    );
  m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_BXINV_17584
    );
  m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_17576
    );
  m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_sum1(19),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1715
    );
  m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_17627,
      O => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_17629
    );
  m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y13"
    )
    port map (
      IA => N1681,
      IB => N1682,
      SEL => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_17620,
      O => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_17627
    );
  m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_17620
    );
  m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_17612
    );
  m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X20Y13"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_sum1(27),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1681
    );
  m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_F5MUX_17663,
      O => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_DXMUX_17665
    );
  m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y20"
    )
    port map (
      IA => N1675,
      IB => N1676,
      SEL => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_BXINV_17656,
      O => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_F5MUX_17663
    );
  m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_BXINV_17656
    );
  m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_CLKINV_17647
    );
  m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X22Y20"
    )
    port map (
      ADR0 => N1165,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_34_0,
      ADR3 => N1164,
      O => N1675
    );
  m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_F5MUX_17699,
      O => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_DXMUX_17701
    );
  m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y12"
    )
    port map (
      IA => N1669,
      IB => N1670,
      SEL => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_BXINV_17692,
      O => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_F5MUX_17699
    );
  m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_BXINV_17692
    );
  m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_CLKINV_17683
    );
  m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X24Y12"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_42_0,
      ADR1 => N1162,
      ADR2 => N1161,
      ADR3 => VCC,
      O => N1669
    );
  m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_F5MUX_17735,
      O => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_DXMUX_17737
    );
  m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y13"
    )
    port map (
      IA => N1661,
      IB => N1662,
      SEL => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_BXINV_17728,
      O => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_F5MUX_17735
    );
  m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_BXINV_17728
    );
  m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_CLKINV_17719
    );
  m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X26Y13"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_50_Q,
      ADR1 => N1062,
      ADR2 => VCC,
      ADR3 => N1061,
      O => N1661
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_17771,
      O => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_17773
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y37"
    )
    port map (
      IA => N1441,
      IB => N1442,
      SEL => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_17764,
      O => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_F5MUX_17771
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_24_0,
      O => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_BXINV_17764
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_17756
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"D8E4",
      LOC => "SLICE_X26Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_b_add_sub_27_0,
      ADR1 => N464_0,
      ADR2 => N465_0,
      ADR3 => N1140_0,
      O => N1441
    );
  N910_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N910_F5MUX_17803,
      O => N910
    );
  N910_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      IA => N1347,
      IB => N1348,
      SEL => N910_BXINV_17796,
      O => N910_F5MUX_17803
    );
  N910_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_m_q(4),
      O => N910_BXINV_17796
    );
  n_calc_gestore_shift_rca_rca_3_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"F840",
      LOC => "SLICE_X2Y14"
    )
    port map (
      ADR0 => n_calc_m_q(3),
      ADR1 => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1347
    );
  n_calc_gestore_shift_rca_rca_3_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"4F08",
      LOC => "SLICE_X2Y14"
    )
    port map (
      ADR0 => n_calc_m_q(3),
      ADR1 => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1348
    );
  N911_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N911_F5MUX_17828,
      O => N911
    );
  N911_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y14"
    )
    port map (
      IA => N1349,
      IB => N1350,
      SEL => N911_BXINV_17820,
      O => N911_F5MUX_17828
    );
  N911_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      O => N911_BXINV_17820
    );
  n_calc_gestore_shift_rca_rca_3_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"7E18",
      LOC => "SLICE_X0Y14"
    )
    port map (
      ADR0 => n_calc_m_q(4),
      ADR1 => n_calc_m_q(3),
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1349
    );
  N922_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N922_F5MUX_17853,
      O => N922
    );
  N922_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      IA => N1359,
      IB => N1360,
      SEL => N922_BXINV_17845,
      O => N922_F5MUX_17853
    );
  N922_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_N5_0,
      O => N922_BXINV_17845
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW12_F : X_LUT4
    generic map(
      INIT => X"CC4C",
      LOC => "SLICE_X29Y17"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_operation_counter_hit_11564,
      ADR3 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1359
    );
  N923_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N923_F5MUX_17878,
      O => N923
    );
  N923_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      IA => N1361,
      IB => N1362,
      SEL => N923_BXINV_17871,
      O => N923_F5MUX_17878
    );
  N923_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_N3_0,
      O => N923_BXINV_17871
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW13_F : X_LUT4
    generic map(
      INIT => X"B4B0",
      LOC => "SLICE_X31Y15"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_N5_0,
      O => N1361
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW13_G : X_LUT4
    generic map(
      INIT => X"B4F0",
      LOC => "SLICE_X31Y15"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_N5_0,
      O => N1362
    );
  m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_17907,
      O => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_17909
    );
  m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y11"
    )
    port map (
      IA => N1731,
      IB => N1732,
      SEL => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_17900,
      O => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_17907
    );
  m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_17900
    );
  m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_17892
    );
  m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X21Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1(12),
      O => N1731
    );
  m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_17943,
      O => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_17945
    );
  m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X16Y16"
    )
    port map (
      IA => N1697,
      IB => N1698,
      SEL => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_17936,
      O => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_17943
    );
  m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_17936
    );
  m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_17928
    );
  m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X16Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1_20_0,
      O => N1697
    );
  m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_F5MUX_17979,
      O => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_DXMUX_17981
    );
  m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y10"
    )
    port map (
      IA => N1747,
      IB => N1748,
      SEL => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_BXINV_17972,
      O => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_F5MUX_17979
    );
  m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_BXINV_17972
    );
  m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_CLKINV_17964
    );
  m_e_exp_div_remainder_chain_gen_0_sc_in_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X22Y10"
    )
    port map (
      ADR0 => m_e_exp_div_sum1_0_0,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      O => N1747
    );
  N822_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N822_F5MUX_18011,
      O => N822
    );
  N822_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y26"
    )
    port map (
      IA => N1311,
      IB => N1312,
      SEL => N822_BXINV_18004,
      O => N822_F5MUX_18011
    );
  N822_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(9),
      O => N822_BXINV_18004
    );
  m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"F840",
      LOC => "SLICE_X31Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(8),
      ADR1 => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1311
    );
  m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"4F08",
      LOC => "SLICE_X31Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(8),
      ADR1 => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1312
    );
  m_e_exp_mul_prod1_q_40_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_40_BXINV_18046,
      O => m_e_exp_mul_prod1_q_40_DXMUX_18056
    );
  m_e_exp_mul_prod1_q_40_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_40_F5MUX_18054,
      O => N823
    );
  m_e_exp_mul_prod1_q_40_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y24"
    )
    port map (
      IA => N1313,
      IB => N1314,
      SEL => m_e_exp_mul_prod1_q_40_BXINV_18046,
      O => m_e_exp_mul_prod1_q_40_F5MUX_18054
    );
  m_e_exp_mul_prod1_q_40_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_40_BXINV_18046
    );
  m_e_exp_mul_prod1_q_40_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_40_DYMUX_18038
    );
  m_e_exp_mul_prod1_q_40_SRINV : X_INV
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_40_SRINVNOT
    );
  m_e_exp_mul_prod1_q_40_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_40_CLKINV_18029
    );
  m_e_exp_mul_prod1_q_40_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_40_CEINV_18028
    );
  m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"7E18",
      LOC => "SLICE_X28Y24"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(8),
      ADR1 => m_e_exp_mul_m_q(9),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1313
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_18091,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_18093
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y37"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X631_18082,
      IB => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_18084,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_18091
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_18084
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_18075
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X1Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X631_18082
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_18127,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_18129
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y24"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X631_18118,
      IB => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_18120,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_18127
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_18120
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_18111
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X3Y24"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X631_18118
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_F5MUX_18163,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_DXMUX_18165
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X10Y40"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X631_18154,
      IB => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_BXINV_18156,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_F5MUX_18163
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_BXINV_18156
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_CLKINV_18147
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X10Y40"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X631_18154
    );
  N816_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N816_F5MUX_18195,
      O => N816
    );
  N816_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y30"
    )
    port map (
      IA => N1303,
      IB => N1304,
      SEL => N816_BXINV_18188,
      O => N816_F5MUX_18195
    );
  N816_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(13),
      O => N816_BXINV_18188
    );
  m_e_exp_mul_gestore_shift_rca_rca_12_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"A8C8",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(12),
      O => N1303
    );
  m_e_exp_mul_gestore_shift_rca_rca_12_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"32A2",
      LOC => "SLICE_X31Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(12),
      O => N1304
    );
  N804_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N804_F5MUX_18220,
      O => N804
    );
  N804_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y34"
    )
    port map (
      IA => N1287,
      IB => N1288,
      SEL => N804_BXINV_18213,
      O => N804_F5MUX_18220
    );
  N804_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(21),
      O => N804_BXINV_18213
    );
  m_e_exp_mul_gestore_shift_rca_rca_20_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"AE80",
      LOC => "SLICE_X31Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(20),
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1287
    );
  m_e_exp_mul_gestore_shift_rca_rca_20_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"08EA",
      LOC => "SLICE_X31Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(20),
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1288
    );
  m_e_exp_mul_prod1_q_44_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_44_BXINV_18255,
      O => m_e_exp_mul_prod1_q_44_DXMUX_18265
    );
  m_e_exp_mul_prod1_q_44_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_44_F5MUX_18263,
      O => N817
    );
  m_e_exp_mul_prod1_q_44_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y24"
    )
    port map (
      IA => N1305,
      IB => N1306,
      SEL => m_e_exp_mul_prod1_q_44_BXINV_18255,
      O => m_e_exp_mul_prod1_q_44_F5MUX_18263
    );
  m_e_exp_mul_prod1_q_44_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_44_BXINV_18255
    );
  m_e_exp_mul_prod1_q_44_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_44_DYMUX_18247
    );
  m_e_exp_mul_prod1_q_44_SRINV : X_INV
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_44_SRINVNOT
    );
  m_e_exp_mul_prod1_q_44_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_44_CLKINV_18238
    );
  m_e_exp_mul_prod1_q_44_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_44_CEINV_18237
    );
  m_e_exp_mul_gestore_shift_rca_rca_12_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"7E18",
      LOC => "SLICE_X30Y24"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(13),
      ADR1 => m_e_exp_mul_m_q(12),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1305
    );
  m_e_exp_mul_prod1_q_52_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_52_BXINV_18306,
      O => m_e_exp_mul_prod1_q_52_DXMUX_18316
    );
  m_e_exp_mul_prod1_q_52_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_52_F5MUX_18314,
      O => N805
    );
  m_e_exp_mul_prod1_q_52_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y32"
    )
    port map (
      IA => N1289,
      IB => N1290,
      SEL => m_e_exp_mul_prod1_q_52_BXINV_18306,
      O => m_e_exp_mul_prod1_q_52_F5MUX_18314
    );
  m_e_exp_mul_prod1_q_52_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_52_BXINV_18306
    );
  m_e_exp_mul_prod1_q_52_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_52_DYMUX_18298
    );
  m_e_exp_mul_prod1_q_52_SRINV : X_INV
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_52_SRINVNOT
    );
  m_e_exp_mul_prod1_q_52_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_52_CLKINV_18289
    );
  m_e_exp_mul_prod1_q_52_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_52_CEINV_18288
    );
  m_e_exp_mul_gestore_shift_rca_rca_20_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"3AAC",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(20),
      ADR3 => m_e_exp_mul_m_q(21),
      O => N1289
    );
  m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_18351,
      O => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_18353
    );
  m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y1"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_mux2_1_X1_18342,
      IB => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_18344,
      O => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_18351
    );
  m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_18344
    );
  m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_18336
    );
  m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X27Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_mux2_1_X1_18342
    );
  n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_18387,
      O => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_18389
    );
  n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X11Y1"
    )
    port map (
      IA => n_calc_q_chain_gen_5_sc_ch_inst_mux2_1_X1_18378,
      IB => n_calc_q_chain_gen_5_sc_ch_inst_mux2_1_X,
      SEL => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_18380,
      O => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_18387
    );
  n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_val_q(4),
      O => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_18380
    );
  n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_18372
    );
  n_calc_q_chain_gen_5_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"C0E2",
      LOC => "SLICE_X11Y1"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_chain_gen_5_sc_ch_inst_mux2_1_X1_18378
    );
  m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_18423,
      O => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_18425
    );
  m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y25"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_mux2_1_X1_18414,
      IB => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_18416,
      O => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_18423
    );
  m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_18416
    );
  m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_18408
    );
  m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X30Y25"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_mux2_1_X1_18414
    );
  m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_18459,
      O => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_18461
    );
  m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y39"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_mux2_1_X1_18450,
      IB => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_18452,
      O => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_18459
    );
  m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_18452
    );
  m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_18444
    );
  m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X28Y39"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_mux2_1_X1_18450
    );
  m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_F5MUX_18495,
      O => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_DXMUX_18497
    );
  m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y43"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_mux2_1_X1_18486,
      IB => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_BXINV_18488,
      O => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_F5MUX_18495
    );
  m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_BXINV_18488
    );
  m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_CLKINV_18480
    );
  m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X28Y43"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_mux2_1_X1_18486
    );
  m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_F5MUX_18531,
      O => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_DXMUX_18533
    );
  m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y41"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_mux2_1_X1_18522,
      IB => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_BXINV_18524,
      O => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_F5MUX_18531
    );
  m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_BXINV_18524
    );
  m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_CLKINV_18516
    );
  m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_mux2_1_X1_18522
    );
  n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_18567,
      O => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_18569
    );
  n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y1"
    )
    port map (
      IA => n_calc_a_chain_gen_16_sc_ch_inst_mux2_1_X,
      IB => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_rt_18565,
      SEL => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_18557,
      O => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_18567
    );
  n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_18557
    );
  n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_18549
    );
  n_calc_a_chain_gen_16_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"EB14",
      LOC => "SLICE_X0Y1"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_gestore_shift_rca_carry_16_0,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_chain_gen_16_sc_ch_inst_mux2_1_X
    );
  N789_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N789_F5MUX_18599,
      O => N789
    );
  N789_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y34"
    )
    port map (
      IA => N1267,
      IB => N1268,
      SEL => N789_BXINV_18592,
      O => N789_F5MUX_18599
    );
  N789_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_en_a_0,
      O => N789_BXINV_18592
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_mux2_1_X_SW0_SW0_F : X_LUT4
    generic map(
      INIT => X"56A6",
      LOC => "SLICE_X23Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(31),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(30),
      O => N1267
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_mux2_1_X_SW0_SW0_G : X_LUT4
    generic map(
      INIT => X"7080",
      LOC => "SLICE_X23Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_b_add_sub_30_0,
      ADR1 => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_gestore_shift_b_add_sub_31_0,
      O => N1268
    );
  N790_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N790_F5MUX_18624,
      O => N790
    );
  N790_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y34"
    )
    port map (
      IA => N1269,
      IB => N1270,
      SEL => N790_BXINV_18617,
      O => N790_F5MUX_18624
    );
  N790_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_en_a_0,
      O => N790_BXINV_18617
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_mux2_1_X_SW0_SW1_F : X_LUT4
    generic map(
      INIT => X"D12E",
      LOC => "SLICE_X22Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(30),
      ADR1 => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(31),
      O => N1269
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_mux2_1_X_SW0_SW1_G : X_LUT4
    generic map(
      INIT => X"02A8",
      LOC => "SLICE_X22Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_gestore_shift_b_add_sub_30_0,
      ADR3 => m_e_exp_mul_gestore_shift_b_add_sub_31_0,
      O => N1270
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_18653,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_18655
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y35"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X831_18644,
      IB => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X83,
      SEL => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_18646,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_18653
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_18646
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_18637
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X832 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X3Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X831_18644
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_F5MUX_18689,
      O => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_DXMUX_18691
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      IA => N1749,
      IB => N1750,
      SEL => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_BXINV_18682,
      O => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_F5MUX_18689
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_62_Q,
      O => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_BXINV_18682
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_CLKINV_18674
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X25Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => N1617_0,
      ADR2 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1749
    );
  m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_F5MUX_18725,
      O => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_DXMUX_18727
    );
  m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y40"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_mux2_1_X1_18716,
      IB => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_BXINV_18718,
      O => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_F5MUX_18725
    );
  m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_BXINV_18718
    );
  m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_CLKINV_18710
    );
  m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X30Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_mux2_1_X1_18716
    );
  m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_18761,
      O => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_18763
    );
  m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y8"
    )
    port map (
      IA => N1723,
      IB => N1724,
      SEL => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_18754,
      O => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_F5MUX_18761
    );
  m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_BXINV_18754
    );
  m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_18746
    );
  m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X21Y8"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1_8_0,
      O => N1723
    );
  N916_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N916_F5MUX_18793,
      O => N916
    );
  N916_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      IA => N1351,
      IB => N1352,
      SEL => N916_BXINV_18786,
      O => N916_F5MUX_18793
    );
  N916_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N679_0,
      O => N916_BXINV_18786
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_c1_SW6_F : X_LUT4
    generic map(
      INIT => X"EE40",
      LOC => "SLICE_X25Y5"
    )
    port map (
      ADR0 => m_e_exp_div_en_c_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1351
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_c1_SW6_G : X_LUT4
    generic map(
      INIT => X"BB15",
      LOC => "SLICE_X25Y5"
    )
    port map (
      ADR0 => m_e_exp_div_en_c_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1352
    );
  N917_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N917_F5MUX_18818,
      O => N917
    );
  N917_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y3"
    )
    port map (
      IA => N1353,
      IB => N1354,
      SEL => N917_BXINV_18811,
      O => N917_F5MUX_18818
    );
  N917_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N679_0,
      O => N917_BXINV_18811
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_c1_SW7_F : X_LUT4
    generic map(
      INIT => X"FE0A",
      LOC => "SLICE_X24Y3"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_en_c_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1353
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_c1_SW7_G : X_LUT4
    generic map(
      INIT => X"F105",
      LOC => "SLICE_X24Y3"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_en_c_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1354
    );
  m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_18847,
      O => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_18849
    );
  m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y10"
    )
    port map (
      IA => N1745,
      IB => N1746,
      SEL => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_18840,
      O => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_18847
    );
  m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_18840
    );
  m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_18832
    );
  m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X23Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1_1_0,
      O => N1745
    );
  m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_18883,
      O => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_18885
    );
  m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y12"
    )
    port map (
      IA => N1711,
      IB => N1712,
      SEL => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_18876,
      O => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_18883
    );
  m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_18876
    );
  m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_18868
    );
  m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X23Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_sum1(29),
      O => N1711
    );
  m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_F5MUX_18919,
      O => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_DXMUX_18921
    );
  m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y14"
    )
    port map (
      IA => N1673,
      IB => N1674,
      SEL => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_BXINV_18912,
      O => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_F5MUX_18919
    );
  m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_BXINV_18912
    );
  m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_CLKINV_18903
    );
  m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X22Y14"
    )
    port map (
      ADR0 => N1158,
      ADR1 => N1159,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_36_Q,
      ADR3 => VCC,
      O => N1673
    );
  m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_F5MUX_18955,
      O => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_DXMUX_18957
    );
  m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y8"
    )
    port map (
      IA => N1667,
      IB => N1668,
      SEL => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_BXINV_18948,
      O => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_F5MUX_18955
    );
  m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_BXINV_18948
    );
  m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_CLKINV_18939
    );
  m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X26Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N1070,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_44_Q,
      ADR3 => N1071,
      O => N1667
    );
  m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_F5MUX_18991,
      O => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_DXMUX_18993
    );
  m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y12"
    )
    port map (
      IA => N1651,
      IB => N1652,
      SEL => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_BXINV_18984,
      O => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_F5MUX_18991
    );
  m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_BXINV_18984
    );
  m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_CLKINV_18975
    );
  m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X27Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N901,
      ADR2 => N902,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_58_Q,
      O => N1651
    );
  m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_F5MUX_19027,
      O => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_DXMUX_19029
    );
  m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      IA => N1649,
      IB => N1650,
      SEL => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_BXINV_19020,
      O => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_F5MUX_19027
    );
  m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_BXINV_19020
    );
  m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_CLKINV_19011
    );
  m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X25Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N1174_0,
      ADR2 => N1173_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_42_0,
      O => N1649
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_19063,
      O => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_19065
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y33"
    )
    port map (
      IA => N1439,
      IB => N1440,
      SEL => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_19056,
      O => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_F5MUX_19063
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_24_0,
      O => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_BXINV_19056
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_19048
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"EB28",
      LOC => "SLICE_X22Y33"
    )
    port map (
      ADR0 => N477_0,
      ADR1 => N1143_0,
      ADR2 => m_e_exp_mul_gestore_shift_b_add_sub_29_0,
      ADR3 => N476_0,
      O => N1439
    );
  m_e_exp_m_e_g_reset_div_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_F5MUX_19099,
      O => m_e_exp_m_e_g_reset_div_DXMUX_19101
    );
  m_e_exp_m_e_g_reset_div_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y34"
    )
    port map (
      IA => m_e_exp_m_e_g_reset_div_mux00012_19089,
      IB => m_e_exp_m_e_g_reset_div_mux00011_19097,
      SEL => m_e_exp_m_e_g_reset_div_BXINV_19091,
      O => m_e_exp_m_e_g_reset_div_F5MUX_19099
    );
  m_e_exp_m_e_g_reset_div_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      O => m_e_exp_m_e_g_reset_div_BXINV_19091
    );
  m_e_exp_m_e_g_reset_div_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_reset_div_CLKINV_19084
    );
  m_e_exp_m_e_g_reset_div_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_reset_div_CEINV_19083
    );
  m_e_exp_m_e_g_reset_div_mux00012 : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X3Y34"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => g_g_v_rsa_en_exp_11652,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      O => m_e_exp_m_e_g_reset_div_mux00012_19089
    );
  m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_19133,
      O => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_19135
    );
  m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_mux2_1_X1_19124,
      IB => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_19126,
      O => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_19133
    );
  m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_19126
    );
  m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_19118
    );
  m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X25Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_mux2_1_X1_19124
    );
  n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_19169,
      O => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_19171
    );
  n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X9Y2"
    )
    port map (
      IA => n_calc_q_chain_gen_7_sc_ch_inst_mux2_1_X1_19160,
      IB => n_calc_q_chain_gen_7_sc_ch_inst_mux2_1_X,
      SEL => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_19162,
      O => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_F5MUX_19169
    );
  n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_val_q(6),
      O => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_BXINV_19162
    );
  n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_19154
    );
  n_calc_q_chain_gen_7_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"C0E2",
      LOC => "SLICE_X9Y2"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_chain_gen_7_sc_ch_inst_mux2_1_X1_19160
    );
  m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_19205,
      O => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_19207
    );
  m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y10"
    )
    port map (
      IA => N1735,
      IB => N1736,
      SEL => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_19198,
      O => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_F5MUX_19205
    );
  m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_BXINV_19198
    );
  m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_19190
    );
  m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X13Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_sum1(14),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1735
    );
  m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_19241,
      O => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_19243
    );
  m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y13"
    )
    port map (
      IA => N1709,
      IB => N1710,
      SEL => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_19234,
      O => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_F5MUX_19241
    );
  m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_BXINV_19234
    );
  m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_19226
    );
  m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X21Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_sum1(30),
      O => N1709
    );
  m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_19277,
      O => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_19279
    );
  m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y14"
    )
    port map (
      IA => N1693,
      IB => N1694,
      SEL => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_19270,
      O => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_F5MUX_19277
    );
  m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_BXINV_19270
    );
  m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_19262
    );
  m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X23Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_sum1(22),
      O => N1693
    );
  m_e_exp_div_sum1_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_28_F5MUX_19309,
      O => m_e_exp_div_sum1(28)
    );
  m_e_exp_div_sum1_28_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      IA => N1453,
      IB => N1454,
      SEL => m_e_exp_div_sum1_28_BXINV_19301,
      O => m_e_exp_div_sum1_28_F5MUX_19309
    );
  m_e_exp_div_sum1_28_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_24_0,
      O => m_e_exp_div_sum1_28_BXINV_19301
    );
  m_e_exp_div_gestore_shift_rca_rca_28_fa_ha2_Mxor_s_Result1_F : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X18Y15"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(28),
      ADR1 => VCC,
      ADR2 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N756_0,
      O => N1453
    );
  m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_19338,
      O => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_19340
    );
  m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_mux2_1_X1_19329,
      IB => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_19331,
      O => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_19338
    );
  m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_19331
    );
  m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_19323
    );
  m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X29Y24"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_mux2_1_X1_19329
    );
  m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_19374,
      O => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_19376
    );
  m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y42"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_mux2_1_X1_19365,
      IB => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_19367,
      O => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_19374
    );
  m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_19367
    );
  m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_19359
    );
  m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_mux2_1_X1_19365
    );
  m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_F5MUX_19410,
      O => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_DXMUX_19412
    );
  m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y41"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_mux2_1_X1_19401,
      IB => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_BXINV_19403,
      O => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_F5MUX_19410
    );
  m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_BXINV_19403
    );
  m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_CLKINV_19395
    );
  m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X28Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_mux2_1_X1_19401
    );
  m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_F5MUX_19446,
      O => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_DXMUX_19448
    );
  m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y42"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_mux2_1_X1_19437,
      IB => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_BXINV_19439,
      O => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_F5MUX_19446
    );
  m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_BXINV_19439
    );
  m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_CLKINV_19431
    );
  m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X24Y42"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_mux2_1_X1_19437
    );
  m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_F5MUX_19482,
      O => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_DXMUX_19484
    );
  m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y42"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_mux2_1_X1_19473,
      IB => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_BXINV_19475,
      O => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_F5MUX_19482
    );
  m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_BXINV_19475
    );
  m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_CLKINV_19467
    );
  m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_mux2_1_X1_19473
    );
  n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_19518,
      O => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_19520
    );
  n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X4Y0"
    )
    port map (
      IA => n_calc_a_chain_gen_18_sc_ch_inst_mux2_1_X,
      IB => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_rt_19516,
      SEL => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_19508,
      O => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_19518
    );
  n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_19508
    );
  n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_19500
    );
  n_calc_a_chain_gen_18_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F096",
      LOC => "SLICE_X4Y0"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_gestore_shift_rca_carry_18_0,
      ADR2 => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_en_a_0,
      O => n_calc_a_chain_gen_18_sc_ch_inst_mux2_1_X
    );
  N1164_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1164_F5MUX_19550,
      O => N1164
    );
  N1164_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y18"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW01_19541,
      IB => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1164_BXINV_19543,
      O => N1164_F5MUX_19550
    );
  N1164_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1164_BXINV_19543
    );
  m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"F0C2",
      LOC => "SLICE_X3Y18"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW01_19541
    );
  m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"F0F1",
      LOC => "SLICE_X3Y18"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW0
    );
  N1161_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1161_F5MUX_19575,
      O => N1161
    );
  N1161_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW01_19566,
      IB => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1161_BXINV_19568,
      O => N1161_F5MUX_19575
    );
  N1161_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1161_BXINV_19568
    );
  m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"FA04",
      LOC => "SLICE_X31Y3"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW01_19566
    );
  m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"FF01",
      LOC => "SLICE_X31Y3"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW0
    );
  N1155_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1155_F5MUX_19600,
      O => N1155
    );
  N1155_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y2"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW01_19591,
      IB => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1155_BXINV_19593,
      O => N1155_F5MUX_19600
    );
  N1155_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1155_BXINV_19593
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"CC98",
      LOC => "SLICE_X30Y2"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW01_19591
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X30Y2"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW0
    );
  N1067_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1067_F5MUX_19625,
      O => N1067
    );
  N1067_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y4"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW01_19616,
      IB => m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1067_BXINV_19618,
      O => N1067_F5MUX_19625
    );
  N1067_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1067_BXINV_19618
    );
  m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"AA98",
      LOC => "SLICE_X26Y4"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW01_19616
    );
  m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"AAAB",
      LOC => "SLICE_X26Y4"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW0
    );
  N1061_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1061_F5MUX_19650,
      O => N1061
    );
  N1061_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW01_19641,
      IB => m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1061_BXINV_19643,
      O => N1061_F5MUX_19650
    );
  N1061_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1061_BXINV_19643
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"AA98",
      LOC => "SLICE_X31Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW01_19641
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"AAAB",
      LOC => "SLICE_X31Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW0
    );
  N1058_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1058_F5MUX_19675,
      O => N1058
    );
  N1058_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y0"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW01_19666,
      IB => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1058_BXINV_19668,
      O => N1058_F5MUX_19675
    );
  N1058_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1058_BXINV_19668
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"F0C2",
      LOC => "SLICE_X28Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW01_19666
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"F0F1",
      LOC => "SLICE_X28Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW0
    );
  N895_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N895_F5MUX_19700,
      O => N895
    );
  N895_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y3"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW01_19691,
      IB => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N895_BXINV_19693,
      O => N895_F5MUX_19700
    );
  N895_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N895_BXINV_19693
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"FA04",
      LOC => "SLICE_X27Y3"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW01_19691
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"FF01",
      LOC => "SLICE_X27Y3"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW0
    );
  N1165_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1165_F5MUX_19725,
      O => N1165
    );
  N1165_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y20"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW11_19716,
      IB => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1165_BXINV_19718,
      O => N1165_F5MUX_19725
    );
  N1165_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1165_BXINV_19718
    );
  m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"CCC4",
      LOC => "SLICE_X15Y20"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW11_19716
    );
  m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"CCCB",
      LOC => "SLICE_X15Y20"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW1
    );
  N1162_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1162_F5MUX_19750,
      O => N1162
    );
  N1162_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW11_19741,
      IB => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1162_BXINV_19743,
      O => N1162_F5MUX_19750
    );
  N1162_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1162_BXINV_19743
    );
  m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"FB00",
      LOC => "SLICE_X25Y3"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW11_19741
    );
  m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"FE05",
      LOC => "SLICE_X25Y3"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW1
    );
  N1156_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1156_F5MUX_19775,
      O => N1156
    );
  N1156_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y2"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW11_19766,
      IB => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1156_BXINV_19768,
      O => N1156_F5MUX_19775
    );
  N1156_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1156_BXINV_19768
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"CC8C",
      LOC => "SLICE_X26Y2"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW11_19766
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"CCD9",
      LOC => "SLICE_X26Y2"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW1
    );
  N1068_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1068_F5MUX_19800,
      O => N1068
    );
  N1068_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y4"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW11_19791,
      IB => m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1068_BXINV_19793,
      O => N1068_F5MUX_19800
    );
  N1068_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1068_BXINV_19793
    );
  m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"CCC4",
      LOC => "SLICE_X30Y4"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW11_19791
    );
  m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"CCCB",
      LOC => "SLICE_X30Y4"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW1
    );
  N1062_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1062_F5MUX_19825,
      O => N1062
    );
  N1062_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y9"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW11_19816,
      IB => m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1062_BXINV_19818,
      O => N1062_F5MUX_19825
    );
  N1062_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1062_BXINV_19818
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"FB00",
      LOC => "SLICE_X30Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW11_19816
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"FE05",
      LOC => "SLICE_X30Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW1
    );
  N1059_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1059_F5MUX_19850,
      O => N1059
    );
  N1059_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW11_19841,
      IB => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1059_BXINV_19843,
      O => N1059_F5MUX_19850
    );
  N1059_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1059_BXINV_19843
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"F0B0",
      LOC => "SLICE_X31Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW11_19841
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"F0E5",
      LOC => "SLICE_X31Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW1
    );
  N896_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N896_F5MUX_19875,
      O => N896
    );
  N896_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y3"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW11_19866,
      IB => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N896_BXINV_19868,
      O => N896_F5MUX_19875
    );
  N896_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N896_BXINV_19868
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"AA8A",
      LOC => "SLICE_X26Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW11_19866
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"AAB9",
      LOC => "SLICE_X26Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW1
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_19904,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_19906
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X6Y40"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X631_19895,
      IB => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_19897,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_F5MUX_19904
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_BXINV_19897
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_19888
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X6Y40"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X631_19895
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_19940,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_19942
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y42"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X631_19931,
      IB => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_19933,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_F5MUX_19940
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_BXINV_19933
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_19924
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X12Y42"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X631_19931
    );
  n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_F5MUX_19976,
      O => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DXMUX_19978
    );
  n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y8"
    )
    port map (
      IA => N1719,
      IB => N1720,
      SEL => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_BXINV_19969,
      O => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_F5MUX_19976
    );
  n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_26_Q,
      O => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_BXINV_19969
    );
  n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV_19961
    );
  n_calc_a_chain_gen_31_sc_in_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"D52A",
      LOC => "SLICE_X0Y8"
    )
    port map (
      ADR0 => N844_0,
      ADR1 => N856_0,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q,
      O => N1719
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_In59_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd3_In59_F5MUX_20008,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_In59
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_In59_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X2Y26"
    )
    port map (
      IA => m_e_exp_m_e_g_current_state_FSM_FFd3_In59_G,
      IB => m_e_exp_m_e_g_current_state_FSM_FFd3_In591_20006,
      SEL => m_e_exp_m_e_g_current_state_FSM_FFd3_In59_BXINV_20001,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_In59_F5MUX_20008
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_In59_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_In59_BXINV_20001
    );
  N828_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N828_F5MUX_20033,
      O => N828
    );
  N828_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y29"
    )
    port map (
      IA => N1319,
      IB => N1320,
      SEL => N828_BXINV_20026,
      O => N828_F5MUX_20033
    );
  N828_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(5),
      O => N828_BXINV_20026
    );
  m_e_exp_mul_gestore_shift_rca_rca_4_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"A8E0",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(4),
      O => N1319
    );
  m_e_exp_mul_gestore_shift_rca_rca_4_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"0E8A",
      LOC => "SLICE_X27Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(4),
      O => N1320
    );
  m_e_exp_mul_prod1_q_36_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_36_BXINV_20068,
      O => m_e_exp_mul_prod1_q_36_DXMUX_20078
    );
  m_e_exp_mul_prod1_q_36_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_36_F5MUX_20076,
      O => N829
    );
  m_e_exp_mul_prod1_q_36_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y27"
    )
    port map (
      IA => N1321,
      IB => N1322,
      SEL => m_e_exp_mul_prod1_q_36_BXINV_20068,
      O => m_e_exp_mul_prod1_q_36_F5MUX_20076
    );
  m_e_exp_mul_prod1_q_36_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_36_BXINV_20068
    );
  m_e_exp_mul_prod1_q_36_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_36_DYMUX_20060
    );
  m_e_exp_mul_prod1_q_36_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_36_SRINVNOT
    );
  m_e_exp_mul_prod1_q_36_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_36_CLKINV_20051
    );
  m_e_exp_mul_prod1_q_36_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_36_CEINV_20050
    );
  m_e_exp_mul_gestore_shift_rca_rca_4_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"2BE8",
      LOC => "SLICE_X27Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(5),
      ADR2 => m_e_exp_mul_m_q(4),
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1321
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_20113,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_20115
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y39"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X631_20104,
      IB => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_20106,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_F5MUX_20113
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_BXINV_20106
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_20097
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X0Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X631_20104
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_20149,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_20151
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X11Y41"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X631_20140,
      IB => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_20142,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_F5MUX_20149
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_BXINV_20142
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_20133
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X11Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X631_20140
    );
  m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_20185,
      O => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_20187
    );
  m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_mux2_1_X1_20176,
      IB => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_20178,
      O => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_F5MUX_20185
    );
  m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_BXINV_20178
    );
  m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_20170
    );
  m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X29Y21"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_mux2_1_X1_20176
    );
  m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_20221,
      O => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_20223
    );
  m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y40"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_mux2_1_X1_20212,
      IB => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_20214,
      O => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_F5MUX_20221
    );
  m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_BXINV_20214
    );
  m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_20206
    );
  m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X31Y40"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_mux2_1_X1_20212
    );
  m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_F5MUX_20257,
      O => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_DXMUX_20259
    );
  m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y41"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_mux2_1_X1_20248,
      IB => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_BXINV_20250,
      O => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_F5MUX_20257
    );
  m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_BXINV_20250
    );
  m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_CLKINV_20242
    );
  m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_mux2_1_X1_20248
    );
  m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_F5MUX_20293,
      O => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_DXMUX_20295
    );
  m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y42"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_mux2_1_X1_20284,
      IB => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_BXINV_20286,
      O => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_F5MUX_20293
    );
  m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_BXINV_20286
    );
  m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_CLKINV_20278
    );
  m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X27Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_mux2_1_X1_20284
    );
  m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_F5MUX_20329,
      O => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_DXMUX_20331
    );
  m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y41"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_mux2_1_X1_20320,
      IB => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_BXINV_20322,
      O => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_F5MUX_20329
    );
  m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_BXINV_20322
    );
  m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_CLKINV_20314
    );
  m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X24Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_mux2_1_X1_20320
    );
  m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_F5MUX_20365,
      O => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_DXMUX_20367
    );
  m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y41"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_mux2_1_X1_20356,
      IB => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_BXINV_20358,
      O => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_F5MUX_20365
    );
  m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_BXINV_20358
    );
  m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_CLKINV_20350
    );
  m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_mux2_1_X1_20356
    );
  m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_20401,
      O => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_20403
    );
  m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y11"
    )
    port map (
      IA => N1741,
      IB => N1742,
      SEL => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_20394,
      O => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_F5MUX_20401
    );
  m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_BXINV_20394
    );
  m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_20386
    );
  m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X20Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_sum1(3),
      O => N1741
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_20437,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_20439
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y37"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X831_20428,
      IB => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X83,
      SEL => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_20430,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_20437
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_20430
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_20421
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X832 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X0Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X831_20428
    );
  m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_F5MUX_20473,
      O => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_DXMUX_20475
    );
  m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y4"
    )
    port map (
      IA => N1671,
      IB => N1672,
      SEL => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_BXINV_20466,
      O => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_F5MUX_20473
    );
  m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_BXINV_20466
    );
  m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_CLKINV_20457
    );
  m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X27Y4"
    )
    port map (
      ADR0 => N1155,
      ADR1 => N1156,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_38_Q,
      O => N1671
    );
  m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_F5MUX_20509,
      O => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_DXMUX_20511
    );
  m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y10"
    )
    port map (
      IA => N1665,
      IB => N1666,
      SEL => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_BXINV_20502,
      O => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_F5MUX_20509
    );
  m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_BXINV_20502
    );
  m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_CLKINV_20493
    );
  m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X26Y10"
    )
    port map (
      ADR0 => N1067,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_46_Q,
      ADR3 => N1068,
      O => N1665
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_F5MUX_20545,
      O => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_DXMUX_20547
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y7"
    )
    port map (
      IA => N1627,
      IB => N1628,
      SEL => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_BXINV_20538,
      O => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_F5MUX_20545
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      O => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_BXINV_20538
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_CLKINV_20530
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X29Y7"
    )
    port map (
      ADR0 => m_e_exp_div_cu_en_r5_11430,
      ADR1 => N1109,
      ADR2 => N525_0,
      ADR3 => N1058,
      O => N1627
    );
  N807_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N807_F5MUX_20577,
      O => N807
    );
  N807_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y37"
    )
    port map (
      IA => N1291,
      IB => N1292,
      SEL => N807_BXINV_20570,
      O => N807_F5MUX_20577
    );
  N807_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(19),
      O => N807_BXINV_20570
    );
  m_e_exp_mul_gestore_shift_rca_rca_18_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"AC88",
      LOC => "SLICE_X29Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(18),
      ADR3 => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1291
    );
  m_e_exp_mul_gestore_shift_rca_rca_18_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"3A22",
      LOC => "SLICE_X29Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(18),
      ADR3 => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1292
    );
  N795_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N795_F5MUX_20602,
      O => N795
    );
  N795_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y32"
    )
    port map (
      IA => N1275,
      IB => N1276,
      SEL => N795_BXINV_20595,
      O => N795_F5MUX_20602
    );
  N795_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(27),
      O => N795_BXINV_20595
    );
  m_e_exp_mul_gestore_shift_rca_rca_26_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"EC08",
      LOC => "SLICE_X25Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(26),
      ADR3 => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1275
    );
  m_e_exp_mul_gestore_shift_rca_rca_26_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"3B20",
      LOC => "SLICE_X25Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(26),
      ADR3 => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1276
    );
  m_e_exp_mul_prod1_q_50_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_50_BXINV_20637,
      O => m_e_exp_mul_prod1_q_50_DXMUX_20647
    );
  m_e_exp_mul_prod1_q_50_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_50_F5MUX_20645,
      O => N808
    );
  m_e_exp_mul_prod1_q_50_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y34"
    )
    port map (
      IA => N1293,
      IB => N1294,
      SEL => m_e_exp_mul_prod1_q_50_BXINV_20637,
      O => m_e_exp_mul_prod1_q_50_F5MUX_20645
    );
  m_e_exp_mul_prod1_q_50_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_50_BXINV_20637
    );
  m_e_exp_mul_prod1_q_50_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_50_DYMUX_20629
    );
  m_e_exp_mul_prod1_q_50_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_50_SRINVNOT
    );
  m_e_exp_mul_prod1_q_50_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_50_CLKINV_20620
    );
  m_e_exp_mul_prod1_q_50_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_50_CEINV_20619
    );
  m_e_exp_mul_gestore_shift_rca_rca_18_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"7E24",
      LOC => "SLICE_X27Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(19),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(18),
      ADR3 => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1293
    );
  m_e_exp_mul_prod1_q_58_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_58_BXINV_20688,
      O => m_e_exp_mul_prod1_q_58_DXMUX_20698
    );
  m_e_exp_mul_prod1_q_58_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_58_F5MUX_20696,
      O => N796
    );
  m_e_exp_mul_prod1_q_58_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y31"
    )
    port map (
      IA => N1277,
      IB => N1278,
      SEL => m_e_exp_mul_prod1_q_58_BXINV_20688,
      O => m_e_exp_mul_prod1_q_58_F5MUX_20696
    );
  m_e_exp_mul_prod1_q_58_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_58_BXINV_20688
    );
  m_e_exp_mul_prod1_q_58_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_58_DYMUX_20680
    );
  m_e_exp_mul_prod1_q_58_SRINV : X_INV
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_58_SRINVNOT
    );
  m_e_exp_mul_prod1_q_58_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_58_CLKINV_20671
    );
  m_e_exp_mul_prod1_q_58_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_58_CEINV_20670
    );
  m_e_exp_mul_gestore_shift_rca_rca_26_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"7E18",
      LOC => "SLICE_X25Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(27),
      ADR1 => m_e_exp_mul_m_q(26),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1277
    );
  m_e_exp_m_e_g_current_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd2_F5MUX_20733,
      O => m_e_exp_m_e_g_current_state_FSM_FFd2_DXMUX_20735
    );
  m_e_exp_m_e_g_current_state_FSM_FFd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y32"
    )
    port map (
      IA => N1629,
      IB => N1630,
      SEL => m_e_exp_m_e_g_current_state_FSM_FFd2_BXINV_20725,
      O => m_e_exp_m_e_g_current_state_FSM_FFd2_F5MUX_20733
    );
  m_e_exp_m_e_g_current_state_FSM_FFd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      O => m_e_exp_m_e_g_current_state_FSM_FFd2_BXINV_20725
    );
  m_e_exp_m_e_g_current_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_current_state_FSM_FFd2_CLKINV_20717
    );
  m_e_exp_m_e_g_current_state_FSM_FFd2_In_F : X_LUT4
    generic map(
      INIT => X"A8AC",
      LOC => "SLICE_X3Y32"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR3 => m_e_exp_mul_f_q(0),
      O => N1629
    );
  m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_20769,
      O => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_20771
    );
  m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y18"
    )
    port map (
      IA => N1701,
      IB => N1702,
      SEL => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_20762,
      O => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_F5MUX_20769
    );
  m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_BXINV_20762
    );
  m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_20754
    );
  m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X23Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1(16),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1701
    );
  m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_20805,
      O => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_20807
    );
  m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y12"
    )
    port map (
      IA => N1689,
      IB => N1690,
      SEL => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_20798,
      O => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_F5MUX_20805
    );
  m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_BXINV_20798
    );
  m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_20790
    );
  m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X21Y12"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_sum1(24),
      O => N1689
    );
  m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_F5MUX_20841,
      O => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_DXMUX_20843
    );
  m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y11"
    )
    port map (
      IA => N1685,
      IB => N1686,
      SEL => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_BXINV_20834,
      O => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_F5MUX_20841
    );
  m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_BXINV_20834
    );
  m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_CLKINV_20826
    );
  m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X24Y11"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(32),
      ADR1 => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1685
    );
  m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_F5MUX_20877,
      O => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_DXMUX_20879
    );
  m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y7"
    )
    port map (
      IA => N1657,
      IB => N1658,
      SEL => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_BXINV_20870,
      O => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_F5MUX_20877
    );
  m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_BXINV_20870
    );
  m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_CLKINV_20861
    );
  m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X27Y7"
    )
    port map (
      ADR0 => N1182,
      ADR1 => N1183,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_38_Q,
      ADR3 => VCC,
      O => N1657
    );
  m_e_exp_m_e_g_N3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_N3_F5MUX_20909,
      O => m_e_exp_m_e_g_N3
    );
  m_e_exp_m_e_g_N3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y33"
    )
    port map (
      IA => m_e_exp_m_e_g_N3_G,
      IB => m_e_exp_m_e_g_d_res_mux0002_0_4,
      SEL => m_e_exp_m_e_g_N3_BXINV_20902,
      O => m_e_exp_m_e_g_N3_F5MUX_20909
    );
  m_e_exp_m_e_g_N3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      O => m_e_exp_m_e_g_N3_BXINV_20902
    );
  N1076_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1076_F5MUX_20934,
      O => N1076
    );
  N1076_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y2"
    )
    port map (
      IA => N1399,
      IB => N1400,
      SEL => N1076_BXINV_20927,
      O => N1076_F5MUX_20934
    );
  N1076_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N865_0,
      O => N1076_BXINV_20927
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW2_F : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X29Y2"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => N866_0,
      O => N1399
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW2_G : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X29Y2"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => N866_0,
      O => N1400
    );
  N1077_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1077_F5MUX_20959,
      O => N1077
    );
  N1077_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y3"
    )
    port map (
      IA => N1401,
      IB => N1402,
      SEL => N1077_BXINV_20952,
      O => N1077_F5MUX_20959
    );
  N1077_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N866_0,
      O => N1077_BXINV_20952
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW3_G : X_LUT4
    generic map(
      INIT => X"F2F0",
      LOC => "SLICE_X28Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N865_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1402
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW3_F : X_LUT4
    generic map(
      INIT => X"D0F0",
      LOC => "SLICE_X28Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N865_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1401
    );
  N1079_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1079_F5MUX_20984,
      O => N1079
    );
  N1079_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y0"
    )
    port map (
      IA => N1403,
      IB => N1404,
      SEL => N1079_BXINV_20977,
      O => N1079_F5MUX_20984
    );
  N1079_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N899_0,
      O => N1079_BXINV_20977
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW4_F : X_LUT4
    generic map(
      INIT => X"3070",
      LOC => "SLICE_X27Y0"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N898_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1403
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW4_G : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X27Y0"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N898_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1404
    );
  N1080_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1080_F5MUX_21009,
      O => N1080
    );
  N1080_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y1"
    )
    port map (
      IA => N1405,
      IB => N1406,
      SEL => N1080_BXINV_21002,
      O => N1080_F5MUX_21009
    );
  N1080_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N899_0,
      O => N1080_BXINV_21002
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW5_F : X_LUT4
    generic map(
      INIT => X"0700",
      LOC => "SLICE_X29Y1"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => N898_0,
      O => N1405
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW5_G : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X29Y1"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => N898_0,
      O => N1406
    );
  N1182_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1182_F5MUX_21034,
      O => N1182
    );
  N1182_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y2"
    )
    port map (
      IA => N1431,
      IB => N1432,
      SEL => N1182_BXINV_21027,
      O => N1182_F5MUX_21034
    );
  N1182_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N972_0,
      O => N1182_BXINV_21027
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW6_F : X_LUT4
    generic map(
      INIT => X"FA08",
      LOC => "SLICE_X24Y2"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_en_c_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1431
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW6_G : X_LUT4
    generic map(
      INIT => X"F507",
      LOC => "SLICE_X24Y2"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_en_c_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1432
    );
  N1183_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1183_F5MUX_21059,
      O => N1183
    );
  N1183_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y3"
    )
    port map (
      IA => N1433,
      IB => N1434,
      SEL => N1183_BXINV_21052,
      O => N1183_F5MUX_21059
    );
  N1183_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N972_0,
      O => N1183_BXINV_21052
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW7_F : X_LUT4
    generic map(
      INIT => X"FE30",
      LOC => "SLICE_X29Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_en_c_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1433
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW7_G : X_LUT4
    generic map(
      INIT => X"CD03",
      LOC => "SLICE_X29Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_en_c_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1434
    );
  N1185_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1185_F5MUX_21084,
      O => N1185
    );
  N1185_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y1"
    )
    port map (
      IA => N1435,
      IB => N1436,
      SEL => N1185_BXINV_21077,
      O => N1185_F5MUX_21084
    );
  N1185_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N993_0,
      O => N1185_BXINV_21077
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW8_F : X_LUT4
    generic map(
      INIT => X"02AA",
      LOC => "SLICE_X26Y1"
    )
    port map (
      ADR0 => N992_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_a_s,
      O => N1435
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW8_G : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X26Y1"
    )
    port map (
      ADR0 => N992_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_a_s,
      O => N1436
    );
  N1186_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1186_F5MUX_21109,
      O => N1186
    );
  N1186_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y1"
    )
    port map (
      IA => N1437,
      IB => N1438,
      SEL => N1186_BXINV_21102,
      O => N1186_F5MUX_21109
    );
  N1186_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N993_0,
      O => N1186_BXINV_21102
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW9_F : X_LUT4
    generic map(
      INIT => X"1500",
      LOC => "SLICE_X24Y1"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N992_0,
      O => N1437
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW9_G : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X24Y1"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N992_0,
      O => N1438
    );
  m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_21138,
      O => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_21140
    );
  m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y21"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_mux2_1_X1_21129,
      IB => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_21131,
      O => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_21138
    );
  m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_21131
    );
  m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_21123
    );
  m_e_exp_Mmux_exp_bit_102 : X_LUT4
    generic map(
      INIT => X"0A5F",
      LOC => "SLICE_X13Y21"
    )
    port map (
      ADR0 => m_e_exp_counter_o_count(0),
      ADR1 => VCC,
      ADR2 => exp_3_0,
      ADR3 => exp_2_0,
      O => m_e_exp_Mmux_exp_bit_102_13134
    );
  m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X30Y21"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_mux2_1_X1_21129
    );
  N1158_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1158_F5MUX_21170,
      O => N1158
    );
  N1158_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X15Y21"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW01_21161,
      IB => m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1158_BXINV_21163,
      O => N1158_F5MUX_21170
    );
  N1158_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1158_BXINV_21163
    );
  m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"F0C2",
      LOC => "SLICE_X15Y21"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW01_21161
    );
  m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"F0F1",
      LOC => "SLICE_X15Y21"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW0
    );
  N1070_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1070_F5MUX_21195,
      O => N1070
    );
  N1070_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y5"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW01_21186,
      IB => m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1070_BXINV_21188,
      O => N1070_F5MUX_21195
    );
  N1070_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1070_BXINV_21188
    );
  m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"CCC2",
      LOC => "SLICE_X30Y5"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW01_21186
    );
  m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X30Y5"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW0
    );
  N1064_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1064_F5MUX_21220,
      O => N1064
    );
  N1064_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y16"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW01_21211,
      IB => m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW0,
      SEL => N1064_BXINV_21213,
      O => N1064_F5MUX_21220
    );
  N1064_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1064_BXINV_21213
    );
  m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW02 : X_LUT4
    generic map(
      INIT => X"CCC2",
      LOC => "SLICE_X31Y16"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW01_21211
    );
  m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW01 : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X31Y16"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW0
    );
  N1159_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1159_F5MUX_21245,
      O => N1159
    );
  N1159_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y22"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW11_21236,
      IB => m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1159_BXINV_21238,
      O => N1159_F5MUX_21245
    );
  N1159_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1159_BXINV_21238
    );
  m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"E0F0",
      LOC => "SLICE_X12Y22"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW11_21236
    );
  m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"F1E1",
      LOC => "SLICE_X12Y22"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW1
    );
  N1071_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1071_F5MUX_21270,
      O => N1071
    );
  N1071_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW11_21261,
      IB => m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1071_BXINV_21263,
      O => N1071_F5MUX_21270
    );
  N1071_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1071_BXINV_21263
    );
  m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"E0F0",
      LOC => "SLICE_X31Y5"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW11_21261
    );
  m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"F1E1",
      LOC => "SLICE_X31Y5"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW1
    );
  N1065_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1065_F5MUX_21295,
      O => N1065
    );
  N1065_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y18"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW11_21286,
      IB => m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW1,
      SEL => N1065_BXINV_21288,
      O => N1065_F5MUX_21295
    );
  N1065_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1065_BXINV_21288
    );
  m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW12 : X_LUT4
    generic map(
      INIT => X"CC8C",
      LOC => "SLICE_X31Y18"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW11_21286
    );
  m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"CCD9",
      LOC => "SLICE_X31Y18"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW1
    );
  m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_F5MUX_21324,
      O => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_DXMUX_21326
    );
  m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y41"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_mux2_1_X1_21315,
      IB => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_BXINV_21317,
      O => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_F5MUX_21324
    );
  m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_BXINV_21317
    );
  m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_CLKINV_21309
    );
  m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_mux2_1_X1_21315
    );
  m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_F5MUX_21360,
      O => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_DXMUX_21362
    );
  m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y38"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_mux2_1_X1_21351,
      IB => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_BXINV_21353,
      O => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_F5MUX_21360
    );
  m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_BXINV_21353
    );
  m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_CLKINV_21345
    );
  m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X26Y38"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_mux2_1_X1_21351
    );
  m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_F5MUX_21396,
      O => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_DXMUX_21398
    );
  m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y40"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_mux2_1_X1_21387,
      IB => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_BXINV_21389,
      O => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_F5MUX_21396
    );
  m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_BXINV_21389
    );
  m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_CLKINV_21381
    );
  m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X26Y40"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_mux2_1_X1_21387
    );
  m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_F5MUX_21432,
      O => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_DXMUX_21434
    );
  m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_mux2_1_X1_21423,
      IB => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_BXINV_21425,
      O => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_F5MUX_21432
    );
  m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_BXINV_21425
    );
  m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_CLKINV_21417
    );
  m_e_exp_Mmux_exp_bit_92 : X_LUT4
    generic map(
      INIT => X"0F55",
      LOC => "SLICE_X13Y20"
    )
    port map (
      ADR0 => exp_6_0,
      ADR1 => VCC,
      ADR2 => exp_7_0,
      ADR3 => m_e_exp_counter_o_count(0),
      O => m_e_exp_Mmux_exp_bit_92_13110
    );
  m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X29Y23"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_mux2_1_X1_21423
    );
  m_e_exp_div_sum1_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_3_F5MUX_21464,
      O => m_e_exp_div_sum1(3)
    );
  m_e_exp_div_sum1_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y8"
    )
    port map (
      IA => m_e_exp_div_gestore_shift_rca_rca_3_fa_ha2_Mxor_s_Result11_21455,
      IB => m_e_exp_div_gestore_shift_rca_rca_3_fa_ha2_Mxor_s_Result1,
      SEL => m_e_exp_div_sum1_3_BXINV_21457,
      O => m_e_exp_div_sum1_3_F5MUX_21464
    );
  m_e_exp_div_sum1_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_sum1_3_BXINV_21457
    );
  m_e_exp_div_gestore_shift_rca_rca_3_fa_ha2_Mxor_s_Result12 : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X18Y8"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_2_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(2),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(3),
      O => m_e_exp_div_gestore_shift_rca_rca_3_fa_ha2_Mxor_s_Result11_21455
    );
  m_e_exp_div_gestore_shift_rca_rca_3_fa_ha2_Mxor_s_Result11 : X_LUT4
    generic map(
      INIT => X"E817",
      LOC => "SLICE_X18Y8"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_2_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(2),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(3),
      O => m_e_exp_div_gestore_shift_rca_rca_3_fa_ha2_Mxor_s_Result1
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_21493,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_21495
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X7Y41"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X631_21484,
      IB => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_21486,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_21493
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_21486
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_21477
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X7Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X631_21484
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_21529,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_21531
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y43"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X631_21520,
      IB => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_21522,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_21529
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_21522
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_21513
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X12Y43"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X631_21520
    );
  m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_21565,
      O => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_21567
    );
  m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y9"
    )
    port map (
      IA => N1737,
      IB => N1738,
      SEL => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_21558,
      O => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_F5MUX_21565
    );
  m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_BXINV_21558
    );
  m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_21550
    );
  m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X18Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_sum1_5_0,
      O => N1737
    );
  m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_F5MUX_21601,
      O => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_DXMUX_21603
    );
  m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y18"
    )
    port map (
      IA => N1663,
      IB => N1664,
      SEL => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_BXINV_21594,
      O => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_F5MUX_21601
    );
  m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_BXINV_21594
    );
  m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_CLKINV_21585
    );
  m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X26Y18"
    )
    port map (
      ADR0 => N1065,
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_48_Q,
      ADR2 => VCC,
      ADR3 => N1064,
      O => N1663
    );
  m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_21637,
      O => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_21639
    );
  m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y0"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_mux2_1_X1_21628,
      IB => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_21630,
      O => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_21637
    );
  m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_21630
    );
  m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_21622
    );
  m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X12Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_mux2_1_X1_21628
    );
  n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_21673,
      O => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_21675
    );
  n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X7Y1"
    )
    port map (
      IA => n_calc_q_chain_gen_2_sc_ch_inst_mux2_1_X1_21664,
      IB => n_calc_q_chain_gen_2_sc_ch_inst_mux2_1_X,
      SEL => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_21666,
      O => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_F5MUX_21673
    );
  n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_val_q(1),
      O => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_BXINV_21666
    );
  n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_21658
    );
  n_calc_q_chain_gen_2_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"D1C0",
      LOC => "SLICE_X7Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_2_sc_ch_inst_mux2_1_X1_21664
    );
  N777_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N777_F5MUX_21705,
      O => N777
    );
  N777_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y6"
    )
    port map (
      IA => N1255,
      IB => N1256,
      SEL => N777_BXINV_21698,
      O => N777_F5MUX_21705
    );
  N777_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_a_s,
      O => N777_BXINV_21698
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW4_F : X_LUT4
    generic map(
      INIT => X"F0F8",
      LOC => "SLICE_X29Y6"
    )
    port map (
      ADR0 => m_e_exp_div_operation_counter_hit_11564,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      ADR3 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      O => N1255
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW4_G : X_LUT4
    generic map(
      INIT => X"AABE",
      LOC => "SLICE_X29Y6"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      ADR1 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_N3_0,
      O => N1256
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_21734,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_21736
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y40"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X631_21725,
      IB => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_21727,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_21734
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_21727
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_21718
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X0Y40"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X631_21725
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_21770,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_21772
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X6Y41"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X631_21761,
      IB => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X63,
      SEL => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_21763,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_21770
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_21763
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_21754
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X632 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X6Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X631_21761
    );
  N778_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N778_F5MUX_21802,
      O => N778
    );
  N778_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y6"
    )
    port map (
      IA => N1257,
      IB => N1258,
      SEL => N778_BXINV_21795,
      O => N778_F5MUX_21802
    );
  N778_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_a_s,
      O => N778_BXINV_21795
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW5_F : X_LUT4
    generic map(
      INIT => X"FF41",
      LOC => "SLICE_X28Y6"
    )
    port map (
      ADR0 => m_e_exp_div_N3_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      O => N1257
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW5_G : X_LUT4
    generic map(
      INIT => X"DCCC",
      LOC => "SLICE_X28Y6"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_operation_counter_hit_11564,
      O => N1258
    );
  N907_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N907_F5MUX_21827,
      O => N907
    );
  N907_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X0Y13"
    )
    port map (
      IA => N1343,
      IB => N1344,
      SEL => N907_BXINV_21820,
      O => N907_F5MUX_21827
    );
  N907_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_m_q(6),
      O => N907_BXINV_21820
    );
  n_calc_gestore_shift_rca_rca_5_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"A8E0",
      LOC => "SLICE_X0Y13"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(5),
      O => N1343
    );
  n_calc_gestore_shift_rca_rca_5_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"0E8A",
      LOC => "SLICE_X0Y13"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(5),
      O => N1344
    );
  N908_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N908_F5MUX_21852,
      O => N908
    );
  N908_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X1Y10"
    )
    port map (
      IA => N1345,
      IB => N1346,
      SEL => N908_BXINV_21844,
      O => N908_F5MUX_21852
    );
  N908_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      O => N908_BXINV_21844
    );
  n_calc_gestore_shift_rca_rca_5_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"7E24",
      LOC => "SLICE_X1Y10"
    )
    port map (
      ADR0 => n_calc_m_q(5),
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_m_q(6),
      ADR3 => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1345
    );
  m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_21881,
      O => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_21883
    );
  m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X31Y23"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_mux2_1_X1_21872,
      IB => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_21874,
      O => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_F5MUX_21881
    );
  m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_BXINV_21874
    );
  m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_21866
    );
  m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X31Y23"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_mux2_1_X1_21872
    );
  m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_21917,
      O => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_21919
    );
  m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y26"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_mux2_1_X1_21908,
      IB => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_21910,
      O => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_F5MUX_21917
    );
  m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_BXINV_21910
    );
  m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_21902
    );
  m_e_exp_Mmux_exp_bit_101 : X_LUT4
    generic map(
      INIT => X"11BB",
      LOC => "SLICE_X13Y20"
    )
    port map (
      ADR0 => m_e_exp_counter_o_count(0),
      ADR1 => exp_4_0,
      ADR2 => VCC,
      ADR3 => exp_5_0,
      O => m_e_exp_Mmux_exp_bit_101_13101
    );
  m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X28Y26"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_mux2_1_X1_21908
    );
  m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_21953,
      O => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_21955
    );
  m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X21Y20"
    )
    port map (
      IA => N1717,
      IB => N1718,
      SEL => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_21946,
      O => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_F5MUX_21953
    );
  m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_BXINV_21946
    );
  m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_21938
    );
  m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X21Y20"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_sum1(18),
      ADR2 => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1717
    );
  m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_21989,
      O => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_21991
    );
  m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y11"
    )
    port map (
      IA => N1683,
      IB => N1684,
      SEL => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_21982,
      O => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_21989
    );
  m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_21982
    );
  m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_21974
    );
  m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X18Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_sum1_26_0,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1683
    );
  m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_F5MUX_22025,
      O => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_DXMUX_22027
    );
  m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y20"
    )
    port map (
      IA => N1647,
      IB => N1648,
      SEL => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_BXINV_22018,
      O => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_F5MUX_22025
    );
  m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_BXINV_22018
    );
  m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_CLKINV_22010
    );
  m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"E4D8",
      LOC => "SLICE_X23Y20"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N1138_0,
      ADR2 => N1137_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_34_0,
      O => N1647
    );
  m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_F5MUX_22061,
      O => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_DXMUX_22063
    );
  m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y10"
    )
    port map (
      IA => N1641,
      IB => N1642,
      SEL => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_BXINV_22054,
      O => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_F5MUX_22061
    );
  m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_BXINV_22054
    );
  m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_CLKINV_22046
    );
  m_e_exp_Mmux_exp_bit_91 : X_LUT4
    generic map(
      INIT => X"3355",
      LOC => "SLICE_X12Y21"
    )
    port map (
      ADR0 => exp_10_0,
      ADR1 => exp_11_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_counter_o_count(0),
      O => m_e_exp_Mmux_exp_bit_91_13080
    );
  m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"E2B8",
      LOC => "SLICE_X27Y10"
    )
    port map (
      ADR0 => N1135_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N1134_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_42_0,
      O => N1641
    );
  m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_F5MUX_22097,
      O => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_DXMUX_22099
    );
  m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      IA => N1633,
      IB => N1634,
      SEL => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_BXINV_22090,
      O => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_F5MUX_22097
    );
  m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_BXINV_22090
    );
  m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_CLKINV_22082
    );
  m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"ACCA",
      LOC => "SLICE_X27Y15"
    )
    port map (
      ADR0 => N1034_0,
      ADR1 => N1035_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_50_Q,
      O => N1633
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_22133,
      O => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_22135
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y38"
    )
    port map (
      IA => N1443,
      IB => N1444,
      SEL => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_22126,
      O => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_F5MUX_22133
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_24_0,
      O => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_BXINV_22126
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_22118
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"EB28",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => N459_0,
      ADR1 => N798,
      ADR2 => m_e_exp_mul_gestore_shift_b_add_sub_26_0,
      ADR3 => N458_0,
      O => N1443
    );
  m_e_exp_div_sum1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_29_F5MUX_22165,
      O => m_e_exp_div_sum1(29)
    );
  m_e_exp_div_sum1_29_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y14"
    )
    port map (
      IA => N1455,
      IB => N1456,
      SEL => m_e_exp_div_sum1_29_BXINV_22158,
      O => m_e_exp_div_sum1_29_F5MUX_22165
    );
  m_e_exp_div_sum1_29_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_24_0,
      O => m_e_exp_div_sum1_29_BXINV_22158
    );
  m_e_exp_div_gestore_shift_rca_rca_29_fa_ha2_Mxor_s_Result1_F : X_LUT4
    generic map(
      INIT => X"566A",
      LOC => "SLICE_X18Y14"
    )
    port map (
      ADR0 => N970_0,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(28),
      ADR2 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N756_0,
      O => N1455
    );
  m_e_exp_div_gestore_shift_rca_rca_29_fa_ha2_Mxor_s_Result1_G : X_LUT4
    generic map(
      INIT => X"566A",
      LOC => "SLICE_X18Y14"
    )
    port map (
      ADR0 => N970_0,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(28),
      ADR2 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N757_0,
      O => N1456
    );
  m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_F5MUX_22194,
      O => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_DXMUX_22196
    );
  m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X25Y41"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_mux2_1_X1_22185,
      IB => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_BXINV_22187,
      O => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_F5MUX_22194
    );
  m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_BXINV_22187
    );
  m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_CLKINV_22179
    );
  m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_mux2_1_X1_22185
    );
  m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_F5MUX_22230,
      O => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_DXMUX_22232
    );
  m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y38"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_mux2_1_X1_22221,
      IB => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_BXINV_22223,
      O => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_F5MUX_22230
    );
  m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_BXINV_22223
    );
  m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_CLKINV_22215
    );
  m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X24Y38"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_mux2_1_X1_22221
    );
  m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_22266,
      O => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_22268
    );
  m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X24Y13"
    )
    port map (
      IA => N1703,
      IB => N1704,
      SEL => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_22259,
      O => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_F5MUX_22266
    );
  m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r_0,
      O => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_BXINV_22259
    );
  m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_22251
    );
  m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_mux2_1_X_F : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X24Y13"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(11),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1703
    );
  m_e_exp_counter_o_count_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count_4_F5MUX_22304,
      O => m_e_exp_counter_o_count_4_DXMUX_22306
    );
  m_e_exp_counter_o_count_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y26"
    )
    port map (
      IA => m_e_exp_counter_o_Mcount_count_xor_4_11_22295,
      IB => m_e_exp_counter_o_Mcount_count_xor_4_1,
      SEL => m_e_exp_counter_o_count_4_BXINV_22297,
      O => m_e_exp_counter_o_count_4_F5MUX_22304
    );
  m_e_exp_counter_o_count_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(4),
      O => m_e_exp_counter_o_count_4_BXINV_22297
    );
  m_e_exp_counter_o_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_counter_o_count_4_CLKINV_22289
    );
  m_e_exp_counter_o_count_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_o_11782,
      O => m_e_exp_counter_o_count_4_CEINV_22288
    );
  m_e_exp_counter_o_Mcount_count_xor_4_12 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X3Y26"
    )
    port map (
      ADR0 => m_e_exp_counter_o_count(0),
      ADR1 => m_e_exp_counter_o_count(2),
      ADR2 => m_e_exp_counter_o_count(1),
      ADR3 => m_e_exp_counter_o_count(3),
      O => m_e_exp_counter_o_Mcount_count_xor_4_11_22295
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_22340,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_22342
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X3Y37"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X831_22331,
      IB => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X83,
      SEL => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_22333,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_F5MUX_22340
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_BXINV_22333
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_22324
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X832 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X3Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X831_22331
    );
  N813_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N813_F5MUX_22372,
      O => N813
    );
  N813_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y30"
    )
    port map (
      IA => N1299,
      IB => N1300,
      SEL => N813_BXINV_22365,
      O => N813_F5MUX_22372
    );
  N813_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(15),
      O => N813_BXINV_22365
    );
  m_e_exp_mul_gestore_shift_rca_rca_14_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"F840",
      LOC => "SLICE_X30Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(14),
      ADR1 => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1299
    );
  m_e_exp_mul_gestore_shift_rca_rca_14_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"4F08",
      LOC => "SLICE_X30Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(14),
      ADR1 => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1300
    );
  N801_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => N801_F5MUX_22397,
      O => N801
    );
  N801_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y39"
    )
    port map (
      IA => N1283,
      IB => N1284,
      SEL => N801_BXINV_22390,
      O => N801_F5MUX_22397
    );
  N801_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_m_q(23),
      O => N801_BXINV_22390
    );
  m_e_exp_mul_gestore_shift_rca_rca_22_fa_c1_SW0_F : X_LUT4
    generic map(
      INIT => X"EA20",
      LOC => "SLICE_X30Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(22),
      ADR2 => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1283
    );
  m_e_exp_mul_gestore_shift_rca_rca_22_fa_c1_SW0_G : X_LUT4
    generic map(
      INIT => X"7540",
      LOC => "SLICE_X30Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(22),
      ADR2 => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1284
    );
  m_e_exp_mul_prod1_q_46_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_46_BXINV_22432,
      O => m_e_exp_mul_prod1_q_46_DXMUX_22442
    );
  m_e_exp_mul_prod1_q_46_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_46_F5MUX_22440,
      O => N814
    );
  m_e_exp_mul_prod1_q_46_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y29"
    )
    port map (
      IA => N1301,
      IB => N1302,
      SEL => m_e_exp_mul_prod1_q_46_BXINV_22432,
      O => m_e_exp_mul_prod1_q_46_F5MUX_22440
    );
  m_e_exp_mul_prod1_q_46_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_46_BXINV_22432
    );
  m_e_exp_mul_prod1_q_46_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_46_DYMUX_22424
    );
  m_e_exp_mul_prod1_q_46_SRINV : X_INV
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_46_SRINVNOT
    );
  m_e_exp_mul_prod1_q_46_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_46_CLKINV_22415
    );
  m_e_exp_mul_prod1_q_46_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_46_CEINV_22414
    );
  m_e_exp_mul_gestore_shift_rca_rca_14_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"3AAC",
      LOC => "SLICE_X30Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(14),
      ADR3 => m_e_exp_mul_m_q(15),
      O => N1301
    );
  m_e_exp_mul_prod1_q_54_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_54_BXINV_22483,
      O => m_e_exp_mul_prod1_q_54_DXMUX_22493
    );
  m_e_exp_mul_prod1_q_54_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_prod1_q_54_F5MUX_22491,
      O => N802
    );
  m_e_exp_mul_prod1_q_54_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y32"
    )
    port map (
      IA => N1285,
      IB => N1286,
      SEL => m_e_exp_mul_prod1_q_54_BXINV_22483,
      O => m_e_exp_mul_prod1_q_54_F5MUX_22491
    );
  m_e_exp_mul_prod1_q_54_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_54_BXINV_22483
    );
  m_e_exp_mul_prod1_q_54_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_54_DYMUX_22475
    );
  m_e_exp_mul_prod1_q_54_SRINV : X_INV
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_54_SRINVNOT
    );
  m_e_exp_mul_prod1_q_54_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_54_CLKINV_22466
    );
  m_e_exp_mul_prod1_q_54_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_54_CEINV_22465
    );
  m_e_exp_mul_gestore_shift_rca_rca_22_fa_c1_SW1_F : X_LUT4
    generic map(
      INIT => X"2EB8",
      LOC => "SLICE_X30Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(23),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(22),
      O => N1285
    );
  N1170_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1170_F5MUX_22524,
      O => N1170
    );
  N1170_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y12"
    )
    port map (
      IA => N1427,
      IB => N1428,
      SEL => N1170_BXINV_22517,
      O => N1170_F5MUX_22524
    );
  N1170_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N974,
      O => N1170_BXINV_22517
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW4_F : X_LUT4
    generic map(
      INIT => X"DE12",
      LOC => "SLICE_X30Y12"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_en_c_0,
      ADR2 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1427
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW4_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X30Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1428
    );
  N1171_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1171_F5MUX_22549,
      O => N1171
    );
  N1171_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y14"
    )
    port map (
      IA => N1429,
      IB => N1430,
      SEL => N1171_BXINV_22542,
      O => N1171_F5MUX_22549
    );
  N1171_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N975,
      O => N1171_BXINV_22542
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW5_F : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X30Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1429
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW5_G : X_LUT4
    generic map(
      INIT => X"E4B1",
      LOC => "SLICE_X30Y14"
    )
    port map (
      ADR0 => m_e_exp_div_en_c_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_a_s,
      O => N1430
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_22578,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_22580
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y24"
    )
    port map (
      IA => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X851_22569,
      IB => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X85,
      SEL => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_22571,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_F5MUX_22578
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_BXINV_22571
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_22562
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X852 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X26Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X851_22569
    );
  m_e_exp_div_gestore_shift_rca_carry_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_12_F5MUX_22610,
      O => m_e_exp_div_gestore_shift_rca_carry_12_Q
    );
  m_e_exp_div_gestore_shift_rca_carry_12_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y7"
    )
    port map (
      IA => N1451,
      IB => N1452,
      SEL => m_e_exp_div_gestore_shift_rca_carry_12_BXINV_22602,
      O => m_e_exp_div_gestore_shift_rca_carry_12_F5MUX_22610
    );
  m_e_exp_div_gestore_shift_rca_carry_12_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_4_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_12_BXINV_22602
    );
  m_e_exp_div_gestore_shift_rca_rca_11_fa_c1_F : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X13Y7"
    )
    port map (
      ADR0 => N768,
      ADR1 => N771_0,
      ADR2 => VCC,
      ADR3 => N769_0,
      O => N1451
    );
  m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_22639,
      O => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_22641
    );
  m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y0"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_mux2_1_X1_22630,
      IB => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_22632,
      O => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_22639
    );
  m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_22632
    );
  m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_22624
    );
  m_e_exp_Mmux_exp_bit_10 : X_LUT4
    generic map(
      INIT => X"0A5F",
      LOC => "SLICE_X12Y21"
    )
    port map (
      ADR0 => m_e_exp_counter_o_count(0),
      ADR1 => VCC,
      ADR2 => exp_9_0,
      ADR3 => exp_8_0,
      O => m_e_exp_Mmux_exp_bit_10_13070
    );
  m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X13Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_mux2_1_X1_22630
    );
  n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_22675,
      O => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_22677
    );
  n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X10Y1"
    )
    port map (
      IA => n_calc_q_chain_gen_4_sc_ch_inst_mux2_1_X1_22666,
      IB => n_calc_q_chain_gen_4_sc_ch_inst_mux2_1_X,
      SEL => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_22668,
      O => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_F5MUX_22675
    );
  n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_val_q(3),
      O => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_BXINV_22668
    );
  n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_22660
    );
  n_calc_q_chain_gen_4_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"C5C0",
      LOC => "SLICE_X10Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_4_sc_ch_inst_mux2_1_X1_22666
    );
  m_e_exp_div_sum1_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_14_F5MUX_22707,
      O => m_e_exp_div_sum1(14)
    );
  m_e_exp_div_sum1_14_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X13Y5"
    )
    port map (
      IA => N1457,
      IB => N1458,
      SEL => m_e_exp_div_sum1_14_BXINV_22699,
      O => m_e_exp_div_sum1_14_F5MUX_22707
    );
  m_e_exp_div_sum1_14_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_12_Q,
      O => m_e_exp_div_sum1_14_BXINV_22699
    );
  m_e_exp_div_gestore_shift_rca_rca_14_fa_ha2_Mxor_s_Result1_F : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X13Y5"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(14),
      ADR2 => N708_0,
      ADR3 => VCC,
      O => N1457
    );
  m_e_exp_div_sum1_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_30_F5MUX_22732,
      O => m_e_exp_div_sum1(30)
    );
  m_e_exp_div_sum1_30_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X12Y17"
    )
    port map (
      IA => N1447,
      IB => N1448,
      SEL => m_e_exp_div_sum1_30_BXINV_22724,
      O => m_e_exp_div_sum1_30_F5MUX_22732
    );
  m_e_exp_div_sum1_30_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_24_0,
      O => m_e_exp_div_sum1_30_BXINV_22724
    );
  m_e_exp_div_gestore_shift_rca_rca_30_fa_ha2_Mxor_s_Result1_F : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X12Y17"
    )
    port map (
      ADR0 => N977_0,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(30),
      ADR2 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1447
    );
  m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_22761,
      O => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_22763
    );
  m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y22"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_mux2_1_X1_22752,
      IB => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_22754,
      O => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_F5MUX_22761
    );
  m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_BXINV_22754
    );
  m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_22746
    );
  m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X30Y22"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_mux2_1_X1_22752
    );
  m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_22797,
      O => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_22799
    );
  m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X30Y35"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_mux2_1_X1_22788,
      IB => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_22790,
      O => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_F5MUX_22797
    );
  m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_BXINV_22790
    );
  m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_22782
    );
  m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X30Y35"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_mux2_1_X1_22788
    );
  m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_22833,
      O => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_22835
    );
  m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y42"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_mux2_1_X1_22824,
      IB => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_22826,
      O => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_F5MUX_22833
    );
  m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_BXINV_22826
    );
  m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_22818
    );
  m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X28Y42"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_mux2_1_X1_22824
    );
  m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_F5MUX_22869,
      O => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_DXMUX_22871
    );
  m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y23"
    )
    port map (
      IA => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_mux2_1_X1_22860,
      IB => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_mux2_1_X,
      SEL => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_BXINV_22862,
      O => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_F5MUX_22869
    );
  m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_BXINV_22862
    );
  m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_CLKINV_22854
    );
  m_e_exp_Mmux_exp_bit_8 : X_LUT4
    generic map(
      INIT => X"05AF",
      LOC => "SLICE_X12Y20"
    )
    port map (
      ADR0 => m_e_exp_counter_o_count(0),
      ADR1 => VCC,
      ADR2 => exp_14_0,
      ADR3 => exp_15_0,
      O => m_e_exp_Mmux_exp_bit_8_13049
    );
  m_e_exp_div_quotient_chain_gen_63_sc_out_inst_mux2_1_X2 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X22Y23"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_mux2_1_X1_22860
    );
  m_e_exp_mul_gestore_shift_rca_carry_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_23_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_23_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_22_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_22_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_21_fa_c1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X31Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_20_0,
      ADR1 => N804,
      ADR2 => VCC,
      ADR3 => N805,
      O => m_e_exp_mul_gestore_shift_rca_carry_22_pack_1
    );
  m_e_exp_mul_gestore_shift_rca_carry_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_15_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_15_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_14_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_14_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_13_fa_c1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_12_Q,
      ADR1 => VCC,
      ADR2 => N816,
      ADR3 => N817,
      O => m_e_exp_mul_gestore_shift_rca_carry_14_pack_1
    );
  m_e_exp_mul_en_a_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_en_a,
      O => m_e_exp_mul_en_a_0
    );
  m_e_exp_mul_en_a_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_en_a_SW0_O_pack_1,
      O => m_e_exp_mul_cu_en_a_SW0_O
    );
  m_e_exp_mul_cu_en_a_SW0 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X25Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_cu_en_a_SW0_O_pack_1
    );
  n_calc_en_a_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_en_a,
      O => n_calc_en_a_0
    );
  n_calc_en_a_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_en_a_SW0_O_pack_1,
      O => n_calc_cu_en_a_SW0_O
    );
  n_calc_cu_en_a_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X3Y15"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd1_11828,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_cu_current_state_FSM_FFd4_11829,
      ADR3 => VCC,
      O => n_calc_cu_en_a_SW0_O_pack_1
    );
  m_e_exp_div_gestore_shift_rca_carry_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_24_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_24_0
    );
  m_e_exp_div_gestore_shift_rca_carry_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW1_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW1_O
    );
  m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X19Y15"
    )
    port map (
      ADR0 => N889_0,
      ADR1 => N893_0,
      ADR2 => N890,
      ADR3 => VCC,
      O => m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW1_O_pack_1
    );
  n_calc_gestore_shift_rca_carry_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_24_Q,
      O => n_calc_gestore_shift_rca_carry_24_0
    );
  n_calc_gestore_shift_rca_carry_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_22_pack_2,
      O => n_calc_gestore_shift_rca_carry_22_Q
    );
  n_calc_gestore_shift_rca_rca_21_fa_c1 : X_LUT4
    generic map(
      INIT => X"EAE0",
      LOC => "SLICE_X2Y4"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N1047_0,
      ADR2 => n_calc_gestore_shift_rca_carry_14_0,
      ADR3 => N1046_0,
      O => n_calc_gestore_shift_rca_carry_22_pack_2
    );
  m_e_exp_div_gestore_shift_rca_carry_42_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_42_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_42_0
    );
  m_e_exp_div_gestore_shift_rca_carry_42_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_32_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_32_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_31_fa_c1 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X24Y16"
    )
    port map (
      ADR0 => N962_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_16_Q,
      ADR3 => N961_0,
      O => m_e_exp_div_gestore_shift_rca_carry_32_pack_1
    );
  m_e_exp_mul_gestore_shift_rca_carry_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_19_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_19_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_18_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_18_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_17_fa_c1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X29Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N811,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_16_Q,
      ADR3 => N810,
      O => m_e_exp_mul_gestore_shift_rca_carry_18_pack_1
    );
  m_e_exp_mul_gestore_shift_rca_carry_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_20_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_20_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_16_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_16_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_15_fa_c1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N1152_0,
      ADR2 => N1153_0,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_8_0,
      O => m_e_exp_mul_gestore_shift_rca_carry_16_pack_1
    );
  m_e_exp_div_sum1_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(26),
      O => m_e_exp_div_sum1_26_0
    );
  m_e_exp_div_sum1_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_26_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_26_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_25_fa_c1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X18Y12"
    )
    port map (
      ADR0 => N690_0,
      ADR1 => N691,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_24_0,
      O => m_e_exp_div_gestore_shift_rca_carry_26_pack_1
    );
  m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_23139,
      O => m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_0
    );
  m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_16_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_16_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_15_fa_c1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X23Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N893_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_8_0,
      ADR3 => N892_0,
      O => m_e_exp_div_gestore_shift_rca_carry_16_pack_1
    );
  N711_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N711,
      O => N711_0
    );
  N711_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_10_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(10)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_10_Result1 : X_LUT4
    generic map(
      INIT => X"3336",
      LOC => "SLICE_X12Y8"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR1 => m_e_exp_div_divisor_q(10),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      O => m_e_exp_div_gestore_shift_b_add_sub_10_pack_1
    );
  N712_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N712,
      O => N712_0
    );
  N712_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_11_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(11)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_11_Result1 : X_LUT4
    generic map(
      INIT => X"3336",
      LOC => "SLICE_X12Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR1 => m_e_exp_div_divisor_q(11),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      O => m_e_exp_div_gestore_shift_b_add_sub_11_pack_1
    );
  N1239_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1239,
      O => N1239_0
    );
  N1239_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_36_pack_2,
      O => m_e_exp_div_gestore_shift_rca_carry_36_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_35_fa_c1 : X_LUT4
    generic map(
      INIT => X"FCA0",
      LOC => "SLICE_X24Y15"
    )
    port map (
      ADR0 => N983_0,
      ADR1 => N984_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_36_pack_2
    );
  N1206_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1206,
      O => N1206_0
    );
  N1206_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_44_pack_2,
      O => m_e_exp_div_gestore_shift_rca_carry_44_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_43_fa_c1 : X_LUT4
    generic map(
      INIT => X"FA88",
      LOC => "SLICE_X29Y10"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N1085_0,
      ADR2 => N1086_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_44_pack_2
    );
  N961_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N961,
      O => N961_0
    );
  N961_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1026_pack_1,
      O => N1026
    );
  m_e_exp_div_gestore_shift_rca_rca_23_fa_c1_SW0_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X19Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N754_0,
      ADR2 => N753,
      ADR3 => N757_0,
      O => N1026_pack_1
    );
  N962_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N962,
      O => N962_0
    );
  N962_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N890_pack_1,
      O => N890
    );
  m_e_exp_div_gestore_shift_rca_rca_19_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X20Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N760_0,
      ADR2 => N763_0,
      ADR3 => N759,
      O => N890_pack_1
    );
  n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_9_Q,
      O => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_23314
    );
  n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_9_sc_ch_inst_mux2_1_X_SW2_O_pack_2,
      O => n_calc_a_chain_gen_9_sc_ch_inst_mux2_1_X_SW2_O
    );
  n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_23298
    );
  n_calc_a_chain_gen_9_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0042",
      LOC => "SLICE_X2Y9"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_gestore_shift_rca_carry_8_0,
      ADR3 => n_calc_en_a_0,
      O => n_calc_a_chain_gen_9_sc_ch_inst_mux2_1_X_SW2_O_pack_2
    );
  N1497_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1497,
      O => N1497_0
    );
  N1497_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_rca_5_fa_c1_O_pack_2,
      O => n_calc_gestore_shift_rca_rca_5_fa_c1_O
    );
  n_calc_gestore_shift_rca_rca_5_fa_c1 : X_LUT4
    generic map(
      INIT => X"B2E8",
      LOC => "SLICE_X2Y10"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_5_0,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(5),
      O => n_calc_gestore_shift_rca_rca_5_fa_c1_O_pack_2
    );
  N684_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N684,
      O => N684_0
    );
  N684_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_28_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(28)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_28_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X17Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR3 => m_e_exp_div_divisor_q(28),
      O => m_e_exp_div_gestore_shift_b_add_sub_28_pack_1
    );
  N848_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N848,
      O => N848_0
    );
  N848_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N474_pack_1,
      O => N474
    );
  n_calc_a_chain_gen_29_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"D88D",
      LOC => "SLICE_X0Y2"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => N474_pack_1
    );
  N970_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N970,
      O => N970_0
    );
  N970_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_29_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(29)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_29_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X14Y15"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(29),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      O => m_e_exp_div_gestore_shift_b_add_sub_29_pack_1
    );
  N952_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N952,
      O => N952_0
    );
  N952_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N732_pack_1,
      O => N732
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X30Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => N732_pack_1
    );
  N953_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N953,
      O => N953_0
    );
  N953_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N733_pack_1,
      O => N733
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y7"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => N733_pack_1
    );
  m_e_exp_mul_gestore_shift_rca_carry_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_2_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_2_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_1_pack_2,
      O => m_e_exp_mul_gestore_shift_rca_carry_1_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_0_fa_c1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X24Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(0),
      ADR3 => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_1_pack_2
    );
  m_e_exp_div_gestore_shift_rca_carry_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_2_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_2_0
    );
  m_e_exp_div_gestore_shift_rca_carry_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_1_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_1_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_0_fa_c1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X23Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_divisor_q(0),
      ADR2 => m_e_exp_div_cu_current_state_FSM_Out61_0,
      ADR3 => VCC,
      O => m_e_exp_div_gestore_shift_rca_carry_1_pack_1
    );
  n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_15_Q,
      O => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_23541
    );
  n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW2_O_pack_2,
      O => n_calc_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW2_O
    );
  n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_23525
    );
  n_calc_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0204",
      LOC => "SLICE_X4Y1"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_14_0,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW2_O_pack_2
    );
  n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_23_Q,
      O => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_23576
    );
  n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_rca_22_fa_c1_O_pack_2,
      O => n_calc_gestore_shift_rca_rca_22_fa_c1_O
    );
  n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_23559
    );
  n_calc_gestore_shift_rca_rca_22_fa_c1 : X_LUT4
    generic map(
      INIT => X"EE88",
      LOC => "SLICE_X5Y0"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => n_calc_gestore_shift_rca_carry_22_Q,
      O => n_calc_gestore_shift_rca_rca_22_fa_c1_O_pack_2
    );
  N1233_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1233,
      O => N1233_0
    );
  N1233_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_38_pack_2,
      O => m_e_exp_div_gestore_shift_rca_carry_38_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_37_fa_c1 : X_LUT4
    generic map(
      INIT => X"ECE0",
      LOC => "SLICE_X24Y18"
    )
    port map (
      ADR0 => N987_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR3 => N986_0,
      O => m_e_exp_div_gestore_shift_rca_carry_38_pack_2
    );
  n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_30_Q,
      O => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_23635
    );
  n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_rca_29_fa_c1_SW0_O_pack_1,
      O => n_calc_gestore_shift_rca_rca_29_fa_c1_SW0_O
    );
  n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_23618
    );
  n_calc_gestore_shift_rca_rca_29_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"AAE2",
      LOC => "SLICE_X0Y6"
    )
    port map (
      ADR0 => N838_0,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N839,
      ADR3 => N856_0,
      O => n_calc_gestore_shift_rca_rca_29_fa_c1_SW0_O_pack_1
    );
  m_e_exp_mul_gestore_shift_rca_carry_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_7_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_7_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_6_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_6_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_5_fa_c1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => N829,
      ADR1 => N828,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_4_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_6_pack_1
    );
  m_e_exp_mul_gestore_shift_rca_carry_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_8_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_8_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_4_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_4_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_3_fa_c1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X25Y27"
    )
    port map (
      ADR0 => N831,
      ADR1 => VCC,
      ADR2 => N832,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_2_0,
      O => m_e_exp_mul_gestore_shift_rca_carry_4_pack_1
    );
  N1152_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1152,
      O => N1152_0
    );
  N1152_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N940_pack_1,
      O => N940
    );
  m_e_exp_mul_gestore_shift_rca_rca_9_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X28Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N820,
      ADR2 => N822,
      ADR3 => N819,
      O => N940_pack_1
    );
  N892_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N892,
      O => N892_0
    );
  N892_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N768_pack_1,
      O => N768
    );
  m_e_exp_div_gestore_shift_rca_rca_9_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X19Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N714_0,
      ADR2 => N712_0,
      ADR3 => N711_0,
      O => N768_pack_1
    );
  N1153_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1153,
      O => N1153_0
    );
  N1153_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N937_pack_1,
      O => N937
    );
  m_e_exp_mul_gestore_shift_rca_rca_13_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X29Y31"
    )
    port map (
      ADR0 => N814,
      ADR1 => N813,
      ADR2 => VCC,
      ADR3 => N816,
      O => N937_pack_1
    );
  N893_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N893,
      O => N893_0
    );
  N893_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N765_pack_1,
      O => N765
    );
  m_e_exp_div_gestore_shift_rca_rca_13_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X16Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N705_0,
      ADR2 => N706,
      ADR3 => N708_0,
      O => N765_pack_1
    );
  n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_17_Q,
      O => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_23814
    );
  n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_rca_16_fa_c1_O_pack_2,
      O => n_calc_gestore_shift_rca_rca_16_fa_c1_O
    );
  n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_23797
    );
  n_calc_gestore_shift_rca_rca_16_fa_c1 : X_LUT4
    generic map(
      INIT => X"E8E8",
      LOC => "SLICE_X1Y1"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_gestore_shift_rca_carry_16_0,
      ADR3 => VCC,
      O => n_calc_gestore_shift_rca_rca_16_fa_c1_O_pack_2
    );
  n_calc_gestore_shift_rca_carry_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_2_Q,
      O => n_calc_gestore_shift_rca_carry_2_0
    );
  n_calc_gestore_shift_rca_carry_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_1_pack_2,
      O => n_calc_gestore_shift_rca_carry_1_Q
    );
  n_calc_gestore_shift_rca_rca_0_fa_c1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X3Y17"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(0),
      O => n_calc_gestore_shift_rca_carry_1_pack_2
    );
  N702_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N702,
      O => N702_0
    );
  N702_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_16_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(16)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_16_Result1 : X_LUT4
    generic map(
      INIT => X"0F1E",
      LOC => "SLICE_X15Y18"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR2 => m_e_exp_div_divisor_q(16),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      O => m_e_exp_div_gestore_shift_b_add_sub_16_pack_1
    );
  N690_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N690,
      O => N690_0
    );
  N690_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_24_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(24)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_24_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X14Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR3 => m_e_exp_div_divisor_q(24),
      O => m_e_exp_div_gestore_shift_b_add_sub_24_pack_1
    );
  N1020_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1020,
      O => N1020_0
    );
  N1020_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N450_pack_1,
      O => N450
    );
  n_calc_a_chain_gen_25_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"ED21",
      LOC => "SLICE_X1Y5"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N450_pack_1
    );
  N1118_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1118,
      O => N1118_0
    );
  N1118_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_25_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(25)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_25_Result1 : X_LUT4
    generic map(
      INIT => X"0F1E",
      LOC => "SLICE_X15Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR2 => m_e_exp_div_divisor_q(25),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      O => m_e_exp_div_gestore_shift_b_add_sub_25_pack_1
    );
  N1116_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1116,
      O => N1116_0
    );
  N1116_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_17_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(17)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_17_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X15Y16"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(17),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      O => m_e_exp_div_gestore_shift_b_add_sub_17_pack_1
    );
  N1216_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1216,
      O => N1216_0
    );
  N1216_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1109_pack_1,
      O => N1109
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW8 : X_LUT4
    generic map(
      INIT => X"EC4C",
      LOC => "SLICE_X26Y5"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N780_0,
      ADR2 => N952_0,
      ADR3 => N781_0,
      O => N1109_pack_1
    );
  N1217_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1217,
      O => N1217_0
    );
  N1217_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1110_pack_1,
      O => N1110
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW9 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X27Y6"
    )
    port map (
      ADR0 => N780_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N781_0,
      ADR3 => N953_0,
      O => N1110_pack_1
    );
  N1194_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1194,
      O => N1194_0
    );
  N1194_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_50_pack_2,
      O => m_e_exp_div_gestore_shift_rca_carry_50_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_49_fa_c1 : X_LUT4
    generic map(
      INIT => X"FAC0",
      LOC => "SLICE_X27Y13"
    )
    port map (
      ADR0 => N1094_0,
      ADR1 => N1095_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR3 => m_e_exp_div_a_s,
      O => m_e_exp_div_gestore_shift_rca_carry_50_pack_2
    );
  N1053_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1053,
      O => N1053_0
    );
  N1053_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N839_pack_1,
      O => N839
    );
  n_calc_a_chain_gen_30_sc_ch_inst_mux2_1_X73_SW1 : X_LUT4
    generic map(
      INIT => X"AAC3",
      LOC => "SLICE_X1Y8"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => N839_pack_1
    );
  N947_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N947,
      O => N947_0
    );
  N947_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N787_pack_1,
      O => N787
    );
  m_e_exp_mul_a_chain_gen_30_sc_ch_inst_mux2_1_X73_SW1 : X_LUT4
    generic map(
      INIT => X"B88B",
      LOC => "SLICE_X22Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_en_a_0,
      O => N787_pack_1
    );
  N754_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N754,
      O => N754_0
    );
  N754_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N685_pack_1,
      O => N685
    );
  m_e_exp_div_gestore_shift_rca_rca_28_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"EEE8",
      LOC => "SLICE_X16Y13"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(29),
      ADR1 => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(28),
      ADR3 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      O => N685_pack_1
    );
  N868_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N868,
      O => N868_0
    );
  N868_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N744_pack_1,
      O => N744
    );
  m_e_exp_div_gestore_shift_rca_rca_43_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      O => N744_pack_1
    );
  N869_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N869,
      O => N869_0
    );
  N869_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N745_pack_1,
      O => N745
    );
  m_e_exp_div_gestore_shift_rca_rca_43_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X31Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      O => N745_pack_1
    );
  n_calc_gestore_shift_rca_carry_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_5_Q,
      O => n_calc_gestore_shift_rca_carry_5_0
    );
  n_calc_gestore_shift_rca_carry_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_3_pack_1,
      O => n_calc_gestore_shift_rca_carry_3_Q
    );
  n_calc_gestore_shift_rca_rca_2_fa_c1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X2Y16"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_1_Q,
      ADR1 => N925,
      ADR2 => N926,
      ADR3 => VCC,
      O => n_calc_gestore_shift_rca_carry_3_pack_1
    );
  n_calc_gestore_shift_rca_carry_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_8_Q,
      O => n_calc_gestore_shift_rca_carry_8_0
    );
  n_calc_gestore_shift_rca_carry_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_7_pack_1,
      O => n_calc_gestore_shift_rca_carry_7_Q
    );
  n_calc_gestore_shift_rca_rca_6_fa_c1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X0Y11"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_5_0,
      ADR1 => N907,
      ADR2 => N908,
      ADR3 => VCC,
      O => n_calc_gestore_shift_rca_carry_7_pack_1
    );
  m_e_exp_div_sum1_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(20),
      O => m_e_exp_div_sum1_20_0
    );
  m_e_exp_div_sum1_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_20_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_20_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_19_fa_c1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X20Y18"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_8_0,
      ADR1 => VCC,
      ADR2 => N1149_0,
      ADR3 => N1150_0,
      O => m_e_exp_div_gestore_shift_rca_carry_20_pack_1
    );
  N1503_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1503,
      O => N1503_0
    );
  N1503_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_O_pack_2,
      O => m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_O
    );
  m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1 : X_LUT4
    generic map(
      INIT => X"F660",
      LOC => "SLICE_X28Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(8),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_8_0,
      O => m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_O_pack_2
    );
  n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_19_Q,
      O => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_24281
    );
  n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_rca_18_fa_c1_O_pack_2,
      O => n_calc_gestore_shift_rca_rca_18_fa_c1_O
    );
  n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_24264
    );
  n_calc_gestore_shift_rca_rca_18_fa_c1 : X_LUT4
    generic map(
      INIT => X"EE88",
      LOC => "SLICE_X1Y0"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_gestore_shift_rca_carry_18_0,
      ADR2 => VCC,
      ADR3 => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_gestore_shift_rca_rca_18_fa_c1_O_pack_2
    );
  m_e_exp_div_q_r_l_q_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(10),
      O => m_e_exp_div_q_r_l_q_10_DXMUX_24318
    );
  m_e_exp_div_q_r_l_q_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_bit_q1_pack_1,
      O => m_e_exp_div_cu_bit_q1_11986
    );
  m_e_exp_div_q_r_l_q_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_10_CLKINV_24302
    );
  m_e_exp_div_q_r_l_q_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_10_CEINV_24301
    );
  N1463_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1463,
      O => N1463_0
    );
  N1463_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_12_pack_2,
      O => n_calc_gestore_shift_rca_carry_12_Q
    );
  n_calc_gestore_shift_rca_rca_11_fa_c1 : X_LUT4
    generic map(
      INIT => X"EAA8",
      LOC => "SLICE_X3Y7"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_gestore_shift_rca_carry_10_Q,
      ADR2 => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_gestore_shift_rca_carry_12_pack_2
    );
  m_e_exp_div_q_r_l_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(11),
      O => m_e_exp_div_q_r_l_q_11_DXMUX_24380
    );
  m_e_exp_div_q_r_l_q_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_11_pack_1,
      O => m_e_exp_div_sum1(11)
    );
  m_e_exp_div_q_r_l_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_11_CLKINV_24364
    );
  m_e_exp_div_q_r_l_q_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_11_CEINV_24363
    );
  m_e_exp_div_q_r_l_q_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(12),
      O => m_e_exp_div_q_r_l_q_12_DXMUX_24418
    );
  m_e_exp_div_q_r_l_q_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_12_pack_2,
      O => m_e_exp_div_sum1(12)
    );
  m_e_exp_div_q_r_l_q_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_12_CLKINV_24401
    );
  m_e_exp_div_q_r_l_q_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_12_CEINV_24400
    );
  m_e_exp_div_q_r_l_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(13),
      O => m_e_exp_div_q_r_l_q_13_DXMUX_24456
    );
  m_e_exp_div_q_r_l_q_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_13_pack_1,
      O => m_e_exp_div_sum1(13)
    );
  m_e_exp_div_q_r_l_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_13_CLKINV_24440
    );
  m_e_exp_div_q_r_l_q_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_13_CEINV_24439
    );
  m_e_exp_div_q_r_l_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(21),
      O => m_e_exp_div_q_r_l_q_21_DXMUX_24494
    );
  m_e_exp_div_q_r_l_q_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_21_pack_1,
      O => m_e_exp_div_sum1(21)
    );
  m_e_exp_div_q_r_l_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_21_CLKINV_24478
    );
  m_e_exp_div_q_r_l_q_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_21_CEINV_24477
    );
  m_e_exp_div_q_r_l_q_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(22),
      O => m_e_exp_div_q_r_l_q_22_DXMUX_24532
    );
  m_e_exp_div_q_r_l_q_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_22_pack_1,
      O => m_e_exp_div_sum1(22)
    );
  m_e_exp_div_q_r_l_q_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_22_CLKINV_24516
    );
  m_e_exp_div_q_r_l_q_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_22_CEINV_24515
    );
  m_e_exp_div_q_r_l_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(23),
      O => m_e_exp_div_q_r_l_q_23_DXMUX_24570
    );
  m_e_exp_div_q_r_l_q_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest_0_211_pack_1,
      O => m_e_exp_div_rest_0_211
    );
  m_e_exp_div_q_r_l_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_23_CLKINV_24554
    );
  m_e_exp_div_q_r_l_q_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_23_CEINV_24553
    );
  m_e_exp_div_q_r_l_q_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(16),
      O => m_e_exp_div_q_r_l_q_16_DXMUX_24608
    );
  m_e_exp_div_q_r_l_q_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_16_pack_2,
      O => m_e_exp_div_sum1(16)
    );
  m_e_exp_div_q_r_l_q_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_16_CLKINV_24591
    );
  m_e_exp_div_q_r_l_q_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_16_CEINV_24590
    );
  m_e_exp_div_q_r_l_q_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(24),
      O => m_e_exp_div_q_r_l_q_24_DXMUX_24646
    );
  m_e_exp_div_q_r_l_q_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_24_pack_2,
      O => m_e_exp_div_sum1(24)
    );
  m_e_exp_div_q_r_l_q_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_24_CLKINV_24629
    );
  m_e_exp_div_q_r_l_q_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_24_CEINV_24628
    );
  m_e_exp_Mmux_exp_bit_9 : X_LUT4
    generic map(
      INIT => X"5533",
      LOC => "SLICE_X12Y20"
    )
    port map (
      ADR0 => exp_13_0,
      ADR1 => exp_12_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_counter_o_count(0),
      O => m_e_exp_Mmux_exp_bit_9_13040
    );
  m_e_exp_div_q_r_l_q_32_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(32),
      O => m_e_exp_div_q_r_l_q_32_DXMUX_24684
    );
  m_e_exp_div_q_r_l_q_32_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_32_pack_1,
      O => m_e_exp_div_sum1(32)
    );
  m_e_exp_div_q_r_l_q_32_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_32_CLKINV_24668
    );
  m_e_exp_div_q_r_l_q_32_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_32_CEINV_24667
    );
  m_e_exp_div_q_r_l_q_41_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(41),
      O => m_e_exp_div_q_r_l_q_41_DXMUX_24722
    );
  m_e_exp_div_q_r_l_q_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_41_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_41_CLKINV_24705
    );
  m_e_exp_div_q_r_l_q_41_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_41_CEINV_24704
    );
  m_e_exp_div_q_r_l_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(17),
      O => m_e_exp_div_q_r_l_q_17_DXMUX_24760
    );
  m_e_exp_div_q_r_l_q_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_17_pack_1,
      O => m_e_exp_div_sum1(17)
    );
  m_e_exp_div_q_r_l_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_17_CLKINV_24744
    );
  m_e_exp_div_q_r_l_q_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_17_CEINV_24743
    );
  m_e_exp_div_q_r_l_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(25),
      O => m_e_exp_div_q_r_l_q_25_DXMUX_24798
    );
  m_e_exp_div_q_r_l_q_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_bit_q11_pack_1,
      O => m_e_exp_div_cu_bit_q11
    );
  m_e_exp_div_q_r_l_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_25_CLKINV_24782
    );
  m_e_exp_div_q_r_l_q_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_25_CEINV_24781
    );
  m_e_exp_div_q_r_l_q_33_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(33),
      O => m_e_exp_div_q_r_l_q_33_DXMUX_24836
    );
  m_e_exp_div_q_r_l_q_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_33_pack_2,
      O => m_e_exp_div_sum1(33)
    );
  m_e_exp_div_q_r_l_q_33_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_33_CLKINV_24820
    );
  m_e_exp_div_q_r_l_q_33_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_33_CEINV_24819
    );
  m_e_exp_div_q_r_l_q_34_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(34),
      O => m_e_exp_div_q_r_l_q_34_DXMUX_24874
    );
  m_e_exp_div_q_r_l_q_34_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_34_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_34_CLKINV_24858
    );
  m_e_exp_div_q_r_l_q_34_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_34_CEINV_24857
    );
  m_e_exp_div_q_r_l_q_42_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(42),
      O => m_e_exp_div_q_r_l_q_42_DXMUX_24912
    );
  m_e_exp_div_q_r_l_q_42_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_42_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_42_CLKINV_24896
    );
  m_e_exp_div_q_r_l_q_42_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_42_CEINV_24895
    );
  m_e_exp_div_q_r_l_q_50_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(50),
      O => m_e_exp_div_q_r_l_q_50_DXMUX_24950
    );
  m_e_exp_div_q_r_l_q_50_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_50_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_50_CLKINV_24934
    );
  m_e_exp_div_q_r_l_q_50_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_50_CEINV_24933
    );
  m_e_exp_div_q_r_l_q_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(18),
      O => m_e_exp_div_q_r_l_q_18_DXMUX_24988
    );
  m_e_exp_div_q_r_l_q_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_18_pack_2,
      O => m_e_exp_div_sum1(18)
    );
  m_e_exp_div_q_r_l_q_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_18_CLKINV_24971
    );
  m_e_exp_div_q_r_l_q_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_18_CEINV_24970
    );
  m_e_exp_div_q_r_l_q_35_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(35),
      O => m_e_exp_div_q_r_l_q_35_DXMUX_25026
    );
  m_e_exp_div_q_r_l_q_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_35_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_35_CLKINV_25009
    );
  m_e_exp_div_q_r_l_q_35_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_35_CEINV_25008
    );
  m_e_exp_div_q_r_l_q_43_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(43),
      O => m_e_exp_div_q_r_l_q_43_DXMUX_25064
    );
  m_e_exp_div_q_r_l_q_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_43_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_43_CLKINV_25047
    );
  m_e_exp_div_q_r_l_q_43_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_43_CEINV_25046
    );
  m_e_exp_div_q_r_l_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(19),
      O => m_e_exp_div_q_r_l_q_19_DXMUX_25102
    );
  m_e_exp_div_q_r_l_q_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_19_pack_1,
      O => m_e_exp_div_sum1(19)
    );
  m_e_exp_div_q_r_l_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_19_CLKINV_25086
    );
  m_e_exp_div_q_r_l_q_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_19_CEINV_25085
    );
  m_e_exp_div_q_r_l_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(27),
      O => m_e_exp_div_q_r_l_q_27_DXMUX_25140
    );
  m_e_exp_div_q_r_l_q_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_27_pack_1,
      O => m_e_exp_div_sum1(27)
    );
  m_e_exp_div_q_r_l_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_27_CLKINV_25124
    );
  m_e_exp_div_q_r_l_q_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_27_CEINV_25123
    );
  m_e_exp_div_q_r_l_q_36_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(36),
      O => m_e_exp_div_q_r_l_q_36_DXMUX_25178
    );
  m_e_exp_div_q_r_l_q_36_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_36_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_36_CLKINV_25162
    );
  m_e_exp_div_q_r_l_q_36_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_36_CEINV_25161
    );
  m_e_exp_div_q_r_l_q_44_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(44),
      O => m_e_exp_div_q_r_l_q_44_DXMUX_25216
    );
  m_e_exp_div_q_r_l_q_44_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_44_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_44_CLKINV_25200
    );
  m_e_exp_div_q_r_l_q_44_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_44_CEINV_25199
    );
  m_e_exp_div_q_r_l_q_52_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(52),
      O => m_e_exp_div_q_r_l_q_52_DXMUX_25254
    );
  m_e_exp_div_q_r_l_q_52_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_52_fa_ha2_Mxor_s_Result1_SW1_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_52_fa_ha2_Mxor_s_Result1_SW1_O
    );
  m_e_exp_div_q_r_l_q_52_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_52_CLKINV_25238
    );
  m_e_exp_div_q_r_l_q_52_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_52_CEINV_25237
    );
  m_e_exp_div_q_r_l_q_60_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(60),
      O => m_e_exp_div_q_r_l_q_60_DXMUX_25292
    );
  m_e_exp_div_q_r_l_q_60_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_60_fa_ha2_Mxor_s_Result1_SW1_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_60_fa_ha2_Mxor_s_Result1_SW1_O
    );
  m_e_exp_div_q_r_l_q_60_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_60_CLKINV_25276
    );
  m_e_exp_div_q_r_l_q_60_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_60_CEINV_25275
    );
  m_e_exp_div_q_r_l_q_53_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(53),
      O => m_e_exp_div_q_r_l_q_53_DXMUX_25330
    );
  m_e_exp_div_q_r_l_q_53_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_53_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_53_CLKINV_25313
    );
  m_e_exp_div_q_r_l_q_53_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_53_CEINV_25312
    );
  Mcompar_correct_0_cmp_eq0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X3Y22"
    )
    port map (
      ADR0 => msg_hashed_1_q(28),
      ADR1 => msg_hashed_q(28),
      ADR2 => msg_hashed_q(29),
      ADR3 => msg_hashed_1_q(29),
      O => Mcompar_correct_0_cmp_eq0000_lut(14)
    );
  m_e_exp_div_q_r_l_q_61_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(61),
      O => m_e_exp_div_q_r_l_q_61_DXMUX_25368
    );
  m_e_exp_div_q_r_l_q_61_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_61_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_61_CLKINV_25351
    );
  m_e_exp_div_q_r_l_q_61_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_61_CEINV_25350
    );
  m_e_exp_div_q_r_l_q_38_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(38),
      O => m_e_exp_div_q_r_l_q_38_DXMUX_25406
    );
  m_e_exp_div_q_r_l_q_38_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_38_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_38_CLKINV_25390
    );
  m_e_exp_div_q_r_l_q_38_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_38_CEINV_25389
    );
  m_e_exp_div_q_r_l_q_46_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(46),
      O => m_e_exp_div_q_r_l_q_46_DXMUX_25444
    );
  m_e_exp_div_q_r_l_q_46_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_N11_pack_1,
      O => m_e_exp_div_N11
    );
  m_e_exp_div_q_r_l_q_46_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_46_CLKINV_25428
    );
  m_e_exp_div_q_r_l_q_46_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_46_CEINV_25427
    );
  m_e_exp_div_q_r_l_q_54_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(54),
      O => m_e_exp_div_q_r_l_q_54_DXMUX_25482
    );
  m_e_exp_div_q_r_l_q_54_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_54_fa_ha2_Mxor_s_Result1_SW1_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_54_fa_ha2_Mxor_s_Result1_SW1_O
    );
  m_e_exp_div_q_r_l_q_54_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_54_CLKINV_25466
    );
  m_e_exp_div_q_r_l_q_54_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_54_CEINV_25465
    );
  m_e_exp_div_q_r_l_q_62_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(62),
      O => m_e_exp_div_q_r_l_q_62_DXMUX_25520
    );
  m_e_exp_div_q_r_l_q_62_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest_0_21_pack_1,
      O => m_e_exp_div_rest_0_21_12029
    );
  m_e_exp_div_q_r_l_q_62_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_62_CLKINV_25504
    );
  m_e_exp_div_q_r_l_q_62_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_62_CEINV_25503
    );
  m_e_exp_div_q_r_l_q_39_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(39),
      O => m_e_exp_div_q_r_l_q_39_DXMUX_25558
    );
  m_e_exp_div_q_r_l_q_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_39_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_39_CLKINV_25541
    );
  m_e_exp_div_q_r_l_q_39_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_39_CEINV_25540
    );
  m_e_exp_div_q_r_l_q_55_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(55),
      O => m_e_exp_div_q_r_l_q_55_DXMUX_25596
    );
  m_e_exp_div_q_r_l_q_55_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_55_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_55_CLKINV_25579
    );
  m_e_exp_div_q_r_l_q_55_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_55_CEINV_25578
    );
  m_e_exp_div_q_r_l_q_48_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(48),
      O => m_e_exp_div_q_r_l_q_48_DXMUX_25634
    );
  m_e_exp_div_q_r_l_q_48_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_48_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_48_CLKINV_25618
    );
  m_e_exp_div_q_r_l_q_48_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_48_CEINV_25617
    );
  m_e_exp_div_q_r_l_q_56_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(56),
      O => m_e_exp_div_q_r_l_q_56_DXMUX_25672
    );
  m_e_exp_div_q_r_l_q_56_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_56_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_56_CLKINV_25656
    );
  m_e_exp_div_q_r_l_q_56_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_56_CEINV_25655
    );
  m_e_exp_div_q_r_l_q_57_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(57),
      O => m_e_exp_div_q_r_l_q_57_DXMUX_25710
    );
  m_e_exp_div_q_r_l_q_57_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_57_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_57_CLKINV_25694
    );
  m_e_exp_div_q_r_l_q_57_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_57_CEINV_25693
    );
  m_e_exp_div_q_r_l_q_59_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(59),
      O => m_e_exp_div_q_r_l_q_59_DXMUX_25748
    );
  m_e_exp_div_q_r_l_q_59_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2_O
    );
  m_e_exp_div_q_r_l_q_59_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_59_CLKINV_25732
    );
  m_e_exp_div_q_r_l_q_59_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_59_CEINV_25731
    );
  m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_quotient_x(0),
      O => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_DXMUX_25784
    );
  m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_bit_q1_pack_1,
      O => m_e_exp_div_bit_q1
    );
  m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_CLKINV_25767
    );
  m_e_exp_div_cu_bit_q1 : X_LUT4
    generic map(
      INIT => X"FEAE",
      LOC => "SLICE_X25Y17"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => N1106_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      ADR3 => N1107_0,
      O => m_e_exp_div_bit_q1_pack_1
    );
  N714_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N714,
      O => N714_0
    );
  N714_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_8_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(8)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_8_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X16Y8"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(8),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      O => m_e_exp_div_gestore_shift_b_add_sub_8_pack_1
    );
  N1212_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1212,
      O => N1212_0
    );
  N1212_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_9_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(9)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_9_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X16Y9"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(9),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      O => m_e_exp_div_gestore_shift_b_add_sub_9_pack_1
    );
  N853_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N853,
      O => N853_0
    );
  N853_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N729_pack_1,
      O => N729
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N729_pack_1
    );
  N1204_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1204,
      O => N1204_0
    );
  N1204_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1088_pack_1,
      O => N1088
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X24Y19"
    )
    port map (
      ADR0 => N958_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => N744,
      O => N1088_pack_1
    );
  N854_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N854,
      O => N854_0
    );
  N854_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N730_pack_1,
      O => N730
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X31Y2"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      O => N730_pack_1
    );
  N995_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N995,
      O => N995_0
    );
  N995_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_58_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_58_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_57_fa_c1 : X_LUT4
    generic map(
      INIT => X"FCA0",
      LOC => "SLICE_X29Y12"
    )
    port map (
      ADR0 => N1125_0,
      ADR1 => N1126_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_58_pack_1
    );
  N708_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N708,
      O => N708_0
    );
  N708_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_12_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(12)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_12_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X14Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR3 => m_e_exp_div_divisor_q(12),
      O => m_e_exp_div_gestore_shift_b_add_sub_12_pack_1
    );
  N696_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N696,
      O => N696_0
    );
  N696_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_20_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(20)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_20_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X14Y16"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(20),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      O => m_e_exp_div_gestore_shift_b_add_sub_20_pack_1
    );
  N709_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N709,
      O => N709_0
    );
  N709_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_13_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(13)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_13_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X12Y13"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR3 => m_e_exp_div_divisor_q(13),
      O => m_e_exp_div_gestore_shift_b_add_sub_13_pack_1
    );
  N697_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N697,
      O => N697_0
    );
  N697_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_21_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(21)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_21_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X14Y17"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR3 => m_e_exp_div_divisor_q(21),
      O => m_e_exp_div_gestore_shift_b_add_sub_21_pack_1
    );
  N1525_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1525,
      O => N1525_0
    );
  N1525_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_exp_bit_pack_1,
      O => m_e_exp_exp_bit
    );
  m_e_exp_counter_4_1 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X13Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_counter_o_count(4),
      ADR3 => m_e_exp_Mmux_exp_bit_5_f7,
      O => m_e_exp_exp_bit_pack_1
    );
  N958_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N958,
      O => N958_0
    );
  N958_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW0_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW0_O
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW0_O_pack_1
    );
  N762_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N762,
      O => N762_0
    );
  N762_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N700_pack_1,
      O => N700
    );
  m_e_exp_div_gestore_shift_rca_rca_18_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FEE0",
      LOC => "SLICE_X14Y18"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(18),
      ADR1 => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(19),
      ADR3 => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => N700_pack_1
    );
  N756_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N756,
      O => N756_0
    );
  N756_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N688_pack_1,
      O => N688
    );
  m_e_exp_div_gestore_shift_rca_rca_26_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FEA8",
      LOC => "SLICE_X14Y12"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(27),
      ADR1 => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(26),
      ADR3 => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N688_pack_1
    );
  N959_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N959,
      O => N959_0
    );
  N959_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW1_O_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW1_O
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW1_O_pack_1
    );
  N763_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N763,
      O => N763_0
    );
  N763_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N703_pack_1,
      O => N703
    );
  m_e_exp_div_gestore_shift_rca_rca_16_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FEA8",
      LOC => "SLICE_X16Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(16),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(17),
      O => N703_pack_1
    );
  N757_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N757,
      O => N757_0
    );
  N757_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N691_pack_1,
      O => N691
    );
  m_e_exp_div_gestore_shift_rca_rca_24_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FEE0",
      LOC => "SLICE_X15Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(24),
      ADR2 => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(25),
      O => N691_pack_1
    );
  N986_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => N986,
      O => N986_0
    );
  N986_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => N750_pack_1,
      O => N750
    );
  m_e_exp_div_gestore_shift_rca_rca_35_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y21"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      O => N750_pack_1
    );
  N987_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N987,
      O => N987_0
    );
  N987_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N751_pack_1,
      O => N751
    );
  m_e_exp_div_gestore_shift_rca_rca_35_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X28Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      O => N751_pack_1
    );
  N1097_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1097,
      O => N1097_0
    );
  N1097_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N738_pack_1,
      O => N738
    );
  m_e_exp_div_gestore_shift_rca_rca_47_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      O => N738_pack_1
    );
  N1098_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1098,
      O => N1098_0
    );
  N1098_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N739_pack_1,
      O => N739
    );
  m_e_exp_div_gestore_shift_rca_rca_47_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      O => N739_pack_1
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_In,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_DXMUX_26323
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_In55_SW0_O_pack_2,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In55_SW0_O
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_CLKINV_26307
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_In55_SW0 : X_LUT4
    generic map(
      INIT => X"EFCC",
      LOC => "SLICE_X12Y31"
    )
    port map (
      ADR0 => N1525_0,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd4_In7_0,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In55_SW0_O_pack_2
    );
  hash_finished_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1198,
      O => N1198_0
    );
  hash_finished_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_finished_BYINV_26345,
      O => hash_finished_DYMUX_26353
    );
  hash_finished_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_48_pack_2,
      O => m_e_exp_div_gestore_shift_rca_carry_48_Q
    );
  hash_finished_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => '1',
      O => hash_finished_BYINV_26345
    );
  hash_finished_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_finished_CLKINVNOT
    );
  N720_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N720,
      O => N720_0
    );
  N720_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_4_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(4)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_4_Result1 : X_LUT4
    generic map(
      INIT => X"3336",
      LOC => "SLICE_X13Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR1 => m_e_exp_div_divisor_q(4),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      O => m_e_exp_div_gestore_shift_b_add_sub_4_pack_1
    );
  N1247_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1247,
      O => N1247_0
    );
  N1247_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_5_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(5)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_5_Result1 : X_LUT4
    generic map(
      INIT => X"3336",
      LOC => "SLICE_X13Y8"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR1 => m_e_exp_div_divisor_q(5),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      O => m_e_exp_div_gestore_shift_b_add_sub_5_pack_1
    );
  N769_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N769,
      O => N769_0
    );
  N769_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N715_pack_1,
      O => N715
    );
  m_e_exp_div_gestore_shift_rca_rca_8_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8",
      LOC => "SLICE_X17Y8"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(8),
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(9),
      ADR2 => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      O => N715_pack_1
    );
  N766_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N766,
      O => N766_0
    );
  N766_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N706_pack_1,
      O => N706
    );
  m_e_exp_div_gestore_shift_rca_rca_14_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8",
      LOC => "SLICE_X13Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(15),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(14),
      O => N706_pack_1
    );
  N760_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N760,
      O => N760_0
    );
  N760_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N694_pack_1,
      O => N694
    );
  m_e_exp_div_gestore_shift_rca_rca_22_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FEC8",
      LOC => "SLICE_X21Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(23),
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(22),
      ADR3 => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N694_pack_1
    );
  m_e_exp_div_q_r_l_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(7),
      O => m_e_exp_div_q_r_l_q_7_DXMUX_26518
    );
  m_e_exp_div_q_r_l_q_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1_7_pack_1,
      O => m_e_exp_div_sum1(7)
    );
  m_e_exp_div_q_r_l_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_7_CLKINV_26502
    );
  m_e_exp_div_q_r_l_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_7_CEINV_26501
    );
  m_e_exp_div_q_r_l_q_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(8),
      O => m_e_exp_div_q_r_l_q_8_DXMUX_26556
    );
  m_e_exp_div_q_r_l_q_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_bit_q12_pack_1,
      O => m_e_exp_div_cu_bit_q12
    );
  m_e_exp_div_q_r_l_q_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_8_CLKINV_26540
    );
  m_e_exp_div_q_r_l_q_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_8_CEINV_26539
    );
  m_e_exp_div_sum1_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(6),
      O => m_e_exp_div_sum1_6_0
    );
  m_e_exp_div_sum1_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_6_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_6_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_5_fa_c1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X12Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N720_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_4_Q,
      ADR3 => N721,
      O => m_e_exp_div_gestore_shift_rca_carry_6_pack_1
    );
  m_e_exp_div_q_r_l_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(9),
      O => m_e_exp_div_q_r_l_q_9_DXMUX_26618
    );
  m_e_exp_div_q_r_l_q_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest_0_212_pack_1,
      O => m_e_exp_div_rest_0_212
    );
  m_e_exp_div_q_r_l_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_9_CLKINV_26602
    );
  m_e_exp_div_q_r_l_q_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_9_CEINV_26601
    );
  N699_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N699,
      O => N699_0
    );
  N699_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_18_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(18)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_18_Result1 : X_LUT4
    generic map(
      INIT => X"0F1E",
      LOC => "SLICE_X15Y19"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR2 => m_e_exp_div_divisor_q(18),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      O => m_e_exp_div_gestore_shift_b_add_sub_18_pack_1
    );
  N687_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N687,
      O => N687_0
    );
  N687_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_26_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(26)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_26_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X14Y13"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(26),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      O => m_e_exp_div_gestore_shift_b_add_sub_26_pack_1
    );
  N1023_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1023,
      O => N1023_0
    );
  N1023_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N462_pack_1,
      O => N462
    );
  n_calc_a_chain_gen_27_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"D88D",
      LOC => "SLICE_X6Y2"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N462_pack_1
    );
  N1015_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1015,
      O => N1015_0
    );
  N1015_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_19_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(19)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_19_Result1 : X_LUT4
    generic map(
      INIT => X"3336",
      LOC => "SLICE_X14Y19"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR1 => m_e_exp_div_divisor_q(19),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      O => m_e_exp_div_gestore_shift_b_add_sub_19_pack_1
    );
  N968_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N968,
      O => N968_0
    );
  N968_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_27_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(27)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_27_Result1 : X_LUT4
    generic map(
      INIT => X"3336",
      LOC => "SLICE_X12Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR1 => m_e_exp_div_divisor_q(27),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      O => m_e_exp_div_gestore_shift_b_add_sub_27_pack_1
    );
  m_e_exp_m_e_g_N01_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_N01,
      O => m_e_exp_m_e_g_N01_0
    );
  m_e_exp_m_e_g_N01_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_N20_pack_1,
      O => m_e_exp_m_e_g_N20
    );
  m_e_exp_m_e_g_en_d_mux000211 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X14Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_cmp_eq0011_0,
      ADR1 => m_e_exp_mul_f_q(0),
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_current_state_cmp_ge0000,
      O => m_e_exp_m_e_g_N20_pack_1
    );
  N1025_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1025,
      O => N1025_0
    );
  N1025_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N753_pack_1,
      O => N753
    );
  m_e_exp_div_gestore_shift_rca_rca_29_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X16Y12"
    )
    port map (
      ADR0 => N684_0,
      ADR1 => N681_0,
      ADR2 => VCC,
      ADR3 => N682_0,
      O => N753_pack_1
    );
  N1517_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1517,
      O => N1517_0
    );
  N1517_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_O_pack_2,
      O => m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_O
    );
  m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1 : X_LUT4
    generic map(
      INIT => X"BE28",
      LOC => "SLICE_X31Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(16),
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_16_Q,
      O => m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_O_pack_2
    );
  m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_5_Q,
      O => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_26846
    );
  m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_mux2_1_X_SW2_O_pack_2,
      O => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_mux2_1_X_SW2_O
    );
  m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_26830
    );
  m_e_exp_mul_a_chain_gen_5_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X26Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_5_0,
      ADR1 => m_e_exp_mul_m_q(5),
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_mux2_1_X_SW2_O_pack_2
    );
  N1202_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1202,
      O => N1202_0
    );
  N1202_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_46_pack_2,
      O => m_e_exp_div_gestore_shift_rca_carry_46_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_45_fa_c1 : X_LUT4
    generic map(
      INIT => X"ECE0",
      LOC => "SLICE_X25Y11"
    )
    port map (
      ADR0 => N1089_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR3 => N1088,
      O => m_e_exp_div_gestore_shift_rca_carry_46_pack_2
    );
  N771_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N771,
      O => N771_0
    );
  N771_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N718_pack_1,
      O => N718
    );
  m_e_exp_div_gestore_shift_rca_rca_6_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8",
      LOC => "SLICE_X17Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(7),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(6),
      O => N718_pack_1
    );
  N772_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N772,
      O => N772_0
    );
  N772_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N721_pack_1,
      O => N721
    );
  m_e_exp_div_gestore_shift_rca_rca_4_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FEC8",
      LOC => "SLICE_X14Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(4),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(5),
      O => N721_pack_1
    );
  m_e_exp_div_sum1_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(10),
      O => m_e_exp_div_sum1_10_0
    );
  m_e_exp_div_sum1_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_10_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_10_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_9_fa_c1 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X20Y14"
    )
    port map (
      ADR0 => N714_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_8_0,
      ADR3 => N715,
      O => m_e_exp_div_gestore_shift_rca_carry_10_pack_1
    );
  n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_11_Q,
      O => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_26977
    );
  n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_chain_gen_11_sc_ch_inst_mux2_1_X_SW2_O_pack_2,
      O => n_calc_a_chain_gen_11_sc_ch_inst_mux2_1_X_SW2_O
    );
  n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_26961
    );
  n_calc_a_chain_gen_11_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0402",
      LOC => "SLICE_X3Y9"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_gestore_shift_rca_carry_10_Q,
      O => n_calc_a_chain_gen_11_sc_ch_inst_mux2_1_X_SW2_O_pack_2
    );
  N705_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N705,
      O => N705_0
    );
  N705_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_14_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(14)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_14_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X13Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR3 => m_e_exp_div_divisor_q(14),
      O => m_e_exp_div_gestore_shift_b_add_sub_14_pack_1
    );
  N693_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N693,
      O => N693_0
    );
  N693_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_22_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(22)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_22_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X16Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR3 => m_e_exp_div_divisor_q(22),
      O => m_e_exp_div_gestore_shift_b_add_sub_22_pack_1
    );
  N681_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N681,
      O => N681_0
    );
  N681_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_30_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(30)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_30_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X15Y13"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(30),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      O => m_e_exp_div_gestore_shift_b_add_sub_30_pack_1
    );
  N682_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N682,
      O => N682_0
    );
  N682_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_31_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(31)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_31_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X15Y12"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(31),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      O => m_e_exp_div_gestore_shift_b_add_sub_31_pack_1
    );
  N966_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N966,
      O => N966_0
    );
  N966_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_23_pack_1,
      O => m_e_exp_div_gestore_shift_b_add_sub(23)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_23_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X16Y15"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR3 => m_e_exp_div_divisor_q(23),
      O => m_e_exp_div_gestore_shift_b_add_sub_23_pack_1
    );
  N1146_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1146,
      O => N1146_0
    );
  N1146_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N934_pack_1,
      O => N934
    );
  m_e_exp_mul_gestore_shift_rca_rca_17_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X28Y35"
    )
    port map (
      ADR0 => N808,
      ADR1 => N810,
      ADR2 => VCC,
      ADR3 => N807,
      O => N934_pack_1
    );
  N889_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N889,
      O => N889_0
    );
  N889_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N759_pack_1,
      O => N759
    );
  m_e_exp_div_gestore_shift_rca_rca_21_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X21Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N696_0,
      ADR2 => N694,
      ADR3 => N693_0,
      O => N759_pack_1
    );
  N1147_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1147,
      O => N1147_0
    );
  N1147_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N935_pack_1,
      O => N935
    );
  m_e_exp_mul_gestore_shift_rca_rca_17_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X28Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N808,
      ADR2 => N811,
      ADR3 => N807,
      O => N935_pack_1
    );
  m_e_exp_mul_gestore_shift_rca_carry_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_11_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_11_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_10_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_10_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_9_fa_c1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_8_0,
      ADR1 => N822,
      ADR2 => VCC,
      ADR3 => N823,
      O => m_e_exp_mul_gestore_shift_rca_carry_10_pack_1
    );
  m_e_exp_div_en_r_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_r,
      O => m_e_exp_div_en_r_0
    );
  m_e_exp_div_en_r_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_pack_1,
      O => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_1 : X_LUT4
    generic map(
      INIT => X"FCA0",
      LOC => "SLICE_X22Y12"
    )
    port map (
      ADR0 => N1097_0,
      ADR1 => N1098_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_0,
      O => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_pack_1
    );
  m_e_exp_mul_gestore_shift_rca_carry_13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_13_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_13_0
    );
  m_e_exp_mul_gestore_shift_rca_carry_13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_12_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_12_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_11_fa_c1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X29Y33"
    )
    port map (
      ADR0 => N940,
      ADR1 => VCC,
      ADR2 => N941_0,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_8_0,
      O => m_e_exp_mul_gestore_shift_rca_carry_12_pack_1
    );
  n_calc_gestore_shift_rca_carry_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_21_Q,
      O => n_calc_gestore_shift_rca_carry_21_0
    );
  n_calc_gestore_shift_rca_carry_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_20_pack_2,
      O => n_calc_gestore_shift_rca_carry_20_Q
    );
  n_calc_gestore_shift_rca_rca_19_fa_c1 : X_LUT4
    generic map(
      INIT => X"FE80",
      LOC => "SLICE_X0Y0"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_gestore_shift_rca_carry_18_0,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_gestore_shift_rca_carry_20_pack_2
    );
  n_calc_gestore_shift_rca_carry_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_14_Q,
      O => n_calc_gestore_shift_rca_carry_14_0
    );
  n_calc_gestore_shift_rca_carry_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_10_pack_1,
      O => n_calc_gestore_shift_rca_carry_10_Q
    );
  n_calc_gestore_shift_rca_rca_9_fa_c1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X2Y7"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_5_0,
      ADR1 => N1050_0,
      ADR2 => VCC,
      ADR3 => N1049_0,
      O => n_calc_gestore_shift_rca_carry_10_pack_1
    );
  m_e_exp_mul_cu_current_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_In,
      O => m_e_exp_mul_cu_current_state_FSM_FFd4_DXMUX_27331
    );
  m_e_exp_mul_cu_current_state_FSM_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd3_In,
      O => m_e_exp_mul_cu_current_state_FSM_FFd4_DYMUX_27315
    );
  m_e_exp_mul_cu_current_state_FSM_FFd4_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_cu_current_state_FSM_FFd4_SRINVNOT
    );
  m_e_exp_mul_cu_current_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_cu_current_state_FSM_FFd4_CLKINV_27305
    );
  m_e_exp_mul_cu_current_state_FSM_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"F0FA",
      LOC => "SLICE_X15Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      ADR3 => m_e_exp_mul_operation_counter_hit_12185,
      O => m_e_exp_mul_cu_current_state_FSM_FFd3_In
    );
  m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_x(0),
      O => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_27372
    );
  m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd5_In,
      O => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DYMUX_27359
    );
  m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINVNOT
    );
  m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_27350
    );
  m_e_exp_mul_cu_current_state_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X13Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      ADR1 => m_e_exp_mul_operation_counter_hit_12185,
      ADR2 => m_e_exp_m_e_g_en_m_12184,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_cu_current_state_FSM_FFd5_In
    );
  m_e_exp_m_e_g_en_v_m_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_v_m_mux0001_27410,
      O => m_e_exp_m_e_g_en_v_m_DXMUX_27413
    );
  m_e_exp_m_e_g_en_v_m_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_v_m_GYMUX_27400,
      O => m_e_exp_m_e_g_en_v_m_DYMUX_27401
    );
  m_e_exp_m_e_g_en_v_m_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_v_m_GYMUX_27400,
      O => m_e_exp_m_e_g_en_o_mux0002
    );
  m_e_exp_m_e_g_en_v_m_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_o_mux0002_pack_1,
      O => m_e_exp_m_e_g_en_v_m_GYMUX_27400
    );
  m_e_exp_m_e_g_en_v_m_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_en_v_m_CLKINV_27391
    );
  m_e_exp_m_e_g_en_v_m_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_en_v_m_CEINV_27390
    );
  m_e_exp_m_e_g_en_o_mux00021 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X12Y28"
    )
    port map (
      ADR0 => m_e_exp_div_f_s_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_m_e_g_current_state_cmp_eq0006,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_en_o_mux0002_pack_1
    );
  g_g_v_rsa_current_state_FSM_FFd12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd12_In,
      O => g_g_v_rsa_current_state_FSM_FFd12_DXMUX_27453
    );
  g_g_v_rsa_current_state_FSM_FFd12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd11_In,
      O => g_g_v_rsa_current_state_FSM_FFd12_DYMUX_27438
    );
  g_g_v_rsa_current_state_FSM_FFd12_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_current_state_FSM_FFd12_SRINVNOT
    );
  g_g_v_rsa_current_state_FSM_FFd12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_current_state_FSM_FFd12_CLKINV_27427
    );
  g_g_v_rsa_current_state_FSM_FFd11_In1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X1Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => g_g_v_rsa_current_state_FSM_FFd12_12189,
      ADR2 => VCC,
      ADR3 => n_calc_f_q(0),
      O => g_g_v_rsa_current_state_FSM_FFd11_In
    );
  g_g_v_rsa_current_state_FSM_FFd14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd14_In,
      O => g_g_v_rsa_current_state_FSM_FFd14_DXMUX_27495
    );
  g_g_v_rsa_current_state_FSM_FFd14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd13_In,
      O => g_g_v_rsa_current_state_FSM_FFd14_DYMUX_27480
    );
  g_g_v_rsa_current_state_FSM_FFd14_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_current_state_FSM_FFd14_SRINVNOT
    );
  g_g_v_rsa_current_state_FSM_FFd14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_current_state_FSM_FFd14_CLKINV_27469
    );
  g_g_v_rsa_current_state_FSM_FFd13_In1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X13Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => start_IBUF_11118,
      ADR2 => VCC,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd14_12193,
      O => g_g_v_rsa_current_state_FSM_FFd13_In
    );
  m_e_exp_div_operation_counter_count_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_Result(3),
      O => m_e_exp_div_operation_counter_count_3_DXMUX_27539
    );
  m_e_exp_div_operation_counter_count_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_Result(2),
      O => m_e_exp_div_operation_counter_count_3_DYMUX_27524
    );
  m_e_exp_div_operation_counter_count_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_operation_counter_count_3_SRINVNOT
    );
  m_e_exp_div_operation_counter_count_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_operation_counter_count_3_CLKINV_27514
    );
  m_e_exp_div_operation_counter_count_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_c_0,
      O => m_e_exp_div_operation_counter_count_3_CEINV_27513
    );
  Mcompar_correct_0_cmp_eq0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X3Y22"
    )
    port map (
      ADR0 => msg_hashed_q(31),
      ADR1 => msg_hashed_1_q(30),
      ADR2 => msg_hashed_1_q(31),
      ADR3 => msg_hashed_q(30),
      O => Mcompar_correct_0_cmp_eq0000_lut(15)
    );
  m_e_exp_div_operation_counter_Mcount_count_xor_2_11 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X31Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_operation_counter_count(2),
      ADR2 => m_e_exp_div_operation_counter_count(0),
      ADR3 => m_e_exp_div_operation_counter_count(1),
      O => m_e_exp_div_Result(2)
    );
  m_e_exp_div_operation_counter_hit_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_operation_counter_hit_cmp_eq0000,
      O => m_e_exp_div_operation_counter_hit_DXMUX_27585
    );
  m_e_exp_div_operation_counter_hit_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_Result(5),
      O => m_e_exp_div_operation_counter_hit_DYMUX_27570
    );
  m_e_exp_div_operation_counter_hit_SRINV : X_INV
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_operation_counter_hit_SRINVNOT
    );
  m_e_exp_div_operation_counter_hit_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_operation_counter_hit_CLKINV_27561
    );
  m_e_exp_div_operation_counter_hit_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_c_0,
      O => m_e_exp_div_operation_counter_hit_CEINV_27560
    );
  m_e_exp_div_operation_counter_Mcount_count_xor_5_11 : X_LUT4
    generic map(
      INIT => X"9CCC",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => m_e_exp_div_N12,
      ADR1 => m_e_exp_div_operation_counter_count(5),
      ADR2 => m_e_exp_div_operation_counter_count(3),
      ADR3 => m_e_exp_div_operation_counter_count(4),
      O => m_e_exp_div_Result(5)
    );
  g_g_v_rsa_check_hash_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd4_12202,
      O => g_g_v_rsa_check_hash_0_DXMUX_27629
    );
  g_g_v_rsa_check_hash_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_mux000221_27626,
      O => g_g_v_rsa_reset_exp_mux000221_0
    );
  g_g_v_rsa_check_hash_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_mux0001,
      O => g_g_v_rsa_check_hash_0_DYMUX_27616
    );
  g_g_v_rsa_check_hash_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_check_hash_0_CLKINV_27606
    );
  g_g_v_rsa_check_hash_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_check_hash_0_CEINV_27605
    );
  g_g_v_rsa_current_state_FSM_Out141 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X1Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd3_12205,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd11_12192,
      O => g_g_v_rsa_mux0001
    );
  g_g_v_rsa_current_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd2_In,
      O => g_g_v_rsa_current_state_FSM_FFd2_DXMUX_27669
    );
  g_g_v_rsa_current_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd1_In,
      O => g_g_v_rsa_current_state_FSM_FFd2_DYMUX_27654
    );
  g_g_v_rsa_current_state_FSM_FFd2_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_current_state_FSM_FFd2_SRINVNOT
    );
  g_g_v_rsa_current_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_current_state_FSM_FFd2_CLKINV_27643
    );
  g_g_v_rsa_current_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X0Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd2_12208,
      ADR3 => hash_finished_12122,
      O => g_g_v_rsa_current_state_FSM_FFd1_In
    );
  g_g_v_rsa_current_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd4_In,
      O => g_g_v_rsa_current_state_FSM_FFd4_DXMUX_27711
    );
  g_g_v_rsa_current_state_FSM_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd3_In,
      O => g_g_v_rsa_current_state_FSM_FFd4_DYMUX_27697
    );
  g_g_v_rsa_current_state_FSM_FFd4_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_current_state_FSM_FFd4_SRINVNOT
    );
  g_g_v_rsa_current_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_current_state_FSM_FFd4_CLKINV_27686
    );
  g_g_v_rsa_current_state_FSM_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X0Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => hash_finished_12122,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd4_12202,
      ADR3 => VCC,
      O => g_g_v_rsa_current_state_FSM_FFd3_In
    );
  g_g_v_rsa_current_state_FSM_FFd6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd6_In,
      O => g_g_v_rsa_current_state_FSM_FFd6_DXMUX_27753
    );
  g_g_v_rsa_current_state_FSM_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd5_In,
      O => g_g_v_rsa_current_state_FSM_FFd6_DYMUX_27737
    );
  g_g_v_rsa_current_state_FSM_FFd6_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_current_state_FSM_FFd6_SRINVNOT
    );
  g_g_v_rsa_current_state_FSM_FFd6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_current_state_FSM_FFd6_CLKINV_27727
    );
  g_g_v_rsa_current_state_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"DCDC",
      LOC => "SLICE_X1Y35"
    )
    port map (
      ADR0 => m_e_exp_end_exp_q(0),
      ADR1 => g_g_v_rsa_current_state_FSM_FFd6_12212,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd5_12210,
      ADR3 => VCC,
      O => g_g_v_rsa_current_state_FSM_FFd5_In
    );
  g_g_v_rsa_current_state_FSM_FFd8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd8_In,
      O => g_g_v_rsa_current_state_FSM_FFd8_DXMUX_27795
    );
  g_g_v_rsa_current_state_FSM_FFd8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd7_In,
      O => g_g_v_rsa_current_state_FSM_FFd8_DYMUX_27780
    );
  g_g_v_rsa_current_state_FSM_FFd8_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_current_state_FSM_FFd8_SRINVNOT
    );
  g_g_v_rsa_current_state_FSM_FFd8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_current_state_FSM_FFd8_CLKINV_27770
    );
  g_g_v_rsa_current_state_FSM_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X0Y32"
    )
    port map (
      ADR0 => m_e_exp_end_exp_q(0),
      ADR1 => g_g_v_rsa_current_state_FSM_FFd8_12213,
      ADR2 => VCC,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd7_12211,
      O => g_g_v_rsa_current_state_FSM_FFd7_In
    );
  g_g_v_rsa_current_state_FSM_FFd10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd10_In,
      O => g_g_v_rsa_current_state_FSM_FFd10_DXMUX_27837
    );
  g_g_v_rsa_current_state_FSM_FFd10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd9_In,
      O => g_g_v_rsa_current_state_FSM_FFd10_DYMUX_27822
    );
  g_g_v_rsa_current_state_FSM_FFd10_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_current_state_FSM_FFd10_SRINVNOT
    );
  g_g_v_rsa_current_state_FSM_FFd10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_current_state_FSM_FFd10_CLKINV_27811
    );
  g_g_v_rsa_current_state_FSM_FFd9_In1 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X0Y34"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd10_12204,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => hash_finished_12122,
      O => g_g_v_rsa_current_state_FSM_FFd9_In
    );
  m_e_exp_mul_m_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(1),
      O => m_e_exp_mul_m_q_1_DXMUX_27882
    );
  m_e_exp_mul_m_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(0),
      O => m_e_exp_mul_m_q_1_DYMUX_27866
    );
  m_e_exp_mul_m_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_1_SRINVNOT
    );
  m_e_exp_mul_m_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_1_CLKINV_27856
    );
  m_e_exp_mul_m_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_1_CEINV_27855
    );
  m_e_exp_Mmux_val_mul1110 : X_LUT4
    generic map(
      INIT => X"3F03",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_d_val_q(0),
      O => m_e_exp_val_mul1(0)
    );
  m_e_exp_mul_m_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(3),
      O => m_e_exp_mul_m_q_3_DXMUX_27928
    );
  m_e_exp_mul_m_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(2),
      O => m_e_exp_mul_m_q_3_DYMUX_27912
    );
  m_e_exp_mul_m_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X24Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_3_SRINVNOT
    );
  m_e_exp_mul_m_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_3_CLKINV_27902
    );
  m_e_exp_mul_m_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_3_CEINV_27901
    );
  m_e_exp_Mmux_val_mul1231 : X_LUT4
    generic map(
      INIT => X"6060",
      LOC => "SLICE_X24Y25"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_d_val_q(2),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(2)
    );
  m_e_exp_mul_m_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(5),
      O => m_e_exp_mul_m_q_5_DXMUX_27974
    );
  m_e_exp_mul_m_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(4),
      O => m_e_exp_mul_m_q_5_DYMUX_27958
    );
  m_e_exp_mul_m_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_5_SRINVNOT
    );
  m_e_exp_mul_m_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_5_CLKINV_27948
    );
  m_e_exp_mul_m_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_5_CEINV_27947
    );
  m_e_exp_Mmux_val_mul1271 : X_LUT4
    generic map(
      INIT => X"6060",
      LOC => "SLICE_X26Y23"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_d_val_q(4),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(4)
    );
  m_e_exp_mul_m_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(7),
      O => m_e_exp_mul_m_q_7_DXMUX_28020
    );
  m_e_exp_mul_m_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(6),
      O => m_e_exp_mul_m_q_7_DYMUX_28004
    );
  m_e_exp_mul_m_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_7_SRINVNOT
    );
  m_e_exp_mul_m_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_7_CLKINV_27994
    );
  m_e_exp_mul_m_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_7_CEINV_27993
    );
  m_e_exp_Mmux_val_mul1291 : X_LUT4
    generic map(
      INIT => X"2288",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(6),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_val_mul1(6)
    );
  m_e_exp_mul_m_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(9),
      O => m_e_exp_mul_m_q_9_DXMUX_28066
    );
  m_e_exp_mul_m_q_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(8),
      O => m_e_exp_mul_m_q_9_DYMUX_28050
    );
  m_e_exp_mul_m_q_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_9_SRINVNOT
    );
  m_e_exp_mul_m_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_9_CLKINV_28040
    );
  m_e_exp_mul_m_q_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_9_CEINV_28039
    );
  m_e_exp_Mmux_val_mul1311 : X_LUT4
    generic map(
      INIT => X"50A0",
      LOC => "SLICE_X28Y22"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(8),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_val_mul1(8)
    );
  n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_31_Q,
      O => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_28109
    );
  n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_32_Q,
      O => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DYMUX_28095
    );
  n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_28086
    );
  n_calc_q_chain_gen_32_sc_in_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AA30",
      LOC => "SLICE_X0Y25"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR2 => n_calc_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_q_x_32_Q
    );
  m_e_exp_counter_o_count_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Result(3),
      O => m_e_exp_counter_o_count_3_DXMUX_28153
    );
  m_e_exp_counter_o_count_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Result(2),
      O => m_e_exp_counter_o_count_3_DYMUX_28139
    );
  m_e_exp_counter_o_count_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_counter_o_count_3_SRINVNOT
    );
  m_e_exp_counter_o_count_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_counter_o_count_3_CLKINV_28129
    );
  m_e_exp_counter_o_count_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_o_11782,
      O => m_e_exp_counter_o_count_3_CEINV_28128
    );
  m_e_exp_counter_o_Mcount_count_xor_2_11 : X_LUT4
    generic map(
      INIT => X"CCC3",
      LOC => "SLICE_X12Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_counter_o_count(2),
      ADR2 => m_e_exp_counter_o_count(1),
      ADR3 => m_e_exp_counter_o_count(0),
      O => m_e_exp_Result(2)
    );
  m_e_exp_div_q_r_l_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(1),
      O => m_e_exp_div_q_r_l_q_1_DXMUX_28198
    );
  m_e_exp_div_q_r_l_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(0),
      O => m_e_exp_div_q_r_l_q_1_DYMUX_28183
    );
  m_e_exp_div_q_r_l_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_1_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_1_CLKINV_28174
    );
  m_e_exp_div_q_r_l_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_1_CEINV_28173
    );
  m_e_exp_div_rest_0_1 : X_LUT4
    generic map(
      INIT => X"EC60",
      LOC => "SLICE_X22Y21"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(0),
      ADR1 => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_bit_q1,
      ADR3 => m_e_exp_div_N11,
      O => m_e_exp_div_rest(0)
    );
  m_e_exp_div_q_r_l_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(3),
      O => m_e_exp_div_q_r_l_q_3_DXMUX_28244
    );
  m_e_exp_div_q_r_l_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(2),
      O => m_e_exp_div_q_r_l_q_3_DYMUX_28229
    );
  m_e_exp_div_q_r_l_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_3_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_3_CLKINV_28220
    );
  m_e_exp_div_q_r_l_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_3_CEINV_28219
    );
  m_e_exp_div_rest_2_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X23Y17"
    )
    port map (
      ADR0 => m_e_exp_div_rest_0_212,
      ADR1 => m_e_exp_div_cu_bit_q12,
      ADR2 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_sum1_2_0,
      O => m_e_exp_div_rest(2)
    );
  m_e_exp_div_q_r_l_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(5),
      O => m_e_exp_div_q_r_l_q_5_DXMUX_28290
    );
  m_e_exp_div_q_r_l_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(4),
      O => m_e_exp_div_q_r_l_q_5_DYMUX_28275
    );
  m_e_exp_div_q_r_l_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_5_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_5_CLKINV_28266
    );
  m_e_exp_div_q_r_l_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_5_CEINV_28265
    );
  m_e_exp_div_rest_4_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X20Y16"
    )
    port map (
      ADR0 => m_e_exp_div_sum1_4_0,
      ADR1 => m_e_exp_div_cu_bit_q12,
      ADR2 => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(4)
    );
  m_e_exp_div_q_r_l_q_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(26),
      O => m_e_exp_div_q_r_l_q_26_DXMUX_28336
    );
  m_e_exp_div_q_r_l_q_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(6),
      O => m_e_exp_div_q_r_l_q_26_DYMUX_28321
    );
  m_e_exp_div_q_r_l_q_26_SRINV : X_INV
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_26_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_26_CLKINV_28312
    );
  m_e_exp_div_q_r_l_q_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_26_CEINV_28311
    );
  m_e_exp_div_rest_6_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X22Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1_6_0,
      ADR2 => m_e_exp_div_cu_bit_q12,
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(6)
    );
  g_g_v_rsa_en_pu_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pu_mux0001,
      O => g_g_v_rsa_en_pu_DXMUX_28377
    );
  g_g_v_rsa_en_pu_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_mux0001,
      O => g_g_v_rsa_en_pu_DYMUX_28363
    );
  g_g_v_rsa_en_pu_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_en_pu_CLKINV_28353
    );
  g_g_v_rsa_en_pu_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_en_pu_CEINV_28352
    );
  g_g_v_rsa_en_pr_mux00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X1Y29"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd8_12213,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => m_e_exp_end_exp_q(0),
      O => g_g_v_rsa_en_pr_mux0001
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_31_Q,
      O => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DXMUX_28417
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_30_Q,
      O => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DYMUX_28403
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X23Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_SRINVNOT
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV_28393
    );
  m_e_exp_mul_a_chain_gen_30_sc_ch_inst_mux2_1_X92 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X23Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N946_0,
      ADR2 => N947_0,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_28_Q,
      O => m_e_exp_mul_a_x_30_Q
    );
  m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_9_Q,
      O => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_28459
    );
  m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_22_Q,
      O => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DYMUX_28445
    );
  m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_28436
    );
  m_e_exp_mul_a_chain_gen_22_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"E4D8",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_b_add_sub_22_0,
      ADR1 => N435_0,
      ADR2 => N434_0,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_22_Q,
      O => m_e_exp_mul_a_x_22_Q
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_x_57_Q,
      O => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DXMUX_28501
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_x_58_Q,
      O => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DYMUX_28486
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV_28476
    );
  m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X29Y9"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      ADR1 => N1219_0,
      ADR2 => VCC,
      ADR3 => N1220_0,
      O => m_e_exp_div_remainder_x_58_Q
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1112,
      O => N1112_0
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_remainder_x_62_Q,
      O => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_DYMUX_28527
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_CLKINV_28517
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X27Y8"
    )
    port map (
      ADR0 => N1216_0,
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      ADR2 => VCC,
      ADR3 => N1217_0,
      O => m_e_exp_div_remainder_x_62_Q
    );
  n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_11_Q,
      O => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_28578
    );
  n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_10_Q,
      O => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DYMUX_28564
    );
  n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X8Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_28555
    );
  Mcompar_correct_0_cmp_eq0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X3Y21"
    )
    port map (
      ADR0 => msg_hashed_q(24),
      ADR1 => msg_hashed_q(25),
      ADR2 => msg_hashed_1_q(24),
      ADR3 => msg_hashed_1_q(25),
      O => Mcompar_correct_0_cmp_eq0000_lut(12)
    );
  n_calc_q_chain_gen_10_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AE04",
      LOC => "SLICE_X8Y2"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_10_Q
    );
  n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_13_Q,
      O => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_28620
    );
  n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_12_Q,
      O => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DYMUX_28606
    );
  n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X9Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_28597
    );
  n_calc_q_chain_gen_12_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"8B88",
      LOC => "SLICE_X9Y3"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_12_Q
    );
  n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_15_Q,
      O => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_28662
    );
  n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_14_Q,
      O => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DYMUX_28648
    );
  n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_28639
    );
  n_calc_q_chain_gen_14_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F202",
      LOC => "SLICE_X8Y3"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_14_Q
    );
  n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_17_Q,
      O => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_28704
    );
  n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_16_Q,
      O => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DYMUX_28690
    );
  n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_28681
    );
  n_calc_q_chain_gen_16_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"A3A0",
      LOC => "SLICE_X2Y13"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_16_Q
    );
  n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_19_Q,
      O => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_28746
    );
  n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_18_Q,
      O => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DYMUX_28732
    );
  n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_28723
    );
  n_calc_q_chain_gen_18_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F404",
      LOC => "SLICE_X14Y23"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_18_Q
    );
  n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_21_Q,
      O => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_28788
    );
  n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_20_Q,
      O => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DYMUX_28774
    );
  n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_28765
    );
  n_calc_q_chain_gen_20_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"8B88",
      LOC => "SLICE_X15Y22"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_20_Q
    );
  n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_23_Q,
      O => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_28830
    );
  n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_22_Q,
      O => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DYMUX_28816
    );
  n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_28807
    );
  n_calc_q_chain_gen_22_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"D1C0",
      LOC => "SLICE_X15Y24"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_22_Q
    );
  n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_25_Q,
      O => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_28872
    );
  n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_24_Q,
      O => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DYMUX_28858
    );
  n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_28849
    );
  n_calc_q_chain_gen_24_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"DC10",
      LOC => "SLICE_X15Y25"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_24_Q
    );
  n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_27_Q,
      O => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_28914
    );
  n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_26_Q,
      O => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DYMUX_28900
    );
  n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_28891
    );
  Mcompar_correct_0_cmp_eq0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X3Y21"
    )
    port map (
      ADR0 => msg_hashed_q(26),
      ADR1 => msg_hashed_q(27),
      ADR2 => msg_hashed_1_q(27),
      ADR3 => msg_hashed_1_q(26),
      O => Mcompar_correct_0_cmp_eq0000_lut(13)
    );
  n_calc_q_chain_gen_26_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"88D8",
      LOC => "SLICE_X2Y25"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_x_26_Q
    );
  n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_29_Q,
      O => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_28956
    );
  n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_28_Q,
      O => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DYMUX_28942
    );
  n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_28933
    );
  n_calc_q_chain_gen_28_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AA30",
      LOC => "SLICE_X3Y28"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR2 => n_calc_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_q_x_28_Q
    );
  n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_0_Q,
      O => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_28998
    );
  n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_30_Q,
      O => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DYMUX_28984
    );
  n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_28975
    );
  n_calc_q_chain_gen_30_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CC50",
      LOC => "SLICE_X3Y25"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_q_x_30_Q
    );
  n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N838,
      O => N838_0
    );
  n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_6_Q,
      O => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DYMUX_29025
    );
  n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_29016
    );
  n_calc_a_chain_gen_6_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"DE12",
      LOC => "SLICE_X0Y9"
    )
    port map (
      ADR0 => N1497_0,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_x_6_Q
    );
  n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X4Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1022,
      O => N1022_0
    );
  n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_20_Q,
      O => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DYMUX_29061
    );
  n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_29052
    );
  n_calc_a_chain_gen_20_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"CAAC",
      LOC => "SLICE_X4Y2"
    )
    port map (
      ADR0 => N420_0,
      ADR1 => N419_0,
      ADR2 => n_calc_gestore_shift_rca_carry_20_Q,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_x_20_Q
    );
  n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_25_Q,
      O => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_29110
    );
  n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_24_Q,
      O => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DYMUX_29095
    );
  n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_29086
    );
  n_calc_a_chain_gen_24_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"D8E4",
      LOC => "SLICE_X3Y4"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N443_0,
      ADR2 => N444_0,
      ADR3 => n_calc_gestore_shift_rca_carry_24_0,
      O => n_calc_a_x_24_Q
    );
  m_e_exp_m_e_g_en_res_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_In15_29147,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In15_0
    );
  m_e_exp_m_e_g_en_res_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_mux0001,
      O => m_e_exp_m_e_g_en_res_DYMUX_29137
    );
  m_e_exp_m_e_g_en_res_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_en_res_CLKINV_29129
    );
  m_e_exp_m_e_g_en_res_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_en_res_CEINV_29128
    );
  m_e_exp_m_e_g_en_res_mux00011 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X3Y31"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => m_e_exp_m_e_g_current_state_cmp_eq0000,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      O => m_e_exp_m_e_g_en_res_mux0001
    );
  m_e_exp_mul_m_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(11),
      O => m_e_exp_mul_m_q_11_DXMUX_29188
    );
  m_e_exp_mul_m_q_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(10),
      O => m_e_exp_mul_m_q_11_DYMUX_29172
    );
  m_e_exp_mul_m_q_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_11_SRINVNOT
    );
  m_e_exp_mul_m_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_11_CLKINV_29162
    );
  m_e_exp_mul_m_q_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_11_CEINV_29161
    );
  m_e_exp_Mmux_val_mul121 : X_LUT4
    generic map(
      INIT => X"2288",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(10),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_val_mul1(10)
    );
  m_e_exp_mul_m_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(13),
      O => m_e_exp_mul_m_q_13_DXMUX_29234
    );
  m_e_exp_mul_m_q_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(12),
      O => m_e_exp_mul_m_q_13_DYMUX_29218
    );
  m_e_exp_mul_m_q_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_13_SRINVNOT
    );
  m_e_exp_mul_m_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_13_CLKINV_29208
    );
  m_e_exp_mul_m_q_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_13_CEINV_29207
    );
  m_e_exp_Mmux_val_mul141 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X31Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(12),
      O => m_e_exp_val_mul1(12)
    );
  m_e_exp_mul_m_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(21),
      O => m_e_exp_mul_m_q_21_DXMUX_29280
    );
  m_e_exp_mul_m_q_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(20),
      O => m_e_exp_mul_m_q_21_DYMUX_29264
    );
  m_e_exp_mul_m_q_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_21_SRINVNOT
    );
  m_e_exp_mul_m_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_21_CLKINV_29254
    );
  m_e_exp_mul_m_q_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_21_CEINV_29253
    );
  m_e_exp_Mmux_val_mul1131 : X_LUT4
    generic map(
      INIT => X"0AA0",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(20),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_val_mul1(20)
    );
  m_e_exp_mul_m_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(15),
      O => m_e_exp_mul_m_q_15_DXMUX_29326
    );
  m_e_exp_mul_m_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(14),
      O => m_e_exp_mul_m_q_15_DYMUX_29310
    );
  m_e_exp_mul_m_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_15_SRINVNOT
    );
  m_e_exp_mul_m_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_15_CLKINV_29300
    );
  m_e_exp_mul_m_q_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_15_CEINV_29299
    );
  m_e_exp_Mmux_val_mul161 : X_LUT4
    generic map(
      INIT => X"5A00",
      LOC => "SLICE_X30Y27"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(14),
      O => m_e_exp_val_mul1(14)
    );
  m_e_exp_mul_m_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(23),
      O => m_e_exp_mul_m_q_23_DXMUX_29372
    );
  m_e_exp_mul_m_q_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(22),
      O => m_e_exp_mul_m_q_23_DYMUX_29356
    );
  m_e_exp_mul_m_q_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_23_SRINVNOT
    );
  m_e_exp_mul_m_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_23_CLKINV_29346
    );
  m_e_exp_mul_m_q_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_23_CEINV_29345
    );
  m_e_exp_Mmux_val_mul1151 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X28Y30"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_d_val_q(22),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(22)
    );
  m_e_exp_mul_m_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(31),
      O => m_e_exp_mul_m_q_31_DXMUX_29418
    );
  m_e_exp_mul_m_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(30),
      O => m_e_exp_mul_m_q_31_DYMUX_29402
    );
  m_e_exp_mul_m_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_31_SRINVNOT
    );
  m_e_exp_mul_m_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_31_CLKINV_29392
    );
  m_e_exp_mul_m_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_31_CEINV_29391
    );
  m_e_exp_Mmux_val_mul1241 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X14Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(30),
      O => m_e_exp_val_mul1(30)
    );
  m_e_exp_mul_m_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(17),
      O => m_e_exp_mul_m_q_17_DXMUX_29464
    );
  m_e_exp_mul_m_q_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(16),
      O => m_e_exp_mul_m_q_17_DYMUX_29448
    );
  m_e_exp_mul_m_q_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_17_SRINVNOT
    );
  m_e_exp_mul_m_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_17_CLKINV_29438
    );
  m_e_exp_mul_m_q_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_17_CEINV_29437
    );
  m_e_exp_Mmux_val_mul181 : X_LUT4
    generic map(
      INIT => X"5A00",
      LOC => "SLICE_X31Y36"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(16),
      O => m_e_exp_val_mul1(16)
    );
  m_e_exp_mul_m_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(25),
      O => m_e_exp_mul_m_q_25_DXMUX_29510
    );
  m_e_exp_mul_m_q_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(24),
      O => m_e_exp_mul_m_q_25_DYMUX_29494
    );
  m_e_exp_mul_m_q_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_25_SRINVNOT
    );
  m_e_exp_mul_m_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_25_CLKINV_29484
    );
  m_e_exp_mul_m_q_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_25_CEINV_29483
    );
  m_e_exp_Mmux_val_mul1171 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X25Y37"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(24),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(24)
    );
  m_e_exp_mul_m_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(19),
      O => m_e_exp_mul_m_q_19_DXMUX_29556
    );
  m_e_exp_mul_m_q_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(18),
      O => m_e_exp_mul_m_q_19_DYMUX_29540
    );
  m_e_exp_mul_m_q_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_19_SRINVNOT
    );
  m_e_exp_mul_m_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_19_CLKINV_29530
    );
  m_e_exp_mul_m_q_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_19_CEINV_29529
    );
  m_e_exp_Mmux_val_mul1102 : X_LUT4
    generic map(
      INIT => X"0AA0",
      LOC => "SLICE_X27Y35"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(18),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_val_mul1(18)
    );
  m_e_exp_mul_m_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(27),
      O => m_e_exp_mul_m_q_27_DXMUX_29602
    );
  m_e_exp_mul_m_q_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(26),
      O => m_e_exp_mul_m_q_27_DYMUX_29586
    );
  m_e_exp_mul_m_q_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X24Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_27_SRINVNOT
    );
  m_e_exp_mul_m_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_27_CLKINV_29576
    );
  m_e_exp_mul_m_q_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_27_CEINV_29575
    );
  m_e_exp_Mmux_val_mul1191 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X24Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(26),
      O => m_e_exp_val_mul1(26)
    );
  m_e_exp_mul_m_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(29),
      O => m_e_exp_mul_m_q_29_DXMUX_29648
    );
  m_e_exp_mul_m_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_val_mul1(28),
      O => m_e_exp_mul_m_q_29_DYMUX_29632
    );
  m_e_exp_mul_m_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_m_q_29_SRINVNOT
    );
  m_e_exp_mul_m_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_m_q_29_CLKINV_29622
    );
  m_e_exp_mul_m_q_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_11824,
      O => m_e_exp_mul_m_q_29_CEINV_29621
    );
  m_e_exp_Mmux_val_mul1211 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X24Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_d_val_q(28),
      O => m_e_exp_val_mul1(28)
    );
  g_g_v_rsa_en_n_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd13_12191,
      O => g_g_v_rsa_en_n_DXMUX_29692
    );
  g_g_v_rsa_en_n_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_mux000216_29689,
      O => g_g_v_rsa_reset_exp_mux000216_0
    );
  g_g_v_rsa_en_n_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_mux0005,
      O => g_g_v_rsa_en_n_DYMUX_29679
    );
  g_g_v_rsa_en_n_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_en_n_CLKINV_29670
    );
  g_g_v_rsa_en_n_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_en_n_CEINV_29669
    );
  g_g_v_rsa_current_state_FSM_Out161 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X1Y31"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd1_12194,
      ADR1 => g_g_v_rsa_current_state_FSM_FFd14_12193,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd4_12202,
      ADR3 => VCC,
      O => g_g_v_rsa_mux0005
    );
  n_calc_operation_counter_count_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_Result(3),
      O => n_calc_operation_counter_count_3_DXMUX_29735
    );
  n_calc_operation_counter_count_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_Result(2),
      O => n_calc_operation_counter_count_3_DYMUX_29720
    );
  n_calc_operation_counter_count_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_operation_counter_count_3_SRINVNOT
    );
  n_calc_operation_counter_count_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_operation_counter_count_3_CLKINV_29710
    );
  n_calc_operation_counter_count_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd3_11827,
      O => n_calc_operation_counter_count_3_CEINV_29709
    );
  n_calc_operation_counter_Mcount_count_xor_2_11 : X_LUT4
    generic map(
      INIT => X"66AA",
      LOC => "SLICE_X15Y27"
    )
    port map (
      ADR0 => n_calc_operation_counter_count(2),
      ADR1 => n_calc_operation_counter_count(1),
      ADR2 => VCC,
      ADR3 => n_calc_operation_counter_count(0),
      O => n_calc_Result(2)
    );
  n_calc_operation_counter_count_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_29_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_29_0
    );
  n_calc_operation_counter_count_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_Result(4),
      O => n_calc_operation_counter_count_4_DYMUX_29764
    );
  n_calc_operation_counter_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_operation_counter_count_4_CLKINV_29753
    );
  n_calc_operation_counter_count_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd3_11827,
      O => n_calc_operation_counter_count_4_CEINV_29752
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_Out61_29814,
      O => m_e_exp_div_cu_current_state_FSM_Out61_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd3_1_GYMUX_29801,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_1_DYMUX_29802
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd3_1_GYMUX_29801,
      O => m_e_exp_div_en_c_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_1_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_c,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_1_GYMUX_29801
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_1_CLKINV_29791
    );
  m_e_exp_div_cu_current_state_FSM_Out81 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X22Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => VCC,
      O => m_e_exp_div_en_c
    );
  m_e_exp_mul_operation_counter_count_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_Result(3),
      O => m_e_exp_mul_operation_counter_count_3_DXMUX_29855
    );
  m_e_exp_mul_operation_counter_count_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_Result(2),
      O => m_e_exp_mul_operation_counter_count_3_DYMUX_29840
    );
  m_e_exp_mul_operation_counter_count_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_operation_counter_count_3_SRINVNOT
    );
  m_e_exp_mul_operation_counter_count_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_operation_counter_count_3_CLKINV_29830
    );
  m_e_exp_mul_operation_counter_count_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd3_11823,
      O => m_e_exp_mul_operation_counter_count_3_CEINV_29829
    );
  Mcompar_correct_0_cmp_eq0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X3Y20"
    )
    port map (
      ADR0 => msg_hashed_1_q(20),
      ADR1 => msg_hashed_1_q(21),
      ADR2 => msg_hashed_q(21),
      ADR3 => msg_hashed_q(20),
      O => Mcompar_correct_0_cmp_eq0000_lut(10)
    );
  m_e_exp_mul_operation_counter_Mcount_count_xor_2_11 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X15Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_operation_counter_count(1),
      ADR2 => m_e_exp_mul_operation_counter_count(0),
      ADR3 => m_e_exp_mul_operation_counter_count(2),
      O => m_e_exp_mul_Result(2)
    );
  m_e_exp_mul_operation_counter_count_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_25_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_25_0
    );
  m_e_exp_mul_operation_counter_count_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_Result(4),
      O => m_e_exp_mul_operation_counter_count_4_DYMUX_29884
    );
  m_e_exp_mul_operation_counter_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_operation_counter_count_4_CLKINV_29873
    );
  m_e_exp_mul_operation_counter_count_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd3_11823,
      O => m_e_exp_mul_operation_counter_count_4_CEINV_29872
    );
  m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_19_Q,
      O => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_29936
    );
  m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_23_Q,
      O => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DYMUX_29922
    );
  m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_29913
    );
  m_e_exp_mul_a_chain_gen_23_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"EB28",
      LOC => "SLICE_X29Y38"
    )
    port map (
      ADR0 => N441_0,
      ADR1 => m_e_exp_mul_gestore_shift_b_add_sub_23_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_23_0,
      ADR3 => N440_0,
      O => m_e_exp_mul_a_x_23_Q
    );
  m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_15_Q,
      O => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_29978
    );
  m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_17_Q,
      O => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DYMUX_29964
    );
  m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINVNOT
    );
  m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_29955
    );
  m_e_exp_mul_a_chain_gen_17_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8BB8",
      LOC => "SLICE_X30Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1517_0,
      O => m_e_exp_mul_a_x_17_Q
    );
  n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N473,
      O => N473_0
    );
  n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_x_9_Q,
      O => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DYMUX_30005
    );
  n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_29996
    );
  n_calc_q_chain_gen_9_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"88B8",
      LOC => "SLICE_X3Y2"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_x_9_Q
    );
  n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N467,
      O => N467_0
    );
  n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_13_Q,
      O => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DYMUX_30040
    );
  n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_30031
    );
  n_calc_a_chain_gen_13_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"D1E2",
      LOC => "SLICE_X1Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1463_0,
      O => n_calc_a_x_13_Q
    );
  n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1019,
      O => N1019_0
    );
  n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_21_Q,
      O => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DYMUX_30076
    );
  n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_30067
    );
  n_calc_a_chain_gen_21_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"D8E4",
      LOC => "SLICE_X1Y3"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N425_0,
      ADR2 => N426_0,
      ADR3 => n_calc_gestore_shift_rca_carry_21_0,
      O => n_calc_a_x_21_Q
    );
  n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1114,
      O => N1114_0
    );
  n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_27_Q,
      O => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DYMUX_30109
    );
  n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_30099
    );
  n_calc_a_chain_gen_27_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X7Y3"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_26_Q,
      ADR1 => N1022_0,
      ADR2 => VCC,
      ADR3 => N1023_0,
      O => n_calc_a_x_27_Q
    );
  n_calc_cu_current_state_FSM_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd5_In,
      O => n_calc_cu_current_state_FSM_FFd5_DXMUX_30160
    );
  n_calc_cu_current_state_FSM_FFd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_29_Q,
      O => n_calc_cu_current_state_FSM_FFd5_DYMUX_30146
    );
  n_calc_cu_current_state_FSM_FFd5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_cu_current_state_FSM_FFd5_SRINVNOT
    );
  n_calc_cu_current_state_FSM_FFd5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_cu_current_state_FSM_FFd5_CLKINV_30136
    );
  n_calc_a_chain_gen_29_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X0Y7"
    )
    port map (
      ADR0 => N848_0,
      ADR1 => VCC,
      ADR2 => n_calc_gestore_shift_rca_carry_28_Q,
      ADR3 => N847_0,
      O => n_calc_a_x_29_Q
    );
  m_e_exp_div_cu_current_state_FSM_FFd6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_In,
      O => m_e_exp_div_cu_current_state_FSM_FFd6_DXMUX_30202
    );
  m_e_exp_div_cu_current_state_FSM_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_GYMUX_30187,
      O => m_e_exp_div_cu_current_state_FSM_FFd6_DYMUX_30188
    );
  m_e_exp_div_cu_current_state_FSM_FFd6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_GYMUX_30187,
      O => m_e_exp_div_cu_current_state_FSM_FFd5_In_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd6_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In,
      O => m_e_exp_div_cu_current_state_FSM_FFd6_GYMUX_30187
    );
  m_e_exp_div_cu_current_state_FSM_FFd6_SRINV : X_INV
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd6_SRINVNOT
    );
  m_e_exp_div_cu_current_state_FSM_FFd6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd6_CLKINV_30177
    );
  m_e_exp_div_cu_current_state_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X19Y23"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_en_div_12301,
      O => m_e_exp_div_cu_current_state_FSM_FFd5_In
    );
  m_e_exp_m_e_g_d_res_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(52),
      O => m_e_exp_m_e_g_d_res_11_DXMUX_30241
    );
  m_e_exp_m_e_g_d_res_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(53),
      O => m_e_exp_m_e_g_d_res_11_DYMUX_30228
    );
  m_e_exp_m_e_g_d_res_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_11_CLKINV_30219
    );
  m_e_exp_m_e_g_d_res_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_11_CEINV_30218
    );
  m_e_exp_m_e_g_d_res_mux0002_53_Q : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X19Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(10),
      ADR2 => N219_0,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(53)
    );
  m_e_exp_m_e_g_d_res_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(42),
      O => m_e_exp_m_e_g_d_res_21_DXMUX_30279
    );
  m_e_exp_m_e_g_d_res_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(43),
      O => m_e_exp_m_e_g_d_res_21_DYMUX_30266
    );
  m_e_exp_m_e_g_d_res_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_21_CLKINV_30257
    );
  m_e_exp_m_e_g_d_res_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_21_CEINV_30256
    );
  m_e_exp_m_e_g_d_res_mux0002_43_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X19Y29"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N241_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(20),
      O => m_e_exp_m_e_g_d_res_mux0002(43)
    );
  m_e_exp_m_e_g_d_res_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(50),
      O => m_e_exp_m_e_g_d_res_13_DXMUX_30317
    );
  m_e_exp_m_e_g_d_res_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(51),
      O => m_e_exp_m_e_g_d_res_13_DYMUX_30304
    );
  m_e_exp_m_e_g_d_res_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_13_CLKINV_30295
    );
  m_e_exp_m_e_g_d_res_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_13_CEINV_30294
    );
  m_e_exp_m_e_g_d_res_mux0002_51_Q : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X21Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => N223_0,
      ADR3 => m_e_exp_d_val_q(12),
      O => m_e_exp_m_e_g_d_res_mux0002(51)
    );
  m_e_exp_m_e_g_d_res_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(32),
      O => m_e_exp_m_e_g_d_res_31_DXMUX_30355
    );
  m_e_exp_m_e_g_d_res_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(33),
      O => m_e_exp_m_e_g_d_res_31_DYMUX_30342
    );
  m_e_exp_m_e_g_d_res_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_31_CLKINV_30333
    );
  m_e_exp_m_e_g_d_res_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_31_CEINV_30332
    );
  m_e_exp_m_e_g_d_res_mux0002_33_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X19Y34"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(30),
      ADR1 => N263_0,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(33)
    );
  m_e_exp_m_e_g_d_res_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(40),
      O => m_e_exp_m_e_g_d_res_23_DXMUX_30393
    );
  m_e_exp_m_e_g_d_res_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(41),
      O => m_e_exp_m_e_g_d_res_23_DYMUX_30380
    );
  m_e_exp_m_e_g_d_res_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_23_CLKINV_30371
    );
  m_e_exp_m_e_g_d_res_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_23_CEINV_30370
    );
  m_e_exp_m_e_g_d_res_mux0002_41_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X23Y27"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(22),
      ADR1 => N245_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(41)
    );
  m_e_exp_m_e_g_d_res_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(48),
      O => m_e_exp_m_e_g_d_res_15_DXMUX_30431
    );
  m_e_exp_m_e_g_d_res_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(49),
      O => m_e_exp_m_e_g_d_res_15_DYMUX_30418
    );
  m_e_exp_m_e_g_d_res_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_15_CLKINV_30409
    );
  m_e_exp_m_e_g_d_res_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_15_CEINV_30408
    );
  m_e_exp_m_e_g_d_res_mux0002_49_Q : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X19Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N229_0,
      ADR2 => m_e_exp_d_val_q(14),
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(49)
    );
  m_e_exp_m_e_g_d_res_41_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(22),
      O => m_e_exp_m_e_g_d_res_41_DXMUX_30469
    );
  m_e_exp_m_e_g_d_res_41_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(23),
      O => m_e_exp_m_e_g_d_res_41_DYMUX_30456
    );
  m_e_exp_m_e_g_d_res_41_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_41_CLKINV_30447
    );
  m_e_exp_m_e_g_d_res_41_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_41_CEINV_30446
    );
  m_e_exp_m_e_g_d_res_mux0002_23_Q : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X25Y34"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => m_e_exp_d_val_q(40),
      ADR2 => N285_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(23)
    );
  m_e_exp_m_e_g_d_res_33_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(30),
      O => m_e_exp_m_e_g_d_res_33_DXMUX_30507
    );
  m_e_exp_m_e_g_d_res_33_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(31),
      O => m_e_exp_m_e_g_d_res_33_DYMUX_30494
    );
  m_e_exp_m_e_g_d_res_33_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_33_CLKINV_30485
    );
  m_e_exp_m_e_g_d_res_33_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_33_CEINV_30484
    );
  m_e_exp_m_e_g_d_res_mux0002_31_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X21Y29"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(32),
      ADR1 => N267_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(31)
    );
  m_e_exp_m_e_g_d_res_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(38),
      O => m_e_exp_m_e_g_d_res_25_DXMUX_30545
    );
  m_e_exp_m_e_g_d_res_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(39),
      O => m_e_exp_m_e_g_d_res_25_DYMUX_30532
    );
  m_e_exp_m_e_g_d_res_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_25_CLKINV_30523
    );
  m_e_exp_m_e_g_d_res_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_25_CEINV_30522
    );
  m_e_exp_m_e_g_d_res_mux0002_39_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X16Y31"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N251_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(24),
      O => m_e_exp_m_e_g_d_res_mux0002(39)
    );
  m_e_exp_m_e_g_d_res_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(46),
      O => m_e_exp_m_e_g_d_res_17_DXMUX_30583
    );
  m_e_exp_m_e_g_d_res_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(47),
      O => m_e_exp_m_e_g_d_res_17_DYMUX_30570
    );
  m_e_exp_m_e_g_d_res_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_17_CLKINV_30561
    );
  m_e_exp_m_e_g_d_res_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_17_CEINV_30560
    );
  m_e_exp_m_e_g_d_res_mux0002_47_Q : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X19Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(16),
      ADR2 => N233_0,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(47)
    );
  m_e_exp_m_e_g_d_res_51_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(12),
      O => m_e_exp_m_e_g_d_res_51_DXMUX_30621
    );
  m_e_exp_m_e_g_d_res_51_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(13),
      O => m_e_exp_m_e_g_d_res_51_DYMUX_30608
    );
  m_e_exp_m_e_g_d_res_51_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_51_CLKINV_30599
    );
  m_e_exp_m_e_g_d_res_51_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_51_CEINV_30598
    );
  m_e_exp_m_e_g_d_res_mux0002_13_Q : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X23Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(50),
      ADR2 => N307_0,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(13)
    );
  m_e_exp_m_e_g_d_res_43_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(20),
      O => m_e_exp_m_e_g_d_res_43_DXMUX_30659
    );
  m_e_exp_m_e_g_d_res_43_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(21),
      O => m_e_exp_m_e_g_d_res_43_DYMUX_30646
    );
  m_e_exp_m_e_g_d_res_43_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_43_CLKINV_30637
    );
  m_e_exp_m_e_g_d_res_43_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_43_CEINV_30636
    );
  m_e_exp_m_e_g_d_res_mux0002_21_Q : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X23Y24"
    )
    port map (
      ADR0 => N289_0,
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(42),
      O => m_e_exp_m_e_g_d_res_mux0002(21)
    );
  m_e_exp_m_e_g_d_res_35_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(28),
      O => m_e_exp_m_e_g_d_res_35_DXMUX_30697
    );
  m_e_exp_m_e_g_d_res_35_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(29),
      O => m_e_exp_m_e_g_d_res_35_DYMUX_30684
    );
  m_e_exp_m_e_g_d_res_35_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_35_CLKINV_30675
    );
  m_e_exp_m_e_g_d_res_35_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_35_CEINV_30674
    );
  m_e_exp_m_e_g_d_res_mux0002_29_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X21Y31"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(34),
      ADR1 => N273_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(29)
    );
  m_e_exp_m_e_g_d_res_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(36),
      O => m_e_exp_m_e_g_d_res_27_DXMUX_30735
    );
  m_e_exp_m_e_g_d_res_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(37),
      O => m_e_exp_m_e_g_d_res_27_DYMUX_30722
    );
  m_e_exp_m_e_g_d_res_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_27_CLKINV_30713
    );
  m_e_exp_m_e_g_d_res_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_27_CEINV_30712
    );
  m_e_exp_m_e_g_d_res_mux0002_37_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X16Y32"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(26),
      ADR1 => N255_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(37)
    );
  m_e_exp_m_e_g_d_res_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(44),
      O => m_e_exp_m_e_g_d_res_19_DXMUX_30773
    );
  m_e_exp_m_e_g_d_res_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(45),
      O => m_e_exp_m_e_g_d_res_19_DYMUX_30760
    );
  m_e_exp_m_e_g_d_res_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_19_CLKINV_30751
    );
  m_e_exp_m_e_g_d_res_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_19_CEINV_30750
    );
  m_e_exp_m_e_g_d_res_mux0002_45_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X20Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N237_0,
      ADR2 => m_e_exp_d_val_q(18),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(45)
    );
  m_e_exp_m_e_g_d_res_61_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(2),
      O => m_e_exp_m_e_g_d_res_61_DXMUX_30811
    );
  m_e_exp_m_e_g_d_res_61_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(3),
      O => m_e_exp_m_e_g_d_res_61_DYMUX_30798
    );
  m_e_exp_m_e_g_d_res_61_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_61_CLKINV_30789
    );
  m_e_exp_m_e_g_d_res_61_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_61_CEINV_30788
    );
  m_e_exp_m_e_g_d_res_mux0002_3_Q : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X22Y30"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => N249_0,
      ADR3 => m_e_exp_d_val_q(60),
      O => m_e_exp_m_e_g_d_res_mux0002(3)
    );
  m_e_exp_m_e_g_d_res_53_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(10),
      O => m_e_exp_m_e_g_d_res_53_DXMUX_30849
    );
  m_e_exp_m_e_g_d_res_53_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(11),
      O => m_e_exp_m_e_g_d_res_53_DYMUX_30836
    );
  m_e_exp_m_e_g_d_res_53_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_53_CLKINV_30827
    );
  m_e_exp_m_e_g_d_res_53_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_53_CEINV_30826
    );
  m_e_exp_m_e_g_d_res_mux0002_11_Q : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X20Y33"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(52),
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => VCC,
      ADR3 => N311_0,
      O => m_e_exp_m_e_g_d_res_mux0002(11)
    );
  m_e_exp_m_e_g_d_res_45_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(18),
      O => m_e_exp_m_e_g_d_res_45_DXMUX_30887
    );
  m_e_exp_m_e_g_d_res_45_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(19),
      O => m_e_exp_m_e_g_d_res_45_DYMUX_30874
    );
  m_e_exp_m_e_g_d_res_45_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_45_CLKINV_30865
    );
  m_e_exp_m_e_g_d_res_45_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_45_CEINV_30864
    );
  m_e_exp_m_e_g_d_res_mux0002_19_Q : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X23Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N295_0,
      ADR2 => m_e_exp_d_val_q(44),
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(19)
    );
  m_e_exp_m_e_g_d_res_37_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(26),
      O => m_e_exp_m_e_g_d_res_37_DXMUX_30925
    );
  m_e_exp_m_e_g_d_res_37_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(27),
      O => m_e_exp_m_e_g_d_res_37_DYMUX_30912
    );
  m_e_exp_m_e_g_d_res_37_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_37_CLKINV_30903
    );
  m_e_exp_m_e_g_d_res_37_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_37_CEINV_30902
    );
  m_e_exp_m_e_g_d_res_mux0002_27_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X18Y32"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(36),
      ADR1 => N277_0,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(27)
    );
  m_e_exp_m_e_g_d_res_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(34),
      O => m_e_exp_m_e_g_d_res_29_DXMUX_30963
    );
  m_e_exp_m_e_g_d_res_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(35),
      O => m_e_exp_m_e_g_d_res_29_DYMUX_30950
    );
  m_e_exp_m_e_g_d_res_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_29_CLKINV_30941
    );
  m_e_exp_m_e_g_d_res_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_29_CEINV_30940
    );
  m_e_exp_m_e_g_d_res_mux0002_35_Q : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X20Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => N259_0,
      ADR3 => m_e_exp_d_val_q(28),
      O => m_e_exp_m_e_g_d_res_mux0002(35)
    );
  m_e_exp_m_e_g_d_res_63_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(0),
      O => m_e_exp_m_e_g_d_res_63_DXMUX_31001
    );
  m_e_exp_m_e_g_d_res_63_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(1),
      O => m_e_exp_m_e_g_d_res_63_DYMUX_30988
    );
  m_e_exp_m_e_g_d_res_63_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_63_CLKINV_30979
    );
  m_e_exp_m_e_g_d_res_63_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_63_CEINV_30978
    );
  m_e_exp_m_e_g_d_res_mux0002_1_Q : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X22Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N293_0,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => m_e_exp_d_val_q(62),
      O => m_e_exp_m_e_g_d_res_mux0002(1)
    );
  m_e_exp_m_e_g_d_res_55_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(8),
      O => m_e_exp_m_e_g_d_res_55_DXMUX_31039
    );
  m_e_exp_m_e_g_d_res_55_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(9),
      O => m_e_exp_m_e_g_d_res_55_DYMUX_31026
    );
  m_e_exp_m_e_g_d_res_55_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_55_CLKINV_31017
    );
  m_e_exp_m_e_g_d_res_55_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_55_CEINV_31016
    );
  m_e_exp_m_e_g_d_res_mux0002_9_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X21Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N189_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(54),
      O => m_e_exp_m_e_g_d_res_mux0002(9)
    );
  m_e_exp_m_e_g_d_res_47_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(16),
      O => m_e_exp_m_e_g_d_res_47_DXMUX_31077
    );
  m_e_exp_m_e_g_d_res_47_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(17),
      O => m_e_exp_m_e_g_d_res_47_DYMUX_31064
    );
  m_e_exp_m_e_g_d_res_47_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_47_CLKINV_31055
    );
  m_e_exp_m_e_g_d_res_47_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_47_CEINV_31054
    );
  m_e_exp_m_e_g_d_res_mux0002_17_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X22Y29"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N299_0,
      ADR2 => m_e_exp_d_val_q(46),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(17)
    );
  m_e_exp_m_e_g_d_res_39_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(24),
      O => m_e_exp_m_e_g_d_res_39_DXMUX_31115
    );
  m_e_exp_m_e_g_d_res_39_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(25),
      O => m_e_exp_m_e_g_d_res_39_DYMUX_31102
    );
  m_e_exp_m_e_g_d_res_39_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_39_CLKINV_31093
    );
  m_e_exp_m_e_g_d_res_39_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_39_CEINV_31092
    );
  m_e_exp_m_e_g_d_res_mux0002_25_Q : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X20Y28"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(38),
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => VCC,
      ADR3 => N281_0,
      O => m_e_exp_m_e_g_d_res_mux0002(25)
    );
  m_e_exp_m_e_g_d_res_57_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(6),
      O => m_e_exp_m_e_g_d_res_57_DXMUX_31153
    );
  m_e_exp_m_e_g_d_res_57_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(7),
      O => m_e_exp_m_e_g_d_res_57_DYMUX_31140
    );
  m_e_exp_m_e_g_d_res_57_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_57_CLKINV_31131
    );
  m_e_exp_m_e_g_d_res_57_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_57_CEINV_31130
    );
  m_e_exp_m_e_g_d_res_mux0002_7_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X24Y31"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(56),
      ADR1 => N193_0,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(7)
    );
  m_e_exp_m_e_g_d_res_49_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(14),
      O => m_e_exp_m_e_g_d_res_49_DXMUX_31191
    );
  m_e_exp_m_e_g_d_res_49_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(15),
      O => m_e_exp_m_e_g_d_res_49_DYMUX_31178
    );
  m_e_exp_m_e_g_d_res_49_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_49_CLKINV_31169
    );
  m_e_exp_m_e_g_d_res_49_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_49_CEINV_31168
    );
  m_e_exp_m_e_g_d_res_mux0002_15_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N303_0,
      ADR2 => m_e_exp_d_val_q(48),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(15)
    );
  m_e_exp_m_e_g_d_res_59_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(4),
      O => m_e_exp_m_e_g_d_res_59_DXMUX_31229
    );
  m_e_exp_m_e_g_d_res_59_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(5),
      O => m_e_exp_m_e_g_d_res_59_DYMUX_31216
    );
  m_e_exp_m_e_g_d_res_59_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_59_CLKINV_31207
    );
  m_e_exp_m_e_g_d_res_59_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_59_CEINV_31206
    );
  m_e_exp_m_e_g_d_res_mux0002_5_Q : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => N205_0,
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => m_e_exp_d_val_q(58),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(5)
    );
  m_e_exp_div_q_r_l_q_63_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(63),
      O => m_e_exp_div_q_r_l_q_63_DXMUX_31272
    );
  m_e_exp_div_q_r_l_q_63_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(20),
      O => m_e_exp_div_q_r_l_q_63_DYMUX_31256
    );
  m_e_exp_div_q_r_l_q_63_SRINV : X_INV
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_63_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_63_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_63_CLKINV_31247
    );
  m_e_exp_div_q_r_l_q_63_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_63_CEINV_31246
    );
  m_e_exp_div_rest_20_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X21Y21"
    )
    port map (
      ADR0 => m_e_exp_div_sum1_20_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_bit_q11,
      ADR3 => m_e_exp_div_rest_0_211,
      O => m_e_exp_div_rest(20)
    );
  m_e_exp_div_q_r_l_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(15),
      O => m_e_exp_div_q_r_l_q_15_DXMUX_31318
    );
  m_e_exp_div_q_r_l_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(14),
      O => m_e_exp_div_q_r_l_q_15_DYMUX_31303
    );
  m_e_exp_div_q_r_l_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_15_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_15_CLKINV_31294
    );
  m_e_exp_div_q_r_l_q_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_15_CEINV_31293
    );
  m_e_exp_div_rest_14_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X18Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1(14),
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(14)
    );
  m_e_exp_div_q_r_l_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(31),
      O => m_e_exp_div_q_r_l_q_31_DXMUX_31364
    );
  m_e_exp_div_q_r_l_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(30),
      O => m_e_exp_div_q_r_l_q_31_DYMUX_31349
    );
  m_e_exp_div_q_r_l_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X21Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_31_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_31_CLKINV_31340
    );
  m_e_exp_div_q_r_l_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_31_CEINV_31339
    );
  m_e_exp_div_rest_30_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X21Y17"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(30),
      ADR1 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_bit_q12,
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(30)
    );
  m_e_exp_div_q_r_l_q_37_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(37),
      O => m_e_exp_div_q_r_l_q_37_DXMUX_31410
    );
  m_e_exp_div_q_r_l_q_37_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(40),
      O => m_e_exp_div_q_r_l_q_37_DYMUX_31395
    );
  m_e_exp_div_q_r_l_q_37_SRINV : X_INV
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_37_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_37_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_37_CLKINV_31386
    );
  m_e_exp_div_q_r_l_q_37_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_37_CEINV_31385
    );
  m_e_exp_div_rest_40_1 : X_LUT4
    generic map(
      INIT => X"A8E4",
      LOC => "SLICE_X25Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_bit_q1,
      ADR2 => m_e_exp_div_N11,
      ADR3 => N1233_0,
      O => m_e_exp_div_rest(40)
    );
  m_e_exp_div_q_r_l_q_47_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(47),
      O => m_e_exp_div_q_r_l_q_47_DXMUX_31456
    );
  m_e_exp_div_q_r_l_q_47_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(51),
      O => m_e_exp_div_q_r_l_q_47_DYMUX_31441
    );
  m_e_exp_div_q_r_l_q_47_SRINV : X_INV
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_47_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_47_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_47_CLKINV_31432
    );
  m_e_exp_div_q_r_l_q_47_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_47_CEINV_31431
    );
  m_e_exp_div_rest_51_1 : X_LUT4
    generic map(
      INIT => X"DA88",
      LOC => "SLICE_X26Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_rest_0_21_12029,
      ADR2 => N1194_0,
      ADR3 => m_e_exp_div_cu_bit_q1_11986,
      O => m_e_exp_div_rest(51)
    );
  m_e_exp_div_q_r_l_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(29),
      O => m_e_exp_div_q_r_l_q_29_DXMUX_31502
    );
  m_e_exp_div_q_r_l_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(28),
      O => m_e_exp_div_q_r_l_q_29_DYMUX_31487
    );
  m_e_exp_div_q_r_l_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_29_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_29_CLKINV_31478
    );
  m_e_exp_div_q_r_l_q_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_29_CEINV_31477
    );
  m_e_exp_div_rest_28_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_bit_q12,
      ADR2 => m_e_exp_div_rest_0_212,
      ADR3 => m_e_exp_div_sum1(28),
      O => m_e_exp_div_rest(28)
    );
  m_e_exp_div_q_r_l_q_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1041,
      O => N1041_0
    );
  m_e_exp_div_q_r_l_q_45_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(45),
      O => m_e_exp_div_q_r_l_q_45_DYMUX_31533
    );
  m_e_exp_div_q_r_l_q_45_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_45_CLKINV_31524
    );
  m_e_exp_div_q_r_l_q_45_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_45_CEINV_31523
    );
  m_e_exp_div_q_r_l_q_58_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(58),
      O => m_e_exp_div_q_r_l_q_58_DXMUX_31586
    );
  m_e_exp_div_q_r_l_q_58_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_rest(49),
      O => m_e_exp_div_q_r_l_q_58_DYMUX_31571
    );
  m_e_exp_div_q_r_l_q_58_SRINV : X_INV
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_58_SRINVNOT
    );
  m_e_exp_div_q_r_l_q_58_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_q_r_l_q_58_CLKINV_31562
    );
  m_e_exp_div_q_r_l_q_58_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_q_r_l_q_58_CEINV_31561
    );
  m_e_exp_div_rest_49_1 : X_LUT4
    generic map(
      INIT => X"EA60",
      LOC => "SLICE_X27Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N1198_0,
      ADR2 => m_e_exp_div_cu_bit_q1_11986,
      ADR3 => m_e_exp_div_rest_0_21_12029,
      O => m_e_exp_div_rest(49)
    );
  g_g_v_rsa_en_exp_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N786,
      O => N786_0
    );
  g_g_v_rsa_en_exp_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_mux0004,
      O => g_g_v_rsa_en_exp_DYMUX_31614
    );
  g_g_v_rsa_en_exp_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_en_exp_CLKINV_31604
    );
  g_g_v_rsa_en_exp_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_en_exp_CEINV_31603
    );
  g_g_v_rsa_current_state_FSM_Out151 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X12Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => g_g_v_rsa_current_state_FSM_FFd9_12203,
      ADR2 => VCC,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd6_12212,
      O => g_g_v_rsa_mux0004
    );
  m_e_exp_m_e_g_d_res_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(62),
      O => m_e_exp_m_e_g_d_res_1_DXMUX_31660
    );
  m_e_exp_m_e_g_d_res_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(63),
      O => m_e_exp_m_e_g_d_res_1_DYMUX_31647
    );
  m_e_exp_m_e_g_d_res_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_1_CLKINV_31638
    );
  m_e_exp_m_e_g_d_res_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_1_CEINV_31637
    );
  m_e_exp_m_e_g_d_res_mux0002_63_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N197_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(0),
      O => m_e_exp_m_e_g_d_res_mux0002(63)
    );
  m_e_exp_m_e_g_d_res_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(60),
      O => m_e_exp_m_e_g_d_res_3_DXMUX_31698
    );
  m_e_exp_m_e_g_d_res_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(61),
      O => m_e_exp_m_e_g_d_res_3_DYMUX_31685
    );
  m_e_exp_m_e_g_d_res_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_3_CLKINV_31676
    );
  m_e_exp_m_e_g_d_res_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_3_CEINV_31675
    );
  m_e_exp_m_e_g_d_res_mux0002_61_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N201_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(2),
      O => m_e_exp_m_e_g_d_res_mux0002(61)
    );
  m_e_exp_m_e_g_d_res_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(58),
      O => m_e_exp_m_e_g_d_res_5_DXMUX_31736
    );
  m_e_exp_m_e_g_d_res_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(59),
      O => m_e_exp_m_e_g_d_res_5_DYMUX_31723
    );
  m_e_exp_m_e_g_d_res_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_5_CLKINV_31714
    );
  m_e_exp_m_e_g_d_res_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_5_CEINV_31713
    );
  m_e_exp_m_e_g_d_res_mux0002_59_Q : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X16Y23"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(4),
      ADR3 => N207_0,
      O => m_e_exp_m_e_g_d_res_mux0002(59)
    );
  m_e_exp_m_e_g_d_res_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(56),
      O => m_e_exp_m_e_g_d_res_7_DXMUX_31774
    );
  m_e_exp_m_e_g_d_res_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(57),
      O => m_e_exp_m_e_g_d_res_7_DYMUX_31761
    );
  m_e_exp_m_e_g_d_res_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_7_CLKINV_31752
    );
  m_e_exp_m_e_g_d_res_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_7_CEINV_31751
    );
  m_e_exp_m_e_g_d_res_mux0002_57_Q : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X18Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N211_0,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => m_e_exp_d_val_q(6),
      O => m_e_exp_m_e_g_d_res_mux0002(57)
    );
  m_e_exp_m_e_g_d_res_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(54),
      O => m_e_exp_m_e_g_d_res_9_DXMUX_31812
    );
  m_e_exp_m_e_g_d_res_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res_mux0002(55),
      O => m_e_exp_m_e_g_d_res_9_DYMUX_31799
    );
  m_e_exp_m_e_g_d_res_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_d_res_9_CLKINV_31790
    );
  m_e_exp_m_e_g_d_res_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_d_res_9_CEINV_31789
    );
  m_e_exp_m_e_g_d_res_mux0002_55_Q : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X16Y25"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => m_e_exp_d_val_q(8),
      ADR2 => VCC,
      ADR3 => N215_0,
      O => m_e_exp_m_e_g_d_res_mux0002(55)
    );
  m_e_exp_m_e_g_val_mul_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_mux000217_31848,
      O => m_e_exp_m_e_g_reset_m_mux000217_0
    );
  m_e_exp_m_e_g_val_mul_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_val_mul_0_GYMUX_31838,
      O => m_e_exp_m_e_g_val_mul_0_DYMUX_31839
    );
  m_e_exp_m_e_g_val_mul_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_val_mul_0_GYMUX_31838,
      O => m_e_exp_m_e_g_current_state_cmp_eq0011_0
    );
  m_e_exp_m_e_g_val_mul_0_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_cmp_eq0011,
      O => m_e_exp_m_e_g_val_mul_0_GYMUX_31838
    );
  m_e_exp_m_e_g_val_mul_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_val_mul_0_CLKINV_31830
    );
  m_e_exp_m_e_g_val_mul_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_val_mul_0_CEINV_31829
    );
  m_e_exp_m_e_g_current_state_FSM_Out101 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X15Y30"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_current_state_cmp_eq0011
    );
  n_calc_cu_current_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd4_In,
      O => n_calc_cu_current_state_FSM_FFd4_DXMUX_31886
    );
  n_calc_cu_current_state_FSM_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd3_In,
      O => n_calc_cu_current_state_FSM_FFd4_DYMUX_31870
    );
  n_calc_cu_current_state_FSM_FFd4_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_cu_current_state_FSM_FFd4_SRINVNOT
    );
  n_calc_cu_current_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_cu_current_state_FSM_FFd4_CLKINV_31860
    );
  n_calc_cu_current_state_FSM_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"CFCC",
      LOC => "SLICE_X2Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => n_calc_cu_current_state_FSM_FFd4_11829,
      ADR2 => n_calc_operation_counter_hit_12298,
      ADR3 => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_cu_current_state_FSM_FFd3_In
    );
  m_e_exp_mul_cu_current_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd3_11823,
      O => m_e_exp_mul_cu_current_state_FSM_FFd2_DXMUX_31910
    );
  m_e_exp_mul_cu_current_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_cu_current_state_FSM_FFd2_DYMUX_31902
    );
  m_e_exp_mul_cu_current_state_FSM_FFd2_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_cu_current_state_FSM_FFd2_SRINVNOT
    );
  m_e_exp_mul_cu_current_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_cu_current_state_FSM_FFd2_CLKINV_31899
    );
  N941_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N941,
      O => N941_0
    );
  N941_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_24_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_24_0
    );
  m_e_exp_mul_gestore_shift_rca_rca_23_fa_c1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_16_Q,
      ADR1 => N1147_0,
      ADR2 => VCC,
      ADR3 => N1146_0,
      O => m_e_exp_mul_gestore_shift_rca_carry_24_Q
    );
  n_calc_gestore_shift_rca_carry_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_18_Q,
      O => n_calc_gestore_shift_rca_carry_18_0
    );
  n_calc_gestore_shift_rca_carry_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_16_Q,
      O => n_calc_gestore_shift_rca_carry_16_0
    );
  n_calc_gestore_shift_rca_rca_15_fa_c1 : X_LUT4
    generic map(
      INIT => X"FE80",
      LOC => "SLICE_X2Y0"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_14_0,
      ADR1 => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_gestore_shift_rca_carry_16_Q
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23_31986,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23_0
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X13_31978,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X15Y34"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(16),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X13_31978
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23_32010,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23_0
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X13_32002,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X12Y35"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(24),
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X13_32002
    );
  m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_25_Q,
      O => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_32041
    );
  m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_25_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_25_Q
    );
  m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_32025
    );
  m_e_exp_mul_gestore_shift_rca_rca_24_fa_c1 : X_LUT4
    generic map(
      INIT => X"8EE8",
      LOC => "SLICE_X24Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_gestore_shift_rca_carry_24_0,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(24),
      O => m_e_exp_mul_gestore_shift_rca_carry_25_pack_1
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd3_In,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_DXMUX_32076
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1527_pack_2,
      O => N1527
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_CLKINV_32060
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_In68_SW0 : X_LUT4
    generic map(
      INIT => X"D58F",
      LOC => "SLICE_X12Y27"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => m_e_exp_m_e_g_current_state_cmp_ge0000,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR3 => m_e_exp_div_f_s_q(0),
      O => N1527_pack_2
    );
  N1031_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1031,
      O => N1031_0
    );
  N1031_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N850,
      O => N850_0
    );
  m_e_exp_div_gestore_shift_rca_rca_58_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"00FE",
      LOC => "SLICE_X30Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => N732,
      O => N850
    );
  N1032_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1032,
      O => N1032_0
    );
  N1032_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N851,
      O => N851_0
    );
  m_e_exp_div_gestore_shift_rca_rca_58_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X31Y10"
    )
    port map (
      ADR0 => N733,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => N851
    );
  N1220_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1220,
      O => N1220_0
    );
  N1220_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1074_pack_1,
      O => N1074
    );
  m_e_exp_div_gestore_shift_rca_rca_58_fa_ha2_Mxor_s_Result1_SW3 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X28Y7"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1601_0,
      O => N1074_pack_1
    );
  n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_26_Q,
      O => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_32183
    );
  n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_26_pack_2,
      O => n_calc_gestore_shift_rca_carry_26_Q
    );
  n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_32167
    );
  Mcompar_correct_0_cmp_eq0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X3Y20"
    )
    port map (
      ADR0 => msg_hashed_1_q(23),
      ADR1 => msg_hashed_q(23),
      ADR2 => msg_hashed_1_q(22),
      ADR3 => msg_hashed_q(22),
      O => Mcompar_correct_0_cmp_eq0000_lut(11)
    );
  n_calc_gestore_shift_rca_rca_25_fa_c1 : X_LUT4
    generic map(
      INIT => X"FA88",
      LOC => "SLICE_X2Y5"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N859_0,
      ADR2 => N860_0,
      ADR3 => n_calc_gestore_shift_rca_carry_22_Q,
      O => n_calc_gestore_shift_rca_carry_26_pack_2
    );
  N984_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N984,
      O => N984_0
    );
  N984_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_34_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_34_0
    );
  m_e_exp_div_gestore_shift_rca_rca_33_fa_c1 : X_LUT4
    generic map(
      INIT => X"EAA8",
      LOC => "SLICE_X25Y20"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_34_Q
    );
  n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_5_Q,
      O => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_32242
    );
  n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1489_pack_2,
      O => N1489
    );
  n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_32226
    );
  n_calc_a_chain_gen_5_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"4114",
      LOC => "SLICE_X1Y11"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_m_q(5),
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_gestore_shift_rca_carry_5_0,
      O => N1489_pack_2
    );
  m_e_exp_div_operation_counter_count_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_Result(4),
      O => m_e_exp_div_operation_counter_count_4_DXMUX_32279
    );
  m_e_exp_div_operation_counter_count_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_N12_pack_2,
      O => m_e_exp_div_N12
    );
  m_e_exp_div_operation_counter_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_operation_counter_count_4_CLKINV_32261
    );
  m_e_exp_div_operation_counter_count_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_c_0,
      O => m_e_exp_div_operation_counter_count_4_CEINV_32260
    );
  m_e_exp_div_operation_counter_Mcount_count_xor_3_111 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X30Y20"
    )
    port map (
      ADR0 => m_e_exp_div_operation_counter_count(1),
      ADR1 => m_e_exp_div_operation_counter_count(0),
      ADR2 => m_e_exp_div_operation_counter_count(2),
      ADR3 => VCC,
      O => m_e_exp_div_N12_pack_2
    );
  N465_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N465,
      O => N465_0
    );
  N465_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N464,
      O => N464_0
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X27Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N464
    );
  N455_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N455,
      O => N455_0
    );
  N455_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N461,
      O => N461_0
    );
  n_calc_a_chain_gen_27_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X7Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N461
    );
  N417_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N417,
      O => N417_0
    );
  N417_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N416,
      O => N416_0
    );
  m_e_exp_mul_a_chain_gen_19_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X28Y38"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => N416
    );
  N414_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N414,
      O => N414_0
    );
  N414_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N413,
      O => N413_0
    );
  n_calc_a_chain_gen_19_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X3Y0"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N413
    );
  m_e_exp_mul_operation_counter_hit_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_operation_counter_hit_cmp_eq0000,
      O => m_e_exp_mul_operation_counter_hit_DXMUX_32413
    );
  m_e_exp_mul_operation_counter_hit_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_N01_pack_1,
      O => m_e_exp_mul_N01
    );
  m_e_exp_mul_operation_counter_hit_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_operation_counter_hit_CLKINV_32395
    );
  m_e_exp_mul_operation_counter_hit_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd3_11823,
      O => m_e_exp_mul_operation_counter_hit_CEINV_32394
    );
  m_e_exp_mul_operation_counter_Mcount_count_xor_4_121 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X14Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_operation_counter_count(2),
      ADR1 => m_e_exp_mul_operation_counter_count(0),
      ADR2 => m_e_exp_mul_operation_counter_count(1),
      ADR3 => m_e_exp_mul_operation_counter_count(3),
      O => m_e_exp_mul_N01_pack_1
    );
  n_calc_operation_counter_hit_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_operation_counter_hit_cmp_eq0000,
      O => n_calc_operation_counter_hit_DXMUX_32451
    );
  n_calc_operation_counter_hit_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_N01_pack_1,
      O => n_calc_N01
    );
  n_calc_operation_counter_hit_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_operation_counter_hit_CLKINV_32433
    );
  n_calc_operation_counter_hit_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd3_11827,
      O => n_calc_operation_counter_hit_CEINV_32432
    );
  n_calc_operation_counter_Mcount_count_xor_4_121 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X14Y27"
    )
    port map (
      ADR0 => n_calc_operation_counter_count(0),
      ADR1 => n_calc_operation_counter_count(3),
      ADR2 => n_calc_operation_counter_count(1),
      ADR3 => n_calc_operation_counter_count(2),
      O => n_calc_N01_pack_1
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8_32480,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X8_32473,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X11Y42"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => pr_q(27),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X8_32473
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16_32504,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16_0
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X16_32497,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X16_0
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X16 : X_LUT4
    generic map(
      INIT => X"8C80",
      LOC => "SLICE_X13Y40"
    )
    port map (
      ADR0 => pr_q(1),
      ADR1 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11,
      ADR2 => c_e_q(0),
      ADR3 => msg_1_IBUF_11126,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X16_32497
    );
  m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_28_Q,
      O => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_32535
    );
  m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_28_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_28_Q
    );
  m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_32518
    );
  m_e_exp_mul_gestore_shift_rca_rca_27_fa_c1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X23Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_24_0,
      ADR1 => N929,
      ADR2 => VCC,
      ADR3 => N928,
      O => m_e_exp_mul_gestore_shift_rca_carry_28_pack_1
    );
  n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_28_Q,
      O => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_32570
    );
  n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_28_pack_2,
      O => n_calc_gestore_shift_rca_carry_28_Q
    );
  n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_32554
    );
  n_calc_gestore_shift_rca_rca_27_fa_c1 : X_LUT4
    generic map(
      INIT => X"F8E0",
      LOC => "SLICE_X1Y4"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_gestore_shift_rca_carry_26_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_gestore_shift_rca_carry_28_pack_2
    );
  N187_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N187,
      O => N187_0
    );
  N187_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_mux000224_32589,
      O => m_e_exp_m_e_g_reset_m_mux000224_0
    );
  m_e_exp_m_e_g_reset_m_mux000224 : X_LUT4
    generic map(
      INIT => X"CCCF",
      LOC => "SLICE_X14Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR2 => g_g_v_rsa_en_exp_11652,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      O => m_e_exp_m_e_g_reset_m_mux000224_32589
    );
  m_e_exp_m_e_g_reset_m_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_mux0002,
      O => m_e_exp_m_e_g_reset_m_DXMUX_32629
    );
  m_e_exp_m_e_g_reset_m_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_mux000239_pack_1,
      O => m_e_exp_m_e_g_reset_m_mux000239_12475
    );
  m_e_exp_m_e_g_reset_m_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_reset_m_CLKINV_32612
    );
  m_e_exp_m_e_g_reset_m_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_reset_m_CEINV_32611
    );
  m_e_exp_m_e_g_reset_m_mux000239 : X_LUT4
    generic map(
      INIT => X"2232",
      LOC => "SLICE_X14Y31"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_reset_m_mux000224_0,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR3 => m_e_exp_m_e_g_current_state_cmp_eq0000,
      O => m_e_exp_m_e_g_reset_m_mux000239_pack_1
    );
  N1050_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1050,
      O => N1050_0
    );
  N1050_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1049,
      O => N1049_0
    );
  n_calc_gestore_shift_rca_rca_6_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X2Y6"
    )
    port map (
      ADR0 => N907,
      ADR1 => VCC,
      ADR2 => N904,
      ADR3 => N905,
      O => N1049
    );
  N1188_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1188,
      O => N1188_0
    );
  N1188_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_54_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_54_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_c1 : X_LUT4
    generic map(
      INIT => X"EAE0",
      LOC => "SLICE_X27Y11"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N1098_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_0,
      ADR3 => N1097_0,
      O => m_e_exp_div_gestore_shift_rca_carry_54_pack_1
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_1_FXMUX_32710,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_1_DXMUX_32711
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_1_FXMUX_32710,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_In_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_1_FXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_In,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_1_FXMUX_32710
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_62_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_62_Q
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_1_CLKINV_32695
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1 : X_LUT4
    generic map(
      INIT => X"ECE0",
      LOC => "SLICE_X23Y9"
    )
    port map (
      ADR0 => N953_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      ADR3 => N952_0,
      O => m_e_exp_div_gestore_shift_rca_carry_62_pack_1
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8_32739,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N483,
      O => N483_0
    );
  m_e_exp_div_quotient_chain_gen_0_sc_in_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X29Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(0),
      ADR2 => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      O => N483
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23_32763,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23_0
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X13_32755,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X2Y31"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(9),
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X13_32755
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8_32787,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X8_32780,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X1Y42"
    )
    port map (
      ADR0 => pr_q(12),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X8_32780
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8_32811,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X8_32804,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X1Y41"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => c_e_q(0),
      ADR3 => pr_q(20),
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X8_32804
    );
  g_g_v_rsa_reset_exp_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_mux0002,
      O => g_g_v_rsa_reset_exp_DXMUX_32850
    );
  g_g_v_rsa_reset_exp_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd6_12212,
      O => g_g_v_rsa_reset_exp_DYMUX_32838
    );
  g_g_v_rsa_reset_exp_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1531_pack_1,
      O => N1531
    );
  g_g_v_rsa_reset_exp_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => g_g_v_rsa_reset_exp_CLKINV_32829
    );
  g_g_v_rsa_reset_exp_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => g_g_v_rsa_reset_exp_CEINV_32828
    );
  g_g_v_rsa_reset_exp_mux000231_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X0Y31"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd3_12205,
      ADR1 => g_g_v_rsa_reset_exp_mux000221_0,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd2_12208,
      ADR3 => g_g_v_rsa_reset_exp_mux000216_0,
      O => N1531_pack_1
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23_32876,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23_0
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X13_32868,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X2Y36"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(28),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X13_32868
    );
  N1149_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1149,
      O => N1149_0
    );
  N1149_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N980,
      O => N980_0
    );
  m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X19Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N889_0,
      ADR2 => N890,
      ADR3 => N892_0,
      O => N980
    );
  N878_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N878,
      O => N878_0
    );
  N878_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N877,
      O => N877_0
    );
  n_calc_gestore_shift_rca_rca_15_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X3Y1"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => N877
    );
  N860_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N860,
      O => N860_0
    );
  N860_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N859,
      O => N859_0
    );
  n_calc_gestore_shift_rca_rca_23_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X0Y5"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      O => N859
    );
  N1617_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1617,
      O => N1617_0
    );
  N1617_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1621_pack_1,
      O => N1621
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_mux2_1_X_SW2_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X25Y6"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_operation_counter_hit_11564,
      ADR3 => m_e_exp_div_cu_en_r4_0,
      O => N1621_pack_1
    );
  m_e_exp_m_exp_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(1),
      O => m_e_exp_m_exp_q_1_DXMUX_32995
    );
  m_e_exp_m_exp_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(0),
      O => m_e_exp_m_exp_q_1_DYMUX_32986
    );
  m_e_exp_m_exp_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_1_SRINVNOT
    );
  m_e_exp_m_exp_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_1_CLKINV_32983
    );
  m_e_exp_m_exp_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_1_CEINV_32982
    );
  m_e_exp_m_exp_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(3),
      O => m_e_exp_m_exp_q_3_DXMUX_33023
    );
  m_e_exp_m_exp_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(2),
      O => m_e_exp_m_exp_q_3_DYMUX_33014
    );
  m_e_exp_m_exp_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_3_SRINVNOT
    );
  m_e_exp_m_exp_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_3_CLKINV_33011
    );
  m_e_exp_m_exp_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_3_CEINV_33010
    );
  m_e_exp_m_exp_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(5),
      O => m_e_exp_m_exp_q_5_DXMUX_33051
    );
  m_e_exp_m_exp_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(4),
      O => m_e_exp_m_exp_q_5_DYMUX_33042
    );
  m_e_exp_m_exp_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_5_SRINVNOT
    );
  m_e_exp_m_exp_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_5_CLKINV_33039
    );
  m_e_exp_m_exp_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_5_CEINV_33038
    );
  m_e_exp_m_exp_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(7),
      O => m_e_exp_m_exp_q_7_DXMUX_33079
    );
  m_e_exp_m_exp_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(6),
      O => m_e_exp_m_exp_q_7_DYMUX_33070
    );
  m_e_exp_m_exp_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_7_SRINVNOT
    );
  m_e_exp_m_exp_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_7_CLKINV_33067
    );
  m_e_exp_m_exp_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_7_CEINV_33066
    );
  m_e_exp_m_exp_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(9),
      O => m_e_exp_m_exp_q_9_DXMUX_33107
    );
  m_e_exp_m_exp_q_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(8),
      O => m_e_exp_m_exp_q_9_DYMUX_33098
    );
  m_e_exp_m_exp_q_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X4Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_9_SRINVNOT
    );
  m_e_exp_m_exp_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_9_CLKINV_33095
    );
  m_e_exp_m_exp_q_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_9_CEINV_33094
    );
  m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_6_Q,
      O => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_33143
    );
  m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1493_pack_2,
      O => N1493
    );
  m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_33127
    );
  m_e_exp_mul_a_chain_gen_6_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0096",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_gestore_shift_rca_carry_6_Q,
      ADR2 => m_e_exp_mul_m_q(6),
      ADR3 => m_e_exp_mul_en_a_0,
      O => N1493_pack_2
    );
  N471_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N471,
      O => N471_0
    );
  N471_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N470,
      O => N470_0
    );
  m_e_exp_mul_a_chain_gen_28_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X23Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      O => N470
    );
  N857_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N857,
      O => N857_0
    );
  N857_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N468,
      O => N468_0
    );
  n_calc_a_chain_gen_28_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"ED21",
      LOC => "SLICE_X3Y6"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => N468
    );
  N856_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N856,
      O => N856_0
    );
  N856_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N847,
      O => N847_0
    );
  n_calc_gestore_shift_rca_rca_28_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FB08",
      LOC => "SLICE_X3Y5"
    )
    port map (
      ADR0 => N474,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N473_0,
      O => N847
    );
  N1619_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1619,
      O => N1619_0
    );
  N1619_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1623_pack_1,
      O => N1623
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_mux2_1_X_SW3_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"FFF3",
      LOC => "SLICE_X22Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      ADR3 => m_e_exp_div_cu_en_r4_0,
      O => N1623_pack_1
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23_33267,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23_0
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X23_33259,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X23_0
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X23 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X2Y34"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(5),
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X23_33259
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16_33291,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16_0
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X16_33284,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X16_0
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X16 : X_LUT4
    generic map(
      INIT => X"88A0",
      LOC => "SLICE_X2Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11,
      ADR1 => pr_q(5),
      ADR2 => msg_5_IBUF_11130,
      ADR3 => c_e_q(0),
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X16_33284
    );
  msg_hashed_1_q_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(22),
      O => msg_hashed_1_q_22_DXMUX_33314
    );
  msg_hashed_1_q_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(21),
      O => msg_hashed_1_q_22_DYMUX_33305
    );
  msg_hashed_1_q_22_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_1_q_22_SRINVNOT
    );
  msg_hashed_1_q_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_1_q_22_CLKINV_33302
    );
  msg_hashed_1_q_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_0,
      O => msg_hashed_1_q_22_CEINV_33301
    );
  msg_hashed_1_q_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(24),
      O => msg_hashed_1_q_24_DXMUX_33342
    );
  msg_hashed_1_q_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(23),
      O => msg_hashed_1_q_24_DYMUX_33333
    );
  msg_hashed_1_q_24_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_1_q_24_SRINVNOT
    );
  msg_hashed_1_q_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_1_q_24_CLKINV_33330
    );
  msg_hashed_1_q_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_0,
      O => msg_hashed_1_q_24_CEINV_33329
    );
  msg_hashed_1_q_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(18),
      O => msg_hashed_1_q_18_DXMUX_33370
    );
  msg_hashed_1_q_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(17),
      O => msg_hashed_1_q_18_DYMUX_33361
    );
  msg_hashed_1_q_18_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_1_q_18_SRINVNOT
    );
  msg_hashed_1_q_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_1_q_18_CLKINV_33358
    );
  msg_hashed_1_q_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_0,
      O => msg_hashed_1_q_18_CEINV_33357
    );
  msg_hashed_1_q_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(26),
      O => msg_hashed_1_q_26_DXMUX_33398
    );
  msg_hashed_1_q_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(25),
      O => msg_hashed_1_q_26_DYMUX_33389
    );
  msg_hashed_1_q_26_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_1_q_26_SRINVNOT
    );
  msg_hashed_1_q_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_1_q_26_CLKINV_33386
    );
  msg_hashed_1_q_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_0,
      O => msg_hashed_1_q_26_CEINV_33385
    );
  msg_hashed_1_q_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(20),
      O => msg_hashed_1_q_20_DXMUX_33426
    );
  msg_hashed_1_q_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(19),
      O => msg_hashed_1_q_20_DYMUX_33417
    );
  msg_hashed_1_q_20_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_1_q_20_SRINVNOT
    );
  msg_hashed_1_q_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_1_q_20_CLKINV_33414
    );
  msg_hashed_1_q_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_0,
      O => msg_hashed_1_q_20_CEINV_33413
    );
  msg_hashed_1_q_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(28),
      O => msg_hashed_1_q_28_DXMUX_33454
    );
  msg_hashed_1_q_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(27),
      O => msg_hashed_1_q_28_DYMUX_33445
    );
  msg_hashed_1_q_28_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_1_q_28_SRINVNOT
    );
  msg_hashed_1_q_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_1_q_28_CLKINV_33442
    );
  msg_hashed_1_q_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_0,
      O => msg_hashed_1_q_28_CEINV_33441
    );
  msg_hashed_1_q_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(30),
      O => msg_hashed_1_q_30_DXMUX_33482
    );
  msg_hashed_1_q_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(29),
      O => msg_hashed_1_q_30_DYMUX_33473
    );
  msg_hashed_1_q_30_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_1_q_30_SRINVNOT
    );
  msg_hashed_1_q_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_1_q_30_CLKINV_33470
    );
  msg_hashed_1_q_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_0,
      O => msg_hashed_1_q_30_CEINV_33469
    );
  N1167_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1167,
      O => N1167_0
    );
  N1167_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N974_pack_1,
      O => N974
    );
  m_e_exp_div_gestore_shift_rca_rca_49_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X29Y13"
    )
    port map (
      ADR0 => N738,
      ADR1 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N744,
      ADR3 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      O => N974_pack_1
    );
  N1168_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1168,
      O => N1168_0
    );
  N1168_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N975_pack_1,
      O => N975
    );
  m_e_exp_div_gestore_shift_rca_rca_49_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y17"
    )
    port map (
      ADR0 => N745,
      ADR1 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N739,
      O => N975_pack_1
    );
  m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_10_Q,
      O => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_33566
    );
  m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1505_pack_2,
      O => N1505
    );
  m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_33550
    );
  m_e_exp_mul_a_chain_gen_10_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"4114",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_en_a_0,
      ADR1 => m_e_exp_mul_gestore_shift_rca_carry_10_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(10),
      O => N1505_pack_2
    );
  N834_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N834,
      O => N834_0
    );
  N834_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N972,
      O => N972_0
    );
  m_e_exp_div_gestore_shift_rca_rca_40_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X28Y2"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      O => N972
    );
  N679_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N679,
      O => N679_0
    );
  N679_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1214,
      O => N1214_0
    );
  m_e_exp_div_gestore_shift_rca_rca_32_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X25Y4"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1214
    );
  m_e_exp_div_sum1_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(5),
      O => m_e_exp_div_sum1_5_0
    );
  m_e_exp_div_sum1_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(4),
      O => m_e_exp_div_sum1_4_0
    );
  m_e_exp_div_gestore_shift_rca_rca_4_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X21Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(4),
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_4_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_sum1(4)
    );
  m_e_exp_mul_gestore_shift_b_add_sub_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_22_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_22_0
    );
  m_e_exp_mul_gestore_shift_b_add_sub_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_3_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_3_0
    );
  m_e_exp_mul_gestore_shift_rca_rca_2_fa_c1 : X_LUT4
    generic map(
      INIT => X"B2E8",
      LOC => "SLICE_X24Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_2_0,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(2),
      O => m_e_exp_mul_gestore_shift_rca_carry_3_Q
    );
  m_e_exp_end_exp_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X23_33707,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X23_0
    );
  m_e_exp_end_exp_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_end_exp_q_0_DYMUX_33694
    );
  m_e_exp_end_exp_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X13_33691,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_end_exp_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_end_exp_q_0_CLKINV_33683
    );
  m_e_exp_end_exp_q_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_end_exp_q_0_CEINV_33682
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13_33731,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X13_33723,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X1Y34"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(21),
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X13_33723
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13_33755,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X13_33747,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X3Y36"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_d_val_q(29),
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X13_33747
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8_33779,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X8_33772,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X0Y43"
    )
    port map (
      ADR0 => pr_q(28),
      ADR1 => c_e_q(0),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X8_33772
    );
  m_e_exp_div_operation_counter_count_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_operation_counter_count(0),
      O => m_e_exp_div_operation_counter_count_0_DXMUX_33823
    );
  m_e_exp_div_operation_counter_count_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1122,
      O => N1122_0
    );
  m_e_exp_div_operation_counter_count_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_Result(1),
      O => m_e_exp_div_operation_counter_count_0_DYMUX_33806
    );
  m_e_exp_div_operation_counter_count_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_operation_counter_count_0_SRINVNOT
    );
  m_e_exp_div_operation_counter_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_operation_counter_count_0_CLKINV_33795
    );
  m_e_exp_div_operation_counter_count_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_c_0,
      O => m_e_exp_div_operation_counter_count_0_CEINV_33794
    );
  m_e_exp_div_operation_counter_Mcount_count_xor_1_11 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X20Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_operation_counter_count(0),
      ADR3 => m_e_exp_div_operation_counter_count(1),
      O => m_e_exp_div_Result(1)
    );
  c_e_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X8_33869,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X8_0
    );
  c_e_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_check_exp(0),
      O => c_e_q_0_DYMUX_33857
    );
  c_e_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X13_33854,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X13_0
    );
  c_e_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => c_e_q_0_CLKINV_33846
    );
  c_e_q_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_check_exp(0),
      O => c_e_q_0_CEINV_33845
    );
  m_e_exp_div_gestore_shift_rca_carry_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_8_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_8_0
    );
  m_e_exp_div_gestore_shift_rca_carry_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_rca_carry_4_pack_1,
      O => m_e_exp_div_gestore_shift_rca_carry_4_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_3_fa_c1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X21Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_2_0,
      ADR2 => N724_0,
      ADR3 => N723_0,
      O => m_e_exp_div_gestore_shift_rca_carry_4_pack_1
    );
  c_h_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_33934,
      O => save_hash1_0
    );
  c_h_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_check_hash(0),
      O => c_h_q_0_DYMUX_33920
    );
  c_h_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash,
      O => save_hash_0
    );
  c_h_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => c_h_q_0_CLKINV_33908
    );
  c_h_q_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_check_hash(0),
      O => c_h_q_0_CEINV_33907
    );
  m_e_exp_mul_f_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_In42_33975,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In42_0
    );
  m_e_exp_mul_f_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_operation_counter_hit_12185,
      O => m_e_exp_mul_f_q_0_DYMUX_33963
    );
  m_e_exp_mul_f_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_In7_33960,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In7_0
    );
  m_e_exp_mul_f_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_f_q_0_CLKINV_33953
    );
  m_e_exp_mul_f_q_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_f_q_0_CEINV_33952
    );
  n_calc_m_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_val_q(1),
      O => n_calc_m_q_1_DXMUX_33998
    );
  n_calc_m_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_val_q(0),
      O => n_calc_m_q_1_DYMUX_33989
    );
  n_calc_m_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_m_q_1_SRINVNOT
    );
  n_calc_m_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_m_q_1_CLKINV_33986
    );
  n_calc_m_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd4_11829,
      O => n_calc_m_q_1_CEINV_33985
    );
  n_calc_m_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_val_q(3),
      O => n_calc_m_q_3_DXMUX_34026
    );
  n_calc_m_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_val_q(2),
      O => n_calc_m_q_3_DYMUX_34017
    );
  n_calc_m_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_m_q_3_SRINVNOT
    );
  n_calc_m_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_m_q_3_CLKINV_34014
    );
  n_calc_m_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd4_11829,
      O => n_calc_m_q_3_CEINV_34013
    );
  n_calc_m_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_val_q(5),
      O => n_calc_m_q_5_DXMUX_34054
    );
  n_calc_m_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_val_q(4),
      O => n_calc_m_q_5_DYMUX_34045
    );
  n_calc_m_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_m_q_5_SRINVNOT
    );
  n_calc_m_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_m_q_5_CLKINV_34042
    );
  n_calc_m_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd4_11829,
      O => n_calc_m_q_5_CEINV_34041
    );
  n_calc_m_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_val_q(7),
      O => n_calc_m_q_7_DXMUX_34082
    );
  n_calc_m_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_val_q(6),
      O => n_calc_m_q_7_DYMUX_34073
    );
  n_calc_m_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_m_q_7_SRINVNOT
    );
  n_calc_m_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_m_q_7_CLKINV_34070
    );
  n_calc_m_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd4_11829,
      O => n_calc_m_q_7_CEINV_34069
    );
  hash_product_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(22),
      O => hash_product_22_DXMUX_34107
    );
  hash_product_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(21),
      O => hash_product_22_DYMUX_34099
    );
  hash_product_22_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_product_22_SRINVNOT
    );
  hash_product_22_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_product_22_CLKINVNOT
    );
  hash_dato_hashed_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(31),
      O => hash_dato_hashed_31_DXMUX_34131
    );
  hash_dato_hashed_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(31),
      O => hash_dato_hashed_31_DYMUX_34123
    );
  hash_dato_hashed_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_dato_hashed_31_SRINVNOT
    );
  hash_dato_hashed_31_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X1Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_dato_hashed_31_CLKINVNOT
    );
  hash_product_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(24),
      O => hash_product_24_DXMUX_34155
    );
  hash_product_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(23),
      O => hash_product_24_DYMUX_34147
    );
  hash_product_24_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_product_24_SRINVNOT
    );
  hash_product_24_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_product_24_CLKINVNOT
    );
  hash_product_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(26),
      O => hash_product_26_DXMUX_34179
    );
  hash_product_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(25),
      O => hash_product_26_DYMUX_34171
    );
  hash_product_26_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_product_26_SRINVNOT
    );
  hash_product_26_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X0Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_product_26_CLKINVNOT
    );
  hash_product_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(18),
      O => hash_product_18_DXMUX_34203
    );
  hash_product_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(17),
      O => hash_product_18_DYMUX_34195
    );
  hash_product_18_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_product_18_SRINVNOT
    );
  hash_product_18_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X2Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_product_18_CLKINVNOT
    );
  hash_product_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(28),
      O => hash_product_28_DXMUX_34227
    );
  hash_product_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(27),
      O => hash_product_28_DYMUX_34219
    );
  hash_product_28_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_product_28_SRINVNOT
    );
  hash_product_28_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X1Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_product_28_CLKINVNOT
    );
  hash_product_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(20),
      O => hash_product_20_DXMUX_34251
    );
  hash_product_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(19),
      O => hash_product_20_DYMUX_34243
    );
  hash_product_20_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_product_20_SRINVNOT
    );
  hash_product_20_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_product_20_CLKINVNOT
    );
  hash_product_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(30),
      O => hash_product_30_DXMUX_34275
    );
  hash_product_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product_mult0000(29),
      O => hash_product_30_DYMUX_34267
    );
  hash_product_30_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_product_30_SRINVNOT
    );
  hash_product_30_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_product_30_CLKINVNOT
    );
  m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_7_Q,
      O => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_34310
    );
  m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1501_pack_2,
      O => N1501
    );
  m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_34294
    );
  Mcompar_correct_0_cmp_eq0000_lut_8_1 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X3Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => msg_hashed_1_q(17),
      ADR2 => VCC,
      ADR3 => msg_hashed_q(17),
      O => Mcompar_correct_0_cmp_eq0000_lut(8)
    );
  m_e_exp_mul_a_chain_gen_7_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"2112",
      LOC => "SLICE_X28Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_en_a_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_7_0,
      ADR3 => m_e_exp_mul_m_q(7),
      O => N1501_pack_2
    );
  n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_7_Q,
      O => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_34345
    );
  n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1499_pack_2,
      O => N1499
    );
  n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_34329
    );
  n_calc_a_chain_gen_7_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X3Y8"
    )
    port map (
      ADR0 => n_calc_m_q(7),
      ADR1 => n_calc_gestore_shift_rca_carry_7_Q,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1499_pack_2
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8_34373,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X8_34366,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X1Y38"
    )
    port map (
      ADR0 => pr_q(21),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X8_34366
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8_34397,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X8_34390,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X2Y38"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => c_e_q(0),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => pr_q(29),
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X8_34390
    );
  N477_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N477,
      O => N477_0
    );
  N477_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N476,
      O => N476_0
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X22Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      O => N476
    );
  m_e_exp_mul_gestore_shift_b_add_sub_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_28_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_28_0
    );
  m_e_exp_mul_gestore_shift_b_add_sub_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(23),
      O => m_e_exp_div_sum1_23_0
    );
  m_e_exp_div_gestore_shift_rca_rca_23_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"C939",
      LOC => "SLICE_X22Y18"
    )
    port map (
      ADR0 => N1122_0,
      ADR1 => N966_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_20_Q,
      ADR3 => N1123_0,
      O => m_e_exp_div_sum1(23)
    );
  N1038_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1038,
      O => N1038_0
    );
  N1038_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1037,
      O => N1037_0
    );
  m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X31Y19"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1037
    );
  N866_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N866,
      O => N866_0
    );
  N866_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N865,
      O => N865_0
    );
  m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X29Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      O => N865
    );
  msg_hashed_q_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(22),
      O => msg_hashed_q_22_DXMUX_34516
    );
  msg_hashed_q_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(21),
      O => msg_hashed_q_22_DYMUX_34507
    );
  msg_hashed_q_22_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_q_22_SRINVNOT
    );
  msg_hashed_q_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_q_22_CLKINV_34504
    );
  msg_hashed_q_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash_0,
      O => msg_hashed_q_22_CEINV_34503
    );
  msg_hashed_q_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(24),
      O => msg_hashed_q_24_DXMUX_34544
    );
  msg_hashed_q_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(23),
      O => msg_hashed_q_24_DYMUX_34535
    );
  msg_hashed_q_24_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_q_24_SRINVNOT
    );
  msg_hashed_q_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_q_24_CLKINV_34532
    );
  msg_hashed_q_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash_0,
      O => msg_hashed_q_24_CEINV_34531
    );
  msg_hashed_q_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(18),
      O => msg_hashed_q_18_DXMUX_34572
    );
  msg_hashed_q_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(17),
      O => msg_hashed_q_18_DYMUX_34563
    );
  msg_hashed_q_18_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_q_18_SRINVNOT
    );
  msg_hashed_q_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_q_18_CLKINV_34560
    );
  msg_hashed_q_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash_0,
      O => msg_hashed_q_18_CEINV_34559
    );
  msg_hashed_q_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(26),
      O => msg_hashed_q_26_DXMUX_34600
    );
  msg_hashed_q_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(25),
      O => msg_hashed_q_26_DYMUX_34591
    );
  msg_hashed_q_26_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_q_26_SRINVNOT
    );
  msg_hashed_q_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_q_26_CLKINV_34588
    );
  msg_hashed_q_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash_0,
      O => msg_hashed_q_26_CEINV_34587
    );
  msg_hashed_q_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(20),
      O => msg_hashed_q_20_DXMUX_34628
    );
  msg_hashed_q_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(19),
      O => msg_hashed_q_20_DYMUX_34619
    );
  msg_hashed_q_20_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_q_20_SRINVNOT
    );
  msg_hashed_q_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_q_20_CLKINV_34616
    );
  msg_hashed_q_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash_0,
      O => msg_hashed_q_20_CEINV_34615
    );
  msg_hashed_q_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(28),
      O => msg_hashed_q_28_DXMUX_34656
    );
  msg_hashed_q_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(27),
      O => msg_hashed_q_28_DYMUX_34647
    );
  msg_hashed_q_28_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_q_28_SRINVNOT
    );
  msg_hashed_q_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_q_28_CLKINV_34644
    );
  msg_hashed_q_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash_0,
      O => msg_hashed_q_28_CEINV_34643
    );
  msg_hashed_q_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(30),
      O => msg_hashed_q_30_DXMUX_34684
    );
  msg_hashed_q_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(29),
      O => msg_hashed_q_30_DYMUX_34675
    );
  msg_hashed_q_30_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_q_30_SRINVNOT
    );
  msg_hashed_q_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_q_30_CLKINV_34672
    );
  msg_hashed_q_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash_0,
      O => msg_hashed_q_30_CEINV_34671
    );
  m_e_exp_m_exp_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(11),
      O => m_e_exp_m_exp_q_11_DXMUX_34712
    );
  m_e_exp_m_exp_q_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(10),
      O => m_e_exp_m_exp_q_11_DYMUX_34703
    );
  m_e_exp_m_exp_q_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_11_SRINVNOT
    );
  m_e_exp_m_exp_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_11_CLKINV_34700
    );
  m_e_exp_m_exp_q_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_11_CEINV_34699
    );
  m_e_exp_m_exp_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(21),
      O => m_e_exp_m_exp_q_21_DXMUX_34740
    );
  m_e_exp_m_exp_q_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(20),
      O => m_e_exp_m_exp_q_21_DYMUX_34731
    );
  m_e_exp_m_exp_q_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_21_SRINVNOT
    );
  m_e_exp_m_exp_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_21_CLKINV_34728
    );
  m_e_exp_m_exp_q_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_21_CEINV_34727
    );
  m_e_exp_m_exp_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(13),
      O => m_e_exp_m_exp_q_13_DXMUX_34768
    );
  m_e_exp_m_exp_q_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(12),
      O => m_e_exp_m_exp_q_13_DYMUX_34759
    );
  m_e_exp_m_exp_q_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_13_SRINVNOT
    );
  m_e_exp_m_exp_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_13_CLKINV_34756
    );
  m_e_exp_m_exp_q_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_13_CEINV_34755
    );
  m_e_exp_m_exp_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(31),
      O => m_e_exp_m_exp_q_31_DXMUX_34796
    );
  m_e_exp_m_exp_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(30),
      O => m_e_exp_m_exp_q_31_DYMUX_34787
    );
  m_e_exp_m_exp_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X4Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_31_SRINVNOT
    );
  m_e_exp_m_exp_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_31_CLKINV_34784
    );
  m_e_exp_m_exp_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_31_CEINV_34783
    );
  m_e_exp_m_exp_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(23),
      O => m_e_exp_m_exp_q_23_DXMUX_34824
    );
  m_e_exp_m_exp_q_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(22),
      O => m_e_exp_m_exp_q_23_DYMUX_34815
    );
  m_e_exp_m_exp_q_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_23_SRINVNOT
    );
  m_e_exp_m_exp_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_23_CLKINV_34812
    );
  m_e_exp_m_exp_q_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_23_CEINV_34811
    );
  m_e_exp_m_exp_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(15),
      O => m_e_exp_m_exp_q_15_DXMUX_34852
    );
  m_e_exp_m_exp_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(14),
      O => m_e_exp_m_exp_q_15_DYMUX_34843
    );
  m_e_exp_m_exp_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_15_SRINVNOT
    );
  m_e_exp_m_exp_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_15_CLKINV_34840
    );
  m_e_exp_m_exp_q_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_15_CEINV_34839
    );
  m_e_exp_m_exp_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(25),
      O => m_e_exp_m_exp_q_25_DXMUX_34880
    );
  m_e_exp_m_exp_q_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(24),
      O => m_e_exp_m_exp_q_25_DYMUX_34871
    );
  m_e_exp_m_exp_q_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X4Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_25_SRINVNOT
    );
  m_e_exp_m_exp_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_25_CLKINV_34868
    );
  m_e_exp_m_exp_q_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_25_CEINV_34867
    );
  m_e_exp_m_exp_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(17),
      O => m_e_exp_m_exp_q_17_DXMUX_34908
    );
  m_e_exp_m_exp_q_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(16),
      O => m_e_exp_m_exp_q_17_DYMUX_34899
    );
  m_e_exp_m_exp_q_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X5Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_17_SRINVNOT
    );
  m_e_exp_m_exp_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_17_CLKINV_34896
    );
  m_e_exp_m_exp_q_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_17_CEINV_34895
    );
  m_e_exp_m_exp_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(27),
      O => m_e_exp_m_exp_q_27_DXMUX_34936
    );
  m_e_exp_m_exp_q_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(26),
      O => m_e_exp_m_exp_q_27_DYMUX_34927
    );
  m_e_exp_m_exp_q_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_27_SRINVNOT
    );
  m_e_exp_m_exp_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_27_CLKINV_34924
    );
  m_e_exp_m_exp_q_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_27_CEINV_34923
    );
  m_e_exp_m_exp_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(19),
      O => m_e_exp_m_exp_q_19_DXMUX_34964
    );
  m_e_exp_m_exp_q_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(18),
      O => m_e_exp_m_exp_q_19_DYMUX_34955
    );
  m_e_exp_m_exp_q_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_19_SRINVNOT
    );
  m_e_exp_m_exp_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_19_CLKINV_34952
    );
  m_e_exp_m_exp_q_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_19_CEINV_34951
    );
  m_e_exp_m_exp_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(29),
      O => m_e_exp_m_exp_q_29_DXMUX_34992
    );
  m_e_exp_m_exp_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(28),
      O => m_e_exp_m_exp_q_29_DYMUX_34983
    );
  m_e_exp_m_exp_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_exp_q_29_SRINVNOT
    );
  m_e_exp_m_exp_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_exp_q_29_CLKINV_34980
    );
  m_e_exp_m_exp_q_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_res_12266,
      O => m_e_exp_m_exp_q_29_CEINV_34979
    );
  m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_11_Q,
      O => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_35028
    );
  m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1511_pack_2,
      O => N1511
    );
  m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_35012
    );
  m_e_exp_mul_a_chain_gen_11_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(11),
      ADR1 => m_e_exp_mul_gestore_shift_rca_carry_11_0,
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1511_pack_2
    );
  m_e_exp_div_sum1_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(9),
      O => m_e_exp_div_sum1_9_0
    );
  m_e_exp_div_sum1_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(8),
      O => m_e_exp_div_sum1_8_0
    );
  m_e_exp_div_gestore_shift_rca_rca_8_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X19Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(8),
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_8_0,
      O => m_e_exp_div_sum1(8)
    );
  N992_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N992,
      O => N992_0
    );
  N992_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1615_pack_2,
      O => N1615
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"A5AA",
      LOC => "SLICE_X28Y1"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => N1615_pack_2
    );
  N898_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N898,
      O => N898_0
    );
  N898_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1613_pack_2,
      O => N1613
    );
  m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"C3F0",
      LOC => "SLICE_X30Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => N1613_pack_2
    );
  N989_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N989,
      O => N989_0
    );
  N989_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1609_pack_2,
      O => N1609
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"B4B4",
      LOC => "SLICE_X31Y7"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1609_pack_2
    );
  N990_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N990,
      O => N990_0
    );
  N990_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1611_pack_2,
      O => N1611
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"C3CC",
      LOC => "SLICE_X30Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1611_pack_2
    );
  N993_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N993,
      O => N993_0
    );
  N993_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1605_pack_2,
      O => N1605
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"AA5A",
      LOC => "SLICE_X30Y0"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => N1605_pack_2
    );
  N899_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N899,
      O => N899_0
    );
  N899_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1603_pack_2,
      O => N1603
    );
  m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW1_SW0 : X_LUT4
    generic map(
      INIT => X"9C9C",
      LOC => "SLICE_X31Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1603_pack_2
    );
  exp_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(10),
      O => exp_10_0
    );
  exp_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(0),
      O => exp_0_0
    );
  exp_0_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X0Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => e_0_IBUF_11073,
      ADR2 => d_0_IBUF_11069,
      ADR3 => c_e_q(0),
      O => exp(0)
    );
  m_e_exp_mul_prod1_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_11_DXMUX_35247
    );
  m_e_exp_mul_prod1_q_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_11_DYMUX_35238
    );
  m_e_exp_mul_prod1_q_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_11_SRINVNOT
    );
  m_e_exp_mul_prod1_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_11_CLKINV_35235
    );
  m_e_exp_mul_prod1_q_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_11_CEINV_35234
    );
  m_e_exp_mul_prod1_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_13_DXMUX_35275
    );
  m_e_exp_mul_prod1_q_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_13_DYMUX_35266
    );
  m_e_exp_mul_prod1_q_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_13_SRINVNOT
    );
  m_e_exp_mul_prod1_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_13_CLKINV_35263
    );
  m_e_exp_mul_prod1_q_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_13_CEINV_35262
    );
  m_e_exp_mul_prod1_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_21_DXMUX_35303
    );
  m_e_exp_mul_prod1_q_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_21_DYMUX_35294
    );
  m_e_exp_mul_prod1_q_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_21_SRINVNOT
    );
  m_e_exp_mul_prod1_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_21_CLKINV_35291
    );
  m_e_exp_mul_prod1_q_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_21_CEINV_35290
    );
  exp_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(12),
      O => exp_12_0
    );
  exp_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(1),
      O => exp_1_0
    );
  exp_1_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X1Y19"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => e_1_IBUF_11075,
      ADR2 => d_1_IBUF_11070,
      ADR3 => VCC,
      O => exp(1)
    );
  m_e_exp_mul_prod1_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_15_DXMUX_35355
    );
  m_e_exp_mul_prod1_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_15_DYMUX_35346
    );
  m_e_exp_mul_prod1_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_15_SRINVNOT
    );
  m_e_exp_mul_prod1_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_15_CLKINV_35343
    );
  m_e_exp_mul_prod1_q_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_15_CEINV_35342
    );
  m_e_exp_mul_prod1_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_23_DXMUX_35383
    );
  m_e_exp_mul_prod1_q_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_23_DYMUX_35374
    );
  m_e_exp_mul_prod1_q_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_23_SRINVNOT
    );
  m_e_exp_mul_prod1_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_23_CLKINV_35371
    );
  m_e_exp_mul_prod1_q_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_23_CEINV_35370
    );
  m_e_exp_mul_prod1_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_31_DXMUX_35411
    );
  m_e_exp_mul_prod1_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_31_DYMUX_35402
    );
  m_e_exp_mul_prod1_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_31_SRINVNOT
    );
  m_e_exp_mul_prod1_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_31_CLKINV_35399
    );
  m_e_exp_mul_prod1_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_31_CEINV_35398
    );
  m_e_exp_mul_prod1_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_17_DXMUX_35439
    );
  m_e_exp_mul_prod1_q_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_17_DYMUX_35430
    );
  m_e_exp_mul_prod1_q_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_17_SRINVNOT
    );
  m_e_exp_mul_prod1_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_17_CLKINV_35427
    );
  m_e_exp_mul_prod1_q_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_17_CEINV_35426
    );
  m_e_exp_mul_prod1_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_25_DXMUX_35467
    );
  m_e_exp_mul_prod1_q_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_25_DYMUX_35458
    );
  m_e_exp_mul_prod1_q_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_25_SRINVNOT
    );
  m_e_exp_mul_prod1_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_25_CLKINV_35455
    );
  m_e_exp_mul_prod1_q_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_25_CEINV_35454
    );
  m_e_exp_mul_prod1_q_33_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_33_DXMUX_35495
    );
  m_e_exp_mul_prod1_q_33_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_33_DYMUX_35486
    );
  m_e_exp_mul_prod1_q_33_SRINV : X_INV
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_33_SRINVNOT
    );
  m_e_exp_mul_prod1_q_33_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_33_CLKINV_35483
    );
  m_e_exp_mul_prod1_q_33_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_33_CEINV_35482
    );
  exp_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(14),
      O => exp_14_0
    );
  exp_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(2),
      O => exp_2_0
    );
  exp_2_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X2Y15"
    )
    port map (
      ADR0 => d_2_IBUF_11071,
      ADR1 => e_2_IBUF_11077,
      ADR2 => VCC,
      ADR3 => c_e_q(0),
      O => exp(2)
    );
  m_e_exp_mul_prod1_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_19_DXMUX_35547
    );
  m_e_exp_mul_prod1_q_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_19_DYMUX_35538
    );
  m_e_exp_mul_prod1_q_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_19_SRINVNOT
    );
  m_e_exp_mul_prod1_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_19_CLKINV_35535
    );
  m_e_exp_mul_prod1_q_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_19_CEINV_35534
    );
  m_e_exp_mul_prod1_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_27_DXMUX_35575
    );
  m_e_exp_mul_prod1_q_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_27_DYMUX_35566
    );
  m_e_exp_mul_prod1_q_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_27_SRINVNOT
    );
  m_e_exp_mul_prod1_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_27_CLKINV_35563
    );
  m_e_exp_mul_prod1_q_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_27_CEINV_35562
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13_35604,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X13_35596,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X3Y41"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_d_val_q(17),
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X13_35596
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13_35628,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X13_35620,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"00C0",
      LOC => "SLICE_X9Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_d_val_q(25),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X13_35620
    );
  m_e_exp_mul_prod1_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_29_DXMUX_35651
    );
  m_e_exp_mul_prod1_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_29_DYMUX_35642
    );
  m_e_exp_mul_prod1_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_29_SRINVNOT
    );
  m_e_exp_mul_prod1_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_29_CLKINV_35639
    );
  m_e_exp_mul_prod1_q_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_29_CEINV_35638
    );
  exp_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(4),
      O => exp_4_0
    );
  exp_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(3),
      O => exp_3_0
    );
  exp_3_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X0Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => d_3_IBUF_11072,
      ADR2 => e_3_IBUF_11079,
      ADR3 => c_e_q(0),
      O => exp(3)
    );
  m_e_exp_mul_prod1_q_63_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_63_DXMUX_35703
    );
  m_e_exp_mul_prod1_q_63_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_63_DYMUX_35694
    );
  m_e_exp_mul_prod1_q_63_SRINV : X_INV
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_63_SRINVNOT
    );
  m_e_exp_mul_prod1_q_63_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_63_CLKINV_35691
    );
  m_e_exp_mul_prod1_q_63_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_63_CEINV_35690
    );
  exp_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(6),
      O => exp_6_0
    );
  exp_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(5),
      O => exp_5_0
    );
  exp_5_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X1Y21"
    )
    port map (
      ADR0 => e_5_IBUF_11083,
      ADR1 => c_e_q(0),
      ADR2 => d_5_IBUF_11076,
      ADR3 => VCC,
      O => exp(5)
    );
  exp_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(8),
      O => exp_8_0
    );
  exp_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(7),
      O => exp_7_0
    );
  exp_7_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X12Y23"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => d_7_IBUF_11080,
      ADR2 => e_7_IBUF_11086,
      ADR3 => VCC,
      O => exp(7)
    );
  exp_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(11),
      O => exp_11_0
    );
  exp_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(9),
      O => exp_9_0
    );
  exp_9_1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X13Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => c_e_q(0),
      ADR2 => d_9_IBUF_11084,
      ADR3 => e_9_IBUF_11088,
      O => exp(9)
    );
  pr_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(11),
      O => pr_q_11_DXMUX_35803
    );
  pr_q_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(10),
      O => pr_q_11_DYMUX_35794
    );
  pr_q_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_11_SRINVNOT
    );
  pr_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_11_CLKINV_35791
    );
  pr_q_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_11_CEINV_35790
    );
  pr_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(13),
      O => pr_q_13_DXMUX_35831
    );
  pr_q_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(12),
      O => pr_q_13_DYMUX_35822
    );
  pr_q_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_13_SRINVNOT
    );
  pr_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_13_CLKINV_35819
    );
  pr_q_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_13_CEINV_35818
    );
  pr_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(21),
      O => pr_q_21_DXMUX_35859
    );
  pr_q_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(20),
      O => pr_q_21_DYMUX_35850
    );
  pr_q_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_21_SRINVNOT
    );
  pr_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_21_CLKINV_35847
    );
  pr_q_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_21_CEINV_35846
    );
  pr_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(15),
      O => pr_q_15_DXMUX_35887
    );
  pr_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(14),
      O => pr_q_15_DYMUX_35878
    );
  pr_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_15_SRINVNOT
    );
  pr_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_15_CLKINV_35875
    );
  pr_q_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_15_CEINV_35874
    );
  pr_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(23),
      O => pr_q_23_DXMUX_35915
    );
  pr_q_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(22),
      O => pr_q_23_DYMUX_35906
    );
  pr_q_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_23_SRINVNOT
    );
  pr_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_23_CLKINV_35903
    );
  pr_q_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_23_CEINV_35902
    );
  pr_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(31),
      O => pr_q_31_DXMUX_35943
    );
  pr_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(30),
      O => pr_q_31_DYMUX_35934
    );
  pr_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_31_SRINVNOT
    );
  pr_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_31_CLKINV_35931
    );
  pr_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_31_CEINV_35930
    );
  pr_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(17),
      O => pr_q_17_DXMUX_35971
    );
  pr_q_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(16),
      O => pr_q_17_DYMUX_35962
    );
  pr_q_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_17_SRINVNOT
    );
  pr_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_17_CLKINV_35959
    );
  pr_q_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_17_CEINV_35958
    );
  pr_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(25),
      O => pr_q_25_DXMUX_35999
    );
  pr_q_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(24),
      O => pr_q_25_DYMUX_35990
    );
  pr_q_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X7Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_25_SRINVNOT
    );
  pr_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_25_CLKINV_35987
    );
  pr_q_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_25_CEINV_35986
    );
  pr_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(19),
      O => pr_q_19_DXMUX_36027
    );
  pr_q_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(18),
      O => pr_q_19_DYMUX_36018
    );
  pr_q_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_19_SRINVNOT
    );
  pr_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_19_CLKINV_36015
    );
  pr_q_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_19_CEINV_36014
    );
  pr_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(27),
      O => pr_q_27_DXMUX_36055
    );
  pr_q_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(26),
      O => pr_q_27_DYMUX_36046
    );
  pr_q_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_27_SRINVNOT
    );
  pr_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_27_CLKINV_36043
    );
  pr_q_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_27_CEINV_36042
    );
  pr_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(29),
      O => pr_q_29_DXMUX_36083
    );
  pr_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(28),
      O => pr_q_29_DYMUX_36074
    );
  pr_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_29_SRINVNOT
    );
  pr_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_29_CLKINV_36071
    );
  pr_q_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_29_CEINV_36070
    );
  m_e_exp_div_divisor_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(1),
      O => m_e_exp_div_divisor_q_1_DXMUX_36123
    );
  m_e_exp_div_divisor_q_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(0),
      O => m_e_exp_div_sum1_0_0
    );
  m_e_exp_div_divisor_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(0),
      O => m_e_exp_div_divisor_q_1_DYMUX_36105
    );
  m_e_exp_div_divisor_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_1_SRINVNOT
    );
  m_e_exp_div_divisor_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_1_CLKINV_36102
    );
  m_e_exp_div_divisor_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_1_CEINV_36101
    );
  m_e_exp_div_divisor_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(3),
      O => m_e_exp_div_divisor_q_3_DXMUX_36151
    );
  m_e_exp_div_divisor_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(2),
      O => m_e_exp_div_divisor_q_3_DYMUX_36142
    );
  m_e_exp_div_divisor_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_3_SRINVNOT
    );
  m_e_exp_div_divisor_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_3_CLKINV_36139
    );
  m_e_exp_div_divisor_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_3_CEINV_36138
    );
  m_e_exp_div_divisor_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(5),
      O => m_e_exp_div_divisor_q_5_DXMUX_36179
    );
  m_e_exp_div_divisor_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(4),
      O => m_e_exp_div_divisor_q_5_DYMUX_36170
    );
  m_e_exp_div_divisor_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_5_SRINVNOT
    );
  m_e_exp_div_divisor_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_5_CLKINV_36167
    );
  m_e_exp_div_divisor_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_5_CEINV_36166
    );
  m_e_exp_div_divisor_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(7),
      O => m_e_exp_div_divisor_q_7_DXMUX_36207
    );
  m_e_exp_div_divisor_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(6),
      O => m_e_exp_div_divisor_q_7_DYMUX_36198
    );
  m_e_exp_div_divisor_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_7_SRINVNOT
    );
  m_e_exp_div_divisor_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_7_CLKINV_36195
    );
  m_e_exp_div_divisor_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_7_CEINV_36194
    );
  m_e_exp_div_divisor_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(9),
      O => m_e_exp_div_divisor_q_9_DXMUX_36235
    );
  m_e_exp_div_divisor_q_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(8),
      O => m_e_exp_div_divisor_q_9_DYMUX_36226
    );
  m_e_exp_div_divisor_q_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_9_SRINVNOT
    );
  m_e_exp_div_divisor_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_9_CLKINV_36223
    );
  m_e_exp_div_divisor_q_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_9_CEINV_36222
    );
  msg_hashed_1_q_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N884,
      O => N884_0
    );
  msg_hashed_1_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(31),
      O => msg_hashed_1_q_31_DYMUX_36269
    );
  msg_hashed_1_q_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N883,
      O => N883_0
    );
  msg_hashed_1_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_1_q_31_CLKINV_36259
    );
  msg_hashed_1_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash1_0,
      O => msg_hashed_1_q_31_CEINV_36258
    );
  m_e_exp_counter_o_count_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X12Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_counter_o_count(0),
      O => m_e_exp_counter_o_count_0_DXMUX_36324
    );
  m_e_exp_counter_o_count_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_5_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_5_0
    );
  m_e_exp_counter_o_count_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_Result(1),
      O => m_e_exp_counter_o_count_0_DYMUX_36309
    );
  m_e_exp_counter_o_count_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_counter_o_count_0_SRINVNOT
    );
  m_e_exp_counter_o_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_counter_o_count_0_CLKINV_36298
    );
  m_e_exp_counter_o_count_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_o_11782,
      O => m_e_exp_counter_o_count_0_CEINV_36297
    );
  m_e_exp_counter_o_Mcount_count_xor_1_11 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X12Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_counter_o_count(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_counter_o_count(0),
      O => m_e_exp_Result(1)
    );
  n_calc_prod1_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_11_DXMUX_36351
    );
  n_calc_prod1_q_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_11_DYMUX_36342
    );
  n_calc_prod1_q_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_11_SRINVNOT
    );
  n_calc_prod1_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_11_CLKINV_36339
    );
  n_calc_prod1_q_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_11_CEINV_36338
    );
  n_calc_prod1_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_21_DXMUX_36379
    );
  n_calc_prod1_q_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_21_DYMUX_36370
    );
  n_calc_prod1_q_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_21_SRINVNOT
    );
  n_calc_prod1_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_21_CLKINV_36367
    );
  n_calc_prod1_q_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_21_CEINV_36366
    );
  n_calc_prod1_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_13_DXMUX_36407
    );
  n_calc_prod1_q_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_13_DYMUX_36398
    );
  n_calc_prod1_q_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_13_SRINVNOT
    );
  n_calc_prod1_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_13_CLKINV_36395
    );
  n_calc_prod1_q_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_13_CEINV_36394
    );
  n_calc_prod1_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_31_DXMUX_36435
    );
  n_calc_prod1_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_31_DYMUX_36426
    );
  n_calc_prod1_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_31_SRINVNOT
    );
  n_calc_prod1_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_31_CLKINV_36423
    );
  n_calc_prod1_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_31_CEINV_36422
    );
  n_calc_prod1_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_23_DXMUX_36463
    );
  n_calc_prod1_q_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_23_DYMUX_36454
    );
  n_calc_prod1_q_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_23_SRINVNOT
    );
  n_calc_prod1_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_23_CLKINV_36451
    );
  n_calc_prod1_q_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_23_CEINV_36450
    );
  n_calc_prod1_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_15_DXMUX_36491
    );
  n_calc_prod1_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_15_DYMUX_36482
    );
  n_calc_prod1_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X5Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_15_SRINVNOT
    );
  n_calc_prod1_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_15_CLKINV_36479
    );
  n_calc_prod1_q_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_15_CEINV_36478
    );
  n_calc_prod1_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_25_DXMUX_36519
    );
  n_calc_prod1_q_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_25_DYMUX_36510
    );
  n_calc_prod1_q_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X21Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_25_SRINVNOT
    );
  n_calc_prod1_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_25_CLKINV_36507
    );
  n_calc_prod1_q_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_25_CEINV_36506
    );
  n_calc_prod1_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_17_DXMUX_36547
    );
  n_calc_prod1_q_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_17_DYMUX_36538
    );
  n_calc_prod1_q_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_17_SRINVNOT
    );
  n_calc_prod1_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_17_CLKINV_36535
    );
  n_calc_prod1_q_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_17_CEINV_36534
    );
  n_calc_prod1_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_27_DXMUX_36575
    );
  n_calc_prod1_q_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_27_DYMUX_36566
    );
  n_calc_prod1_q_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X21Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_27_SRINVNOT
    );
  n_calc_prod1_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_27_CLKINV_36563
    );
  n_calc_prod1_q_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_27_CEINV_36562
    );
  n_calc_prod1_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_19_DXMUX_36603
    );
  n_calc_prod1_q_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_19_DYMUX_36594
    );
  n_calc_prod1_q_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_19_SRINVNOT
    );
  n_calc_prod1_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_19_CLKINV_36591
    );
  n_calc_prod1_q_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_19_CEINV_36590
    );
  n_calc_prod1_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_29_DXMUX_36631
    );
  n_calc_prod1_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_29_DYMUX_36622
    );
  n_calc_prod1_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X15Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_29_SRINVNOT
    );
  n_calc_prod1_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_29_CLKINV_36619
    );
  n_calc_prod1_q_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_29_CEINV_36618
    );
  hash_dato_hashed_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(22),
      O => hash_dato_hashed_22_DXMUX_36656
    );
  hash_dato_hashed_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(21),
      O => hash_dato_hashed_22_DYMUX_36648
    );
  hash_dato_hashed_22_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_dato_hashed_22_SRINVNOT
    );
  hash_dato_hashed_22_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X0Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_dato_hashed_22_CLKINVNOT
    );
  hash_dato_hashed_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(24),
      O => hash_dato_hashed_24_DXMUX_36680
    );
  hash_dato_hashed_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(23),
      O => hash_dato_hashed_24_DYMUX_36672
    );
  hash_dato_hashed_24_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_dato_hashed_24_SRINVNOT
    );
  hash_dato_hashed_24_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X0Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_dato_hashed_24_CLKINVNOT
    );
  hash_dato_hashed_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(26),
      O => hash_dato_hashed_26_DXMUX_36704
    );
  hash_dato_hashed_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(25),
      O => hash_dato_hashed_26_DYMUX_36696
    );
  hash_dato_hashed_26_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_dato_hashed_26_SRINVNOT
    );
  hash_dato_hashed_26_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_dato_hashed_26_CLKINVNOT
    );
  hash_dato_hashed_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(18),
      O => hash_dato_hashed_18_DXMUX_36728
    );
  hash_dato_hashed_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(17),
      O => hash_dato_hashed_18_DYMUX_36720
    );
  hash_dato_hashed_18_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_dato_hashed_18_SRINVNOT
    );
  hash_dato_hashed_18_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_dato_hashed_18_CLKINVNOT
    );
  hash_dato_hashed_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(28),
      O => hash_dato_hashed_28_DXMUX_36752
    );
  hash_dato_hashed_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(27),
      O => hash_dato_hashed_28_DYMUX_36744
    );
  hash_dato_hashed_28_SRINV : X_INV
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_dato_hashed_28_SRINVNOT
    );
  hash_dato_hashed_28_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_dato_hashed_28_CLKINVNOT
    );
  hash_dato_hashed_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(20),
      O => hash_dato_hashed_20_DXMUX_36776
    );
  hash_dato_hashed_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(19),
      O => hash_dato_hashed_20_DYMUX_36768
    );
  hash_dato_hashed_20_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_dato_hashed_20_SRINVNOT
    );
  hash_dato_hashed_20_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X3Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_dato_hashed_20_CLKINVNOT
    );
  hash_dato_hashed_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(30),
      O => hash_dato_hashed_30_DXMUX_36800
    );
  hash_dato_hashed_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_product(29),
      O => hash_dato_hashed_30_DYMUX_36792
    );
  hash_dato_hashed_30_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_dato_hashed_30_SRINVNOT
    );
  hash_dato_hashed_30_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X3Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_h_11145,
      O => hash_dato_hashed_30_CLKINVNOT
    );
  m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_8_Q,
      O => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_36835
    );
  m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1495_pack_2,
      O => N1495
    );
  m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_36819
    );
  m_e_exp_mul_a_chain_gen_8_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0096",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_8_0,
      ADR1 => m_e_exp_mul_m_q(8),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_en_a_0,
      O => N1495_pack_2
    );
  N919_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N919,
      O => N919_0
    );
  N919_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N501,
      O => N501_0
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X24Y4"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N501
    );
  N845_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N845,
      O => N845_0
    );
  N845_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_gestore_shift_rca_carry_4_Q,
      O => n_calc_gestore_shift_rca_carry_4_0
    );
  n_calc_gestore_shift_rca_rca_3_fa_c1 : X_LUT4
    generic map(
      INIT => X"DE48",
      LOC => "SLICE_X0Y12"
    )
    port map (
      ADR0 => n_calc_m_q(3),
      ADR1 => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_gestore_shift_rca_carry_3_Q,
      O => n_calc_gestore_shift_rca_carry_4_Q
    );
  N1094_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1094,
      O => N1094_0
    );
  N1094_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1125,
      O => N1125_0
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => N735_0,
      ADR1 => N868_0,
      ADR2 => N958_0,
      ADR3 => N732,
      O => N1125
    );
  N949_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N949,
      O => N949_0
    );
  N949_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N946,
      O => N946_0
    );
  m_e_exp_mul_gestore_shift_rca_rca_29_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"F690",
      LOC => "SLICE_X21Y35"
    )
    port map (
      ADR0 => N792,
      ADR1 => m_e_exp_mul_gestore_shift_b_add_sub_30_0,
      ADR2 => N786_0,
      ADR3 => N787,
      O => N946
    );
  N1089_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1089,
      O => N1089_0
    );
  N1089_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1126,
      O => N1126_0
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y16"
    )
    port map (
      ADR0 => N959_0,
      ADR1 => N869_0,
      ADR2 => N736_0,
      ADR3 => N733,
      O => N1126
    );
  N1180_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1180,
      O => N1180_0
    );
  N1180_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N881,
      O => N881_0
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X28Y8"
    )
    port map (
      ADR0 => N730,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N726,
      ADR3 => N727_0,
      O => N881
    );
  m_e_exp_mul_gestore_shift_b_add_sub_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_26_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_26_0
    );
  m_e_exp_mul_gestore_shift_b_add_sub_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => N950,
      O => N950_0
    );
  m_e_exp_mul_gestore_shift_rca_rca_29_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"330F",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N790,
      ADR2 => N789,
      ADR3 => N793,
      O => N950
    );
  N1104_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1104,
      O => N1104_0
    );
  N1104_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1103,
      O => N1103_0
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW4 : X_LUT4
    generic map(
      INIT => X"DF80",
      LOC => "SLICE_X23Y19"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N775_0,
      ADR2 => N952_0,
      ADR3 => N774_0,
      O => N1103
    );
  m_e_exp_mul_gestore_shift_b_add_sub_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_19_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_19_0
    );
  m_e_exp_mul_gestore_shift_b_add_sub_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_30_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_30_0
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_30_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X26Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_m_q(30),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => m_e_exp_mul_gestore_shift_b_add_sub_30_Q
    );
  N1107_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1107,
      O => N1107_0
    );
  N1107_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1106,
      O => N1106_0
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW6 : X_LUT4
    generic map(
      INIT => X"E4CC",
      LOC => "SLICE_X29Y8"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N777,
      ADR2 => N778,
      ADR3 => N952_0,
      O => N1106
    );
  m_e_exp_selettore_mul_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_val_mul(1),
      O => m_e_exp_selettore_mul_q_1_DXMUX_37102
    );
  m_e_exp_selettore_mul_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_val_mul(0),
      O => m_e_exp_selettore_mul_q_1_DYMUX_37093
    );
  m_e_exp_selettore_mul_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_selettore_mul_q_1_SRINVNOT
    );
  m_e_exp_selettore_mul_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_selettore_mul_q_1_CLKINV_37090
    );
  m_e_exp_selettore_mul_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_v_m_12188,
      O => m_e_exp_selettore_mul_q_1_CEINV_37089
    );
  n_val_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(1),
      O => n_val_q_1_DXMUX_37127
    );
  n_val_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(0),
      O => n_val_q_1_DYMUX_37119
    );
  n_val_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_1_SRINVNOT
    );
  n_val_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_1_CLKINV_37116
    );
  n_val_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(3),
      O => n_val_q_3_DXMUX_37182
    );
  n_val_q_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y13"
    )
    port map (
      IA => n_val_q_3_CY0F_37181,
      IB => n_val_q_3_CY0F_37181,
      SEL => n_val_q_3_CYSELF_37164,
      O => n_val_q_3_CYMUXF2_37159
    );
  n_val_q_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(2),
      O => n_val_q_3_CY0F_37181
    );
  n_val_q_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(2),
      O => n_val_q_3_CYSELF_37164
    );
  n_val_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(2),
      O => n_val_q_3_DYMUX_37165
    );
  n_val_q_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_cy_1_CYMUXG_12770,
      O => n_val_q_3_FASTCARRY_37161
    );
  n_val_q_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y13"
    )
    port map (
      I0 => n_val_q_3_CYSELG_37150,
      I1 => n_val_q_3_CYSELF_37164,
      O => n_val_q_3_CYAND_37162
    );
  n_val_q_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y13"
    )
    port map (
      IA => n_val_q_3_CYMUXG2_37160,
      IB => n_val_q_3_FASTCARRY_37161,
      SEL => n_val_q_3_CYAND_37162,
      O => n_val_q_3_CYMUXFAST_37163
    );
  n_val_q_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y13"
    )
    port map (
      IA => n_val_q_3_CY0G_37158,
      IB => n_val_q_3_CYMUXF2_37159,
      SEL => n_val_q_3_CYSELG_37150,
      O => n_val_q_3_CYMUXG2_37160
    );
  n_val_q_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(3),
      O => n_val_q_3_CY0G_37158
    );
  n_val_q_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(3),
      O => n_val_q_3_CYSELG_37150
    );
  n_val_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_3_SRINVNOT
    );
  n_val_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_3_CLKINV_37146
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(3),
      ADR2 => VCC,
      ADR3 => n_val_q(3),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(3)
    );
  n_val_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(5),
      O => n_val_q_5_DXMUX_37237
    );
  n_val_q_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y14"
    )
    port map (
      IA => n_val_q_5_CY0F_37236,
      IB => n_val_q_5_CY0F_37236,
      SEL => n_val_q_5_CYSELF_37219,
      O => n_val_q_5_CYMUXF2_37214
    );
  n_val_q_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(4),
      O => n_val_q_5_CY0F_37236
    );
  n_val_q_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(4),
      O => n_val_q_5_CYSELF_37219
    );
  n_val_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(4),
      O => n_val_q_5_DYMUX_37220
    );
  n_val_q_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_3_CYMUXFAST_37163,
      O => n_val_q_5_FASTCARRY_37216
    );
  n_val_q_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y14"
    )
    port map (
      I0 => n_val_q_5_CYSELG_37205,
      I1 => n_val_q_5_CYSELF_37219,
      O => n_val_q_5_CYAND_37217
    );
  n_val_q_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y14"
    )
    port map (
      IA => n_val_q_5_CYMUXG2_37215,
      IB => n_val_q_5_FASTCARRY_37216,
      SEL => n_val_q_5_CYAND_37217,
      O => n_val_q_5_CYMUXFAST_37218
    );
  n_val_q_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y14"
    )
    port map (
      IA => n_val_q_5_CY0G_37213,
      IB => n_val_q_5_CYMUXF2_37214,
      SEL => n_val_q_5_CYSELG_37205,
      O => n_val_q_5_CYMUXG2_37215
    );
  n_val_q_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(5),
      O => n_val_q_5_CY0G_37213
    );
  n_val_q_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(5),
      O => n_val_q_5_CYSELG_37205
    );
  n_val_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_5_SRINVNOT
    );
  n_val_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_5_CLKINV_37201
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X17Y14"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(5),
      ADR1 => VCC,
      ADR2 => n_val_q(5),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(5)
    );
  n_val_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(7),
      O => n_val_q_7_DXMUX_37292
    );
  n_val_q_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y15"
    )
    port map (
      IA => n_val_q_7_CY0F_37291,
      IB => n_val_q_7_CY0F_37291,
      SEL => n_val_q_7_CYSELF_37274,
      O => n_val_q_7_CYMUXF2_37269
    );
  n_val_q_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(6),
      O => n_val_q_7_CY0F_37291
    );
  n_val_q_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(6),
      O => n_val_q_7_CYSELF_37274
    );
  n_val_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(6),
      O => n_val_q_7_DYMUX_37275
    );
  n_val_q_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_5_CYMUXFAST_37218,
      O => n_val_q_7_FASTCARRY_37271
    );
  n_val_q_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y15"
    )
    port map (
      I0 => n_val_q_7_CYSELG_37260,
      I1 => n_val_q_7_CYSELF_37274,
      O => n_val_q_7_CYAND_37272
    );
  n_val_q_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y15"
    )
    port map (
      IA => n_val_q_7_CYMUXG2_37270,
      IB => n_val_q_7_FASTCARRY_37271,
      SEL => n_val_q_7_CYAND_37272,
      O => n_val_q_7_CYMUXFAST_37273
    );
  n_val_q_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y15"
    )
    port map (
      IA => n_val_q_7_CY0G_37268,
      IB => n_val_q_7_CYMUXF2_37269,
      SEL => n_val_q_7_CYSELG_37260,
      O => n_val_q_7_CYMUXG2_37270
    );
  n_val_q_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(7),
      O => n_val_q_7_CY0G_37268
    );
  n_val_q_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(7),
      O => n_val_q_7_CYSELG_37260
    );
  n_val_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_7_SRINVNOT
    );
  n_val_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_7_CLKINV_37256
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y15"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(7),
      ADR1 => n_val_q(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(7)
    );
  n_val_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(9),
      O => n_val_q_9_DXMUX_37347
    );
  n_val_q_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y16"
    )
    port map (
      IA => n_val_q_9_CY0F_37346,
      IB => n_val_q_9_CY0F_37346,
      SEL => n_val_q_9_CYSELF_37329,
      O => n_val_q_9_CYMUXF2_37324
    );
  n_val_q_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(8),
      O => n_val_q_9_CY0F_37346
    );
  n_val_q_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(8),
      O => n_val_q_9_CYSELF_37329
    );
  n_val_q_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(8),
      O => n_val_q_9_DYMUX_37330
    );
  n_val_q_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_7_CYMUXFAST_37273,
      O => n_val_q_9_FASTCARRY_37326
    );
  n_val_q_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y16"
    )
    port map (
      I0 => n_val_q_9_CYSELG_37315,
      I1 => n_val_q_9_CYSELF_37329,
      O => n_val_q_9_CYAND_37327
    );
  n_val_q_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y16"
    )
    port map (
      IA => n_val_q_9_CYMUXG2_37325,
      IB => n_val_q_9_FASTCARRY_37326,
      SEL => n_val_q_9_CYAND_37327,
      O => n_val_q_9_CYMUXFAST_37328
    );
  n_val_q_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y16"
    )
    port map (
      IA => n_val_q_9_CY0G_37323,
      IB => n_val_q_9_CYMUXF2_37324,
      SEL => n_val_q_9_CYSELG_37315,
      O => n_val_q_9_CYMUXG2_37325
    );
  n_val_q_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(9),
      O => n_val_q_9_CY0G_37323
    );
  n_val_q_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(9),
      O => n_val_q_9_CYSELG_37315
    );
  n_val_q_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_9_SRINVNOT
    );
  n_val_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_9_CLKINV_37311
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_38_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y31"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(57),
      ADR1 => m_e_exp_d_val_q(56),
      ADR2 => m_e_exp_d_val_q(59),
      ADR3 => m_e_exp_d_val_q(58),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(38)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y16"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(9),
      ADR1 => n_val_q(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(9)
    );
  N420_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X5Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N420,
      O => N420_0
    );
  N420_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X5Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N419,
      O => N419_0
    );
  n_calc_a_chain_gen_20_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X5Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => VCC,
      O => N419
    );
  m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_20_Q,
      O => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_37406
    );
  m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1521_pack_2,
      O => N1521
    );
  m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_37390
    );
  m_e_exp_mul_a_chain_gen_20_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X28Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_20_0,
      ADR1 => m_e_exp_mul_m_q(20),
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1521_pack_2
    );
  m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_12_Q,
      O => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_37441
    );
  m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1507_pack_2,
      O => N1507
    );
  m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_37425
    );
  m_e_exp_mul_a_chain_gen_12_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_12_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_m_q(12),
      O => N1507_pack_2
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8_37469,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X6Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X8_37462,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X6Y42"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => c_e_q(0),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => pr_q(22),
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X8_37462
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8_37493,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X8_37486,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X7Y40"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => pr_q(30),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X8_37486
    );
  m_e_exp_m_e_g_val_mul_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_val_mul_mux0001(0),
      O => m_e_exp_m_e_g_val_mul_1_DXMUX_37524
    );
  m_e_exp_m_e_g_val_mul_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_cmp_eq0006_pack_1,
      O => m_e_exp_m_e_g_current_state_cmp_eq0006
    );
  m_e_exp_m_e_g_val_mul_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_val_mul_1_CLKINV_37509
    );
  m_e_exp_m_e_g_val_mul_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_val_mul_1_CEINV_37508
    );
  m_e_exp_m_e_g_current_state_FSM_Out51 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X12Y29"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      O => m_e_exp_m_e_g_current_state_cmp_eq0006_pack_1
    );
  m_e_exp_mul_gestore_shift_b_add_sub_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_23_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_23_0
    );
  m_e_exp_mul_gestore_shift_b_add_sub_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_15_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_15_0
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_15_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X31Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_m_q(15),
      O => m_e_exp_mul_gestore_shift_b_add_sub_15_Q
    );
  m_e_exp_d_val_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(15),
      O => m_e_exp_d_val_q_15_DXMUX_37585
    );
  m_e_exp_d_val_q_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_31_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_31_0
    );
  m_e_exp_d_val_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(14),
      O => m_e_exp_d_val_q_15_DYMUX_37567
    );
  m_e_exp_d_val_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_15_SRINVNOT
    );
  m_e_exp_d_val_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_15_CLKINV_37564
    );
  m_e_exp_d_val_q_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_15_CEINV_37563
    );
  p_val_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_1_INBUF,
      O => p_val_q_1_DXMUX_37610
    );
  p_val_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_0_INBUF,
      O => p_val_q_1_DYMUX_37602
    );
  p_val_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => p_val_q_1_SRINVNOT
    );
  p_val_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => p_val_q_1_CLKINV_37599
    );
  p_val_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_3_INBUF,
      O => p_val_q_3_DXMUX_37634
    );
  p_val_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_2_INBUF,
      O => p_val_q_3_DYMUX_37626
    );
  p_val_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => p_val_q_3_SRINVNOT
    );
  p_val_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => p_val_q_3_CLKINV_37623
    );
  p_val_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_5_INBUF,
      O => p_val_q_5_DXMUX_37658
    );
  p_val_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_4_INBUF,
      O => p_val_q_5_DYMUX_37650
    );
  p_val_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => p_val_q_5_SRINVNOT
    );
  p_val_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => p_val_q_5_CLKINV_37647
    );
  p_val_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_7_INBUF,
      O => p_val_q_7_DXMUX_37682
    );
  p_val_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => p_6_INBUF,
      O => p_val_q_7_DYMUX_37674
    );
  p_val_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => p_val_q_7_SRINVNOT
    );
  p_val_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => p_val_q_7_CLKINV_37671
    );
  N1083_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1083,
      O => N1083_0
    );
  N1083_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N525,
      O => N525_0
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X30Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N525
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16_37734,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16_0
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X16_37727,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X16_0
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X16 : X_LUT4
    generic map(
      INIT => X"A0C0",
      LOC => "SLICE_X2Y43"
    )
    port map (
      ADR0 => pr_q(6),
      ADR1 => msg_6_IBUF_11131,
      ADR2 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11,
      ADR3 => c_e_q(0),
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X16_37727
    );
  m_e_exp_div_en_res_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res,
      O => m_e_exp_div_en_res_0
    );
  m_e_exp_div_en_res_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1601,
      O => N1601_0
    );
  m_e_exp_div_gestore_shift_rca_rca_58_fa_ha2_Mxor_s_Result1_SW3_SW0 : X_LUT4
    generic map(
      INIT => X"C3F0",
      LOC => "SLICE_X25Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N733,
      O => N1601
    );
  q_val_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_1_INBUF,
      O => q_val_q_1_DXMUX_37778
    );
  q_val_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_0_INBUF,
      O => q_val_q_1_DYMUX_37770
    );
  q_val_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => q_val_q_1_SRINVNOT
    );
  q_val_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => q_val_q_1_CLKINV_37767
    );
  q_val_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_3_INBUF,
      O => q_val_q_3_DXMUX_37802
    );
  q_val_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_2_INBUF,
      O => q_val_q_3_DYMUX_37794
    );
  q_val_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => q_val_q_3_SRINVNOT
    );
  q_val_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => q_val_q_3_CLKINV_37791
    );
  q_val_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_5_INBUF,
      O => q_val_q_5_DXMUX_37826
    );
  q_val_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_4_INBUF,
      O => q_val_q_5_DYMUX_37818
    );
  q_val_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => q_val_q_5_SRINVNOT
    );
  q_val_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => q_val_q_5_CLKINV_37815
    );
  q_val_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_7_INBUF,
      O => q_val_q_7_DXMUX_37850
    );
  q_val_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => q_6_INBUF,
      O => q_val_q_7_DYMUX_37842
    );
  q_val_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => q_val_q_7_SRINVNOT
    );
  q_val_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => q_val_q_7_CLKINV_37839
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8_37878,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X8_37871,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X11Y40"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => c_e_q(0),
      ADR3 => pr_q(31),
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X8_37871
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13_37902,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X13_37894,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X8Y42"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(22),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X13_37894
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13_37926,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X13_37918,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X8Y40"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(30),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X13_37918
    );
  N781_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N781,
      O => N781_0
    );
  N781_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N920,
      O => N920_0
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW11 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X24Y5"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_operation_counter_hit_11564,
      O => N920
    );
  n_calc_operation_counter_count_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_operation_counter_count(0),
      O => n_calc_operation_counter_count_0_DXMUX_37994
    );
  n_calc_operation_counter_count_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_en_r4_37991,
      O => m_e_exp_div_cu_en_r4_0
    );
  n_calc_operation_counter_count_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_Result(1),
      O => n_calc_operation_counter_count_0_DYMUX_37978
    );
  n_calc_operation_counter_count_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_operation_counter_count_0_SRINVNOT
    );
  n_calc_operation_counter_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_operation_counter_count_0_CLKINV_37967
    );
  n_calc_operation_counter_count_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd3_11827,
      O => n_calc_operation_counter_count_0_CEINV_37966
    );
  n_calc_operation_counter_Mcount_count_xor_1_11 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X14Y25"
    )
    port map (
      ADR0 => n_calc_operation_counter_count(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => n_calc_operation_counter_count(0),
      O => n_calc_Result(1)
    );
  N1219_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1219,
      O => N1219_0
    );
  N1219_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_en_r5_pack_1,
      O => m_e_exp_div_cu_en_r5_11430
    );
  m_e_exp_div_cu_en_r5 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X24Y6"
    )
    port map (
      ADR0 => m_e_exp_div_cu_en_r4_0,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      O => m_e_exp_div_cu_en_r5_pack_1
    );
  N429_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N429,
      O => N429_0
    );
  N429_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N428,
      O => N428_0
    );
  m_e_exp_mul_a_chain_gen_21_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X29Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      O => N428
    );
  N426_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X4Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N426,
      O => N426_0
    );
  N426_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X4Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N425,
      O => N425_0
    );
  n_calc_a_chain_gen_21_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X4Y3"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N425
    );
  m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_13_Q,
      O => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_38102
    );
  m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1513_pack_2,
      O => N1513
    );
  m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_38086
    );
  m_e_exp_mul_a_chain_gen_13_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"2112",
      LOC => "SLICE_X30Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(13),
      ADR1 => m_e_exp_mul_en_a_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_13_0,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1513_pack_2
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N741,
      O => N741_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_1_DYMUX_38133
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_a_s_pack_2,
      O => m_e_exp_div_a_s
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_1_CLKINV_38122
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(1),
      O => m_e_exp_div_sum1_1_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_2_DYMUX_38170
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_1_pack_2,
      O => m_e_exp_div_gestore_shift_b_add_sub(1)
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_2_CLKINV_38160
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N717,
      O => N717_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_3_DYMUX_38209
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_6_pack_2,
      O => m_e_exp_div_gestore_shift_b_add_sub(6)
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_3_CLKINV_38199
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N723,
      O => N723_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_c_0,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_2_DYMUX_38247
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_2_pack_2,
      O => m_e_exp_div_gestore_shift_b_add_sub(2)
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_2_CLKINV_38237
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1210,
      O => N1210_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_c_0,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_3_DYMUX_38283
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_7_pack_2,
      O => m_e_exp_div_gestore_shift_b_add_sub(7)
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_3_CLKINV_38273
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_7_Result1 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X15Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR3 => m_e_exp_div_divisor_q(7),
      O => m_e_exp_div_gestore_shift_b_add_sub_7_pack_2
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N724,
      O => N724_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_In_0,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_2_DYMUX_38323
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_3_pack_2,
      O => m_e_exp_div_gestore_shift_b_add_sub(3)
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_2_CLKINV_38313
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1013,
      O => N1013_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_In_0,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_3_DYMUX_38359
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_gestore_shift_b_add_sub_15_pack_2,
      O => m_e_exp_div_gestore_shift_b_add_sub(15)
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_3_CLKINV_38349
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_15_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X14Y14"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(15),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      O => m_e_exp_div_gestore_shift_b_add_sub_15_pack_2
    );
  N1129_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1129,
      O => N1129_0
    );
  N1129_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1128,
      O => N1128_0
    );
  m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X24Y7"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1128
    );
  N1092_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1092,
      O => N1092_0
    );
  N1092_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1040,
      O => N1040_0
    );
  m_e_exp_div_gestore_shift_rca_rca_46_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X29Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1040
    );
  m_e_exp_mul_operation_counter_count_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_operation_counter_count(0),
      O => m_e_exp_mul_operation_counter_count_0_DXMUX_38464
    );
  m_e_exp_mul_operation_counter_count_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => N964,
      O => N964_0
    );
  m_e_exp_mul_operation_counter_count_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_Result(1),
      O => m_e_exp_mul_operation_counter_count_0_DYMUX_38446
    );
  m_e_exp_mul_operation_counter_count_0_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_operation_counter_count_0_SRINVNOT
    );
  m_e_exp_mul_operation_counter_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_operation_counter_count_0_CLKINV_38435
    );
  m_e_exp_mul_operation_counter_count_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd3_11823,
      O => m_e_exp_mul_operation_counter_count_0_CEINV_38434
    );
  m_e_exp_mul_operation_counter_Mcount_count_xor_1_11 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X14Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_operation_counter_count(0),
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_operation_counter_count(1),
      O => m_e_exp_mul_Result(1)
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8_38493,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X8_38486,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X10Y43"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => c_e_q(0),
      ADR2 => pr_q(23),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X8_38486
    );
  N1082_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1082,
      O => N1082_0
    );
  N1082_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1017,
      O => N1017_0
    );
  m_e_exp_div_gestore_shift_rca_rca_20_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X28Y17"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1017
    );
  N315_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N315,
      O => N315_0
    );
  N315_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N313,
      O => N313_0
    );
  m_e_exp_m_e_g_d_res_mux0002_10_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_div_q_r_l_q(53),
      ADR2 => m_e_exp_mul_prod1_q(53),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N313
    );
  N309_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N309,
      O => N309_0
    );
  N309_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N311,
      O => N311_0
    );
  m_e_exp_m_e_g_d_res_mux0002_11_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X26Y32"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_div_q_r_l_q(52),
      ADR2 => m_e_exp_mul_prod1_q(52),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N311
    );
  N307_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N307,
      O => N307_0
    );
  N307_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N291,
      O => N291_0
    );
  m_e_exp_m_e_g_d_res_mux0002_20_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_div_q_r_l_q(43),
      ADR2 => m_e_exp_mul_prod1_q(43),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N291
    );
  N305_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N305,
      O => N305_0
    );
  N305_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N289,
      O => N289_0
    );
  m_e_exp_m_e_g_d_res_mux0002_21_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X25Y22"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_mul_prod1_q(42),
      ADR2 => m_e_exp_div_q_r_l_q(42),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N289
    );
  N303_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N303,
      O => N303_0
    );
  N303_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N287,
      O => N287_0
    );
  m_e_exp_m_e_g_d_res_mux0002_22_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y22"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(41),
      ADR1 => m_e_exp_div_q_r_l_q(41),
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_m_e_g_N3,
      O => N287
    );
  N301_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N301,
      O => N301_0
    );
  N301_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N269,
      O => N269_0
    );
  m_e_exp_m_e_g_d_res_mux0002_30_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y23"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(33),
      ADR1 => m_e_exp_div_q_r_l_q(33),
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_m_e_g_N3,
      O => N269
    );
  N299_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N299,
      O => N299_0
    );
  N299_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N285,
      O => N285_0
    );
  m_e_exp_m_e_g_d_res_mux0002_23_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X25Y24"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(40),
      ADR1 => m_e_exp_mul_prod1_q(40),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N285
    );
  N297_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N297,
      O => N297_0
    );
  N297_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N267,
      O => N267_0
    );
  m_e_exp_m_e_g_d_res_mux0002_31_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(32),
      ADR1 => m_e_exp_div_q_r_l_q(32),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N267
    );
  N456_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N456,
      O => N456_0
    );
  N456_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => N844,
      O => N844_0
    );
  n_calc_a_chain_gen_31_sc_in_inst_mux2_1_X_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0D00",
      LOC => "SLICE_X1Y6"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N844
    );
  N295_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => N295,
      O => N295_0
    );
  N295_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => N283,
      O => N283_0
    );
  m_e_exp_m_e_g_d_res_mux0002_24_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X26Y25"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_div_q_r_l_q(39),
      ADR3 => m_e_exp_mul_prod1_q(39),
      O => N283
    );
  N293_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N293,
      O => N293_0
    );
  N293_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N265,
      O => N265_0
    );
  m_e_exp_m_e_g_d_res_mux0002_32_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y23"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_div_q_r_l_q(31),
      ADR3 => m_e_exp_mul_prod1_q(31),
      O => N265
    );
  N281_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N281,
      O => N281_0
    );
  N281_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N247,
      O => N247_0
    );
  m_e_exp_m_e_g_d_res_mux0002_40_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X23Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(23),
      ADR1 => m_e_exp_div_q_r_l_q(23),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N247
    );
  m_e_exp_m_e_g_en_m_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_m_mux0001_38833,
      O => m_e_exp_m_e_g_en_m_DXMUX_38836
    );
  m_e_exp_m_e_g_en_m_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N2_pack_1,
      O => N2
    );
  m_e_exp_m_e_g_en_m_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_en_m_CLKINV_38820
    );
  m_e_exp_m_e_g_en_m_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_en_m_CEINV_38819
    );
  m_e_exp_m_e_g_en_m_mux0001_SW0 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X18Y34"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR1 => m_e_exp_div_f_s_q(0),
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR3 => VCC,
      O => N2_pack_1
    );
  N1086_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1086,
      O => N1086_0
    );
  N1086_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1085,
      O => N1085_0
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X28Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N958_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1085
    );
  N1143_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1143,
      O => N1143_0
    );
  N1143_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N928_pack_1,
      O => N928
    );
  m_e_exp_mul_gestore_shift_rca_rca_25_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X24Y32"
    )
    port map (
      ADR0 => N796,
      ADR1 => VCC,
      ADR2 => N798,
      ADR3 => N795,
      O => N928_pack_1
    );
  N1144_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1144,
      O => N1144_0
    );
  N1144_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N929_pack_1,
      O => N929
    );
  m_e_exp_mul_gestore_shift_rca_rca_25_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X24Y33"
    )
    port map (
      ADR0 => N796,
      ADR1 => VCC,
      ADR2 => N799,
      ADR3 => N795,
      O => N929_pack_1
    );
  N1141_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1141,
      O => N1141_0
    );
  N1141_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1140,
      O => N1140_0
    );
  m_e_exp_mul_gestore_shift_rca_rca_25_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"B2E8",
      LOC => "SLICE_X27Y38"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N798,
      ADR3 => m_e_exp_mul_m_q(26),
      O => N1140
    );
  N1138_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1138,
      O => N1138_0
    );
  N1138_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => N983,
      O => N983_0
    );
  m_e_exp_div_gestore_shift_rca_rca_33_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X24Y23"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      O => N983
    );
  N938_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N938,
      O => N938_0
    );
  N938_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1091,
      O => N1091_0
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW4 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => N958_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N744,
      O => N1091
    );
  N279_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N279,
      O => N279_0
    );
  N279_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N263,
      O => N263_0
    );
  m_e_exp_m_e_g_d_res_mux0002_33_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X21Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(30),
      ADR1 => m_e_exp_div_q_r_l_q(30),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N263
    );
  N277_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N277,
      O => N277_0
    );
  N277_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N245,
      O => N245_0
    );
  m_e_exp_m_e_g_d_res_mux0002_41_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X24Y26"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(22),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(22),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N245
    );
  m_e_exp_mul_gestore_shift_b_add_sub_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_21_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_21_0
    );
  m_e_exp_mul_gestore_shift_b_add_sub_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1095,
      O => N1095_0
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW7 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X30Y19"
    )
    port map (
      ADR0 => N959_0,
      ADR1 => N739,
      ADR2 => N745,
      ADR3 => VCC,
      O => N1095
    );
  N275_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N275,
      O => N275_0
    );
  N275_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N261,
      O => N261_0
    );
  m_e_exp_m_e_g_d_res_mux0002_34_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X22Y28"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(29),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_mul_prod1_q(29),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N261
    );
  N273_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N273,
      O => N273_0
    );
  N273_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N243,
      O => N243_0
    );
  m_e_exp_m_e_g_d_res_mux0002_42_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X21Y28"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_div_q_r_l_q(21),
      ADR3 => m_e_exp_mul_prod1_q(21),
      O => N243
    );
  N271_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N271,
      O => N271_0
    );
  N271_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N225,
      O => N225_0
    );
  m_e_exp_m_e_g_d_res_mux0002_50_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X22Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(13),
      ADR3 => m_e_exp_div_q_r_l_q(13),
      O => N225
    );
  n_calc_f_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N257,
      O => N257_0
    );
  n_calc_f_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_operation_counter_hit_12298,
      O => n_calc_f_q_0_DYMUX_39155
    );
  n_calc_f_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N259,
      O => N259_0
    );
  n_calc_f_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_f_q_0_CLKINV_39145
    );
  n_calc_f_q_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_f_q_0_CEINV_39144
    );
  N255_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N255,
      O => N255_0
    );
  N255_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => N241,
      O => N241_0
    );
  m_e_exp_m_e_g_d_res_mux0002_43_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X19Y32"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_div_q_r_l_q(20),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_mul_prod1_q(20),
      O => N241
    );
  N253_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N253,
      O => N253_0
    );
  N253_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N223,
      O => N223_0
    );
  m_e_exp_m_e_g_d_res_mux0002_51_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X14Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_mul_prod1_q(12),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_div_q_r_l_q(12),
      O => N223
    );
  N251_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N251,
      O => N251_0
    );
  N251_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N239,
      O => N239_0
    );
  m_e_exp_m_e_g_d_res_mux0002_44_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X14Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(19),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_div_q_r_l_q(19),
      O => N239
    );
  N249_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N249,
      O => N249_0
    );
  N249_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N221,
      O => N221_0
    );
  m_e_exp_m_e_g_d_res_mux0002_52_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X21Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(11),
      ADR1 => m_e_exp_div_q_r_l_q(11),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N221
    );
  N237_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N237,
      O => N237_0
    );
  N237_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N203,
      O => N203_0
    );
  m_e_exp_m_e_g_d_res_mux0002_60_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X15Y26"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_div_q_r_l_q(3),
      ADR2 => m_e_exp_mul_prod1_q(3),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N203
    );
  N235_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N235,
      O => N235_0
    );
  N235_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N219,
      O => N219_0
    );
  m_e_exp_m_e_g_d_res_mux0002_53_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(10),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_div_q_r_l_q(10),
      O => N219
    );
  N233_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N233,
      O => N233_0
    );
  N233_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N201,
      O => N201_0
    );
  m_e_exp_m_e_g_d_res_mux0002_61_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X18Y27"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(2),
      ADR1 => m_e_exp_mul_prod1_q(2),
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_m_e_g_N3,
      O => N201
    );
  N231_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N231,
      O => N231_0
    );
  N231_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N217,
      O => N217_0
    );
  m_e_exp_m_e_g_d_res_mux0002_54_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X19Y24"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(9),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_div_q_r_l_q(9),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N217
    );
  N229_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N229,
      O => N229_0
    );
  N229_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N199,
      O => N199_0
    );
  m_e_exp_m_e_g_d_res_mux0002_62_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X16Y27"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(1),
      ADR3 => m_e_exp_div_q_r_l_q(1),
      O => N199
    );
  N227_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N227,
      O => N227_0
    );
  N227_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => N215,
      O => N215_0
    );
  m_e_exp_m_e_g_d_res_mux0002_55_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X24Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_div_q_r_l_q(8),
      ADR2 => m_e_exp_mul_prod1_q(8),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N215
    );
  N213_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N213,
      O => N213_0
    );
  N213_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N197,
      O => N197_0
    );
  m_e_exp_m_e_g_d_res_mux0002_63_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X18Y26"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_mul_prod1_q(0),
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_div_q_r_l_q(0),
      O => N197
    );
  N209_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N209,
      O => N209_0
    );
  N209_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N211,
      O => N211_0
    );
  m_e_exp_m_e_g_d_res_mux0002_57_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X19Y28"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(6),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_mul_prod1_q(6),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N211
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13_39479,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X13_39471,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X12Y38"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(26),
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X13_39471
    );
  N435_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N435,
      O => N435_0
    );
  N435_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N434,
      O => N434_0
    );
  m_e_exp_mul_a_chain_gen_22_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N434
    );
  m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_14_Q,
      O => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_39534
    );
  m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1515_pack_2,
      O => N1515
    );
  m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_39518
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_36_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y30"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(48),
      ADR1 => m_e_exp_d_val_q(49),
      ADR2 => m_e_exp_d_val_q(51),
      ADR3 => m_e_exp_d_val_q(50),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(36)
    );
  m_e_exp_mul_a_chain_gen_14_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0096",
      LOC => "SLICE_X30Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_14_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(14),
      ADR3 => m_e_exp_mul_en_a_0,
      O => N1515_pack_2
    );
  N205_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N205,
      O => N205_0
    );
  N205_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N207,
      O => N207_0
    );
  m_e_exp_m_e_g_d_res_mux0002_59_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X24Y22"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_div_q_r_l_q(4),
      ADR3 => m_e_exp_mul_prod1_q(4),
      O => N207
    );
  N1179_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1179,
      O => N1179_0
    );
  N1179_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N742,
      O => N742_0
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X31Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N742
    );
  exp_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(15),
      O => exp_15_0
    );
  exp_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => exp(13),
      O => exp_13_0
    );
  exp_13_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X12Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => e_13_IBUF_11114,
      ADR2 => c_e_q(0),
      ADR3 => d_13_IBUF_11108,
      O => exp(13)
    );
  m_e_exp_div_divisor_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(11),
      O => m_e_exp_div_divisor_q_11_DXMUX_39633
    );
  m_e_exp_div_divisor_q_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(10),
      O => m_e_exp_div_divisor_q_11_DYMUX_39624
    );
  m_e_exp_div_divisor_q_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_11_SRINVNOT
    );
  m_e_exp_div_divisor_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_11_CLKINV_39621
    );
  m_e_exp_div_divisor_q_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_11_CEINV_39620
    );
  m_e_exp_div_divisor_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(13),
      O => m_e_exp_div_divisor_q_13_DXMUX_39661
    );
  m_e_exp_div_divisor_q_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(12),
      O => m_e_exp_div_divisor_q_13_DYMUX_39652
    );
  m_e_exp_div_divisor_q_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_13_SRINVNOT
    );
  m_e_exp_div_divisor_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_13_CLKINV_39649
    );
  m_e_exp_div_divisor_q_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_13_CEINV_39648
    );
  m_e_exp_div_divisor_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(21),
      O => m_e_exp_div_divisor_q_21_DXMUX_39689
    );
  m_e_exp_div_divisor_q_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(20),
      O => m_e_exp_div_divisor_q_21_DYMUX_39680
    );
  m_e_exp_div_divisor_q_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_21_SRINVNOT
    );
  m_e_exp_div_divisor_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_21_CLKINV_39677
    );
  m_e_exp_div_divisor_q_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_21_CEINV_39676
    );
  m_e_exp_div_divisor_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(15),
      O => m_e_exp_div_divisor_q_15_DXMUX_39717
    );
  m_e_exp_div_divisor_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(14),
      O => m_e_exp_div_divisor_q_15_DYMUX_39708
    );
  m_e_exp_div_divisor_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_15_SRINVNOT
    );
  m_e_exp_div_divisor_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_15_CLKINV_39705
    );
  m_e_exp_div_divisor_q_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_15_CEINV_39704
    );
  m_e_exp_div_divisor_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(23),
      O => m_e_exp_div_divisor_q_23_DXMUX_39745
    );
  m_e_exp_div_divisor_q_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(22),
      O => m_e_exp_div_divisor_q_23_DYMUX_39736
    );
  m_e_exp_div_divisor_q_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_23_SRINVNOT
    );
  m_e_exp_div_divisor_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_23_CLKINV_39733
    );
  m_e_exp_div_divisor_q_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_23_CEINV_39732
    );
  m_e_exp_div_divisor_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(31),
      O => m_e_exp_div_divisor_q_31_DXMUX_39773
    );
  m_e_exp_div_divisor_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(30),
      O => m_e_exp_div_divisor_q_31_DYMUX_39764
    );
  m_e_exp_div_divisor_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_31_SRINVNOT
    );
  m_e_exp_div_divisor_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_31_CLKINV_39761
    );
  m_e_exp_div_divisor_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_31_CEINV_39760
    );
  m_e_exp_div_divisor_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(17),
      O => m_e_exp_div_divisor_q_17_DXMUX_39801
    );
  m_e_exp_div_divisor_q_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(16),
      O => m_e_exp_div_divisor_q_17_DYMUX_39792
    );
  m_e_exp_div_divisor_q_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_17_SRINVNOT
    );
  m_e_exp_div_divisor_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_17_CLKINV_39789
    );
  m_e_exp_div_divisor_q_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_17_CEINV_39788
    );
  m_e_exp_div_divisor_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(25),
      O => m_e_exp_div_divisor_q_25_DXMUX_39829
    );
  m_e_exp_div_divisor_q_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(24),
      O => m_e_exp_div_divisor_q_25_DYMUX_39820
    );
  m_e_exp_div_divisor_q_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_25_SRINVNOT
    );
  m_e_exp_div_divisor_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_25_CLKINV_39817
    );
  m_e_exp_div_divisor_q_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_25_CEINV_39816
    );
  m_e_exp_div_divisor_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(19),
      O => m_e_exp_div_divisor_q_19_DXMUX_39857
    );
  m_e_exp_div_divisor_q_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(18),
      O => m_e_exp_div_divisor_q_19_DYMUX_39848
    );
  m_e_exp_div_divisor_q_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_19_SRINVNOT
    );
  m_e_exp_div_divisor_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_19_CLKINV_39845
    );
  m_e_exp_div_divisor_q_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_19_CEINV_39844
    );
  m_e_exp_div_divisor_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(27),
      O => m_e_exp_div_divisor_q_27_DXMUX_39885
    );
  m_e_exp_div_divisor_q_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(26),
      O => m_e_exp_div_divisor_q_27_DYMUX_39876
    );
  m_e_exp_div_divisor_q_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_27_SRINVNOT
    );
  m_e_exp_div_divisor_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_27_CLKINV_39873
    );
  m_e_exp_div_divisor_q_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_27_CEINV_39872
    );
  m_e_exp_div_divisor_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(29),
      O => m_e_exp_div_divisor_q_29_DXMUX_39913
    );
  m_e_exp_div_divisor_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q(28),
      O => m_e_exp_div_divisor_q_29_DYMUX_39904
    );
  m_e_exp_div_divisor_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_divisor_q_29_SRINVNOT
    );
  m_e_exp_div_divisor_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_divisor_q_29_CLKINV_39901
    );
  m_e_exp_div_divisor_q_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd5_In_0,
      O => m_e_exp_div_divisor_q_29_CEINV_39900
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13_39942,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X13_39934,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X9Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_d_val_q(31),
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X13_39934
    );
  N516_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N516,
      O => N516_0
    );
  N516_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N519,
      O => N519_0
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X28Y5"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N519
    );
  N1223_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1223,
      O => N1223_0
    );
  N1223_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1222,
      O => N1222_0
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X29Y5"
    )
    port map (
      ADR0 => N1109,
      ADR1 => N1079,
      ADR2 => N519_0,
      ADR3 => m_e_exp_div_cu_en_r5_11430,
      O => N1222
    );
  m_e_exp_mul_prod1_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_1_DXMUX_40013
    );
  m_e_exp_mul_prod1_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_1_DYMUX_40004
    );
  m_e_exp_mul_prod1_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_1_SRINVNOT
    );
  m_e_exp_mul_prod1_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_1_CLKINV_40001
    );
  m_e_exp_mul_prod1_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_1_CEINV_40000
    );
  m_e_exp_mul_prod1_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_3_DXMUX_40041
    );
  m_e_exp_mul_prod1_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_3_DYMUX_40032
    );
  m_e_exp_mul_prod1_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_3_SRINVNOT
    );
  m_e_exp_mul_prod1_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_3_CLKINV_40029
    );
  m_e_exp_mul_prod1_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_3_CEINV_40028
    );
  m_e_exp_mul_prod1_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_5_DXMUX_40069
    );
  m_e_exp_mul_prod1_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_5_DYMUX_40060
    );
  m_e_exp_mul_prod1_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_5_SRINVNOT
    );
  m_e_exp_mul_prod1_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_5_CLKINV_40057
    );
  m_e_exp_mul_prod1_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_5_CEINV_40056
    );
  m_e_exp_mul_prod1_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_7_DXMUX_40097
    );
  m_e_exp_mul_prod1_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_7_DYMUX_40088
    );
  m_e_exp_mul_prod1_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_7_SRINVNOT
    );
  m_e_exp_mul_prod1_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_7_CLKINV_40085
    );
  m_e_exp_mul_prod1_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_7_CEINV_40084
    );
  m_e_exp_mul_prod1_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_9_DXMUX_40125
    );
  m_e_exp_mul_prod1_q_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_prod1_q_9_DYMUX_40116
    );
  m_e_exp_mul_prod1_q_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_prod1_q_9_SRINVNOT
    );
  m_e_exp_mul_prod1_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_prod1_q_9_CLKINV_40113
    );
  m_e_exp_mul_prod1_q_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd1_11276,
      O => m_e_exp_mul_prod1_q_9_CEINV_40112
    );
  pr_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(1),
      O => pr_q_1_DXMUX_40153
    );
  pr_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(0),
      O => pr_q_1_DYMUX_40144
    );
  pr_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_1_SRINVNOT
    );
  pr_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_1_CLKINV_40141
    );
  pr_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_1_CEINV_40140
    );
  pr_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(3),
      O => pr_q_3_DXMUX_40181
    );
  pr_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(2),
      O => pr_q_3_DYMUX_40172
    );
  pr_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_3_SRINVNOT
    );
  pr_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_3_CLKINV_40169
    );
  pr_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_3_CEINV_40168
    );
  pr_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(5),
      O => pr_q_5_DXMUX_40209
    );
  pr_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(4),
      O => pr_q_5_DYMUX_40200
    );
  pr_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_5_SRINVNOT
    );
  pr_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_5_CLKINV_40197
    );
  pr_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_5_CEINV_40196
    );
  pr_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(7),
      O => pr_q_7_DXMUX_40237
    );
  pr_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(6),
      O => pr_q_7_DYMUX_40228
    );
  pr_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_7_SRINVNOT
    );
  pr_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_7_CLKINV_40225
    );
  pr_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_7_CEINV_40224
    );
  pr_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(9),
      O => pr_q_9_DXMUX_40265
    );
  pr_q_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(8),
      O => pr_q_9_DYMUX_40256
    );
  pr_q_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X5Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pr_q_9_SRINVNOT
    );
  pr_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pr_q_9_CLKINV_40253
    );
  pr_q_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pr_12227,
      O => pr_q_9_CEINV_40252
    );
  pu_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(1),
      O => pu_q_1_DXMUX_40293
    );
  pu_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(0),
      O => pu_q_1_DYMUX_40284
    );
  pu_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pu_q_1_SRINVNOT
    );
  pu_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pu_q_1_CLKINV_40281
    );
  pu_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pu_12226,
      O => pu_q_1_CEINV_40280
    );
  pu_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(3),
      O => pu_q_3_DXMUX_40321
    );
  pu_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(2),
      O => pu_q_3_DYMUX_40312
    );
  pu_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pu_q_3_SRINVNOT
    );
  pu_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pu_q_3_CLKINV_40309
    );
  pu_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pu_12226,
      O => pu_q_3_CEINV_40308
    );
  pu_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(5),
      O => pu_q_5_DXMUX_40349
    );
  pu_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(4),
      O => pu_q_5_DYMUX_40340
    );
  pu_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pu_q_5_SRINVNOT
    );
  pu_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pu_q_5_CLKINV_40337
    );
  pu_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pu_12226,
      O => pu_q_5_CEINV_40336
    );
  pu_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(7),
      O => pu_q_7_DXMUX_40377
    );
  pu_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_exp_q(6),
      O => pu_q_7_DYMUX_40368
    );
  pu_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => pu_q_7_SRINVNOT
    );
  pu_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => pu_q_7_CLKINV_40365
    );
  pu_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_en_pu_12226,
      O => pu_q_7_CEINV_40364
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8_40406,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X8_40399,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X13Y43"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => pr_q(24),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X8_40399
    );
  n_calc_prod1_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_1_DXMUX_40429
    );
  n_calc_prod1_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_1_DYMUX_40420
    );
  n_calc_prod1_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_1_SRINVNOT
    );
  n_calc_prod1_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_1_CLKINV_40417
    );
  n_calc_prod1_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_1_CEINV_40416
    );
  n_calc_prod1_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_3_DXMUX_40457
    );
  n_calc_prod1_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_3_DYMUX_40448
    );
  n_calc_prod1_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X10Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_3_SRINVNOT
    );
  n_calc_prod1_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_3_CLKINV_40445
    );
  n_calc_prod1_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_3_CEINV_40444
    );
  n_calc_prod1_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_5_DXMUX_40485
    );
  n_calc_prod1_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_5_DYMUX_40476
    );
  n_calc_prod1_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_5_SRINVNOT
    );
  n_calc_prod1_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_5_CLKINV_40473
    );
  n_calc_prod1_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_5_CEINV_40472
    );
  n_calc_prod1_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_7_DXMUX_40513
    );
  n_calc_prod1_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_7_DYMUX_40504
    );
  n_calc_prod1_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X11Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_7_SRINVNOT
    );
  n_calc_prod1_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_7_CLKINV_40501
    );
  n_calc_prod1_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_7_CEINV_40500
    );
  n_calc_prod1_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_9_DXMUX_40541
    );
  n_calc_prod1_q_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_prod1_q_9_DYMUX_40532
    );
  n_calc_prod1_q_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_prod1_q_9_SRINVNOT
    );
  n_calc_prod1_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_prod1_q_9_CLKINV_40529
    );
  n_calc_prod1_q_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd1_11828,
      O => n_calc_prod1_q_9_CEINV_40528
    );
  m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_1_Q,
      O => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_40577
    );
  m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1475_pack_2,
      O => N1475
    );
  m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_40561
    );
  m_e_exp_mul_a_chain_gen_1_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"2112",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(1),
      ADR1 => m_e_exp_mul_en_a_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_1_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1475_pack_2
    );
  n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_1_Q,
      O => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_40612
    );
  n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1473_pack_2,
      O => N1473
    );
  n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_40596
    );
  n_calc_a_chain_gen_1_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0096",
      LOC => "SLICE_X1Y15"
    )
    port map (
      ADR0 => n_calc_m_q(1),
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_gestore_shift_rca_carry_1_Q,
      ADR3 => n_calc_en_a_0,
      O => N1473_pack_2
    );
  N441_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => N441,
      O => N441_0
    );
  N441_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => N440,
      O => N440_0
    );
  m_e_exp_mul_a_chain_gen_23_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X29Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N440
    );
  N438_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N438,
      O => N438_0
    );
  N438_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => N437,
      O => N437_0
    );
  n_calc_a_chain_gen_23_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X2Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N437
    );
  N393_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N393,
      O => N393_0
    );
  N393_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => N392,
      O => N392_0
    );
  m_e_exp_mul_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X30Y38"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N392
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_DXMUX_40729
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_N3,
      O => m_e_exp_div_N3_0
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd2_In,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_DYMUX_40712
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X28Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_SRINVNOT
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_CLKINV_40703
    );
  m_e_exp_div_cu_current_state_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"04C4",
      LOC => "SLICE_X28Y10"
    )
    port map (
      ADR0 => N880_0,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_58_Q,
      ADR3 => N881_0,
      O => m_e_exp_div_cu_current_state_FSM_FFd2_In
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_In_0,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_DXMUX_40753
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_c_0,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_DYMUX_40745
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_SRINVNOT
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_CLKINV_40742
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16_40781,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16_0
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11_pack_1,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X11 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X7Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => VCC,
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11_pack_1
    );
  N932_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N932,
      O => N932_0
    );
  N932_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => N931,
      O => N931_0
    );
  m_e_exp_mul_gestore_shift_rca_rca_21_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X30Y34"
    )
    port map (
      ADR0 => N804,
      ADR1 => VCC,
      ADR2 => N802,
      ADR3 => N801,
      O => N931
    );
  N1123_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1123,
      O => N1123_0
    );
  N1123_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1120,
      O => N1120_0
    );
  m_e_exp_div_gestore_shift_rca_rca_21_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X23Y21"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1120
    );
  msg_hashed_q_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1132,
      O => N1132_0
    );
  msg_hashed_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => hash_dato_hashed(31),
      O => msg_hashed_q_31_DYMUX_40858
    );
  msg_hashed_q_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1131,
      O => N1131_0
    );
  msg_hashed_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => msg_hashed_q_31_CLKINV_40848
    );
  msg_hashed_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => save_hash_0,
      O => msg_hashed_q_31_CEINV_40847
    );
  N1044_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1044,
      O => N1044_0
    );
  N1044_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1043,
      O => N1043_0
    );
  m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X26Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1043
    );
  m_e_exp_div_f_s_q_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_f_s_q_0_F5MUX_40937,
      O => m_e_exp_m_e_g_N5
    );
  m_e_exp_div_f_s_q_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X18Y30"
    )
    port map (
      IA => m_e_exp_m_e_g_d_res_mux0002_0_5,
      IB => m_e_exp_div_f_s_q_0_F,
      SEL => m_e_exp_div_f_s_q_0_BXINV_40926,
      O => m_e_exp_div_f_s_q_0_F5MUX_40937
    );
  m_e_exp_div_f_s_q_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      O => m_e_exp_div_f_s_q_0_BXINV_40926
    );
  m_e_exp_div_f_s_q_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_operation_counter_hit_11564,
      O => m_e_exp_div_f_s_q_0_DYMUX_40918
    );
  m_e_exp_div_f_s_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_div_f_s_q_0_CLKINV_40909
    );
  m_e_exp_div_f_s_q_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_en_res_0,
      O => m_e_exp_div_f_s_q_0_CEINV_40908
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13_40960,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X13_40952,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X13_0
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X11Y43"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(23),
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X13_40952
    );
  n_val_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(11),
      O => n_val_q_11_DXMUX_41011
    );
  n_val_q_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y17"
    )
    port map (
      IA => n_val_q_11_CY0F_41010,
      IB => n_val_q_11_CY0F_41010,
      SEL => n_val_q_11_CYSELF_40993,
      O => n_val_q_11_CYMUXF2_40988
    );
  n_val_q_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(10),
      O => n_val_q_11_CY0F_41010
    );
  n_val_q_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(10),
      O => n_val_q_11_CYSELF_40993
    );
  n_val_q_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(10),
      O => n_val_q_11_DYMUX_40994
    );
  n_val_q_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_9_CYMUXFAST_37328,
      O => n_val_q_11_FASTCARRY_40990
    );
  n_val_q_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y17"
    )
    port map (
      I0 => n_val_q_11_CYSELG_40979,
      I1 => n_val_q_11_CYSELF_40993,
      O => n_val_q_11_CYAND_40991
    );
  n_val_q_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y17"
    )
    port map (
      IA => n_val_q_11_CYMUXG2_40989,
      IB => n_val_q_11_FASTCARRY_40990,
      SEL => n_val_q_11_CYAND_40991,
      O => n_val_q_11_CYMUXFAST_40992
    );
  n_val_q_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y17"
    )
    port map (
      IA => n_val_q_11_CY0G_40987,
      IB => n_val_q_11_CYMUXF2_40988,
      SEL => n_val_q_11_CYSELG_40979,
      O => n_val_q_11_CYMUXG2_40989
    );
  n_val_q_11_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(11),
      O => n_val_q_11_CY0G_40987
    );
  n_val_q_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(11),
      O => n_val_q_11_CYSELG_40979
    );
  n_val_q_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_11_SRINVNOT
    );
  n_val_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_11_CLKINV_40975
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(11),
      ADR2 => VCC,
      ADR3 => n_val_q(11),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(11)
    );
  n_val_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(13),
      O => n_val_q_13_DXMUX_41066
    );
  n_val_q_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y18"
    )
    port map (
      IA => n_val_q_13_CY0F_41065,
      IB => n_val_q_13_CY0F_41065,
      SEL => n_val_q_13_CYSELF_41048,
      O => n_val_q_13_CYMUXF2_41043
    );
  n_val_q_13_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(12),
      O => n_val_q_13_CY0F_41065
    );
  n_val_q_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(12),
      O => n_val_q_13_CYSELF_41048
    );
  n_val_q_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(12),
      O => n_val_q_13_DYMUX_41049
    );
  n_val_q_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_11_CYMUXFAST_40992,
      O => n_val_q_13_FASTCARRY_41045
    );
  n_val_q_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y18"
    )
    port map (
      I0 => n_val_q_13_CYSELG_41034,
      I1 => n_val_q_13_CYSELF_41048,
      O => n_val_q_13_CYAND_41046
    );
  n_val_q_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y18"
    )
    port map (
      IA => n_val_q_13_CYMUXG2_41044,
      IB => n_val_q_13_FASTCARRY_41045,
      SEL => n_val_q_13_CYAND_41046,
      O => n_val_q_13_CYMUXFAST_41047
    );
  n_val_q_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y18"
    )
    port map (
      IA => n_val_q_13_CY0G_41042,
      IB => n_val_q_13_CYMUXF2_41043,
      SEL => n_val_q_13_CYSELG_41034,
      O => n_val_q_13_CYMUXG2_41044
    );
  n_val_q_13_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(13),
      O => n_val_q_13_CY0G_41042
    );
  n_val_q_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(13),
      O => n_val_q_13_CYSELG_41034
    );
  n_val_q_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_13_SRINVNOT
    );
  n_val_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_13_CLKINV_41030
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y18"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(13),
      ADR1 => n_val_q(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(13)
    );
  n_val_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(21),
      O => n_val_q_21_DXMUX_41121
    );
  n_val_q_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y22"
    )
    port map (
      IA => n_val_q_21_CY0F_41120,
      IB => n_val_q_21_CY0F_41120,
      SEL => n_val_q_21_CYSELF_41103,
      O => n_val_q_21_CYMUXF2_41098
    );
  n_val_q_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(20),
      O => n_val_q_21_CY0F_41120
    );
  n_val_q_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(20),
      O => n_val_q_21_CYSELF_41103
    );
  n_val_q_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(20),
      O => n_val_q_21_DYMUX_41104
    );
  n_val_q_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_19_CYMUXFAST_41432,
      O => n_val_q_21_FASTCARRY_41100
    );
  n_val_q_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y22"
    )
    port map (
      I0 => n_val_q_21_CYSELG_41089,
      I1 => n_val_q_21_CYSELF_41103,
      O => n_val_q_21_CYAND_41101
    );
  n_val_q_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y22"
    )
    port map (
      IA => n_val_q_21_CYMUXG2_41099,
      IB => n_val_q_21_FASTCARRY_41100,
      SEL => n_val_q_21_CYAND_41101,
      O => n_val_q_21_CYMUXFAST_41102
    );
  n_val_q_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y22"
    )
    port map (
      IA => n_val_q_21_CY0G_41097,
      IB => n_val_q_21_CYMUXF2_41098,
      SEL => n_val_q_21_CYSELG_41089,
      O => n_val_q_21_CYMUXG2_41099
    );
  n_val_q_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(21),
      O => n_val_q_21_CY0G_41097
    );
  n_val_q_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(21),
      O => n_val_q_21_CYSELG_41089
    );
  n_val_q_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_21_SRINVNOT
    );
  n_val_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_21_CLKINV_41085
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_21_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y22"
    )
    port map (
      ADR0 => n_val_q(21),
      ADR1 => m_e_exp_d_val_q(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(21)
    );
  n_val_q_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(15),
      O => n_val_q_15_DXMUX_41176
    );
  n_val_q_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y19"
    )
    port map (
      IA => n_val_q_15_CY0F_41175,
      IB => n_val_q_15_CY0F_41175,
      SEL => n_val_q_15_CYSELF_41158,
      O => n_val_q_15_CYMUXF2_41153
    );
  n_val_q_15_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(14),
      O => n_val_q_15_CY0F_41175
    );
  n_val_q_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(14),
      O => n_val_q_15_CYSELF_41158
    );
  n_val_q_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(14),
      O => n_val_q_15_DYMUX_41159
    );
  n_val_q_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_13_CYMUXFAST_41047,
      O => n_val_q_15_FASTCARRY_41155
    );
  n_val_q_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y19"
    )
    port map (
      I0 => n_val_q_15_CYSELG_41144,
      I1 => n_val_q_15_CYSELF_41158,
      O => n_val_q_15_CYAND_41156
    );
  n_val_q_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y19"
    )
    port map (
      IA => n_val_q_15_CYMUXG2_41154,
      IB => n_val_q_15_FASTCARRY_41155,
      SEL => n_val_q_15_CYAND_41156,
      O => n_val_q_15_CYMUXFAST_41157
    );
  n_val_q_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y19"
    )
    port map (
      IA => n_val_q_15_CY0G_41152,
      IB => n_val_q_15_CYMUXF2_41153,
      SEL => n_val_q_15_CYSELG_41144,
      O => n_val_q_15_CYMUXG2_41154
    );
  n_val_q_15_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(15),
      O => n_val_q_15_CY0G_41152
    );
  n_val_q_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(15),
      O => n_val_q_15_CYSELG_41144
    );
  n_val_q_15_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_15_SRINVNOT
    );
  n_val_q_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_15_CLKINV_41140
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_34_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y29"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(43),
      ADR1 => m_e_exp_d_val_q(42),
      ADR2 => m_e_exp_d_val_q(40),
      ADR3 => m_e_exp_d_val_q(41),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(34)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(15),
      ADR2 => VCC,
      ADR3 => n_val_q(15),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(15)
    );
  n_val_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(23),
      O => n_val_q_23_DXMUX_41231
    );
  n_val_q_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y23"
    )
    port map (
      IA => n_val_q_23_CY0F_41230,
      IB => n_val_q_23_CY0F_41230,
      SEL => n_val_q_23_CYSELF_41213,
      O => n_val_q_23_CYMUXF2_41208
    );
  n_val_q_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(22),
      O => n_val_q_23_CY0F_41230
    );
  n_val_q_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(22),
      O => n_val_q_23_CYSELF_41213
    );
  n_val_q_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(22),
      O => n_val_q_23_DYMUX_41214
    );
  n_val_q_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_21_CYMUXFAST_41102,
      O => n_val_q_23_FASTCARRY_41210
    );
  n_val_q_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y23"
    )
    port map (
      I0 => n_val_q_23_CYSELG_41199,
      I1 => n_val_q_23_CYSELF_41213,
      O => n_val_q_23_CYAND_41211
    );
  n_val_q_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y23"
    )
    port map (
      IA => n_val_q_23_CYMUXG2_41209,
      IB => n_val_q_23_FASTCARRY_41210,
      SEL => n_val_q_23_CYAND_41211,
      O => n_val_q_23_CYMUXFAST_41212
    );
  n_val_q_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y23"
    )
    port map (
      IA => n_val_q_23_CY0G_41207,
      IB => n_val_q_23_CYMUXF2_41208,
      SEL => n_val_q_23_CYSELG_41199,
      O => n_val_q_23_CYMUXG2_41209
    );
  n_val_q_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(23),
      O => n_val_q_23_CY0G_41207
    );
  n_val_q_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(23),
      O => n_val_q_23_CYSELG_41199
    );
  n_val_q_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_23_SRINVNOT
    );
  n_val_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_23_CLKINV_41195
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_23_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X17Y23"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => n_val_q(23),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(23)
    );
  n_val_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(31),
      O => n_val_q_31_DXMUX_41286
    );
  n_val_q_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      IA => n_val_q_31_CY0F_41285,
      IB => n_val_q_31_CY0F_41285,
      SEL => n_val_q_31_CYSELF_41268,
      O => n_val_q_31_CYMUXF2_41263
    );
  n_val_q_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(30),
      O => n_val_q_31_CY0F_41285
    );
  n_val_q_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(30),
      O => n_val_q_31_CYSELF_41268
    );
  n_val_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(30),
      O => n_val_q_31_DYMUX_41269
    );
  n_val_q_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_29_CYMUXFAST_41542,
      O => n_val_q_31_FASTCARRY_41265
    );
  n_val_q_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      I0 => n_val_q_31_CYSELG_41254,
      I1 => n_val_q_31_CYSELF_41268,
      O => n_val_q_31_CYAND_41266
    );
  n_val_q_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      IA => n_val_q_31_CYMUXG2_41264,
      IB => n_val_q_31_FASTCARRY_41265,
      SEL => n_val_q_31_CYAND_41266,
      O => n_val_q_31_CYMUXFAST_41267
    );
  n_val_q_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y27"
    )
    port map (
      IA => n_val_q_31_CY0G_41262,
      IB => n_val_q_31_CYMUXF2_41263,
      SEL => n_val_q_31_CYSELG_41254,
      O => n_val_q_31_CYMUXG2_41264
    );
  n_val_q_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(31),
      O => n_val_q_31_CY0G_41262
    );
  n_val_q_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(31),
      O => n_val_q_31_CYSELG_41254
    );
  n_val_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_31_SRINVNOT
    );
  n_val_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_31_CLKINV_41250
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_31_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y27"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(31),
      ADR1 => n_val_q(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(31)
    );
  n_val_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(17),
      O => n_val_q_17_DXMUX_41341
    );
  n_val_q_17_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y20"
    )
    port map (
      IA => n_val_q_17_CY0F_41340,
      IB => n_val_q_17_CY0F_41340,
      SEL => n_val_q_17_CYSELF_41323,
      O => n_val_q_17_CYMUXF2_41318
    );
  n_val_q_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(16),
      O => n_val_q_17_CY0F_41340
    );
  n_val_q_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(16),
      O => n_val_q_17_CYSELF_41323
    );
  n_val_q_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(16),
      O => n_val_q_17_DYMUX_41324
    );
  n_val_q_17_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_15_CYMUXFAST_41157,
      O => n_val_q_17_FASTCARRY_41320
    );
  n_val_q_17_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y20"
    )
    port map (
      I0 => n_val_q_17_CYSELG_41309,
      I1 => n_val_q_17_CYSELF_41323,
      O => n_val_q_17_CYAND_41321
    );
  n_val_q_17_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y20"
    )
    port map (
      IA => n_val_q_17_CYMUXG2_41319,
      IB => n_val_q_17_FASTCARRY_41320,
      SEL => n_val_q_17_CYAND_41321,
      O => n_val_q_17_CYMUXFAST_41322
    );
  n_val_q_17_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y20"
    )
    port map (
      IA => n_val_q_17_CY0G_41317,
      IB => n_val_q_17_CYMUXF2_41318,
      SEL => n_val_q_17_CYSELG_41309,
      O => n_val_q_17_CYMUXG2_41319
    );
  n_val_q_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(17),
      O => n_val_q_17_CY0G_41317
    );
  n_val_q_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(17),
      O => n_val_q_17_CYSELG_41309
    );
  n_val_q_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_17_SRINVNOT
    );
  n_val_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_17_CLKINV_41305
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_17_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X17Y20"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(17),
      ADR1 => VCC,
      ADR2 => n_val_q(17),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(17)
    );
  n_val_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(25),
      O => n_val_q_25_DXMUX_41396
    );
  n_val_q_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y24"
    )
    port map (
      IA => n_val_q_25_CY0F_41395,
      IB => n_val_q_25_CY0F_41395,
      SEL => n_val_q_25_CYSELF_41378,
      O => n_val_q_25_CYMUXF2_41373
    );
  n_val_q_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(24),
      O => n_val_q_25_CY0F_41395
    );
  n_val_q_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(24),
      O => n_val_q_25_CYSELF_41378
    );
  n_val_q_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(24),
      O => n_val_q_25_DYMUX_41379
    );
  n_val_q_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_23_CYMUXFAST_41212,
      O => n_val_q_25_FASTCARRY_41375
    );
  n_val_q_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y24"
    )
    port map (
      I0 => n_val_q_25_CYSELG_41364,
      I1 => n_val_q_25_CYSELF_41378,
      O => n_val_q_25_CYAND_41376
    );
  n_val_q_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y24"
    )
    port map (
      IA => n_val_q_25_CYMUXG2_41374,
      IB => n_val_q_25_FASTCARRY_41375,
      SEL => n_val_q_25_CYAND_41376,
      O => n_val_q_25_CYMUXFAST_41377
    );
  n_val_q_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y24"
    )
    port map (
      IA => n_val_q_25_CY0G_41372,
      IB => n_val_q_25_CYMUXF2_41373,
      SEL => n_val_q_25_CYSELG_41364,
      O => n_val_q_25_CYMUXG2_41374
    );
  n_val_q_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(25),
      O => n_val_q_25_CY0G_41372
    );
  n_val_q_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(25),
      O => n_val_q_25_CYSELG_41364
    );
  n_val_q_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_25_SRINVNOT
    );
  n_val_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_25_CLKINV_41360
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_25_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X17Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(25),
      ADR2 => n_val_q(25),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(25)
    );
  n_val_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(19),
      O => n_val_q_19_DXMUX_41451
    );
  n_val_q_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y21"
    )
    port map (
      IA => n_val_q_19_CY0F_41450,
      IB => n_val_q_19_CY0F_41450,
      SEL => n_val_q_19_CYSELF_41433,
      O => n_val_q_19_CYMUXF2_41428
    );
  n_val_q_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(18),
      O => n_val_q_19_CY0F_41450
    );
  n_val_q_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(18),
      O => n_val_q_19_CYSELF_41433
    );
  n_val_q_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(18),
      O => n_val_q_19_DYMUX_41434
    );
  n_val_q_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_17_CYMUXFAST_41322,
      O => n_val_q_19_FASTCARRY_41430
    );
  n_val_q_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y21"
    )
    port map (
      I0 => n_val_q_19_CYSELG_41419,
      I1 => n_val_q_19_CYSELF_41433,
      O => n_val_q_19_CYAND_41431
    );
  n_val_q_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y21"
    )
    port map (
      IA => n_val_q_19_CYMUXG2_41429,
      IB => n_val_q_19_FASTCARRY_41430,
      SEL => n_val_q_19_CYAND_41431,
      O => n_val_q_19_CYMUXFAST_41432
    );
  n_val_q_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y21"
    )
    port map (
      IA => n_val_q_19_CY0G_41427,
      IB => n_val_q_19_CYMUXF2_41428,
      SEL => n_val_q_19_CYSELG_41419,
      O => n_val_q_19_CYMUXG2_41429
    );
  n_val_q_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(19),
      O => n_val_q_19_CY0G_41427
    );
  n_val_q_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(19),
      O => n_val_q_19_CYSELG_41419
    );
  n_val_q_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_19_SRINVNOT
    );
  n_val_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_19_CLKINV_41415
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_19_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y21"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(19),
      ADR1 => n_val_q(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(19)
    );
  n_val_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(27),
      O => n_val_q_27_DXMUX_41506
    );
  n_val_q_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y25"
    )
    port map (
      IA => n_val_q_27_CY0F_41505,
      IB => n_val_q_27_CY0F_41505,
      SEL => n_val_q_27_CYSELF_41488,
      O => n_val_q_27_CYMUXF2_41483
    );
  n_val_q_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(26),
      O => n_val_q_27_CY0F_41505
    );
  n_val_q_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(26),
      O => n_val_q_27_CYSELF_41488
    );
  n_val_q_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(26),
      O => n_val_q_27_DYMUX_41489
    );
  n_val_q_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_25_CYMUXFAST_41377,
      O => n_val_q_27_FASTCARRY_41485
    );
  n_val_q_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y25"
    )
    port map (
      I0 => n_val_q_27_CYSELG_41474,
      I1 => n_val_q_27_CYSELF_41488,
      O => n_val_q_27_CYAND_41486
    );
  n_val_q_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y25"
    )
    port map (
      IA => n_val_q_27_CYMUXG2_41484,
      IB => n_val_q_27_FASTCARRY_41485,
      SEL => n_val_q_27_CYAND_41486,
      O => n_val_q_27_CYMUXFAST_41487
    );
  n_val_q_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y25"
    )
    port map (
      IA => n_val_q_27_CY0G_41482,
      IB => n_val_q_27_CYMUXF2_41483,
      SEL => n_val_q_27_CYSELG_41474,
      O => n_val_q_27_CYMUXG2_41484
    );
  n_val_q_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(27),
      O => n_val_q_27_CY0G_41482
    );
  n_val_q_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(27),
      O => n_val_q_27_CYSELG_41474
    );
  n_val_q_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_27_SRINVNOT
    );
  n_val_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_27_CLKINV_41470
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_27_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(27),
      ADR2 => VCC,
      ADR3 => n_val_q(27),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(27)
    );
  n_val_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(29),
      O => n_val_q_29_DXMUX_41561
    );
  n_val_q_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y26"
    )
    port map (
      IA => n_val_q_29_CY0F_41560,
      IB => n_val_q_29_CY0F_41560,
      SEL => n_val_q_29_CYSELF_41543,
      O => n_val_q_29_CYMUXF2_41538
    );
  n_val_q_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(28),
      O => n_val_q_29_CY0F_41560
    );
  n_val_q_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(28),
      O => n_val_q_29_CYSELF_41543
    );
  n_val_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_prod1_q(28),
      O => n_val_q_29_DYMUX_41544
    );
  n_val_q_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_val_q_27_CYMUXFAST_41487,
      O => n_val_q_29_FASTCARRY_41540
    );
  n_val_q_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X17Y26"
    )
    port map (
      I0 => n_val_q_29_CYSELG_41529,
      I1 => n_val_q_29_CYSELF_41543,
      O => n_val_q_29_CYAND_41541
    );
  n_val_q_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X17Y26"
    )
    port map (
      IA => n_val_q_29_CYMUXG2_41539,
      IB => n_val_q_29_FASTCARRY_41540,
      SEL => n_val_q_29_CYAND_41541,
      O => n_val_q_29_CYMUXFAST_41542
    );
  n_val_q_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X17Y26"
    )
    port map (
      IA => n_val_q_29_CY0G_41537,
      IB => n_val_q_29_CYMUXF2_41538,
      SEL => n_val_q_29_CYSELG_41529,
      O => n_val_q_29_CYMUXG2_41539
    );
  n_val_q_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_d_val_q(29),
      O => n_val_q_29_CY0G_41537
    );
  n_val_q_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(29),
      O => n_val_q_29_CYSELG_41529
    );
  n_val_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_val_q_29_SRINVNOT
    );
  n_val_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_val_q_29_CLKINV_41525
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_32_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X17Y28"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(32),
      ADR1 => m_e_exp_d_val_q(35),
      ADR2 => m_e_exp_d_val_q(34),
      ADR3 => m_e_exp_d_val_q(33),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(32)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_29_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X17Y26"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => n_val_q(29),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(29)
    );
  m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_2_Q,
      O => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_41596
    );
  m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1479_pack_2,
      O => N1479
    );
  m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_41580
    );
  m_e_exp_mul_a_chain_gen_2_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"4114",
      LOC => "SLICE_X25Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_en_a_0,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_2_0,
      ADR3 => m_e_exp_mul_m_q(2),
      O => N1479_pack_2
    );
  n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_2_Q,
      O => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_41631
    );
  n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1477_pack_2,
      O => N1477
    );
  n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_41615
    );
  n_calc_a_chain_gen_2_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"2112",
      LOC => "SLICE_X0Y15"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_2_0,
      ADR1 => n_calc_en_a_0,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(2),
      O => N1477_pack_2
    );
  N444_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N444,
      O => N444_0
    );
  N444_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N443,
      O => N443_0
    );
  n_calc_a_chain_gen_24_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X1Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N443
    );
  m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_24_Q,
      O => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_41690
    );
  m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1523_pack_2,
      O => N1523
    );
  m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_41674
    );
  m_e_exp_mul_a_chain_gen_24_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X26Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_24_0,
      ADR1 => m_e_exp_mul_m_q(24),
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1523_pack_2
    );
  m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_16_Q,
      O => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_41725
    );
  m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1509_pack_2,
      O => N1509
    );
  m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_41709
    );
  m_e_exp_mul_a_chain_gen_16_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X30Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_gestore_shift_rca_carry_16_Q,
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_m_q(16),
      O => N1509_pack_2
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8_41753,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8_0
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X23_41746,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X23_0
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X23 : X_LUT4
    generic map(
      INIT => X"0E04",
      LOC => "SLICE_X13Y37"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => msg_0_IBUF_11125,
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => pr_q(0),
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X23_41746
    );
  N1150_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1150,
      O => N1150_0
    );
  N1150_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(25),
      O => m_e_exp_div_sum1_25_0
    );
  m_e_exp_div_gestore_shift_rca_rca_25_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X19Y16"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(24),
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_24_0,
      ADR2 => N1118_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_sum1(25)
    );
  N193_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N193,
      O => N193_0
    );
  N193_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => N195,
      O => N195_0
    );
  m_e_exp_m_e_g_d_res_mux0002_6_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y30"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_mul_prod1_q(57),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_div_q_r_l_q(57),
      O => N195
    );
  N189_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N189,
      O => N189_0
    );
  N189_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N191,
      O => N191_0
    );
  m_e_exp_m_e_g_d_res_mux0002_8_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X26Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_mul_prod1_q(55),
      ADR2 => m_e_exp_div_q_r_l_q(55),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N191
    );
  m_e_exp_m_e_g_current_state_FSM_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd1_In_41853,
      O => m_e_exp_m_e_g_current_state_FSM_FFd1_DXMUX_41856
    );
  m_e_exp_m_e_g_current_state_FSM_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N151_pack_3,
      O => N151
    );
  m_e_exp_m_e_g_current_state_FSM_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_current_state_FSM_FFd1_CLKINV_41840
    );
  m_e_exp_m_e_g_current_state_FSM_FFd1_In_SW0 : X_LUT4
    generic map(
      INIT => X"5700",
      LOC => "SLICE_X13Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR1 => m_e_exp_div_f_s_q(0),
      ADR2 => m_e_exp_mul_f_q(0),
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      O => N151_pack_3
    );
  m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_3_Q,
      O => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_41891
    );
  m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1483_pack_2,
      O => N1483
    );
  m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_41875
    );
  m_e_exp_mul_a_chain_gen_3_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_3_0,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_m_q(3),
      O => N1483_pack_2
    );
  n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_3_Q,
      O => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_41926
    );
  n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1481_pack_2,
      O => N1481
    );
  n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_41910
    );
  n_calc_a_chain_gen_3_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0096",
      LOC => "SLICE_X0Y10"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_3_Q,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_m_q(3),
      ADR3 => n_calc_en_a_0,
      O => N1481_pack_2
    );
  m_e_exp_m_e_g_en_d_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_mux0002_41958,
      O => m_e_exp_m_e_g_en_d_DXMUX_41961
    );
  m_e_exp_m_e_g_en_d_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => N179_pack_1,
      O => N179
    );
  m_e_exp_m_e_g_en_d_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_en_d_CLKINV_41946
    );
  m_e_exp_m_e_g_en_d_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_en_d_CEINV_41945
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y12"
    )
    port map (
      ADR0 => n_val_q(0),
      ADR1 => m_e_exp_d_val_q(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(0)
    );
  m_e_exp_m_e_g_en_d_mux0002_SW0 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X15Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      O => N179_pack_1
    );
  N453_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N453,
      O => N453_0
    );
  N453_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => N452,
      O => N452_0
    );
  m_e_exp_mul_a_chain_gen_25_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X24Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N452
    );
  N401_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N401,
      O => N401_0
    );
  N401_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N449,
      O => N449_0
    );
  n_calc_a_chain_gen_25_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X0Y3"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N449
    );
  m_e_exp_d_val_q_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(11),
      O => m_e_exp_d_val_q_11_DXMUX_42034
    );
  m_e_exp_d_val_q_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(10),
      O => m_e_exp_d_val_q_11_DYMUX_42025
    );
  m_e_exp_d_val_q_11_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_11_SRINVNOT
    );
  m_e_exp_d_val_q_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_11_CLKINV_42022
    );
  m_e_exp_d_val_q_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_11_CEINV_42021
    );
  m_e_exp_d_val_q_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(21),
      O => m_e_exp_d_val_q_21_DXMUX_42062
    );
  m_e_exp_d_val_q_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(20),
      O => m_e_exp_d_val_q_21_DYMUX_42053
    );
  m_e_exp_d_val_q_21_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_21_SRINVNOT
    );
  m_e_exp_d_val_q_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_21_CLKINV_42050
    );
  m_e_exp_d_val_q_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_21_CEINV_42049
    );
  m_e_exp_d_val_q_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(13),
      O => m_e_exp_d_val_q_13_DXMUX_42090
    );
  m_e_exp_d_val_q_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(12),
      O => m_e_exp_d_val_q_13_DYMUX_42081
    );
  m_e_exp_d_val_q_13_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_13_SRINVNOT
    );
  m_e_exp_d_val_q_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_13_CLKINV_42078
    );
  m_e_exp_d_val_q_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_13_CEINV_42077
    );
  m_e_exp_d_val_q_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(31),
      O => m_e_exp_d_val_q_31_DXMUX_42118
    );
  m_e_exp_d_val_q_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(30),
      O => m_e_exp_d_val_q_31_DYMUX_42109
    );
  m_e_exp_d_val_q_31_SRINV : X_INV
    generic map(
      LOC => "SLICE_X19Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_31_SRINVNOT
    );
  m_e_exp_d_val_q_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_31_CLKINV_42106
    );
  m_e_exp_d_val_q_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_31_CEINV_42105
    );
  m_e_exp_d_val_q_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(23),
      O => m_e_exp_d_val_q_23_DXMUX_42146
    );
  m_e_exp_d_val_q_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(22),
      O => m_e_exp_d_val_q_23_DYMUX_42137
    );
  m_e_exp_d_val_q_23_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_23_SRINVNOT
    );
  m_e_exp_d_val_q_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_23_CLKINV_42134
    );
  m_e_exp_d_val_q_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_23_CEINV_42133
    );
  m_e_exp_d_val_q_41_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(41),
      O => m_e_exp_d_val_q_41_DXMUX_42174
    );
  m_e_exp_d_val_q_41_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(40),
      O => m_e_exp_d_val_q_41_DYMUX_42165
    );
  m_e_exp_d_val_q_41_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_41_SRINVNOT
    );
  m_e_exp_d_val_q_41_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_41_CLKINV_42162
    );
  m_e_exp_d_val_q_41_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_41_CEINV_42161
    );
  m_e_exp_d_val_q_33_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(33),
      O => m_e_exp_d_val_q_33_DXMUX_42202
    );
  m_e_exp_d_val_q_33_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(32),
      O => m_e_exp_d_val_q_33_DYMUX_42193
    );
  m_e_exp_d_val_q_33_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_33_SRINVNOT
    );
  m_e_exp_d_val_q_33_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_33_CLKINV_42190
    );
  m_e_exp_d_val_q_33_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_33_CEINV_42189
    );
  m_e_exp_d_val_q_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(25),
      O => m_e_exp_d_val_q_25_DXMUX_42230
    );
  m_e_exp_d_val_q_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(24),
      O => m_e_exp_d_val_q_25_DYMUX_42221
    );
  m_e_exp_d_val_q_25_SRINV : X_INV
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_25_SRINVNOT
    );
  m_e_exp_d_val_q_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_25_CLKINV_42218
    );
  m_e_exp_d_val_q_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_25_CEINV_42217
    );
  m_e_exp_d_val_q_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(17),
      O => m_e_exp_d_val_q_17_DXMUX_42258
    );
  m_e_exp_d_val_q_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(16),
      O => m_e_exp_d_val_q_17_DYMUX_42249
    );
  m_e_exp_d_val_q_17_SRINV : X_INV
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_17_SRINVNOT
    );
  m_e_exp_d_val_q_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_17_CLKINV_42246
    );
  m_e_exp_d_val_q_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_17_CEINV_42245
    );
  m_e_exp_d_val_q_51_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(51),
      O => m_e_exp_d_val_q_51_DXMUX_42286
    );
  m_e_exp_d_val_q_51_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(50),
      O => m_e_exp_d_val_q_51_DYMUX_42277
    );
  m_e_exp_d_val_q_51_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_51_SRINVNOT
    );
  m_e_exp_d_val_q_51_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_51_CLKINV_42274
    );
  m_e_exp_d_val_q_51_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_51_CEINV_42273
    );
  m_e_exp_d_val_q_43_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(43),
      O => m_e_exp_d_val_q_43_DXMUX_42314
    );
  m_e_exp_d_val_q_43_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(42),
      O => m_e_exp_d_val_q_43_DYMUX_42305
    );
  m_e_exp_d_val_q_43_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_43_SRINVNOT
    );
  m_e_exp_d_val_q_43_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_43_CLKINV_42302
    );
  m_e_exp_d_val_q_43_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_43_CEINV_42301
    );
  m_e_exp_d_val_q_35_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(35),
      O => m_e_exp_d_val_q_35_DXMUX_42342
    );
  m_e_exp_d_val_q_35_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(34),
      O => m_e_exp_d_val_q_35_DYMUX_42333
    );
  m_e_exp_d_val_q_35_SRINV : X_INV
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_35_SRINVNOT
    );
  m_e_exp_d_val_q_35_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_35_CLKINV_42330
    );
  m_e_exp_d_val_q_35_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_35_CEINV_42329
    );
  m_e_exp_d_val_q_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(27),
      O => m_e_exp_d_val_q_27_DXMUX_42370
    );
  m_e_exp_d_val_q_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(26),
      O => m_e_exp_d_val_q_27_DYMUX_42361
    );
  m_e_exp_d_val_q_27_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_27_SRINVNOT
    );
  m_e_exp_d_val_q_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_27_CLKINV_42358
    );
  m_e_exp_d_val_q_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_27_CEINV_42357
    );
  m_e_exp_d_val_q_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(19),
      O => m_e_exp_d_val_q_19_DXMUX_42398
    );
  m_e_exp_d_val_q_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(18),
      O => m_e_exp_d_val_q_19_DYMUX_42389
    );
  m_e_exp_d_val_q_19_SRINV : X_INV
    generic map(
      LOC => "SLICE_X22Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_19_SRINVNOT
    );
  m_e_exp_d_val_q_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_19_CLKINV_42386
    );
  m_e_exp_d_val_q_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_19_CEINV_42385
    );
  m_e_exp_d_val_q_61_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(61),
      O => m_e_exp_d_val_q_61_DXMUX_42426
    );
  m_e_exp_d_val_q_61_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(60),
      O => m_e_exp_d_val_q_61_DYMUX_42417
    );
  m_e_exp_d_val_q_61_SRINV : X_INV
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_61_SRINVNOT
    );
  m_e_exp_d_val_q_61_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_61_CLKINV_42414
    );
  m_e_exp_d_val_q_61_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_61_CEINV_42413
    );
  m_e_exp_d_val_q_53_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(53),
      O => m_e_exp_d_val_q_53_DXMUX_42454
    );
  m_e_exp_d_val_q_53_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(52),
      O => m_e_exp_d_val_q_53_DYMUX_42445
    );
  m_e_exp_d_val_q_53_SRINV : X_INV
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_53_SRINVNOT
    );
  m_e_exp_d_val_q_53_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_53_CLKINV_42442
    );
  m_e_exp_d_val_q_53_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_53_CEINV_42441
    );
  m_e_exp_d_val_q_45_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(45),
      O => m_e_exp_d_val_q_45_DXMUX_42482
    );
  m_e_exp_d_val_q_45_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(44),
      O => m_e_exp_d_val_q_45_DYMUX_42473
    );
  m_e_exp_d_val_q_45_SRINV : X_INV
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_45_SRINVNOT
    );
  m_e_exp_d_val_q_45_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_45_CLKINV_42470
    );
  m_e_exp_d_val_q_45_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_45_CEINV_42469
    );
  m_e_exp_d_val_q_37_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(37),
      O => m_e_exp_d_val_q_37_DXMUX_42510
    );
  m_e_exp_d_val_q_37_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(36),
      O => m_e_exp_d_val_q_37_DYMUX_42501
    );
  m_e_exp_d_val_q_37_SRINV : X_INV
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_37_SRINVNOT
    );
  m_e_exp_d_val_q_37_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_37_CLKINV_42498
    );
  m_e_exp_d_val_q_37_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_37_CEINV_42497
    );
  m_e_exp_d_val_q_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(29),
      O => m_e_exp_d_val_q_29_DXMUX_42538
    );
  m_e_exp_d_val_q_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(28),
      O => m_e_exp_d_val_q_29_DYMUX_42529
    );
  m_e_exp_d_val_q_29_SRINV : X_INV
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_29_SRINVNOT
    );
  m_e_exp_d_val_q_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_29_CLKINV_42526
    );
  m_e_exp_d_val_q_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_29_CEINV_42525
    );
  m_e_exp_d_val_q_63_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(63),
      O => m_e_exp_d_val_q_63_DXMUX_42566
    );
  m_e_exp_d_val_q_63_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(62),
      O => m_e_exp_d_val_q_63_DYMUX_42557
    );
  m_e_exp_d_val_q_63_SRINV : X_INV
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_63_SRINVNOT
    );
  m_e_exp_d_val_q_63_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_63_CLKINV_42554
    );
  m_e_exp_d_val_q_63_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_63_CEINV_42553
    );
  m_e_exp_d_val_q_55_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(55),
      O => m_e_exp_d_val_q_55_DXMUX_42594
    );
  m_e_exp_d_val_q_55_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(54),
      O => m_e_exp_d_val_q_55_DYMUX_42585
    );
  m_e_exp_d_val_q_55_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_55_SRINVNOT
    );
  m_e_exp_d_val_q_55_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_55_CLKINV_42582
    );
  m_e_exp_d_val_q_55_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_55_CEINV_42581
    );
  m_e_exp_d_val_q_47_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(47),
      O => m_e_exp_d_val_q_47_DXMUX_42622
    );
  m_e_exp_d_val_q_47_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(46),
      O => m_e_exp_d_val_q_47_DYMUX_42613
    );
  m_e_exp_d_val_q_47_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_47_SRINVNOT
    );
  m_e_exp_d_val_q_47_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_47_CLKINV_42610
    );
  m_e_exp_d_val_q_47_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_47_CEINV_42609
    );
  m_e_exp_d_val_q_39_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(39),
      O => m_e_exp_d_val_q_39_DXMUX_42650
    );
  m_e_exp_d_val_q_39_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(38),
      O => m_e_exp_d_val_q_39_DYMUX_42641
    );
  m_e_exp_d_val_q_39_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_39_SRINVNOT
    );
  m_e_exp_d_val_q_39_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_39_CLKINV_42638
    );
  m_e_exp_d_val_q_39_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_39_CEINV_42637
    );
  m_e_exp_d_val_q_57_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(57),
      O => m_e_exp_d_val_q_57_DXMUX_42678
    );
  m_e_exp_d_val_q_57_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(56),
      O => m_e_exp_d_val_q_57_DYMUX_42669
    );
  m_e_exp_d_val_q_57_SRINV : X_INV
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_57_SRINVNOT
    );
  m_e_exp_d_val_q_57_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_57_CLKINV_42666
    );
  m_e_exp_d_val_q_57_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_57_CEINV_42665
    );
  m_e_exp_d_val_q_49_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(49),
      O => m_e_exp_d_val_q_49_DXMUX_42706
    );
  m_e_exp_d_val_q_49_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(48),
      O => m_e_exp_d_val_q_49_DYMUX_42697
    );
  m_e_exp_d_val_q_49_SRINV : X_INV
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_49_SRINVNOT
    );
  m_e_exp_d_val_q_49_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_49_CLKINV_42694
    );
  m_e_exp_d_val_q_49_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_49_CEINV_42693
    );
  m_e_exp_d_val_q_59_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(59),
      O => m_e_exp_d_val_q_59_DXMUX_42734
    );
  m_e_exp_d_val_q_59_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(58),
      O => m_e_exp_d_val_q_59_DYMUX_42725
    );
  m_e_exp_d_val_q_59_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_59_SRINVNOT
    );
  m_e_exp_d_val_q_59_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_59_CLKINV_42722
    );
  m_e_exp_d_val_q_59_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_59_CEINV_42721
    );
  N880_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N880,
      O => N880_0
    );
  N880_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => N726_pack_2,
      O => N726
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"EEBE",
      LOC => "SLICE_X28Y9"
    )
    port map (
      ADR0 => m_e_exp_div_operation_counter_hit_11564,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      O => N726_pack_2
    );
  N780_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N780,
      O => N780_0
    );
  N780_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => N727,
      O => N727_0
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"EFBA",
      LOC => "SLICE_X28Y4"
    )
    port map (
      ADR0 => m_e_exp_div_operation_counter_hit_11564,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      O => N727
    );
  N775_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N775,
      O => N775_0
    );
  N775_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => N774,
      O => N774_0
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"4080",
      LOC => "SLICE_X29Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_operation_counter_hit_11564,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      O => N774
    );
  N944_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N944,
      O => N944_0
    );
  N944_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => N943,
      O => N943_0
    );
  m_e_exp_mul_gestore_shift_rca_rca_5_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X26Y27"
    )
    port map (
      ADR0 => N825,
      ADR1 => VCC,
      ADR2 => N828,
      ADR3 => N826,
      O => N943
    );
  msg_t_b_h_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h(1),
      O => msg_t_b_h_1_0
    );
  msg_t_b_h_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h(0),
      O => msg_t_b_h_0_0
    );
  msg_t_b_h_0_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X12Y16"
    )
    port map (
      ADR0 => pu_q(0),
      ADR1 => c_h_q(0),
      ADR2 => msg_0_IBUF_11125,
      ADR3 => VCC,
      O => msg_t_b_h(0)
    );
  msg_t_b_h_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h(3),
      O => msg_t_b_h_3_0
    );
  msg_t_b_h_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h(2),
      O => msg_t_b_h_2_0
    );
  msg_t_b_h_2_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X13Y27"
    )
    port map (
      ADR0 => msg_2_IBUF_11127,
      ADR1 => pu_q(2),
      ADR2 => VCC,
      ADR3 => c_h_q(0),
      O => msg_t_b_h(2)
    );
  msg_t_b_h_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h(5),
      O => msg_t_b_h_5_0
    );
  msg_t_b_h_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h(4),
      O => msg_t_b_h_4_0
    );
  msg_t_b_h_4_1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X24Y8"
    )
    port map (
      ADR0 => msg_4_IBUF_11129,
      ADR1 => VCC,
      ADR2 => pu_q(4),
      ADR3 => c_h_q(0),
      O => msg_t_b_h(4)
    );
  msg_t_b_h_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h(7),
      O => msg_t_b_h_7_0
    );
  msg_t_b_h_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h(6),
      O => msg_t_b_h_6_0
    );
  msg_t_b_h_6_1 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X25Y25"
    )
    port map (
      ADR0 => msg_6_IBUF_11131,
      ADR1 => VCC,
      ADR2 => c_h_q(0),
      ADR3 => pu_q(6),
      O => msg_t_b_h(6)
    );
  m_e_exp_d_val_q_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(1),
      O => m_e_exp_d_val_q_1_DXMUX_42954
    );
  m_e_exp_d_val_q_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(0),
      O => m_e_exp_d_val_q_1_DYMUX_42945
    );
  m_e_exp_d_val_q_1_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_1_SRINVNOT
    );
  m_e_exp_d_val_q_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_1_CLKINV_42942
    );
  m_e_exp_d_val_q_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_1_CEINV_42941
    );
  m_e_exp_d_val_q_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(3),
      O => m_e_exp_d_val_q_3_DXMUX_42982
    );
  m_e_exp_d_val_q_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(2),
      O => m_e_exp_d_val_q_3_DYMUX_42973
    );
  m_e_exp_d_val_q_3_SRINV : X_INV
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_3_SRINVNOT
    );
  m_e_exp_d_val_q_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_3_CLKINV_42970
    );
  m_e_exp_d_val_q_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_3_CEINV_42969
    );
  m_e_exp_d_val_q_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(5),
      O => m_e_exp_d_val_q_5_DXMUX_43010
    );
  m_e_exp_d_val_q_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(4),
      O => m_e_exp_d_val_q_5_DYMUX_43001
    );
  m_e_exp_d_val_q_5_SRINV : X_INV
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_5_SRINVNOT
    );
  m_e_exp_d_val_q_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_5_CLKINV_42998
    );
  m_e_exp_d_val_q_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_5_CEINV_42997
    );
  m_e_exp_d_val_q_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(7),
      O => m_e_exp_d_val_q_7_DXMUX_43038
    );
  m_e_exp_d_val_q_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(6),
      O => m_e_exp_d_val_q_7_DYMUX_43029
    );
  m_e_exp_d_val_q_7_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_7_SRINVNOT
    );
  m_e_exp_d_val_q_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_7_CLKINV_43026
    );
  m_e_exp_d_val_q_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_7_CEINV_43025
    );
  m_e_exp_d_val_q_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(9),
      O => m_e_exp_d_val_q_9_DXMUX_43066
    );
  m_e_exp_d_val_q_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_d_res(8),
      O => m_e_exp_d_val_q_9_DYMUX_43057
    );
  m_e_exp_d_val_q_9_SRINV : X_INV
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_d_val_q_9_SRINVNOT
    );
  m_e_exp_d_val_q_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_d_val_q_9_CLKINV_43054
    );
  m_e_exp_d_val_q_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_d_12675,
      O => m_e_exp_d_val_q_9_CEINV_43053
    );
  n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_a_x_4_Q,
      O => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_43102
    );
  n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1487_pack_2,
      O => N1487
    );
  n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_43086
    );
  n_calc_a_chain_gen_4_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0906",
      LOC => "SLICE_X1Y13"
    )
    port map (
      ADR0 => n_calc_gestore_shift_rca_carry_4_0,
      ADR1 => n_calc_m_q(4),
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1487_pack_2
    );
  m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_4_Q,
      O => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_43137
    );
  m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1485_pack_2,
      O => N1485
    );
  m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_43121
    );
  m_e_exp_mul_a_chain_gen_4_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"2112",
      LOC => "SLICE_X26Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_en_a_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_4_Q,
      ADR3 => m_e_exp_mul_m_q(4),
      O => N1485_pack_2
    );
  N1046_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1046,
      O => N1046_0
    );
  N1046_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N871_pack_1,
      O => N871
    );
  n_calc_gestore_shift_rca_rca_19_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X2Y3"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => N871_pack_1
    );
  N736_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N736,
      O => N736_0
    );
  N736_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => N735,
      O => N735_0
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X30Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      O => N735
    );
  N1047_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1047,
      O => N1047_0
    );
  N1047_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => N872_pack_1,
      O => N872
    );
  n_calc_gestore_shift_rca_rca_19_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X2Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => N872_pack_1
    );
  N978_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N978,
      O => N978_0
    );
  N978_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => N977,
      O => N977_0
    );
  m_e_exp_div_gestore_shift_rca_rca_27_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X13Y17"
    )
    port map (
      ADR0 => N756_0,
      ADR1 => VCC,
      ADR2 => N684_0,
      ADR3 => N685,
      O => N977
    );
  N1174_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1174,
      O => N1174_0
    );
  N1174_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1173,
      O => N1173_0
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW6 : X_LUT4
    generic map(
      INIT => X"F780",
      LOC => "SLICE_X30Y13"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N974,
      ADR2 => N990_0,
      ADR3 => N989_0,
      O => N1173
    );
  m_e_exp_mul_gestore_shift_b_add_sub_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_b_add_sub_27_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_27_0
    );
  m_e_exp_mul_gestore_shift_b_add_sub_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_N5,
      O => m_e_exp_div_N5_0
    );
  m_e_exp_div_cu_en_r21 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X27Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd2_11754,
      O => m_e_exp_div_N5
    );
  N459_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => N459,
      O => N459_0
    );
  N459_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => N458,
      O => N458_0
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X25Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => N458
    );
  m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_18_Q,
      O => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_43340
    );
  m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1519_pack_2,
      O => N1519
    );
  m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_43324
    );
  m_e_exp_mul_a_chain_gen_18_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"0096",
      LOC => "SLICE_X31Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_rca_carry_18_Q,
      ADR1 => m_e_exp_mul_m_q(18),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_en_a_0,
      O => N1519_pack_2
    );
  m_e_exp_div_sum1_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_div_sum1(2),
      O => m_e_exp_div_sum1_2_0
    );
  m_e_exp_div_sum1_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1137,
      O => N1137_0
    );
  m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X25Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1137
    );
  N1135_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1135,
      O => N1135_0
    );
  N1135_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1134,
      O => N1134_0
    );
  m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X26Y7"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1134
    );
  N1035_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1035,
      O => N1035_0
    );
  N1035_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1034,
      O => N1034_0
    );
  m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X31Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1034
    );
  n_calc_cu_current_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd3_11827,
      O => n_calc_cu_current_state_FSM_FFd2_DXMUX_43448
    );
  n_calc_cu_current_state_FSM_FFd2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => N402,
      O => N402_0
    );
  n_calc_cu_current_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_cu_current_state_FSM_FFd2_DYMUX_43433
    );
  n_calc_cu_current_state_FSM_FFd2_SRINV : X_INV
    generic map(
      LOC => "SLICE_X3Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_cu_current_state_FSM_FFd2_SRINVNOT
    );
  n_calc_cu_current_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => n_calc_cu_current_state_FSM_FFd2_CLKINV_43430
    );
  m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_a_x_21_Q,
      O => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_43483
    );
  m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_mul_gestore_shift_rca_carry_21_pack_1,
      O => m_e_exp_mul_gestore_shift_rca_carry_21_Q
    );
  m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_43467
    );
  m_e_exp_mul_gestore_shift_rca_rca_20_fa_c1 : X_LUT4
    generic map(
      INIT => X"F660",
      LOC => "SLICE_X30Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(20),
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_20_0,
      ADR3 => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_21_pack_1
    );
  m_e_exp_m_e_g_en_div_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_en_div_mux0001_43515,
      O => m_e_exp_m_e_g_en_div_DXMUX_43518
    );
  m_e_exp_m_e_g_en_div_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => N1545_pack_1,
      O => N1545
    );
  m_e_exp_m_e_g_en_div_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => clk_BUFGP,
      O => m_e_exp_m_e_g_en_div_CLKINV_43502
    );
  m_e_exp_m_e_g_en_div_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_en_div_CEINV_43501
    );
  m_e_exp_m_e_g_en_div_mux0001_SW1 : X_LUT4
    generic map(
      INIT => X"3A3A",
      LOC => "SLICE_X14Y26"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR3 => VCC,
      O => N1545_pack_1
    );
  m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X22Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1726
    );
  m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_13788,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_13771,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13793,
      O => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13793
    );
  m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X31Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(58),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_DXMUX_13824,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_CLKINV_13807,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13829,
      O => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13829
    );
  m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X23Y15"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1646
    );
  m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_DXMUX_14004,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_CLKINV_13987,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14009,
      O => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14009
    );
  m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X27Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1640
    );
  m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_DXMUX_14040,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_CLKINV_14023,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14045,
      O => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14045
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AAFC",
      LOC => "SLICE_X10Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13_0,
      ADR2 => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8_0,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_14101,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_14083,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14106,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X10Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14106
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"FE32",
      LOC => "SLICE_X13Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8_0,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X13_0,
      ADR3 => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X63
    );
  n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X0Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_rt_16703
    );
  n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_16707,
      CE => VCC,
      CLK => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_16687,
      SET => GND,
      RST => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16712,
      O => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16712
    );
  m_e_exp_mul_prod1_q_49 : X_FF
    generic map(
      LOC => "SLICE_X27Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_48_DYMUX_16789,
      CE => m_e_exp_mul_prod1_q_48_CEINV_16779,
      CLK => m_e_exp_mul_prod1_q_48_CLKINV_16780,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_48_SRINVNOT,
      O => m_e_exp_mul_prod1_q(49)
    );
  m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"BBEE",
      LOC => "SLICE_X27Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_m_q(17),
      O => N1298
    );
  m_e_exp_mul_prod1_q_48 : X_FF
    generic map(
      LOC => "SLICE_X27Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_48_DXMUX_16807,
      CE => m_e_exp_mul_prod1_q_48_CEINV_16779,
      CLK => m_e_exp_mul_prod1_q_48_CLKINV_16780,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_48_SRINVNOT,
      O => m_e_exp_mul_prod1_q(48)
    );
  m_e_exp_mul_prod1_q_57 : X_FF
    generic map(
      LOC => "SLICE_X26Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_56_DYMUX_16840,
      CE => m_e_exp_mul_prod1_q_56_CEINV_16830,
      CLK => m_e_exp_mul_prod1_q_56_CLKINV_16831,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_56_SRINVNOT,
      O => m_e_exp_mul_prod1_q(57)
    );
  m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X26Y6"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1660
    );
  m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_DXMUX_13860,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_CLKINV_13842,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13865,
      O => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13865
    );
  m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1714
    );
  m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_13896,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_13879,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13901,
      O => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13901
    );
  m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X26Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1656
    );
  m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_DXMUX_13932,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_CLKINV_13914,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13937,
      O => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13937
    );
  m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X25Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1654
    );
  m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_DXMUX_13968,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_CLKINV_13950,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13973,
      O => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_13973
    );
  m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y0",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_14320,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_14303,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14325,
      O => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14325
    );
  n_calc_q_chain_gen_6_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE32",
      LOC => "SLICE_X10Y2"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_6_sc_ch_inst_mux2_1_X
    );
  n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_14356,
      CE => VCC,
      CLK => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_14339,
      SET => GND,
      RST => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14361,
      O => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X10Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14361
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X0Y42"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_14392,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_14374,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14397,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14397
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"F0EE",
      LOC => "SLICE_X1Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X13_0,
      ADR1 => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_14428,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_14410,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14433,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14433
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"CFCA",
      LOC => "SLICE_X2Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X13_0,
      ADR1 => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X8_0,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_14137,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_14119,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14142,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14142
    );
  m_e_exp_div_gestore_shift_rca_rca_17_fa_c1_G : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X16Y20"
    )
    port map (
      ADR0 => N703,
      ADR1 => N702_0,
      ADR2 => VCC,
      ADR3 => N893_0,
      O => N1446
    );
  m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X23Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1730
    );
  m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_14198,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_14181,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14203,
      O => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14203
    );
  m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X12Y15"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1696
    );
  m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_14234,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_14217,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14239,
      O => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14239
    );
  n_calc_gestore_shift_rca_rca_1_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"AFFA",
      LOC => "SLICE_X0Y17"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(2),
      O => N1366
    );
  m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X24Y0"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(6),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_mux2_1_X
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_14464,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_14446,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14469,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X2Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14469
    );
  m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X29Y25"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_d_val_q(17),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_14500,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_14483,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14505,
      O => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14505
    );
  m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X30Y43"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(25),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_14536,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_14519,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14541,
      O => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14541
    );
  m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X29Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(33),
      ADR2 => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_DXMUX_14572,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_CLKINV_14555,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14577,
      O => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14577
    );
  m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X24Y43"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(41),
      ADR1 => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_DXMUX_14608,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_CLKINV_14591,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14613,
      O => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14613
    );
  m_e_exp_mul_prod1_q_39 : X_FF
    generic map(
      LOC => "SLICE_X26Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_38_DYMUX_14665,
      CE => m_e_exp_mul_prod1_q_38_CEINV_14655,
      CLK => m_e_exp_mul_prod1_q_38_CLKINV_14656,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_38_SRINVNOT,
      O => m_e_exp_mul_prod1_q(39)
    );
  m_e_exp_mul_gestore_shift_rca_rca_6_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"F3FC",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(7),
      O => N1318
    );
  m_e_exp_mul_prod1_q_38 : X_FF
    generic map(
      LOC => "SLICE_X26Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_38_DXMUX_14683,
      CE => m_e_exp_mul_prod1_q_38_CEINV_14655,
      CLK => m_e_exp_mul_prod1_q_38_CLKINV_14656,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_38_SRINVNOT,
      O => m_e_exp_mul_prod1_q(38)
    );
  m_e_exp_mul_prod1_q_43 : X_FF
    generic map(
      LOC => "SLICE_X27Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_42_DYMUX_14741,
      CE => m_e_exp_mul_prod1_q_42_CEINV_14731,
      CLK => m_e_exp_mul_prod1_q_42_CLKINV_14732,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_42_SRINVNOT,
      O => m_e_exp_mul_prod1_q(43)
    );
  m_e_exp_mul_gestore_shift_rca_rca_10_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"AFFA",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(11),
      O => N1310
    );
  m_e_exp_mul_prod1_q_42 : X_FF
    generic map(
      LOC => "SLICE_X27Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_42_DXMUX_14759,
      CE => m_e_exp_mul_prod1_q_42_CEINV_14731,
      CLK => m_e_exp_mul_prod1_q_42_CLKINV_14732,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_42_SRINVNOT,
      O => m_e_exp_mul_prod1_q(42)
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X831 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X2Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X16_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23_0,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X83
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_14846,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_14828,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14851,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X2Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14851
    );
  m_e_exp_mul_a_chain_gen_0_sc_out_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F099",
      LOC => "SLICE_X28Y25"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_en_a_0,
      ADR2 => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_a_chain_gen_0_sc_out_inst_mux2_1_X
    );
  m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_14882,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_14864,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_14887,
      O => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_14887
    );
  n_calc_a_chain_gen_0_sc_out_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"E4B1",
      LOC => "SLICE_X3Y16"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_en_a_0,
      ADR2 => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      O => n_calc_a_chain_gen_0_sc_out_inst_mux2_1_X
    );
  n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_14918,
      CE => VCC,
      CLK => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_14900,
      SET => GND,
      RST => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_14923,
      O => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_14923
    );
  m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X19Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1722
    );
  m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_14954,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_14937,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14959,
      O => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_14959
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X831 : X_LUT4
    generic map(
      INIT => X"AAFC",
      LOC => "SLICE_X17Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23_0,
      ADR2 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X16_0,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X83
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_15015,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_14997,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15020,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15020
    );
  m_e_exp_mul_prod1_q_61 : X_FF
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_60_DYMUX_15047,
      CE => m_e_exp_mul_prod1_q_60_CEINV_15037,
      CLK => m_e_exp_mul_prod1_q_60_CLKINV_15038,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_60_SRINVNOT,
      O => m_e_exp_mul_prod1_q(61)
    );
  m_e_exp_mul_gestore_shift_rca_rca_28_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"DEDE",
      LOC => "SLICE_X22Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(29),
      ADR3 => VCC,
      O => N1274
    );
  m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X18Y20"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1700
    );
  m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_16419,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_16402,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16424,
      O => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16424
    );
  m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X22Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1688
    );
  m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_16455,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_16438,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16460,
      O => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16460
    );
  m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X25Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1680
    );
  m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_DXMUX_16491,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_CLKINV_16474,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16496,
      O => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16496
    );
  m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X27Y5"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1632
    );
  m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y5",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_DXMUX_16527,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_CLKINV_16509,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16532,
      O => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16532
    );
  m_e_exp_mul_prod1_q_60 : X_FF
    generic map(
      LOC => "SLICE_X22Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_60_DXMUX_15065,
      CE => m_e_exp_mul_prod1_q_60_CEINV_15037,
      CLK => m_e_exp_mul_prod1_q_60_CLKINV_15038,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_60_SRINVNOT,
      O => m_e_exp_mul_prod1_q(60)
    );
  m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X20Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1744
    );
  m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_15102,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_15085,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15107,
      O => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15107
    );
  m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X25Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(8),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y0",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15138,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15121,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15143,
      O => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15143
    );
  n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X3Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_rt_15170
    );
  n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15174,
      CE => VCC,
      CLK => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15154,
      SET => GND,
      RST => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15179,
      O => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15179
    );
  n_calc_q_chain_gen_8_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE54",
      LOC => "SLICE_X6Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_8_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_DXMUX_15498,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_CLKINV_15481,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15503,
      O => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15503
    );
  m_e_exp_m_e_g_current_state_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X3Y27"
    )
    port map (
      ADR0 => m_e_exp_counter_o_count(1),
      ADR1 => m_e_exp_counter_o_count(2),
      ADR2 => m_e_exp_counter_o_count(3),
      ADR3 => m_e_exp_counter_o_count(0),
      O => m_e_exp_m_e_g_current_state_cmp_eq00001_15526
    );
  m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X12Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1734
    );
  m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_15559,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_15542,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15564,
      O => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15564
    );
  m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1708
    );
  m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_15595,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_15578,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15600,
      O => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15600
    );
  m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X22Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1692
    );
  m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_15631,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_15614,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15636,
      O => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15636
    );
  n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_15210,
      CE => VCC,
      CLK => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_15193,
      SET => GND,
      RST => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15215,
      O => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15215
    );
  m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X26Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1678
    );
  m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_DXMUX_15246,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_CLKINV_15229,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15251,
      O => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15251
    );
  m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X25Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1644
    );
  m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_DXMUX_15282,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_CLKINV_15265,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15287,
      O => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15287
    );
  m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X24Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1638
    );
  m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_DXMUX_15318,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_CLKINV_15301,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15323,
      O => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15323
    );
  m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X31Y25"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_d_val_q(19),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_15354,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_15337,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15359,
      O => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15359
    );
  m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X30Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(27),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_15390,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_15373,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15395,
      O => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15395
    );
  m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X29Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_d_val_q(35),
      O => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_DXMUX_15426,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_CLKINV_15409,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15431,
      O => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15431
    );
  m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X26Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(43),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_DXMUX_15462,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_CLKINV_15445,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15467,
      O => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15467
    );
  m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X25Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_d_val_q(51),
      O => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X28Y40"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_d_val_q(37),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_DXMUX_15969,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_CLKINV_15952,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15974,
      O => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15974
    );
  m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X27Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(45),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_DXMUX_16005,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_CLKINV_15988,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16010,
      O => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16010
    );
  m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X24Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(53),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_DXMUX_16041,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_CLKINV_16024,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16046,
      O => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16046
    );
  m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X31Y31"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_d_val_q(61),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_DXMUX_16077,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_CLKINV_16060,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16082,
      O => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16082
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X10Y42"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X8_0,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_15667,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_15649,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15672,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X10Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15672
    );
  m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X29Y20"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_d_val_q(10),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_15703,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_15686,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15708,
      O => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15708
    );
  n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X2Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_rt_15735
    );
  n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_15739,
      CE => VCC,
      CLK => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_15719,
      SET => GND,
      RST => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15744,
      O => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X2Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15744
    );
  m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X30Y21"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(11),
      ADR1 => m_e_exp_div_quotient_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_21140,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_21123,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21145,
      O => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21145
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X1Y43"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_15825,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_15807,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15830,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15830
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"CFCA",
      LOC => "SLICE_X8Y43"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X13_0,
      ADR1 => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X8_0,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_15861,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_15843,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15866,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X8Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15866
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"BBB8",
      LOC => "SLICE_X8Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X8_0,
      ADR3 => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_15897,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_15879,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15902,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X8Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15902
    );
  m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X30Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_d_val_q(29),
      ADR2 => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_15933,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_15916,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15938,
      O => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_15938
    );
  m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X26Y19"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1636
    );
  m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_DXMUX_16275,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_CLKINV_16258,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16280,
      O => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16280
    );
  m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X27Y2"
    )
    port map (
      ADR0 => N1110,
      ADR1 => N1077,
      ADR2 => N865_0,
      ADR3 => m_e_exp_div_cu_en_r5_11430,
      O => N1626
    );
  m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y2",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_DXMUX_16311,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_CLKINV_16294,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16316,
      O => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16316
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"BBB8",
      LOC => "SLICE_X2Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8_0,
      ADR3 => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_16347,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_16329,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16352,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16352
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X831 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X2Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X23_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16_0,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X83
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_16383,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_16365,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16388,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16388
    );
  m_e_exp_mul_prod1_q_35 : X_FF
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_34_DYMUX_16134,
      CE => m_e_exp_mul_prod1_q_34_CEINV_16124,
      CLK => m_e_exp_mul_prod1_q_34_CLKINV_16125,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_34_SRINVNOT,
      O => m_e_exp_mul_prod1_q(35)
    );
  m_e_exp_mul_gestore_shift_rca_rca_2_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"BEBE",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(3),
      ADR3 => VCC,
      O => N1326
    );
  m_e_exp_mul_prod1_q_34 : X_FF
    generic map(
      LOC => "SLICE_X24Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_34_DXMUX_16152,
      CE => m_e_exp_mul_prod1_q_34_CEINV_16124,
      CLK => m_e_exp_mul_prod1_q_34_CLKINV_16125,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_34_SRINVNOT,
      O => m_e_exp_mul_prod1_q(34)
    );
  n_calc_gestore_shift_rca_rca_7_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X2Y11"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1342
    );
  m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X19Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1740
    );
  m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_16239,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_16222,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16244,
      O => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16244
    );
  m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X13Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_d_val_q(1),
      ADR3 => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y1",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_16563,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_16546,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16568,
      O => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16568
    );
  n_calc_q_chain_gen_1_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE0E",
      LOC => "SLICE_X0Y16"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_1_sc_ch_inst_mux2_1_X
    );
  n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_16599,
      CE => VCC,
      CLK => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_16582,
      SET => GND,
      RST => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16604,
      O => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16604
    );
  m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X31Y22"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_d_val_q(12),
      O => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_16635,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_16618,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16640,
      O => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16640
    );
  m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X31Y27"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_d_val_q(20),
      O => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_16671,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_16654,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16676,
      O => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16676
    );
  m_e_exp_mul_gestore_shift_rca_rca_24_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"FF5A",
      LOC => "SLICE_X26Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(25),
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1282
    );
  m_e_exp_mul_prod1_q_56 : X_FF
    generic map(
      LOC => "SLICE_X26Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_56_DXMUX_16858,
      CE => m_e_exp_mul_prod1_q_56_CEINV_16830,
      CLK => m_e_exp_mul_prod1_q_56_CLKINV_16831,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_56_SRINVNOT,
      O => m_e_exp_mul_prod1_q(56)
    );
  m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X20Y15"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1706
    );
  m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_16895,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_16878,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16900,
      O => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16900
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X831 : X_LUT4
    generic map(
      INIT => X"FE54",
      LOC => "SLICE_X13Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16_0,
      ADR2 => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23_0,
      ADR3 => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X83
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_16931,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_16913,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16936,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_16936
    );
  m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X12Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_d_val_q(3),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y1",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_17161,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_17144,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17166,
      O => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17166
    );
  n_calc_q_chain_gen_3_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE0E",
      LOC => "SLICE_X8Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_3_sc_ch_inst_mux2_1_X
    );
  n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_17197,
      CE => VCC,
      CLK => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_17180,
      SET => GND,
      RST => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17202,
      O => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X8Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17202
    );
  m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X30Y23"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_d_val_q(14),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_17233,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_17216,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17238,
      O => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17238
    );
  m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X29Y34"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(22),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_17269,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_17252,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17274,
      O => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17274
    );
  m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X27Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(38),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_DXMUX_21326,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_CLKINV_21309,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21331,
      O => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21331
    );
  m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X26Y38"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(46),
      ADR1 => m_e_exp_div_quotient_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y38",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_DXMUX_21362,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_CLKINV_21345,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21367,
      O => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21367
    );
  m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X26Y40"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_d_val_q(54),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_DXMUX_21398,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_CLKINV_21381,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21403,
      O => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21403
    );
  m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X29Y23"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_d_val_q(62),
      ADR3 => m_e_exp_div_quotient_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_DXMUX_21434,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_CLKINV_21417,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21439,
      O => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21439
    );
  m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X27Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(39),
      ADR2 => m_e_exp_div_quotient_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_DXMUX_17017,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_CLKINV_17000,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17022,
      O => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17022
    );
  m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X26Y39"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(47),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_DXMUX_17053,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_CLKINV_17036,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17058,
      O => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17058
    );
  m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X27Y39"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_d_val_q(55),
      ADR3 => m_e_exp_div_quotient_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_DXMUX_17089,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_CLKINV_17072,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17094,
      O => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17094
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X3Y38"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X13_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X8_0,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_17125,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_17107,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17130,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17130
    );
  m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_17593,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_17576,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17598,
      O => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17598
    );
  m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X20Y13"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1682
    );
  m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_17629,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_17612,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17634,
      O => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17634
    );
  m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X22Y20"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1676
    );
  m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_DXMUX_17665,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_CLKINV_17647,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17670,
      O => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17670
    );
  m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X24Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1670
    );
  m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_DXMUX_17701,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_CLKINV_17683,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17706,
      O => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17706
    );
  m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X26Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1662
    );
  m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X29Y43"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_d_val_q(30),
      ADR3 => m_e_exp_div_quotient_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_17305,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_17288,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17310,
      O => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17310
    );
  n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X7Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_rt_17337
    );
  n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y0",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_17341,
      CE => VCC,
      CLK => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_17321,
      SET => GND,
      RST => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17346,
      O => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X7Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17346
    );
  n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X5Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_rt_17373
    );
  n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_17377,
      CE => VCC,
      CLK => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_17357,
      SET => GND,
      RST => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17382,
      O => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17382
    );
  m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X18Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1728
    );
  m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_17413,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_17396,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17418,
      O => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17418
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X6Y43"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_prod1_q_40 : X_FF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_40_DXMUX_18056,
      CE => m_e_exp_mul_prod1_q_40_CEINV_18028,
      CLK => m_e_exp_mul_prod1_q_40_CLKINV_18029,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_40_SRINVNOT,
      O => m_e_exp_mul_prod1_q(40)
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X1Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8_0,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_18093,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_18075,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18098,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18098
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AAFC",
      LOC => "SLICE_X3Y24"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X13_0,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_18129,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_18111,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18134,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18134
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"FE54",
      LOC => "SLICE_X10Y40"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X13_0,
      ADR3 => m_e_exp_mul_a_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_DXMUX_18165,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_CLKINV_18147,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_18170,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_18170
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_17449,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_17431,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17454,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17454
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AAFC",
      LOC => "SLICE_X13Y42"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X13_0,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_17485,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_17467,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17490,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17490
    );
  m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X25Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_d_val_q(49),
      O => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_DXMUX_17521,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_CLKINV_17504,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17526,
      O => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17526
    );
  m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X26Y42"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(57),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DXMUX_17557,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV_17540,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17562,
      O => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_57_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17562
    );
  m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1716
    );
  m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_17909,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_17892,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17914,
      O => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17914
    );
  m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X16Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1698
    );
  m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_17945,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_17928,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17950,
      O => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17950
    );
  m_e_exp_div_remainder_chain_gen_0_sc_in_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X22Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      O => N1748
    );
  m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_DXMUX_17981,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_CLKINV_17964,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_17986,
      O => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_17986
    );
  m_e_exp_mul_prod1_q_41 : X_FF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_40_DYMUX_18038,
      CE => m_e_exp_mul_prod1_q_40_CEINV_18028,
      CLK => m_e_exp_mul_prod1_q_40_CLKINV_18029,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_40_SRINVNOT,
      O => m_e_exp_mul_prod1_q(41)
    );
  m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"DEDE",
      LOC => "SLICE_X28Y24"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(9),
      ADR1 => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1314
    );
  m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_DXMUX_17737,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_CLKINV_17719,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17742,
      O => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17742
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"DE84",
      LOC => "SLICE_X26Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_b_add_sub_27_0,
      ADR1 => N464_0,
      ADR2 => N1141_0,
      ADR3 => N465_0,
      O => N1442
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_17773,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_17756,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17778,
      O => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_17778
    );
  n_calc_gestore_shift_rca_rca_3_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"DEDE",
      LOC => "SLICE_X0Y14"
    )
    port map (
      ADR0 => n_calc_m_q(4),
      ADR1 => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1350
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW12_G : X_LUT4
    generic map(
      INIT => X"CC3C",
      LOC => "SLICE_X29Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1360
    );
  m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X21Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1732
    );
  m_e_exp_mul_prod1_q_45 : X_FF
    generic map(
      LOC => "SLICE_X30Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_44_DYMUX_18247,
      CE => m_e_exp_mul_prod1_q_44_CEINV_18237,
      CLK => m_e_exp_mul_prod1_q_44_CLKINV_18238,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_44_SRINVNOT,
      O => m_e_exp_mul_prod1_q(45)
    );
  m_e_exp_mul_gestore_shift_rca_rca_12_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"FF5A",
      LOC => "SLICE_X30Y24"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(13),
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1306
    );
  m_e_exp_mul_prod1_q_44 : X_FF
    generic map(
      LOC => "SLICE_X30Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_44_DXMUX_18265,
      CE => m_e_exp_mul_prod1_q_44_CEINV_18237,
      CLK => m_e_exp_mul_prod1_q_44_CLKINV_18238,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_44_SRINVNOT,
      O => m_e_exp_mul_prod1_q(44)
    );
  m_e_exp_mul_prod1_q_53 : X_FF
    generic map(
      LOC => "SLICE_X31Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_52_DYMUX_18298,
      CE => m_e_exp_mul_prod1_q_52_CEINV_18288,
      CLK => m_e_exp_mul_prod1_q_52_CLKINV_18289,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_52_SRINVNOT,
      O => m_e_exp_mul_prod1_q(53)
    );
  m_e_exp_mul_gestore_shift_rca_rca_20_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"BBEE",
      LOC => "SLICE_X31Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_m_q(21),
      O => N1290
    );
  m_e_exp_mul_prod1_q_52 : X_FF
    generic map(
      LOC => "SLICE_X31Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_52_DXMUX_18316,
      CE => m_e_exp_mul_prod1_q_52_CEINV_18288,
      CLK => m_e_exp_mul_prod1_q_52_CLKINV_18289,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_52_SRINVNOT,
      O => m_e_exp_mul_prod1_q(52)
    );
  m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X27Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(5),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X23Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1746
    );
  m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_18849,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_18832,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18854,
      O => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18854
    );
  m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X23Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1712
    );
  m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_18885,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_18868,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18890,
      O => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18890
    );
  m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X22Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1674
    );
  m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_DXMUX_18921,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_CLKINV_18903,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18926,
      O => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18926
    );
  m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X26Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1668
    );
  m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y8",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_DXMUX_18957,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_CLKINV_18939,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18962,
      O => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18962
    );
  m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_DXMUX_18497,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_CLKINV_18480,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18502,
      O => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18502
    );
  m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(40),
      ADR1 => m_e_exp_div_quotient_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_DXMUX_18533,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_CLKINV_18516,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18538,
      O => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_40_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18538
    );
  n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X0Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_rt_18565
    );
  n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_18569,
      CE => VCC,
      CLK => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_18549,
      SET => GND,
      RST => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18574,
      O => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18574
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X831 : X_LUT4
    generic map(
      INIT => X"FE0E",
      LOC => "SLICE_X3Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16_0,
      ADR1 => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X83
    );
  m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X27Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1652
    );
  m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_DXMUX_18993,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_CLKINV_18975,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18998,
      O => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18998
    );
  m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X25Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1650
    );
  m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_DXMUX_19029,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_CLKINV_19011,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19034,
      O => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19034
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CAAC",
      LOC => "SLICE_X22Y33"
    )
    port map (
      ADR0 => N477_0,
      ADR1 => N476_0,
      ADR2 => m_e_exp_mul_gestore_shift_b_add_sub_29_0,
      ADR3 => N1144_0,
      O => N1440
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_19065,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_19048,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19070,
      O => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19070
    );
  m_e_exp_m_e_g_reset_div_mux00011 : X_LUT4
    generic map(
      INIT => X"AFAA",
      LOC => "SLICE_X3Y34"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => VCC,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      O => m_e_exp_m_e_g_reset_div_mux00011_19097
    );
  m_e_exp_m_e_g_reset_div : X_FF
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_DXMUX_19101,
      CE => m_e_exp_m_e_g_reset_div_CEINV_19083,
      CLK => m_e_exp_m_e_g_reset_div_CLKINV_19084,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_reset_div_11171
    );
  m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y1",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_18353,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_18336,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18358,
      O => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18358
    );
  n_calc_q_chain_gen_5_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X11Y1"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_chain_gen_5_sc_ch_inst_mux2_1_X
    );
  n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_18389,
      CE => VCC,
      CLK => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_18372,
      SET => GND,
      RST => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18394,
      O => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18394
    );
  m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X30Y25"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_d_val_q(16),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_18425,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_18408,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18430,
      O => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y25",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18430
    );
  m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X28Y39"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(24),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_18461,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_18444,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18466,
      O => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18466
    );
  m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X28Y43"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_d_val_q(32),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_32_sc_ch_inst_mux2_1_X
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_18655,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_18637,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18660,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18660
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X25Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => N1619_0,
      ADR2 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1750
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_DXMUX_18691,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_CLKINV_18674,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_18696,
      O => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_18696
    );
  m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X30Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_quotient_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(59),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_DXMUX_18727,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_CLKINV_18710,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18732,
      O => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18732
    );
  m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X21Y8"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1724
    );
  m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y8",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_18763,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_18746,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18768,
      O => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_18768
    );
  m_e_exp_mul_prod1_q_51 : X_FF
    generic map(
      LOC => "SLICE_X27Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_50_DYMUX_20629,
      CE => m_e_exp_mul_prod1_q_50_CEINV_20619,
      CLK => m_e_exp_mul_prod1_q_50_CLKINV_20620,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_50_SRINVNOT,
      O => m_e_exp_mul_prod1_q(51)
    );
  m_e_exp_mul_gestore_shift_rca_rca_18_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"FF66",
      LOC => "SLICE_X27Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(19),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1294
    );
  m_e_exp_mul_prod1_q_50 : X_FF
    generic map(
      LOC => "SLICE_X27Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_50_DXMUX_20647,
      CE => m_e_exp_mul_prod1_q_50_CEINV_20619,
      CLK => m_e_exp_mul_prod1_q_50_CLKINV_20620,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_50_SRINVNOT,
      O => m_e_exp_mul_prod1_q(50)
    );
  m_e_exp_mul_prod1_q_59 : X_FF
    generic map(
      LOC => "SLICE_X25Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_58_DYMUX_20680,
      CE => m_e_exp_mul_prod1_q_58_CEINV_20670,
      CLK => m_e_exp_mul_prod1_q_58_CLKINV_20671,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_58_SRINVNOT,
      O => m_e_exp_mul_prod1_q(59)
    );
  m_e_exp_mul_gestore_shift_rca_rca_26_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"FF5A",
      LOC => "SLICE_X25Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(27),
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1278
    );
  m_e_exp_mul_prod1_q_58 : X_FF
    generic map(
      LOC => "SLICE_X25Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_58_DXMUX_20698,
      CE => m_e_exp_mul_prod1_q_58_CEINV_20670,
      CLK => m_e_exp_mul_prod1_q_58_CLKINV_20671,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_58_SRINVNOT,
      O => m_e_exp_mul_prod1_q(58)
    );
  m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X25Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_d_val_q(7),
      O => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y1",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_19135,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_19118,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19140,
      O => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19140
    );
  n_calc_q_chain_gen_7_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X9Y2"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_chain_gen_7_sc_ch_inst_mux2_1_X
    );
  n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_19171,
      CE => VCC,
      CLK => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_19154,
      SET => GND,
      RST => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19176,
      O => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19176
    );
  m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X13Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1736
    );
  m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_19207,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_19190,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19212,
      O => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19212
    );
  m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X21Y13"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1710
    );
  m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_19243,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_19226,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19248,
      O => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19248
    );
  m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X23Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1694
    );
  m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_DXMUX_19279,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_CLKINV_19262,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19284,
      O => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19284
    );
  m_e_exp_div_gestore_shift_rca_rca_28_fa_ha2_Mxor_s_Result1_G : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X18Y15"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(28),
      ADR1 => VCC,
      ADR2 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N757_0,
      O => N1454
    );
  m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X29Y24"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_d_val_q(18),
      O => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_19340,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_19323,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19345,
      O => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19345
    );
  m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(26),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_19376,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_19359,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19381,
      O => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19381
    );
  m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X28Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_d_val_q(34),
      ADR2 => m_e_exp_div_quotient_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_DXMUX_19412,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_CLKINV_19395,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19417,
      O => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_34_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19417
    );
  m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X24Y42"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_d_val_q(42),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_DXMUX_19448,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_CLKINV_19431,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19453,
      O => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_42_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19453
    );
  m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X25Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(50),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_quotient_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_DXMUX_19484,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_CLKINV_19467,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19489,
      O => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_50_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19489
    );
  n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X4Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_rt_19516
    );
  n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y0",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_19520,
      CE => VCC,
      CLK => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_19500,
      SET => GND,
      RST => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19525,
      O => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19525
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"FE0E",
      LOC => "SLICE_X6Y40"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X13_0,
      ADR1 => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_19906,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_19888,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19911,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19911
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X12Y42"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X8_0,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_19942,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_19924,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19947,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_19947
    );
  n_calc_a_chain_gen_31_sc_in_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"666C",
      LOC => "SLICE_X0Y8"
    )
    port map (
      ADR0 => N845_0,
      ADR1 => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N857_0,
      O => N1720
    );
  n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y8",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DXMUX_19978,
      CE => VCC,
      CLK => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV_19961,
      SET => GND,
      RST => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_19983,
      O => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_19983
    );
  m_e_exp_div_operation_counter_count_5 : X_FF
    generic map(
      LOC => "SLICE_X31Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_operation_counter_hit_DYMUX_27570,
      CE => m_e_exp_div_operation_counter_hit_CEINV_27560,
      CLK => m_e_exp_div_operation_counter_hit_CLKINV_27561,
      SET => GND,
      RST => m_e_exp_div_operation_counter_hit_SRINVNOT,
      O => m_e_exp_div_operation_counter_count(5)
    );
  m_e_exp_div_operation_counter_hit_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X31Y21"
    )
    port map (
      ADR0 => m_e_exp_div_N12,
      ADR1 => m_e_exp_div_operation_counter_count(5),
      ADR2 => m_e_exp_div_operation_counter_count(3),
      ADR3 => m_e_exp_div_operation_counter_count(4),
      O => m_e_exp_div_operation_counter_hit_cmp_eq0000
    );
  m_e_exp_div_operation_counter_hit : X_FF
    generic map(
      LOC => "SLICE_X31Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_operation_counter_hit_DXMUX_27585,
      CE => m_e_exp_div_operation_counter_hit_CEINV_27560,
      CLK => m_e_exp_div_operation_counter_hit_CLKINV_27561,
      SET => GND,
      RST => m_e_exp_div_operation_counter_hit_SRINVNOT,
      O => m_e_exp_div_operation_counter_hit_11564
    );
  g_g_v_rsa_en_h : X_FF
    generic map(
      LOC => "SLICE_X1Y32",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_check_hash_0_DYMUX_27616,
      CE => g_g_v_rsa_check_hash_0_CEINV_27605,
      CLK => g_g_v_rsa_check_hash_0_CLKINV_27606,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_en_h1
    );
  g_g_v_rsa_reset_exp_mux000221 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X1Y32"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd10_12204,
      ADR1 => g_g_v_rsa_current_state_FSM_FFd12_12189,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd9_12203,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd11_12192,
      O => g_g_v_rsa_reset_exp_mux000221_27626
    );
  g_g_v_rsa_check_hash_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y32",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_check_hash_0_DXMUX_27629,
      CE => g_g_v_rsa_check_hash_0_CEINV_27605,
      CLK => g_g_v_rsa_check_hash_0_CLKINV_27606,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_check_hash(0)
    );
  g_g_v_rsa_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X0Y33",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd2_DYMUX_27654,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd2_CLKINV_27643,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd2_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd1_12194
    );
  g_g_v_rsa_current_state_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"CCFC",
      LOC => "SLICE_X0Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => g_g_v_rsa_current_state_FSM_FFd3_12205,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd2_12208,
      ADR3 => hash_finished_12122,
      O => g_g_v_rsa_current_state_FSM_FFd2_In
    );
  g_g_v_rsa_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X0Y33",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd2_DXMUX_27669,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd2_CLKINV_27643,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd2_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd2_12208
    );
  g_g_v_rsa_current_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd4_DYMUX_27697,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd4_CLKINV_27686,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd4_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd3_12205
    );
  g_g_v_rsa_current_state_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X0Y30"
    )
    port map (
      ADR0 => m_e_exp_end_exp_q(0),
      ADR1 => hash_finished_12122,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd4_12202,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd5_12210,
      O => g_g_v_rsa_current_state_FSM_FFd4_In
    );
  g_g_v_rsa_current_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd4_DXMUX_27711,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd4_CLKINV_27686,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd4_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd4_12202
    );
  g_g_v_rsa_current_state_FSM_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X1Y35",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd6_DYMUX_27737,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd6_CLKINV_27727,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd6_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd5_12210
    );
  g_g_v_rsa_current_state_FSM_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X1Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_end_exp_q(0),
      ADR2 => VCC,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd7_12211,
      O => g_g_v_rsa_current_state_FSM_FFd6_In
    );
  g_g_v_rsa_current_state_FSM_FFd6 : X_FF
    generic map(
      LOC => "SLICE_X1Y35",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd6_DXMUX_27753,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd6_CLKINV_27727,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd6_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd6_12212
    );
  g_g_v_rsa_current_state_FSM_FFd7 : X_FF
    generic map(
      LOC => "SLICE_X0Y32",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd8_DYMUX_27780,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd8_CLKINV_27770,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd8_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd7_12211
    );
  g_g_v_rsa_current_state_FSM_FFd8_In1 : X_LUT4
    generic map(
      INIT => X"DDCC",
      LOC => "SLICE_X0Y32"
    )
    port map (
      ADR0 => m_e_exp_end_exp_q(0),
      ADR1 => g_g_v_rsa_current_state_FSM_FFd9_12203,
      ADR2 => VCC,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd8_12213,
      O => g_g_v_rsa_current_state_FSM_FFd8_In
    );
  g_g_v_rsa_current_state_FSM_FFd8 : X_FF
    generic map(
      LOC => "SLICE_X0Y32",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd8_DXMUX_27795,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd8_CLKINV_27770,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd8_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd8_12213
    );
  m_e_exp_mul_m_q_4 : X_FF
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_5_DYMUX_27958,
      CE => m_e_exp_mul_m_q_5_CEINV_27947,
      CLK => m_e_exp_mul_m_q_5_CLKINV_27948,
      SET => GND,
      RST => m_e_exp_mul_m_q_5_SRINVNOT,
      O => m_e_exp_mul_m_q(4)
    );
  m_e_exp_Mmux_val_mul1281 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X26Y23"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(5),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(5)
    );
  m_e_exp_mul_m_q_5 : X_FF
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_5_DXMUX_27974,
      CE => m_e_exp_mul_m_q_5_CEINV_27947,
      CLK => m_e_exp_mul_m_q_5_CLKINV_27948,
      SET => GND,
      RST => m_e_exp_mul_m_q_5_SRINVNOT,
      O => m_e_exp_mul_m_q(5)
    );
  m_e_exp_mul_m_q_6 : X_FF
    generic map(
      LOC => "SLICE_X27Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_7_DYMUX_28004,
      CE => m_e_exp_mul_m_q_7_CEINV_27993,
      CLK => m_e_exp_mul_m_q_7_CLKINV_27994,
      SET => GND,
      RST => m_e_exp_mul_m_q_7_SRINVNOT,
      O => m_e_exp_mul_m_q(6)
    );
  m_e_exp_Mmux_val_mul1301 : X_LUT4
    generic map(
      INIT => X"30C0",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_d_val_q(7),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_val_mul1(7)
    );
  m_e_exp_mul_m_q_7 : X_FF
    generic map(
      LOC => "SLICE_X27Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_7_DXMUX_28020,
      CE => m_e_exp_mul_m_q_7_CEINV_27993,
      CLK => m_e_exp_mul_m_q_7_CLKINV_27994,
      SET => GND,
      RST => m_e_exp_mul_m_q_7_SRINVNOT,
      O => m_e_exp_mul_m_q(7)
    );
  m_e_exp_mul_m_q_8 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_9_DYMUX_28050,
      CE => m_e_exp_mul_m_q_9_CEINV_28039,
      CLK => m_e_exp_mul_m_q_9_CLKINV_28040,
      SET => GND,
      RST => m_e_exp_mul_m_q_9_SRINVNOT,
      O => m_e_exp_mul_m_q(8)
    );
  m_e_exp_Mmux_val_mul1321 : X_LUT4
    generic map(
      INIT => X"50A0",
      LOC => "SLICE_X28Y22"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(9),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_val_mul1(9)
    );
  g_g_v_rsa_current_state_FSM_FFd9 : X_FF
    generic map(
      LOC => "SLICE_X0Y34",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd10_DYMUX_27822,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd10_CLKINV_27811,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd10_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd9_12203
    );
  g_g_v_rsa_current_state_FSM_FFd10_In1 : X_LUT4
    generic map(
      INIT => X"FF22",
      LOC => "SLICE_X0Y34"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd10_12204,
      ADR1 => hash_finished_12122,
      ADR2 => VCC,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd11_12192,
      O => g_g_v_rsa_current_state_FSM_FFd10_In
    );
  g_g_v_rsa_current_state_FSM_FFd10 : X_FF
    generic map(
      LOC => "SLICE_X0Y34",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd10_DXMUX_27837,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd10_CLKINV_27811,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd10_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd10_12204
    );
  m_e_exp_mul_m_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_1_DYMUX_27866,
      CE => m_e_exp_mul_m_q_1_CEINV_27855,
      CLK => m_e_exp_mul_m_q_1_CLKINV_27856,
      SET => GND,
      RST => m_e_exp_mul_m_q_1_SRINVNOT,
      O => m_e_exp_mul_m_q(0)
    );
  m_e_exp_Mmux_val_mul1121 : X_LUT4
    generic map(
      INIT => X"30C0",
      LOC => "SLICE_X27Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_d_val_q(1),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_val_mul1(1)
    );
  m_e_exp_mul_m_q_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_1_DXMUX_27882,
      CE => m_e_exp_mul_m_q_1_CEINV_27855,
      CLK => m_e_exp_mul_m_q_1_CLKINV_27856,
      SET => GND,
      RST => m_e_exp_mul_m_q_1_SRINVNOT,
      O => m_e_exp_mul_m_q(1)
    );
  m_e_exp_mul_m_q_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_3_DYMUX_27912,
      CE => m_e_exp_mul_m_q_3_CEINV_27901,
      CLK => m_e_exp_mul_m_q_3_CLKINV_27902,
      SET => GND,
      RST => m_e_exp_mul_m_q_3_SRINVNOT,
      O => m_e_exp_mul_m_q(2)
    );
  m_e_exp_Mmux_val_mul1261 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X24Y25"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => m_e_exp_d_val_q(3),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(3)
    );
  m_e_exp_mul_m_q_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_3_DXMUX_27928,
      CE => m_e_exp_mul_m_q_3_CEINV_27901,
      CLK => m_e_exp_mul_m_q_3_CLKINV_27902,
      SET => GND,
      RST => m_e_exp_mul_m_q_3_SRINVNOT,
      O => m_e_exp_mul_m_q(3)
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_In591 : X_LUT4
    generic map(
      INIT => X"A0A3",
      LOC => "SLICE_X2Y26"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR2 => m_e_exp_mul_f_q(0),
      ADR3 => m_e_exp_div_f_s_q(0),
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_In591_20006
    );
  m_e_exp_mul_prod1_q_37 : X_FF
    generic map(
      LOC => "SLICE_X27Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_36_DYMUX_20060,
      CE => m_e_exp_mul_prod1_q_36_CEINV_20050,
      CLK => m_e_exp_mul_prod1_q_36_CLKINV_20051,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_36_SRINVNOT,
      O => m_e_exp_mul_prod1_q(37)
    );
  m_e_exp_mul_gestore_shift_rca_rca_4_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"BBEE",
      LOC => "SLICE_X27Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(5),
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1322
    );
  m_e_exp_mul_prod1_q_36 : X_FF
    generic map(
      LOC => "SLICE_X27Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_36_DXMUX_20078,
      CE => m_e_exp_mul_prod1_q_36_CEINV_20050,
      CLK => m_e_exp_mul_prod1_q_36_CLKINV_20051,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_36_SRINVNOT,
      O => m_e_exp_mul_prod1_q(36)
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"F5E4",
      LOC => "SLICE_X0Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_20115,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_20097,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20120,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20120
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"CFCA",
      LOC => "SLICE_X11Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8_0,
      ADR1 => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_20151,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_20133,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20156,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X11Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20156
    );
  m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X29Y21"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_d_val_q(9),
      O => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_20187,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_20170,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20192,
      O => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20192
    );
  m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X31Y40"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(28),
      ADR2 => m_e_exp_div_quotient_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_20223,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_20206,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20228,
      O => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20228
    );
  m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(36),
      ADR2 => m_e_exp_div_quotient_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_DXMUX_20259,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_CLKINV_20242,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20264,
      O => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_36_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20264
    );
  m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X27Y42"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(44),
      ADR2 => m_e_exp_div_quotient_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_DXMUX_20295,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_CLKINV_20278,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20300,
      O => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_44_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20300
    );
  m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X24Y41"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(52),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_DXMUX_20331,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_CLKINV_20314,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20336,
      O => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_52_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20336
    );
  m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X31Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_d_val_q(60),
      ADR2 => m_e_exp_div_quotient_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_DXMUX_20367,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_CLKINV_20350,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20372,
      O => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_60_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20372
    );
  m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X20Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1742
    );
  m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_20403,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_20386,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20408,
      O => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20408
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X831 : X_LUT4
    generic map(
      INIT => X"CFCA",
      LOC => "SLICE_X0Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16_0,
      ADR1 => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23_0,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X83
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_20439,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_20421,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20444,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20444
    );
  m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X27Y4"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1672
    );
  m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y4",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_DXMUX_20475,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_CLKINV_20457,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20480,
      O => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20480
    );
  m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X26Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1666
    );
  m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_DXMUX_20511,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_CLKINV_20493,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20516,
      O => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20516
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X29Y7"
    )
    port map (
      ADR0 => m_e_exp_div_cu_en_r5_11430,
      ADR1 => N1110,
      ADR2 => N525_0,
      ADR3 => N1059,
      O => N1628
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y7",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_DXMUX_20547,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_CLKINV_20530,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20552,
      O => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20552
    );
  m_e_exp_m_e_g_current_state_FSM_FFd2_In_G : X_LUT4
    generic map(
      INIT => X"FDFD",
      LOC => "SLICE_X3Y32"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR3 => VCC,
      O => N1630
    );
  m_e_exp_m_e_g_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X3Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd2_DXMUX_20735,
      CE => VCC,
      CLK => m_e_exp_m_e_g_current_state_FSM_FFd2_CLKINV_20717,
      SET => GND,
      RST => m_e_exp_m_e_g_current_state_FSM_FFd2_FFX_RSTAND_20740,
      O => m_e_exp_m_e_g_current_state_FSM_FFd2_11649
    );
  m_e_exp_m_e_g_current_state_FSM_FFd2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_current_state_FSM_FFd2_FFX_RSTAND_20740
    );
  m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X23Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1702
    );
  m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_20771,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_20754,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20776,
      O => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20776
    );
  m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X21Y12"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1690
    );
  m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_20807,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_20790,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20812,
      O => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20812
    );
  m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X24Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1686
    );
  m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_DXMUX_20843,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_CLKINV_20826,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20848,
      O => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20848
    );
  m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X27Y7"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1658
    );
  m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y7",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_DXMUX_20879,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_CLKINV_20861,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20884,
      O => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y7",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_20884
    );
  m_e_exp_m_e_g_d_res_mux0002_0_41 : X_LUT4
    generic map(
      INIT => X"44C0",
      LOC => "SLICE_X18Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR1 => m_e_exp_mul_f_q(0),
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      O => m_e_exp_m_e_g_d_res_mux0002_0_4
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AAFC",
      LOC => "SLICE_X7Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X13_0,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_21495,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_21477,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21500,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X7Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21500
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"FE54",
      LOC => "SLICE_X12Y43"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X13_0,
      ADR3 => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_21531,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_21513,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21536,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y43",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21536
    );
  m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X18Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1738
    );
  m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_21567,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_21550,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21572,
      O => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21572
    );
  m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X26Y18"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1664
    );
  m_e_exp_Mmux_val_mul131 : X_LUT4
    generic map(
      INIT => X"2288",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(11),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_val_mul1(11)
    );
  m_e_exp_mul_m_q_11 : X_FF
    generic map(
      LOC => "SLICE_X27Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_11_DXMUX_29188,
      CE => m_e_exp_mul_m_q_11_CEINV_29161,
      CLK => m_e_exp_mul_m_q_11_CLKINV_29162,
      SET => GND,
      RST => m_e_exp_mul_m_q_11_SRINVNOT,
      O => m_e_exp_mul_m_q(11)
    );
  m_e_exp_mul_m_q_12 : X_FF
    generic map(
      LOC => "SLICE_X31Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_13_DYMUX_29218,
      CE => m_e_exp_mul_m_q_13_CEINV_29207,
      CLK => m_e_exp_mul_m_q_13_CLKINV_29208,
      SET => GND,
      RST => m_e_exp_mul_m_q_13_SRINVNOT,
      O => m_e_exp_mul_m_q(12)
    );
  m_e_exp_Mmux_val_mul151 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X31Y24"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(13),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(13)
    );
  m_e_exp_mul_m_q_13 : X_FF
    generic map(
      LOC => "SLICE_X31Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_13_DXMUX_29234,
      CE => m_e_exp_mul_m_q_13_CEINV_29207,
      CLK => m_e_exp_mul_m_q_13_CLKINV_29208,
      SET => GND,
      RST => m_e_exp_mul_m_q_13_SRINVNOT,
      O => m_e_exp_mul_m_q(13)
    );
  m_e_exp_mul_m_q_20 : X_FF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_21_DYMUX_29264,
      CE => m_e_exp_mul_m_q_21_CEINV_29253,
      CLK => m_e_exp_mul_m_q_21_CLKINV_29254,
      SET => GND,
      RST => m_e_exp_mul_m_q_21_SRINVNOT,
      O => m_e_exp_mul_m_q(20)
    );
  m_e_exp_Mmux_val_mul1141 : X_LUT4
    generic map(
      INIT => X"50A0",
      LOC => "SLICE_X30Y26"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(21),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_val_mul1(21)
    );
  m_e_exp_mul_m_q_21 : X_FF
    generic map(
      LOC => "SLICE_X30Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_21_DXMUX_29280,
      CE => m_e_exp_mul_m_q_21_CEINV_29253,
      CLK => m_e_exp_mul_m_q_21_CLKINV_29254,
      SET => GND,
      RST => m_e_exp_mul_m_q_21_SRINVNOT,
      O => m_e_exp_mul_m_q(21)
    );
  m_e_exp_mul_m_q_16 : X_FF
    generic map(
      LOC => "SLICE_X31Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_17_DYMUX_29448,
      CE => m_e_exp_mul_m_q_17_CEINV_29437,
      CLK => m_e_exp_mul_m_q_17_CLKINV_29438,
      SET => GND,
      RST => m_e_exp_mul_m_q_17_SRINVNOT,
      O => m_e_exp_mul_m_q(16)
    );
  m_e_exp_Mmux_val_mul191 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X31Y36"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_d_val_q(17),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(17)
    );
  m_e_exp_mul_m_q_17 : X_FF
    generic map(
      LOC => "SLICE_X31Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_17_DXMUX_29464,
      CE => m_e_exp_mul_m_q_17_CEINV_29437,
      CLK => m_e_exp_mul_m_q_17_CLKINV_29438,
      SET => GND,
      RST => m_e_exp_mul_m_q_17_SRINVNOT,
      O => m_e_exp_mul_m_q(17)
    );
  m_e_exp_mul_m_q_24 : X_FF
    generic map(
      LOC => "SLICE_X25Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_25_DYMUX_29494,
      CE => m_e_exp_mul_m_q_25_CEINV_29483,
      CLK => m_e_exp_mul_m_q_25_CLKINV_29484,
      SET => GND,
      RST => m_e_exp_mul_m_q_25_SRINVNOT,
      O => m_e_exp_mul_m_q(24)
    );
  m_e_exp_Mmux_val_mul1181 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X25Y37"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => m_e_exp_d_val_q(25),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(25)
    );
  m_e_exp_mul_m_q_25 : X_FF
    generic map(
      LOC => "SLICE_X25Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_25_DXMUX_29510,
      CE => m_e_exp_mul_m_q_25_CEINV_29483,
      CLK => m_e_exp_mul_m_q_25_CLKINV_29484,
      SET => GND,
      RST => m_e_exp_mul_m_q_25_SRINVNOT,
      O => m_e_exp_mul_m_q(25)
    );
  m_e_exp_mul_m_q_18 : X_FF
    generic map(
      LOC => "SLICE_X27Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_19_DYMUX_29540,
      CE => m_e_exp_mul_m_q_19_CEINV_29529,
      CLK => m_e_exp_mul_m_q_19_CLKINV_29530,
      SET => GND,
      RST => m_e_exp_mul_m_q_19_SRINVNOT,
      O => m_e_exp_mul_m_q(18)
    );
  n_calc_a_chain_gen_6_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"2112",
      LOC => "SLICE_X2Y10"
    )
    port map (
      ADR0 => n_calc_m_q(6),
      ADR1 => n_calc_en_a_0,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_gestore_shift_rca_rca_5_fa_c1_O,
      O => N1497
    );
  m_e_exp_div_gestore_shift_rca_rca_28_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"EA80",
      LOC => "SLICE_X17Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(28),
      ADR2 => m_e_exp_div_remainder_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(29),
      O => N684
    );
  n_calc_gestore_shift_rca_rca_28_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F4B0",
      LOC => "SLICE_X0Y2"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N473_0,
      ADR3 => N474,
      O => N848
    );
  m_e_exp_div_gestore_shift_rca_rca_28_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X14Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(29),
      ADR3 => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      O => N970
    );
  m_e_exp_div_gestore_shift_rca_rca_57_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X30Y8"
    )
    port map (
      ADR0 => N729,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => N732,
      O => N952
    );
  m_e_exp_div_gestore_shift_rca_rca_57_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X30Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => N730,
      ADR3 => N733,
      O => N953
    );
  m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_DXMUX_21603,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_CLKINV_21585,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21608,
      O => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21608
    );
  m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X12Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_quotient_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_d_val_q(2),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y0",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_21639,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_21622,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21644,
      O => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21644
    );
  n_calc_q_chain_gen_2_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X7Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_2_sc_ch_inst_mux2_1_X
    );
  n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_21675,
      CE => VCC,
      CLK => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_21658,
      SET => GND,
      RST => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21680,
      O => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21680
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"AFAC",
      LOC => "SLICE_X0Y40"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_21736,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_21718,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21741,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y40",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21741
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X631 : X_LUT4
    generic map(
      INIT => X"DDD8",
      LOC => "SLICE_X6Y41"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X8_0,
      ADR3 => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13_0,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X63
    );
  m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X27Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1634
    );
  m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_DXMUX_22099,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_CLKINV_22082,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22104,
      O => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22104
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"EB28",
      LOC => "SLICE_X25Y38"
    )
    port map (
      ADR0 => N459_0,
      ADR1 => N799,
      ADR2 => m_e_exp_mul_gestore_shift_b_add_sub_26_0,
      ADR3 => N458_0,
      O => N1444
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y38",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_22135,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_22118,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22140,
      O => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22140
    );
  m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_d_val_q(48),
      ADR2 => m_e_exp_div_quotient_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_DXMUX_22196,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_CLKINV_22179,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22201,
      O => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_48_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22201
    );
  m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X24Y38"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_d_val_q(56),
      ADR3 => m_e_exp_div_quotient_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y38",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_DXMUX_22232,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_CLKINV_22215,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22237,
      O => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y38",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_56_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22237
    );
  m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"ABA8",
      LOC => "SLICE_X24Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1704
    );
  m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_22268,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_22251,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22273,
      O => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22273
    );
  m_e_exp_counter_o_Mcount_count_xor_4_11 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X3Y26"
    )
    port map (
      ADR0 => m_e_exp_counter_o_count(0),
      ADR1 => m_e_exp_counter_o_count(2),
      ADR2 => m_e_exp_counter_o_count(1),
      ADR3 => m_e_exp_counter_o_count(3),
      O => m_e_exp_counter_o_Mcount_count_xor_4_1
    );
  m_e_exp_counter_o_count_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y26",
      INIT => '1'
    )
    port map (
      I => m_e_exp_counter_o_count_4_DXMUX_22306,
      CE => m_e_exp_counter_o_count_4_CEINV_22288,
      CLK => m_e_exp_counter_o_count_4_CLKINV_22289,
      SET => m_e_exp_counter_o_count_4_FFX_SET,
      RST => GND,
      O => m_e_exp_counter_o_count(4)
    );
  m_e_exp_counter_o_count_4_FFX_SETOR : X_INV
    generic map(
      LOC => "SLICE_X3Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_counter_o_count_4_FFX_SET
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X831 : X_LUT4
    generic map(
      INIT => X"BBB8",
      LOC => "SLICE_X3Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X23_0,
      ADR3 => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X16_0,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_mux2_1_X83
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_22342,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_22324,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22347,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22347
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_21772,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_21754,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21777,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21777
    );
  n_calc_gestore_shift_rca_rca_5_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"BBEE",
      LOC => "SLICE_X1Y10"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => n_calc_m_q(6),
      O => N1346
    );
  m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X31Y23"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_d_val_q(13),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_21883,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_21866,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21888,
      O => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21888
    );
  m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X28Y26"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_d_val_q(21),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_21919,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_21902,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21924,
      O => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21924
    );
  m_e_exp_mul_prod1_q_47 : X_FF
    generic map(
      LOC => "SLICE_X30Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_46_DYMUX_22424,
      CE => m_e_exp_mul_prod1_q_46_CEINV_22414,
      CLK => m_e_exp_mul_prod1_q_46_CLKINV_22415,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_46_SRINVNOT,
      O => m_e_exp_mul_prod1_q(47)
    );
  m_e_exp_mul_gestore_shift_rca_rca_14_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"DEDE",
      LOC => "SLICE_X30Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(15),
      ADR1 => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1302
    );
  m_e_exp_mul_prod1_q_46 : X_FF
    generic map(
      LOC => "SLICE_X30Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_46_DXMUX_22442,
      CE => m_e_exp_mul_prod1_q_46_CEINV_22414,
      CLK => m_e_exp_mul_prod1_q_46_CLKINV_22415,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_46_SRINVNOT,
      O => m_e_exp_mul_prod1_q(46)
    );
  m_e_exp_mul_prod1_q_55 : X_FF
    generic map(
      LOC => "SLICE_X30Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_54_DYMUX_22475,
      CE => m_e_exp_mul_prod1_q_54_CEINV_22465,
      CLK => m_e_exp_mul_prod1_q_54_CLKINV_22466,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_54_SRINVNOT,
      O => m_e_exp_mul_prod1_q(55)
    );
  m_e_exp_mul_gestore_shift_rca_rca_22_fa_c1_SW1_G : X_LUT4
    generic map(
      INIT => X"BEBE",
      LOC => "SLICE_X30Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(23),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1286
    );
  m_e_exp_mul_prod1_q_54 : X_FF
    generic map(
      LOC => "SLICE_X30Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_54_DXMUX_22493,
      CE => m_e_exp_mul_prod1_q_54_CEINV_22465,
      CLK => m_e_exp_mul_prod1_q_54_CLKINV_22466,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_54_SRINVNOT,
      O => m_e_exp_mul_prod1_q(54)
    );
  m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X21Y20"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1718
    );
  m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_21955,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_21938,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21960,
      O => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21960
    );
  m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X18Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1684
    );
  m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_21991,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_21974,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21996,
      O => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_21996
    );
  m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X23Y20"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N1648
    );
  m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_DXMUX_22027,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_CLKINV_22010,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22032,
      O => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22032
    );
  m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_mux2_1_X_G : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X27Y10"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1642
    );
  m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_DXMUX_22063,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_CLKINV_22046,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22068,
      O => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22068
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X851 : X_LUT4
    generic map(
      INIT => X"AAFC",
      LOC => "SLICE_X26Y24"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8_0,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X23_0,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X85
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_22580,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_22562,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22585,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y24",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22585
    );
  m_e_exp_div_gestore_shift_rca_rca_11_fa_c1_G : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X13Y7"
    )
    port map (
      ADR0 => N768,
      ADR1 => N772_0,
      ADR2 => VCC,
      ADR3 => N769_0,
      O => N1452
    );
  m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X13Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_d_val_q(4),
      ADR3 => m_e_exp_div_quotient_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y0",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_22641,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_22624,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22646,
      O => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22646
    );
  n_calc_q_chain_gen_4_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CFCA",
      LOC => "SLICE_X10Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_chain_gen_4_sc_ch_inst_mux2_1_X
    );
  n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_22677,
      CE => VCC,
      CLK => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_22660,
      SET => GND,
      RST => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22682,
      O => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22682
    );
  m_e_exp_div_gestore_shift_rca_rca_14_fa_ha2_Mxor_s_Result1_G : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X13Y5"
    )
    port map (
      ADR0 => N709_0,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(14),
      ADR2 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1458
    );
  m_e_exp_div_gestore_shift_rca_rca_30_fa_ha2_Mxor_s_Result1_G : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X12Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(30),
      ADR2 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N978_0,
      O => N1448
    );
  m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X30Y22"
    )
    port map (
      ADR0 => m_e_exp_div_quotient_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_d_val_q(15),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_22763,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_22746,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22768,
      O => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22768
    );
  m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X30Y35"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_d_val_q(23),
      O => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_22799,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_22782,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22804,
      O => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22804
    );
  m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X28Y42"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(31),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_quotient_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_22835,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_22818,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22840,
      O => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_31_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_22840
    );
  n_calc_gestore_shift_rca_rca_23_fa_c1 : X_LUT4
    generic map(
      INIT => X"F8E0",
      LOC => "SLICE_X2Y4"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_gestore_shift_rca_carry_22_Q,
      O => n_calc_gestore_shift_rca_carry_24_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1 : X_LUT4
    generic map(
      INIT => X"EEA0",
      LOC => "SLICE_X24Y16"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N959_0,
      ADR2 => N958_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_42_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_18_fa_c1 : X_LUT4
    generic map(
      INIT => X"DE48",
      LOC => "SLICE_X29Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(18),
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_18_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_19_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_19_fa_c1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => N935,
      ADR1 => N934,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_16_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_20_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_26_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X18Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(26),
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_26_Q,
      O => m_e_exp_div_sum1(26)
    );
  m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X23Y13"
    )
    port map (
      ADR0 => N961_0,
      ADR1 => VCC,
      ADR2 => N962_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_16_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_31_fa_c1_23139
    );
  m_e_exp_div_gestore_shift_rca_rca_10_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0",
      LOC => "SLICE_X12Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(11),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(10),
      O => N711
    );
  n_calc_a_chain_gen_19_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"ED48",
      LOC => "SLICE_X1Y0"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N414_0,
      ADR2 => n_calc_gestore_shift_rca_rca_18_fa_c1_O,
      ADR3 => N413_0,
      O => n_calc_a_x_19_Q
    );
  n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y0",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_24281,
      CE => VCC,
      CLK => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_24264,
      SET => GND,
      RST => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_24286,
      O => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_24286
    );
  m_e_exp_div_cu_bit_q1_1 : X_LUT4
    generic map(
      INIT => X"EFEA",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => N1107_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      ADR3 => N1106_0,
      O => m_e_exp_div_cu_bit_q1_pack_1
    );
  m_e_exp_div_rest_10_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => m_e_exp_div_sum1_10_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q1_11986,
      O => m_e_exp_div_rest(10)
    );
  m_e_exp_div_q_r_l_q_10 : X_FF
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_10_DXMUX_24318,
      CE => m_e_exp_div_q_r_l_q_10_CEINV_24301,
      CLK => m_e_exp_div_q_r_l_q_10_CLKINV_24302,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_10_FFX_RSTAND_24324,
      O => m_e_exp_div_q_r_l_q(10)
    );
  m_e_exp_div_q_r_l_q_10_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_10_FFX_RSTAND_24324
    );
  n_calc_a_chain_gen_13_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"1004",
      LOC => "SLICE_X3Y7"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_gestore_shift_rca_carry_12_Q,
      O => N1463
    );
  m_e_exp_div_gestore_shift_rca_rca_11_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"366C",
      LOC => "SLICE_X19Y21"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N1112_0,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(10),
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_10_Q,
      O => m_e_exp_div_sum1_11_pack_1
    );
  m_e_exp_div_rest_11_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X19Y21"
    )
    port map (
      ADR0 => m_e_exp_div_cu_bit_q11,
      ADR1 => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_sum1(11),
      O => m_e_exp_div_rest(11)
    );
  m_e_exp_div_q_r_l_q_11 : X_FF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_11_DXMUX_24380,
      CE => m_e_exp_div_q_r_l_q_11_CEINV_24363,
      CLK => m_e_exp_div_q_r_l_q_11_CLKINV_24364,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_11_FFX_RSTAND_24386,
      O => m_e_exp_div_q_r_l_q(11)
    );
  m_e_exp_div_q_r_l_q_11_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_11_FFX_RSTAND_24386
    );
  m_e_exp_div_quotient_chain_gen_63_sc_out_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X22Y23"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(63),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_quotient_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_mux2_1_X
    );
  m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_DXMUX_22871,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_CLKINV_22854,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_22876,
      O => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_63_sc_out_inst_edge_triggered_q_0_FFX_RSTAND_22876
    );
  m_e_exp_mul_gestore_shift_rca_rca_22_fa_c1 : X_LUT4
    generic map(
      INIT => X"BE28",
      LOC => "SLICE_X31Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(22),
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_22_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_23_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_14_fa_c1 : X_LUT4
    generic map(
      INIT => X"BE28",
      LOC => "SLICE_X31Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(14),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_14_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_15_Q
    );
  m_e_exp_mul_cu_en_a : X_LUT4
    generic map(
      INIT => X"FF82",
      LOC => "SLICE_X25Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd3_11823,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_en_a_SW0_O,
      O => m_e_exp_mul_en_a
    );
  n_calc_cu_en_a : X_LUT4
    generic map(
      INIT => X"FF90",
      LOC => "SLICE_X3Y15"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd3_11827,
      ADR3 => n_calc_cu_en_a_SW0_O,
      O => n_calc_en_a
    );
  m_e_exp_div_gestore_shift_rca_rca_23_fa_c1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X19Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_8_0,
      ADR2 => N980_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW1_O,
      O => m_e_exp_div_gestore_shift_rca_carry_24_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_10_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8",
      LOC => "SLICE_X12Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(11),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(10),
      O => N712
    );
  m_e_exp_div_gestore_shift_rca_rca_37_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"05A0",
      LOC => "SLICE_X24Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_36_Q,
      ADR3 => m_e_exp_div_a_s,
      O => N1239
    );
  m_e_exp_div_gestore_shift_rca_rca_45_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"500A",
      LOC => "SLICE_X29Y10"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_44_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1206
    );
  m_e_exp_div_gestore_shift_rca_rca_23_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X19Y13"
    )
    port map (
      ADR0 => N1025_0,
      ADR1 => N889_0,
      ADR2 => VCC,
      ADR3 => N1026,
      O => N961
    );
  m_e_exp_div_gestore_shift_rca_rca_23_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X20Y12"
    )
    port map (
      ADR0 => N1025_0,
      ADR1 => VCC,
      ADR2 => N1026,
      ADR3 => N890,
      O => N962
    );
  n_calc_a_chain_gen_9_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"AA3C",
      LOC => "SLICE_X2Y9"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_9_sc_ch_inst_mux2_1_X_SW2_O,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_x_9_Q
    );
  n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_23314,
      CE => VCC,
      CLK => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_23298,
      SET => GND,
      RST => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23319,
      O => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X2Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23319
    );
  m_e_exp_mul_gestore_shift_rca_rca_1_fa_c1 : X_LUT4
    generic map(
      INIT => X"B2E8",
      LOC => "SLICE_X24Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_1_Q,
      ADR3 => m_e_exp_mul_m_q(1),
      O => m_e_exp_mul_gestore_shift_rca_carry_2_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_1_fa_c1 : X_LUT4
    generic map(
      INIT => X"E8E8",
      LOC => "SLICE_X23Y8"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(1),
      ADR1 => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_1_Q,
      ADR3 => VCC,
      O => m_e_exp_div_gestore_shift_rca_carry_2_Q
    );
  n_calc_a_chain_gen_15_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"BE14",
      LOC => "SLICE_X4Y1"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW2_O,
      ADR3 => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_x_15_Q
    );
  n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_23541,
      CE => VCC,
      CLK => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_23525,
      SET => GND,
      RST => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23546,
      O => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23546
    );
  n_calc_a_chain_gen_23_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"CAAC",
      LOC => "SLICE_X5Y0"
    )
    port map (
      ADR0 => N438_0,
      ADR1 => N437_0,
      ADR2 => n_calc_gestore_shift_rca_rca_22_fa_c1_O,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_x_23_Q
    );
  n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y0",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_23576,
      CE => VCC,
      CLK => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_23559,
      SET => GND,
      RST => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23581,
      O => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23581
    );
  m_e_exp_div_gestore_shift_rca_rca_40_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"DFFB",
      LOC => "SLICE_X24Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_38_Q,
      O => N1233
    );
  m_e_exp_div_gestore_shift_rca_rca_29_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X16Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N681_0,
      ADR2 => N685,
      ADR3 => N682_0,
      O => N754
    );
  m_e_exp_div_gestore_shift_rca_rca_45_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X31Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => N738,
      ADR3 => N744,
      O => N868
    );
  m_e_exp_div_gestore_shift_rca_rca_45_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X31Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N739,
      ADR2 => VCC,
      ADR3 => N745,
      O => N869
    );
  n_calc_gestore_shift_rca_rca_4_fa_c1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X2Y16"
    )
    port map (
      ADR0 => N910,
      ADR1 => VCC,
      ADR2 => N911,
      ADR3 => n_calc_gestore_shift_rca_carry_3_Q,
      O => n_calc_gestore_shift_rca_carry_5_Q
    );
  n_calc_gestore_shift_rca_rca_7_fa_c1 : X_LUT4
    generic map(
      INIT => X"F660",
      LOC => "SLICE_X0Y11"
    )
    port map (
      ADR0 => n_calc_m_q(7),
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_gestore_shift_rca_carry_7_Q,
      ADR3 => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_gestore_shift_rca_carry_8_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_20_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X20Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(20),
      ADR2 => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_20_Q,
      O => m_e_exp_div_sum1(20)
    );
  m_e_exp_mul_a_chain_gen_9_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"4114",
      LOC => "SLICE_X28Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_en_a_0,
      ADR1 => m_e_exp_mul_m_q(9),
      ADR2 => m_e_exp_mul_gestore_shift_rca_rca_8_fa_c1_O,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1503
    );
  m_e_exp_div_gestore_shift_rca_rca_11_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X16Y11"
    )
    port map (
      ADR0 => N769_0,
      ADR1 => VCC,
      ADR2 => N766_0,
      ADR3 => N765,
      O => N893
    );
  n_calc_a_chain_gen_17_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"E4D8",
      LOC => "SLICE_X1Y1"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N402_0,
      ADR2 => N401_0,
      ADR3 => n_calc_gestore_shift_rca_rca_16_fa_c1_O,
      O => n_calc_a_x_17_Q
    );
  n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y1",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_23814,
      CE => VCC,
      CLK => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_23797,
      SET => GND,
      RST => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23819,
      O => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23819
    );
  n_calc_gestore_shift_rca_rca_1_fa_c1 : X_LUT4
    generic map(
      INIT => X"D4E8",
      LOC => "SLICE_X3Y17"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_gestore_shift_rca_carry_1_Q,
      ADR2 => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_m_q(1),
      O => n_calc_gestore_shift_rca_carry_2_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_16_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"EC80",
      LOC => "SLICE_X15Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(17),
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(16),
      ADR3 => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      O => N702
    );
  m_e_exp_div_gestore_shift_rca_rca_24_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"EC80",
      LOC => "SLICE_X14Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(25),
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(24),
      ADR3 => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N690
    );
  n_calc_gestore_shift_rca_rca_24_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X1Y5"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N449_0,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N450,
      O => N1020
    );
  n_calc_a_chain_gen_30_sc_ch_inst_mux2_1_X92 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X0Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N1053_0,
      ADR2 => n_calc_gestore_shift_rca_carry_26_Q,
      ADR3 => n_calc_gestore_shift_rca_rca_29_fa_c1_SW0_O,
      O => n_calc_a_x_30_Q
    );
  n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_DXMUX_23635,
      CE => VCC,
      CLK => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_CLKINV_23618,
      SET => GND,
      RST => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23640,
      O => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y6",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_23640
    );
  m_e_exp_mul_gestore_shift_rca_rca_6_fa_c1 : X_LUT4
    generic map(
      INIT => X"D4E8",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_6_Q,
      ADR3 => m_e_exp_mul_m_q(6),
      O => m_e_exp_mul_gestore_shift_rca_carry_7_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_7_fa_c1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X25Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_gestore_shift_rca_carry_4_Q,
      ADR2 => N944_0,
      ADR3 => N943_0,
      O => m_e_exp_mul_gestore_shift_rca_carry_8_Q
    );
  m_e_exp_mul_gestore_shift_rca_rca_11_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X28Y32"
    )
    port map (
      ADR0 => N937,
      ADR1 => N940,
      ADR2 => VCC,
      ADR3 => N938_0,
      O => N1152
    );
  m_e_exp_div_gestore_shift_rca_rca_11_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X19Y12"
    )
    port map (
      ADR0 => N768,
      ADR1 => N766_0,
      ADR2 => N765,
      ADR3 => VCC,
      O => N892
    );
  m_e_exp_mul_gestore_shift_rca_rca_11_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"AFA0",
      LOC => "SLICE_X29Y31"
    )
    port map (
      ADR0 => N938_0,
      ADR1 => VCC,
      ADR2 => N941_0,
      ADR3 => N937,
      O => N1153
    );
  m_e_exp_div_gestore_shift_rca_rca_12_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_12_Q,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(12),
      O => m_e_exp_div_sum1_12_pack_2
    );
  m_e_exp_div_rest_12_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1(12),
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(12)
    );
  m_e_exp_div_q_r_l_q_12 : X_FF
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_12_DXMUX_24418,
      CE => m_e_exp_div_q_r_l_q_12_CEINV_24400,
      CLK => m_e_exp_div_q_r_l_q_12_CLKINV_24401,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_12_FFX_RSTAND_24424,
      O => m_e_exp_div_q_r_l_q(12)
    );
  m_e_exp_div_q_r_l_q_12_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_12_FFX_RSTAND_24424
    );
  m_e_exp_div_gestore_shift_rca_rca_13_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"366C",
      LOC => "SLICE_X18Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N1114_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_12_Q,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(12),
      O => m_e_exp_div_sum1_13_pack_1
    );
  m_e_exp_div_rest_13_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X18Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1(13),
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(13)
    );
  m_e_exp_div_q_r_l_q_13 : X_FF
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_13_DXMUX_24456,
      CE => m_e_exp_div_q_r_l_q_13_CEINV_24439,
      CLK => m_e_exp_div_q_r_l_q_13_CLKINV_24440,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_13_FFX_RSTAND_24462,
      O => m_e_exp_div_q_r_l_q(13)
    );
  m_e_exp_div_q_r_l_q_13_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_13_FFX_RSTAND_24462
    );
  m_e_exp_div_gestore_shift_rca_rca_21_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"17E8",
      LOC => "SLICE_X19Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(20),
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_20_Q,
      ADR3 => N1017_0,
      O => m_e_exp_div_sum1_21_pack_1
    );
  m_e_exp_div_rest_21_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X19Y18"
    )
    port map (
      ADR0 => m_e_exp_div_cu_bit_q11,
      ADR1 => m_e_exp_div_sum1(21),
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_rest(21)
    );
  m_e_exp_div_q_r_l_q_21 : X_FF
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_21_DXMUX_24494,
      CE => m_e_exp_div_q_r_l_q_21_CEINV_24477,
      CLK => m_e_exp_div_q_r_l_q_21_CLKINV_24478,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_21_FFX_RSTAND_24500,
      O => m_e_exp_div_q_r_l_q(21)
    );
  m_e_exp_div_q_r_l_q_21_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_21_FFX_RSTAND_24500
    );
  m_e_exp_div_gestore_shift_rca_rca_22_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"5A3C",
      LOC => "SLICE_X20Y19"
    )
    port map (
      ADR0 => N697_0,
      ADR1 => N696_0,
      ADR2 => N1120_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_20_Q,
      O => m_e_exp_div_sum1_22_pack_1
    );
  m_e_exp_div_gestore_shift_rca_rca_24_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X15Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(25),
      ADR3 => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1118
    );
  m_e_exp_div_gestore_shift_rca_rca_16_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X15Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(17),
      ADR3 => VCC,
      O => N1116
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"CCCA",
      LOC => "SLICE_X26Y5"
    )
    port map (
      ADR0 => N1100,
      ADR1 => N501_0,
      ADR2 => m_e_exp_div_cu_en_r5_11430,
      ADR3 => N1109,
      O => N1216
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_mux2_1_X_SW3 : X_LUT4
    generic map(
      INIT => X"FE04",
      LOC => "SLICE_X27Y6"
    )
    port map (
      ADR0 => m_e_exp_div_cu_en_r5_11430,
      ADR1 => N1101,
      ADR2 => N1110,
      ADR3 => N501_0,
      O => N1217
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"500A",
      LOC => "SLICE_X27Y13"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_50_Q,
      O => N1194
    );
  n_calc_gestore_shift_rca_rca_29_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FD20",
      LOC => "SLICE_X1Y8"
    )
    port map (
      ADR0 => N857_0,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N839,
      ADR3 => N838_0,
      O => N1053
    );
  m_e_exp_mul_gestore_shift_rca_rca_29_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"D8E4",
      LOC => "SLICE_X22Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_b_add_sub_30_0,
      ADR1 => N786_0,
      ADR2 => N787,
      ADR3 => N793,
      O => N947
    );
  m_e_exp_div_rest_60_1 : X_LUT4
    generic map(
      INIT => X"DC90",
      LOC => "SLICE_X28Y12"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_rca_60_fa_ha2_Mxor_s_Result1_SW1_O,
      ADR1 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_bit_q1_11986,
      ADR3 => m_e_exp_div_rest_0_21_12029,
      O => m_e_exp_div_rest(60)
    );
  m_e_exp_div_q_r_l_q_60 : X_FF
    generic map(
      LOC => "SLICE_X28Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_60_DXMUX_25292,
      CE => m_e_exp_div_q_r_l_q_60_CEINV_25275,
      CLK => m_e_exp_div_q_r_l_q_60_CLKINV_25276,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_60_FFX_RSTAND_25298,
      O => m_e_exp_div_q_r_l_q(60)
    );
  m_e_exp_div_q_r_l_q_60_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_60_FFX_RSTAND_25298
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"11BB",
      LOC => "SLICE_X26Y16"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_42_0,
      ADR1 => N1167_0,
      ADR2 => VCC,
      ADR3 => N1168_0,
      O => m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_53_1 : X_LUT4
    generic map(
      INIT => X"A8D8",
      LOC => "SLICE_X26Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_N11,
      ADR2 => m_e_exp_div_bit_q1,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW2_O,
      O => m_e_exp_div_rest(53)
    );
  m_e_exp_div_q_r_l_q_53 : X_FF
    generic map(
      LOC => "SLICE_X26Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_53_DXMUX_25330,
      CE => m_e_exp_div_q_r_l_q_53_CEINV_25312,
      CLK => m_e_exp_div_q_r_l_q_53_CLKINV_25313,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_53_FFX_RSTAND_25336,
      O => m_e_exp_div_q_r_l_q(53)
    );
  m_e_exp_div_q_r_l_q_53_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_53_FFX_RSTAND_25336
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"05F5",
      LOC => "SLICE_X29Y15"
    )
    port map (
      ADR0 => N741_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_58_Q,
      ADR3 => N742_0,
      O => m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_61_1 : X_LUT4
    generic map(
      INIT => X"A8D8",
      LOC => "SLICE_X29Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_61_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_rest_0_21_12029,
      ADR2 => m_e_exp_div_cu_bit_q1_11986,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_61_fa_ha2_Mxor_s_Result1_SW2_O,
      O => m_e_exp_div_rest(61)
    );
  m_e_exp_div_q_r_l_q_61 : X_FF
    generic map(
      LOC => "SLICE_X29Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_61_DXMUX_25368,
      CE => m_e_exp_div_q_r_l_q_61_CEINV_25350,
      CLK => m_e_exp_div_q_r_l_q_61_CLKINV_25351,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_61_FFX_RSTAND_25374,
      O => m_e_exp_div_q_r_l_q(61)
    );
  m_e_exp_div_q_r_l_q_61_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_61_FFX_RSTAND_25374
    );
  m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"5202",
      LOC => "SLICE_X25Y19"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N986_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR3 => N987_0,
      O => m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_38_1 : X_LUT4
    generic map(
      INIT => X"E6A0",
      LOC => "SLICE_X25Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR2 => m_e_exp_div_N11,
      ADR3 => m_e_exp_div_bit_q1,
      O => m_e_exp_div_rest(38)
    );
  m_e_exp_div_rest_22_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X20Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_rest_0_211,
      ADR2 => m_e_exp_div_sum1(22),
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(22)
    );
  m_e_exp_div_q_r_l_q_22 : X_FF
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_22_DXMUX_24532,
      CE => m_e_exp_div_q_r_l_q_22_CEINV_24515,
      CLK => m_e_exp_div_q_r_l_q_22_CLKINV_24516,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_22_FFX_RSTAND_24538,
      O => m_e_exp_div_q_r_l_q(22)
    );
  m_e_exp_div_q_r_l_q_22_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_22_FFX_RSTAND_24538
    );
  m_e_exp_div_rest_0_21_2 : X_LUT4
    generic map(
      INIT => X"0311",
      LOC => "SLICE_X21Y18"
    )
    port map (
      ADR0 => N1103_0,
      ADR1 => m_e_exp_div_N5_0,
      ADR2 => N1104_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      O => m_e_exp_div_rest_0_211_pack_1
    );
  m_e_exp_div_rest_23_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X21Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1_23_0,
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(23)
    );
  m_e_exp_div_q_r_l_q_23 : X_FF
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_23_DXMUX_24570,
      CE => m_e_exp_div_q_r_l_q_23_CEINV_24553,
      CLK => m_e_exp_div_q_r_l_q_23_CLKINV_24554,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_23_FFX_RSTAND_24576,
      O => m_e_exp_div_q_r_l_q(23)
    );
  m_e_exp_div_q_r_l_q_23_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_23_FFX_RSTAND_24576
    );
  m_e_exp_div_gestore_shift_rca_rca_16_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X22Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(16),
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_16_Q,
      O => m_e_exp_div_sum1_16_pack_2
    );
  m_e_exp_div_rest_16_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X22Y19"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(16),
      ADR1 => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(16)
    );
  m_e_exp_div_q_r_l_q_16 : X_FF
    generic map(
      LOC => "SLICE_X22Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_16_DXMUX_24608,
      CE => m_e_exp_div_q_r_l_q_16_CEINV_24590,
      CLK => m_e_exp_div_q_r_l_q_16_CLKINV_24591,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_16_FFX_RSTAND_24614,
      O => m_e_exp_div_q_r_l_q(16)
    );
  m_e_exp_div_q_r_l_q_16_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_16_FFX_RSTAND_24614
    );
  m_e_exp_div_gestore_shift_rca_rca_24_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X19Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(24),
      ADR2 => VCC,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_24_0,
      O => m_e_exp_div_sum1_24_pack_2
    );
  m_e_exp_div_rest_24_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X19Y19"
    )
    port map (
      ADR0 => m_e_exp_div_cu_bit_q11,
      ADR1 => m_e_exp_div_remainder_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_212,
      ADR3 => m_e_exp_div_sum1(24),
      O => m_e_exp_div_rest(24)
    );
  m_e_exp_div_cu_bit_q1_2 : X_LUT4
    generic map(
      INIT => X"EEFA",
      LOC => "SLICE_X18Y18"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => N1107_0,
      ADR2 => N1106_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      O => m_e_exp_div_cu_bit_q11_pack_1
    );
  m_e_exp_div_rest_25_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X18Y18"
    )
    port map (
      ADR0 => m_e_exp_div_sum1_25_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_212,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(25)
    );
  m_e_exp_div_q_r_l_q_25 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_25_DXMUX_24798,
      CE => m_e_exp_div_q_r_l_q_25_CEINV_24781,
      CLK => m_e_exp_div_q_r_l_q_25_CLKINV_24782,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_25_FFX_RSTAND_24804,
      O => m_e_exp_div_q_r_l_q(25)
    );
  m_e_exp_div_q_r_l_q_25_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_25_FFX_RSTAND_24804
    );
  m_e_exp_div_gestore_shift_rca_rca_33_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"B4D2",
      LOC => "SLICE_X24Y17"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => m_e_exp_div_sum1_33_pack_2
    );
  m_e_exp_div_rest_33_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X24Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_rest_0_212,
      ADR2 => m_e_exp_div_sum1(33),
      ADR3 => m_e_exp_div_cu_bit_q12,
      O => m_e_exp_div_rest(33)
    );
  m_e_exp_div_q_r_l_q_33 : X_FF
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_33_DXMUX_24836,
      CE => m_e_exp_div_q_r_l_q_33_CEINV_24819,
      CLK => m_e_exp_div_q_r_l_q_33_CLKINV_24820,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_33_FFX_RSTAND_24842,
      O => m_e_exp_div_q_r_l_q(33)
    );
  m_e_exp_div_q_r_l_q_33_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_33_FFX_RSTAND_24842
    );
  m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"0180",
      LOC => "SLICE_X24Y20"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_a_s,
      O => m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_34_1 : X_LUT4
    generic map(
      INIT => X"E2C8",
      LOC => "SLICE_X24Y20"
    )
    port map (
      ADR0 => m_e_exp_div_bit_q1,
      ADR1 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_N11,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW2_O,
      O => m_e_exp_div_rest(34)
    );
  m_e_exp_div_q_r_l_q_34 : X_FF
    generic map(
      LOC => "SLICE_X24Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_34_DXMUX_24874,
      CE => m_e_exp_div_q_r_l_q_34_CEINV_24857,
      CLK => m_e_exp_div_q_r_l_q_34_CLKINV_24858,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_34_FFX_RSTAND_24880,
      O => m_e_exp_div_q_r_l_q(34)
    );
  m_e_exp_div_q_r_l_q_34_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_34_FFX_RSTAND_24880
    );
  m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"220C",
      LOC => "SLICE_X25Y21"
    )
    port map (
      ADR0 => N959_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N958_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_q_r_l_q_24 : X_FF
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_24_DXMUX_24646,
      CE => m_e_exp_div_q_r_l_q_24_CEINV_24628,
      CLK => m_e_exp_div_q_r_l_q_24_CLKINV_24629,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_24_FFX_RSTAND_24652,
      O => m_e_exp_div_q_r_l_q(24)
    );
  m_e_exp_div_q_r_l_q_24_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_24_FFX_RSTAND_24652
    );
  m_e_exp_div_gestore_shift_rca_rca_32_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"1EB4",
      LOC => "SLICE_X23Y16"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_16_Q,
      ADR1 => N961_0,
      ADR2 => N1214_0,
      ADR3 => N962_0,
      O => m_e_exp_div_sum1_32_pack_1
    );
  m_e_exp_div_rest_32_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X23Y16"
    )
    port map (
      ADR0 => m_e_exp_div_rest_0_212,
      ADR1 => m_e_exp_div_sum1(32),
      ADR2 => m_e_exp_div_cu_bit_q12,
      ADR3 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_rest(32)
    );
  m_e_exp_div_q_r_l_q_32 : X_FF
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_32_DXMUX_24684,
      CE => m_e_exp_div_q_r_l_q_32_CEINV_24667,
      CLK => m_e_exp_div_q_r_l_q_32_CLKINV_24668,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_32_FFX_RSTAND_24690,
      O => m_e_exp_div_q_r_l_q(32)
    );
  m_e_exp_div_q_r_l_q_32_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_32_FFX_RSTAND_24690
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"5353",
      LOC => "SLICE_X27Y21"
    )
    port map (
      ADR0 => N1180_0,
      ADR1 => N1179_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_38_Q,
      ADR3 => VCC,
      O => m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_41_1 : X_LUT4
    generic map(
      INIT => X"A8E4",
      LOC => "SLICE_X27Y21"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_bit_q1,
      ADR2 => m_e_exp_div_N11,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW2_O,
      O => m_e_exp_div_rest(41)
    );
  m_e_exp_div_q_r_l_q_41 : X_FF
    generic map(
      LOC => "SLICE_X27Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_41_DXMUX_24722,
      CE => m_e_exp_div_q_r_l_q_41_CEINV_24704,
      CLK => m_e_exp_div_q_r_l_q_41_CLKINV_24705,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_41_FFX_RSTAND_24728,
      O => m_e_exp_div_q_r_l_q(41)
    );
  m_e_exp_div_q_r_l_q_41_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_41_FFX_RSTAND_24728
    );
  m_e_exp_div_gestore_shift_rca_rca_17_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X21Y19"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(16),
      ADR1 => m_e_exp_div_remainder_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N1116_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_16_Q,
      O => m_e_exp_div_sum1_17_pack_1
    );
  m_e_exp_div_rest_17_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X21Y19"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(17),
      ADR1 => m_e_exp_div_remainder_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(17)
    );
  m_e_exp_div_q_r_l_q_17 : X_FF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_17_DXMUX_24760,
      CE => m_e_exp_div_q_r_l_q_17_CEINV_24743,
      CLK => m_e_exp_div_q_r_l_q_17_CLKINV_24744,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_17_FFX_RSTAND_24766,
      O => m_e_exp_div_q_r_l_q(17)
    );
  m_e_exp_div_q_r_l_q_17_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_17_FFX_RSTAND_24766
    );
  m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"3044",
      LOC => "SLICE_X24Y21"
    )
    port map (
      ADR0 => N983_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N984_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_36_1 : X_LUT4
    generic map(
      INIT => X"E2C8",
      LOC => "SLICE_X24Y21"
    )
    port map (
      ADR0 => m_e_exp_div_bit_q1,
      ADR1 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_N11,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW2_O,
      O => m_e_exp_div_rest(36)
    );
  m_e_exp_div_q_r_l_q_36 : X_FF
    generic map(
      LOC => "SLICE_X24Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_36_DXMUX_25178,
      CE => m_e_exp_div_q_r_l_q_36_CEINV_25161,
      CLK => m_e_exp_div_q_r_l_q_36_CLKINV_25162,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_36_FFX_RSTAND_25184,
      O => m_e_exp_div_q_r_l_q(36)
    );
  m_e_exp_div_q_r_l_q_36_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_36_FFX_RSTAND_25184
    );
  m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"1A10",
      LOC => "SLICE_X28Y18"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR1 => N1085_0,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => N1086_0,
      O => m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_44_1 : X_LUT4
    generic map(
      INIT => X"EA60",
      LOC => "SLICE_X28Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR2 => m_e_exp_div_bit_q1,
      ADR3 => m_e_exp_div_N11,
      O => m_e_exp_div_rest(44)
    );
  m_e_exp_div_q_r_l_q_44 : X_FF
    generic map(
      LOC => "SLICE_X28Y18",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_44_DXMUX_25216,
      CE => m_e_exp_div_q_r_l_q_44_CEINV_25199,
      CLK => m_e_exp_div_q_r_l_q_44_CLKINV_25200,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_44_FFX_RSTAND_25222,
      O => m_e_exp_div_q_r_l_q(44)
    );
  m_e_exp_div_q_r_l_q_44_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_44_FFX_RSTAND_25222
    );
  m_e_exp_div_gestore_shift_rca_rca_52_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"220C",
      LOC => "SLICE_X26Y17"
    )
    port map (
      ADR0 => N975,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N974,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_42_0,
      O => m_e_exp_div_gestore_shift_rca_rca_52_fa_ha2_Mxor_s_Result1_SW1_O_pack_1
    );
  m_e_exp_div_rest_52_1 : X_LUT4
    generic map(
      INIT => X"DA88",
      LOC => "SLICE_X26Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_rest_0_21_12029,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_52_fa_ha2_Mxor_s_Result1_SW1_O,
      ADR3 => m_e_exp_div_cu_bit_q1_11986,
      O => m_e_exp_div_rest(52)
    );
  m_e_exp_div_q_r_l_q_52 : X_FF
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_52_DXMUX_25254,
      CE => m_e_exp_div_q_r_l_q_52_CEINV_25237,
      CLK => m_e_exp_div_q_r_l_q_52_CLKINV_25238,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_52_FFX_RSTAND_25260,
      O => m_e_exp_div_q_r_l_q(52)
    );
  m_e_exp_div_q_r_l_q_52_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_52_FFX_RSTAND_25260
    );
  m_e_exp_div_gestore_shift_rca_rca_60_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"FE7F",
      LOC => "SLICE_X28Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_58_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_a_s,
      O => m_e_exp_div_gestore_shift_rca_rca_60_fa_ha2_Mxor_s_Result1_SW1_O_pack_1
    );
  m_e_exp_div_q_r_l_q_35 : X_FF
    generic map(
      LOC => "SLICE_X26Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_35_DXMUX_25026,
      CE => m_e_exp_div_q_r_l_q_35_CEINV_25008,
      CLK => m_e_exp_div_q_r_l_q_35_CLKINV_25009,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_35_FFX_RSTAND_25032,
      O => m_e_exp_div_q_r_l_q(35)
    );
  m_e_exp_div_q_r_l_q_35_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_35_FFX_RSTAND_25032
    );
  m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"0A50",
      LOC => "SLICE_X27Y20"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_42_0,
      O => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_43_1 : X_LUT4
    generic map(
      INIT => X"DA88",
      LOC => "SLICE_X27Y20"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_N11,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_43_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR3 => m_e_exp_div_bit_q1,
      O => m_e_exp_div_rest(43)
    );
  m_e_exp_div_q_r_l_q_43 : X_FF
    generic map(
      LOC => "SLICE_X27Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_43_DXMUX_25064,
      CE => m_e_exp_div_q_r_l_q_43_CEINV_25046,
      CLK => m_e_exp_div_q_r_l_q_43_CLKINV_25047,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_43_FFX_RSTAND_25070,
      O => m_e_exp_div_q_r_l_q(43)
    );
  m_e_exp_div_q_r_l_q_43_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_43_FFX_RSTAND_25070
    );
  m_e_exp_div_gestore_shift_rca_rca_19_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"366C",
      LOC => "SLICE_X19Y20"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(18),
      ADR1 => N1015_0,
      ADR2 => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_18_Q,
      O => m_e_exp_div_sum1_19_pack_1
    );
  m_e_exp_div_rest_19_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X19Y20"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(19),
      ADR1 => m_e_exp_div_rest_0_211,
      ADR2 => m_e_exp_div_cu_bit_q11,
      ADR3 => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_rest(19)
    );
  m_e_exp_div_q_r_l_q_19 : X_FF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_19_DXMUX_25102,
      CE => m_e_exp_div_q_r_l_q_19_CEINV_25085,
      CLK => m_e_exp_div_q_r_l_q_19_CLKINV_25086,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_19_FFX_RSTAND_25108,
      O => m_e_exp_div_q_r_l_q(19)
    );
  m_e_exp_div_q_r_l_q_19_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_19_FFX_RSTAND_25108
    );
  m_e_exp_div_gestore_shift_rca_rca_27_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X18Y13"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(26),
      ADR1 => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N968_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_26_Q,
      O => m_e_exp_div_sum1_27_pack_1
    );
  m_e_exp_div_rest_27_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X18Y13"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(27),
      ADR1 => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_bit_q12,
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(27)
    );
  m_e_exp_div_q_r_l_q_27 : X_FF
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_27_DXMUX_25140,
      CE => m_e_exp_div_q_r_l_q_27_CEINV_25123,
      CLK => m_e_exp_div_q_r_l_q_27_CLKINV_25124,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_27_FFX_RSTAND_25146,
      O => m_e_exp_div_q_r_l_q(27)
    );
  m_e_exp_div_q_r_l_q_27_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_27_FFX_RSTAND_25146
    );
  m_e_exp_div_rest_42_1 : X_LUT4
    generic map(
      INIT => X"E6A0",
      LOC => "SLICE_X25Y21"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR2 => m_e_exp_div_N11,
      ADR3 => m_e_exp_div_bit_q1,
      O => m_e_exp_div_rest(42)
    );
  m_e_exp_div_q_r_l_q_42 : X_FF
    generic map(
      LOC => "SLICE_X25Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_42_DXMUX_24912,
      CE => m_e_exp_div_q_r_l_q_42_CEINV_24895,
      CLK => m_e_exp_div_q_r_l_q_42_CLKINV_24896,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_42_FFX_RSTAND_24918,
      O => m_e_exp_div_q_r_l_q(42)
    );
  m_e_exp_div_q_r_l_q_42_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_42_FFX_RSTAND_24918
    );
  m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"440A",
      LOC => "SLICE_X24Y14"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N1095_0,
      ADR2 => N1094_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_50_1 : X_LUT4
    generic map(
      INIT => X"E6A0",
      LOC => "SLICE_X24Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR2 => m_e_exp_div_rest_0_21_12029,
      ADR3 => m_e_exp_div_cu_bit_q1_11986,
      O => m_e_exp_div_rest(50)
    );
  m_e_exp_div_q_r_l_q_50 : X_FF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_50_DXMUX_24950,
      CE => m_e_exp_div_q_r_l_q_50_CEINV_24933,
      CLK => m_e_exp_div_q_r_l_q_50_CLKINV_24934,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_50_FFX_RSTAND_24956,
      O => m_e_exp_div_q_r_l_q(50)
    );
  m_e_exp_div_q_r_l_q_50_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_50_FFX_RSTAND_24956
    );
  m_e_exp_div_gestore_shift_rca_rca_18_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X16Y19"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_18_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(18),
      ADR2 => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => m_e_exp_div_sum1_18_pack_2
    );
  m_e_exp_div_rest_18_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X16Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1(18),
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(18)
    );
  m_e_exp_div_q_r_l_q_18 : X_FF
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_18_DXMUX_24988,
      CE => m_e_exp_div_q_r_l_q_18_CEINV_24970,
      CLK => m_e_exp_div_q_r_l_q_18_CLKINV_24971,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_18_FFX_RSTAND_24994,
      O => m_e_exp_div_q_r_l_q(18)
    );
  m_e_exp_div_q_r_l_q_18_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_18_FFX_RSTAND_24994
    );
  m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"05A0",
      LOC => "SLICE_X26Y20"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_34_0,
      ADR3 => m_e_exp_div_a_s,
      O => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_35_1 : X_LUT4
    generic map(
      INIT => X"D8A8",
      LOC => "SLICE_X26Y20"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_N11,
      ADR2 => m_e_exp_div_bit_q1,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_35_fa_ha2_Mxor_s_Result1_SW2_O,
      O => m_e_exp_div_rest(35)
    );
  m_e_exp_div_gestore_shift_rca_rca_12_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0",
      LOC => "SLICE_X14Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(13),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(12),
      O => N708
    );
  m_e_exp_div_gestore_shift_rca_rca_20_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0",
      LOC => "SLICE_X14Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(21),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(20),
      O => N696
    );
  m_e_exp_div_gestore_shift_rca_rca_12_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FAE8",
      LOC => "SLICE_X12Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(13),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(12),
      O => N709
    );
  m_e_exp_div_gestore_shift_rca_rca_20_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8",
      LOC => "SLICE_X14Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(21),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(20),
      O => N697
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_In55_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"B5B1",
      LOC => "SLICE_X13Y25"
    )
    port map (
      ADR0 => m_e_exp_mul_f_q(0),
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR3 => m_e_exp_exp_bit,
      O => N1525
    );
  m_e_exp_div_gestore_shift_rca_rca_33_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW0_O,
      ADR1 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N750,
      ADR3 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      O => N958
    );
  m_e_exp_div_gestore_shift_rca_rca_17_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X14Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N699_0,
      ADR2 => N702_0,
      ADR3 => N700,
      O => N762
    );
  m_e_exp_div_q_r_l_q_38 : X_FF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_38_DXMUX_25406,
      CE => m_e_exp_div_q_r_l_q_38_CEINV_25389,
      CLK => m_e_exp_div_q_r_l_q_38_CLKINV_25390,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_38_FFX_RSTAND_25412,
      O => m_e_exp_div_q_r_l_q(38)
    );
  m_e_exp_div_q_r_l_q_38_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_38_FFX_RSTAND_25412
    );
  m_e_exp_div_rest_0_21 : X_LUT4
    generic map(
      INIT => X"0035",
      LOC => "SLICE_X25Y18"
    )
    port map (
      ADR0 => N1103_0,
      ADR1 => N1104_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      ADR3 => m_e_exp_div_N5_0,
      O => m_e_exp_div_N11_pack_1
    );
  m_e_exp_div_rest_46_1 : X_LUT4
    generic map(
      INIT => X"E6C0",
      LOC => "SLICE_X25Y18"
    )
    port map (
      ADR0 => N1204_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_N11,
      ADR3 => m_e_exp_div_bit_q1,
      O => m_e_exp_div_rest(46)
    );
  m_e_exp_div_q_r_l_q_46 : X_FF
    generic map(
      LOC => "SLICE_X25Y18",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_46_DXMUX_25444,
      CE => m_e_exp_div_q_r_l_q_46_CEINV_25427,
      CLK => m_e_exp_div_q_r_l_q_46_CLKINV_25428,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_46_FFX_RSTAND_25450,
      O => m_e_exp_div_q_r_l_q(46)
    );
  m_e_exp_div_q_r_l_q_46_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_46_FFX_RSTAND_25450
    );
  m_e_exp_div_gestore_shift_rca_rca_54_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"202C",
      LOC => "SLICE_X28Y14"
    )
    port map (
      ADR0 => N1098_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR3 => N1097_0,
      O => m_e_exp_div_gestore_shift_rca_rca_54_fa_ha2_Mxor_s_Result1_SW1_O_pack_1
    );
  m_e_exp_div_rest_54_1 : X_LUT4
    generic map(
      INIT => X"E6C0",
      LOC => "SLICE_X28Y14"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_rca_54_fa_ha2_Mxor_s_Result1_SW1_O,
      ADR1 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_21_12029,
      ADR3 => m_e_exp_div_cu_bit_q1_11986,
      O => m_e_exp_div_rest(54)
    );
  m_e_exp_div_q_r_l_q_54 : X_FF
    generic map(
      LOC => "SLICE_X28Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_54_DXMUX_25482,
      CE => m_e_exp_div_q_r_l_q_54_CEINV_25465,
      CLK => m_e_exp_div_q_r_l_q_54_CLKINV_25466,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_54_FFX_RSTAND_25488,
      O => m_e_exp_div_q_r_l_q(54)
    );
  m_e_exp_div_q_r_l_q_54_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_54_FFX_RSTAND_25488
    );
  m_e_exp_div_rest_0_21_1 : X_LUT4
    generic map(
      INIT => X"1013",
      LOC => "SLICE_X27Y16"
    )
    port map (
      ADR0 => N1104_0,
      ADR1 => m_e_exp_div_N5_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      ADR3 => N1103_0,
      O => m_e_exp_div_rest_0_21_pack_1
    );
  m_e_exp_div_rest_62_1 : X_LUT4
    generic map(
      INIT => X"C8E2",
      LOC => "SLICE_X27Y16"
    )
    port map (
      ADR0 => m_e_exp_div_cu_bit_q1_11986,
      ADR1 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_21_12029,
      ADR3 => N995_0,
      O => m_e_exp_div_rest(62)
    );
  m_e_exp_div_q_r_l_q_62 : X_FF
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_62_DXMUX_25520,
      CE => m_e_exp_div_q_r_l_q_62_CEINV_25503,
      CLK => m_e_exp_div_q_r_l_q_62_CLKINV_25504,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_62_FFX_RSTAND_25526,
      O => m_e_exp_div_q_r_l_q(62)
    );
  m_e_exp_div_q_r_l_q_62_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_62_FFX_RSTAND_25526
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"500A",
      LOC => "SLICE_X26Y21"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_38_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_39_1 : X_LUT4
    generic map(
      INIT => X"EC28",
      LOC => "SLICE_X26Y21"
    )
    port map (
      ADR0 => m_e_exp_div_bit_q1,
      ADR1 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_39_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR3 => m_e_exp_div_N11,
      O => m_e_exp_div_rest(39)
    );
  m_e_exp_div_q_r_l_q_39 : X_FF
    generic map(
      LOC => "SLICE_X26Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_39_DXMUX_25558,
      CE => m_e_exp_div_q_r_l_q_39_CEINV_25540,
      CLK => m_e_exp_div_q_r_l_q_39_CLKINV_25541,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_39_FFX_RSTAND_25564,
      O => m_e_exp_div_q_r_l_q(39)
    );
  m_e_exp_div_q_r_l_q_39_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y21",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_39_FFX_RSTAND_25564
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"300C",
      LOC => "SLICE_X29Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_55_1 : X_LUT4
    generic map(
      INIT => X"EC28",
      LOC => "SLICE_X29Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_bit_q1_11986,
      ADR1 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_55_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR3 => m_e_exp_div_rest_0_21_12029,
      O => m_e_exp_div_rest(55)
    );
  m_e_exp_div_q_r_l_q_55 : X_FF
    generic map(
      LOC => "SLICE_X29Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_55_DXMUX_25596,
      CE => m_e_exp_div_q_r_l_q_55_CEINV_25578,
      CLK => m_e_exp_div_q_r_l_q_55_CLKINV_25579,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_55_FFX_RSTAND_25602,
      O => m_e_exp_div_q_r_l_q(55)
    );
  m_e_exp_div_q_r_l_q_55_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_55_FFX_RSTAND_25602
    );
  m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"03A0",
      LOC => "SLICE_X27Y17"
    )
    port map (
      ADR0 => N1092_0,
      ADR1 => N1091_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR3 => m_e_exp_div_a_s,
      O => m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_48_1 : X_LUT4
    generic map(
      INIT => X"F288",
      LOC => "SLICE_X27Y17"
    )
    port map (
      ADR0 => m_e_exp_div_cu_bit_q1_11986,
      ADR1 => m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR2 => m_e_exp_div_rest_0_21_12029,
      ADR3 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_rest(48)
    );
  m_e_exp_div_q_r_l_q_48 : X_FF
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_48_DXMUX_25634,
      CE => m_e_exp_div_q_r_l_q_48_CEINV_25617,
      CLK => m_e_exp_div_q_r_l_q_48_CLKINV_25618,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_48_FFX_RSTAND_25640,
      O => m_e_exp_div_q_r_l_q(48)
    );
  m_e_exp_div_q_r_l_q_48_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_48_FFX_RSTAND_25640
    );
  m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"2004",
      LOC => "SLICE_X27Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_56_1 : X_LUT4
    generic map(
      INIT => X"E2C8",
      LOC => "SLICE_X27Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_bit_q1_11986,
      ADR1 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_21_12029,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW2_O,
      O => m_e_exp_div_rest(56)
    );
  m_e_exp_div_q_r_l_q_56 : X_FF
    generic map(
      LOC => "SLICE_X27Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_56_DXMUX_25672,
      CE => m_e_exp_div_q_r_l_q_56_CEINV_25655,
      CLK => m_e_exp_div_q_r_l_q_56_CLKINV_25656,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_56_FFX_RSTAND_25678,
      O => m_e_exp_div_q_r_l_q(56)
    );
  m_e_exp_div_q_r_l_q_56_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_56_FFX_RSTAND_25678
    );
  m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"0434",
      LOC => "SLICE_X28Y15"
    )
    port map (
      ADR0 => N1082_0,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      ADR3 => N1083_0,
      O => m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_57_1 : X_LUT4
    generic map(
      INIT => X"BC88",
      LOC => "SLICE_X28Y15"
    )
    port map (
      ADR0 => m_e_exp_div_rest_0_21_12029,
      ADR1 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR3 => m_e_exp_div_cu_bit_q1_11986,
      O => m_e_exp_div_rest(57)
    );
  m_e_exp_div_q_r_l_q_57 : X_FF
    generic map(
      LOC => "SLICE_X28Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_57_DXMUX_25710,
      CE => m_e_exp_div_q_r_l_q_57_CEINV_25693,
      CLK => m_e_exp_div_q_r_l_q_57_CLKINV_25694,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_57_FFX_RSTAND_25716,
      O => m_e_exp_div_q_r_l_q(57)
    );
  m_e_exp_div_q_r_l_q_57_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_57_FFX_RSTAND_25716
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"3005",
      LOC => "SLICE_X29Y11"
    )
    port map (
      ADR0 => N1031_0,
      ADR1 => N1032_0,
      ADR2 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      O => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2_O_pack_1
    );
  m_e_exp_div_rest_59_1 : X_LUT4
    generic map(
      INIT => X"E6A0",
      LOC => "SLICE_X29Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2_O,
      ADR2 => m_e_exp_div_rest_0_21_12029,
      ADR3 => m_e_exp_div_cu_bit_q1_11986,
      O => m_e_exp_div_rest(59)
    );
  m_e_exp_div_q_r_l_q_59 : X_FF
    generic map(
      LOC => "SLICE_X29Y11",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_59_DXMUX_25748,
      CE => m_e_exp_div_q_r_l_q_59_CEINV_25731,
      CLK => m_e_exp_div_q_r_l_q_59_CLKINV_25732,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_59_FFX_RSTAND_25754,
      O => m_e_exp_div_q_r_l_q(59)
    );
  m_e_exp_div_q_r_l_q_59_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_59_FFX_RSTAND_25754
    );
  m_e_exp_div_quotient_chain_gen_0_sc_in_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X25Y17"
    )
    port map (
      ADR0 => N483_0,
      ADR1 => m_e_exp_div_en_c_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_bit_q1,
      O => m_e_exp_div_quotient_x(0)
    );
  m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_DXMUX_25784,
      CE => VCC,
      CLK => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_CLKINV_25767,
      SET => GND,
      RST => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_25789,
      O => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_quotient_chain_gen_0_sc_in_inst_edge_triggered_q_0_FFX_RSTAND_25789
    );
  m_e_exp_div_gestore_shift_rca_rca_8_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0",
      LOC => "SLICE_X16Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(9),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(8),
      O => N714
    );
  m_e_exp_div_gestore_shift_rca_rca_8_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X16Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(9),
      ADR3 => VCC,
      O => N1212
    );
  m_e_exp_div_gestore_shift_rca_rca_62_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"5554",
      LOC => "SLICE_X31Y9"
    )
    port map (
      ADR0 => N729,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N853
    );
  m_e_exp_div_gestore_shift_rca_rca_46_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"3044",
      LOC => "SLICE_X24Y19"
    )
    port map (
      ADR0 => N1088,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => N1089_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      O => N1204
    );
  m_e_exp_div_gestore_shift_rca_rca_62_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X31Y2"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => N730,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N854
    );
  m_e_exp_div_gestore_shift_rca_rca_62_fa_ha2_Mxor_s_Result1_SW3 : X_LUT4
    generic map(
      INIT => X"03F3",
      LOC => "SLICE_X29Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N853_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_58_Q,
      ADR3 => N854_0,
      O => N995
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW8 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X28Y16"
    )
    port map (
      ADR0 => N958_0,
      ADR1 => N735_0,
      ADR2 => N744,
      ADR3 => N738,
      O => N1097
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW9 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y15"
    )
    port map (
      ADR0 => N959_0,
      ADR1 => N745,
      ADR2 => N736_0,
      ADR3 => N739,
      O => N1098
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_In113 : X_LUT4
    generic map(
      INIT => X"FFF4",
      LOC => "SLICE_X12Y31"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd4_In42_0,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd4_In55_SW0_O,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd4_In15_0,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X12Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd4_DXMUX_26323,
      CE => VCC,
      CLK => m_e_exp_m_e_g_current_state_FSM_FFd4_CLKINV_26307,
      SET => GND,
      RST => m_e_exp_m_e_g_current_state_FSM_FFd4_FFX_RSTAND_26328,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_11647
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_FFX_RSTAND_26328
    );
  m_e_exp_div_gestore_shift_rca_rca_47_fa_c1 : X_LUT4
    generic map(
      INIT => X"FCA0",
      LOC => "SLICE_X27Y18"
    )
    port map (
      ADR0 => N1092_0,
      ADR1 => N1091_0,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_32_Q,
      ADR3 => m_e_exp_div_a_s,
      O => m_e_exp_div_gestore_shift_rca_carry_48_pack_2
    );
  hash_finished : X_LATCHE
    generic map(
      LOC => "SLICE_X27Y18",
      INIT => '0'
    )
    port map (
      I => hash_finished_DYMUX_26353,
      GE => VCC,
      CLK => NlwInverterSignal_hash_finished_CLK,
      SET => GND,
      RST => hash_finished_FFY_RSTAND_26358,
      O => hash_finished_12122
    );
  hash_finished_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_hash_12120,
      O => hash_finished_FFY_RSTAND_26358
    );
  m_e_exp_div_gestore_shift_rca_rca_49_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"500A",
      LOC => "SLICE_X27Y18"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_48_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1198
    );
  m_e_exp_div_gestore_shift_rca_rca_4_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0",
      LOC => "SLICE_X13Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(5),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(4),
      O => N720
    );
  m_e_exp_div_gestore_shift_rca_rca_25_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X14Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N687_0,
      ADR2 => N690_0,
      ADR3 => N688,
      O => N756
    );
  m_e_exp_div_gestore_shift_rca_rca_33_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N751,
      ADR2 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW1_O,
      O => N959
    );
  m_e_exp_div_gestore_shift_rca_rca_17_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X16Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N699_0,
      ADR2 => N700,
      ADR3 => N703,
      O => N763
    );
  m_e_exp_div_gestore_shift_rca_rca_25_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X15Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N687_0,
      ADR2 => N688,
      ADR3 => N691,
      O => N757
    );
  m_e_exp_div_gestore_shift_rca_rca_33_fa_c1_SW4 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X28Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N750,
      ADR3 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      O => N986
    );
  m_e_exp_div_gestore_shift_rca_rca_33_fa_c1_SW5 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X28Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N751,
      ADR3 => VCC,
      O => N987
    );
  m_e_exp_div_rest_8_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X21Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1_8_0,
      ADR2 => m_e_exp_div_cu_bit_q12,
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(8)
    );
  m_e_exp_div_q_r_l_q_8 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_8_DXMUX_26556,
      CE => m_e_exp_div_q_r_l_q_8_CEINV_26539,
      CLK => m_e_exp_div_q_r_l_q_8_CLKINV_26540,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_8_FFX_RSTAND_26562,
      O => m_e_exp_div_q_r_l_q(8)
    );
  m_e_exp_div_q_r_l_q_8_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_8_FFX_RSTAND_26562
    );
  m_e_exp_div_gestore_shift_rca_rca_6_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X12Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(6),
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_6_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_sum1(6)
    );
  m_e_exp_div_rest_0_21_3 : X_LUT4
    generic map(
      INIT => X"0511",
      LOC => "SLICE_X22Y16"
    )
    port map (
      ADR0 => m_e_exp_div_N5_0,
      ADR1 => N1103_0,
      ADR2 => N1104_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      O => m_e_exp_div_rest_0_212_pack_1
    );
  m_e_exp_div_rest_9_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X22Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1_9_0,
      ADR2 => m_e_exp_div_rest_0_212,
      ADR3 => m_e_exp_div_cu_bit_q12,
      O => m_e_exp_div_rest(9)
    );
  m_e_exp_div_q_r_l_q_9 : X_FF
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_9_DXMUX_26618,
      CE => m_e_exp_div_q_r_l_q_9_CEINV_26601,
      CLK => m_e_exp_div_q_r_l_q_9_CLKINV_26602,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_9_FFX_RSTAND_26624,
      O => m_e_exp_div_q_r_l_q(9)
    );
  m_e_exp_div_q_r_l_q_9_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y16",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_9_FFX_RSTAND_26624
    );
  m_e_exp_div_gestore_shift_rca_rca_18_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E888",
      LOC => "SLICE_X15Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(19),
      ADR2 => m_e_exp_div_remainder_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(18),
      O => N699
    );
  m_e_exp_div_gestore_shift_rca_rca_26_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"EA80",
      LOC => "SLICE_X14Y13"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(27),
      ADR1 => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(26),
      ADR3 => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N687
    );
  m_e_exp_mul_cu_current_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X15Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_DYMUX_27315,
      CE => VCC,
      CLK => m_e_exp_mul_cu_current_state_FSM_FFd4_CLKINV_27305,
      SET => GND,
      RST => m_e_exp_mul_cu_current_state_FSM_FFd4_SRINVNOT,
      O => m_e_exp_mul_cu_current_state_FSM_FFd3_11823
    );
  m_e_exp_mul_cu_current_state_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X15Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_m_e_g_en_m_12184,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_cu_current_state_FSM_FFd4_In
    );
  m_e_exp_mul_cu_current_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X15Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd4_DXMUX_27331,
      CE => VCC,
      CLK => m_e_exp_mul_cu_current_state_FSM_FFd4_CLKINV_27305,
      SET => GND,
      RST => m_e_exp_mul_cu_current_state_FSM_FFd4_SRINVNOT,
      O => m_e_exp_mul_cu_current_state_FSM_FFd4_11824
    );
  m_e_exp_mul_cu_current_state_FSM_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X13Y34",
      INIT => '1'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DYMUX_27359,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_27350,
      SET => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINVNOT,
      RST => GND,
      O => m_e_exp_mul_cu_current_state_FSM_FFd5_11210
    );
  m_e_exp_mul_q_chain_gen_0_sc_out_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"C0E2",
      LOC => "SLICE_X13Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd5_11210,
      O => m_e_exp_mul_q_x(0)
    );
  m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_27372,
      CE => VCC,
      CLK => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_27350,
      SET => GND,
      RST => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q
    );
  m_e_exp_m_e_g_en_o : X_FF
    generic map(
      LOC => "SLICE_X12Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_en_v_m_DYMUX_27401,
      CE => m_e_exp_m_e_g_en_v_m_CEINV_27390,
      CLK => m_e_exp_m_e_g_en_v_m_CLKINV_27391,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_en_o_11782
    );
  m_e_exp_m_e_g_en_v_m_mux0001 : X_LUT4
    generic map(
      INIT => X"FF08",
      LOC => "SLICE_X12Y28"
    )
    port map (
      ADR0 => m_e_exp_exp_bit,
      ADR1 => m_e_exp_m_e_g_en_o_mux0002,
      ADR2 => m_e_exp_mul_f_q(0),
      ADR3 => m_e_exp_m_e_g_current_state_cmp_eq0011_0,
      O => m_e_exp_m_e_g_en_v_m_mux0001_27410
    );
  m_e_exp_m_e_g_en_v_m : X_FF
    generic map(
      LOC => "SLICE_X12Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_en_v_m_DXMUX_27413,
      CE => m_e_exp_m_e_g_en_v_m_CEINV_27390,
      CLK => m_e_exp_m_e_g_en_v_m_CLKINV_27391,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_en_v_m_12188
    );
  g_g_v_rsa_current_state_FSM_FFd11 : X_FF
    generic map(
      LOC => "SLICE_X1Y33",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd12_DYMUX_27438,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd12_CLKINV_27427,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd12_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd11_12192
    );
  m_e_exp_div_gestore_shift_rca_rca_4_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X13Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(5),
      ADR3 => VCC,
      O => N1247
    );
  m_e_exp_div_gestore_shift_rca_rca_9_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X17Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N715,
      ADR2 => N712_0,
      ADR3 => N711_0,
      O => N769
    );
  m_e_exp_div_gestore_shift_rca_rca_13_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X13Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N706,
      ADR2 => N709_0,
      ADR3 => N705_0,
      O => N766
    );
  m_e_exp_div_gestore_shift_rca_rca_21_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X21Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N693_0,
      ADR2 => N694,
      ADR3 => N697_0,
      O => N760
    );
  m_e_exp_div_gestore_shift_rca_rca_7_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X19Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(6),
      ADR2 => N1210_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_6_Q,
      O => m_e_exp_div_sum1_7_pack_1
    );
  m_e_exp_div_rest_7_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X19Y17"
    )
    port map (
      ADR0 => m_e_exp_div_sum1(7),
      ADR1 => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_rest_0_212,
      ADR3 => m_e_exp_div_cu_bit_q12,
      O => m_e_exp_div_rest(7)
    );
  m_e_exp_div_q_r_l_q_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_7_DXMUX_26518,
      CE => m_e_exp_div_q_r_l_q_7_CEINV_26501,
      CLK => m_e_exp_div_q_r_l_q_7_CLKINV_26502,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_7_FFX_RSTAND_26524,
      O => m_e_exp_div_q_r_l_q(7)
    );
  m_e_exp_div_q_r_l_q_7_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_7_FFX_RSTAND_26524
    );
  m_e_exp_div_cu_bit_q1_3 : X_LUT4
    generic map(
      INIT => X"FAFC",
      LOC => "SLICE_X21Y16"
    )
    port map (
      ADR0 => N1107_0,
      ADR1 => N1106_0,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      O => m_e_exp_div_cu_bit_q12_pack_1
    );
  n_calc_gestore_shift_rca_rca_26_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X6Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N461_0,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N462,
      O => N1023
    );
  m_e_exp_div_gestore_shift_rca_rca_18_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X14Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(19),
      ADR3 => VCC,
      O => N1015
    );
  m_e_exp_div_gestore_shift_rca_rca_26_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X12Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_remainder_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(27),
      O => N968
    );
  m_e_exp_m_e_g_d_res_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"F0F2",
      LOC => "SLICE_X14Y33"
    )
    port map (
      ADR0 => N187_0,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => m_e_exp_m_e_g_N20,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      O => m_e_exp_m_e_g_N01
    );
  m_e_exp_div_gestore_shift_rca_rca_23_fa_c1_SW0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X16Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N754_0,
      ADR2 => N756_0,
      ADR3 => N753,
      O => N1025
    );
  m_e_exp_mul_a_chain_gen_17_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"4114",
      LOC => "SLICE_X31Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_en_a_0,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(17),
      ADR3 => m_e_exp_mul_gestore_shift_rca_rca_16_fa_c1_O,
      O => N1517
    );
  m_e_exp_mul_a_chain_gen_5_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"CC5A",
      LOC => "SLICE_X26Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_mux2_1_X_SW2_O,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_a_x_5_Q
    );
  m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_26846,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_26830,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_26851,
      O => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_26851
    );
  m_e_exp_div_gestore_shift_rca_rca_47_fa_ha2_Mxor_s_Result1_SW2 : X_LUT4
    generic map(
      INIT => X"2244",
      LOC => "SLICE_X25Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_a_s,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_46_Q,
      O => N1202
    );
  m_e_exp_div_gestore_shift_rca_rca_5_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X17Y10"
    )
    port map (
      ADR0 => N717_0,
      ADR1 => N720_0,
      ADR2 => N718,
      ADR3 => VCC,
      O => N771
    );
  m_e_exp_div_gestore_shift_rca_rca_5_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X14Y9"
    )
    port map (
      ADR0 => N721,
      ADR1 => VCC,
      ADR2 => N718,
      ADR3 => N717_0,
      O => N772
    );
  m_e_exp_div_gestore_shift_rca_rca_10_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"A55A",
      LOC => "SLICE_X20Y14"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_rca_carry_10_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_remainder_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(10),
      O => m_e_exp_div_sum1(10)
    );
  n_calc_a_chain_gen_11_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"B1E4",
      LOC => "SLICE_X3Y9"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_11_sc_ch_inst_mux2_1_X_SW2_O,
      O => n_calc_a_x_11_Q
    );
  n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_26977,
      CE => VCC,
      CLK => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_26961,
      SET => GND,
      RST => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_26982,
      O => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_26982
    );
  m_e_exp_div_gestore_shift_rca_rca_14_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"F880",
      LOC => "SLICE_X13Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(14),
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(15),
      ADR3 => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      O => N705
    );
  m_e_exp_div_gestore_shift_rca_rca_22_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0",
      LOC => "SLICE_X16Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(23),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(22),
      O => N693
    );
  m_e_exp_div_gestore_shift_rca_rca_30_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8C0",
      LOC => "SLICE_X15Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(31),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(30),
      O => N681
    );
  m_e_exp_div_gestore_shift_rca_rca_30_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FCE8",
      LOC => "SLICE_X15Y12"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(31),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(30),
      O => N682
    );
  m_e_exp_div_gestore_shift_rca_rca_22_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X16Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(23),
      ADR3 => VCC,
      O => N966
    );
  m_e_exp_mul_gestore_shift_rca_rca_19_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X28Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N931_0,
      ADR2 => N934,
      ADR3 => N932_0,
      O => N1146
    );
  m_e_exp_div_gestore_shift_rca_rca_19_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X21Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N760_0,
      ADR2 => N759,
      ADR3 => N762_0,
      O => N889
    );
  g_g_v_rsa_current_state_FSM_FFd12_In1 : X_LUT4
    generic map(
      INIT => X"AAEE",
      LOC => "SLICE_X1Y33"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd13_12191,
      ADR1 => g_g_v_rsa_current_state_FSM_FFd12_12189,
      ADR2 => VCC,
      ADR3 => n_calc_f_q(0),
      O => g_g_v_rsa_current_state_FSM_FFd12_In
    );
  g_g_v_rsa_current_state_FSM_FFd12 : X_FF
    generic map(
      LOC => "SLICE_X1Y33",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd12_DXMUX_27453,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd12_CLKINV_27427,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd12_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd12_12189
    );
  g_g_v_rsa_current_state_FSM_FFd13 : X_FF
    generic map(
      LOC => "SLICE_X13Y31",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd14_DYMUX_27480,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd14_CLKINV_27469,
      SET => GND,
      RST => g_g_v_rsa_current_state_FSM_FFd14_SRINVNOT,
      O => g_g_v_rsa_current_state_FSM_FFd13_12191
    );
  g_g_v_rsa_current_state_FSM_FFd14_In1 : X_LUT4
    generic map(
      INIT => X"F3F0",
      LOC => "SLICE_X13Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => start_IBUF_11118,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd1_12194,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd14_12193,
      O => g_g_v_rsa_current_state_FSM_FFd14_In
    );
  g_g_v_rsa_current_state_FSM_FFd14 : X_FF
    generic map(
      LOC => "SLICE_X13Y31",
      INIT => '1'
    )
    port map (
      I => g_g_v_rsa_current_state_FSM_FFd14_DXMUX_27495,
      CE => VCC,
      CLK => g_g_v_rsa_current_state_FSM_FFd14_CLKINV_27469,
      SET => g_g_v_rsa_current_state_FSM_FFd14_SRINVNOT,
      RST => GND,
      O => g_g_v_rsa_current_state_FSM_FFd14_12193
    );
  m_e_exp_div_operation_counter_count_2 : X_FF
    generic map(
      LOC => "SLICE_X31Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_operation_counter_count_3_DYMUX_27524,
      CE => m_e_exp_div_operation_counter_count_3_CEINV_27513,
      CLK => m_e_exp_div_operation_counter_count_3_CLKINV_27514,
      SET => GND,
      RST => m_e_exp_div_operation_counter_count_3_SRINVNOT,
      O => m_e_exp_div_operation_counter_count(2)
    );
  m_e_exp_div_operation_counter_Mcount_count_xor_3_12 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X31Y20"
    )
    port map (
      ADR0 => m_e_exp_div_operation_counter_count(0),
      ADR1 => m_e_exp_div_operation_counter_count(2),
      ADR2 => m_e_exp_div_operation_counter_count(3),
      ADR3 => m_e_exp_div_operation_counter_count(1),
      O => m_e_exp_div_Result(3)
    );
  m_e_exp_div_operation_counter_count_3 : X_FF
    generic map(
      LOC => "SLICE_X31Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_operation_counter_count_3_DXMUX_27539,
      CE => m_e_exp_div_operation_counter_count_3_CEINV_27513,
      CLK => m_e_exp_div_operation_counter_count_3_CLKINV_27514,
      SET => GND,
      RST => m_e_exp_div_operation_counter_count_3_SRINVNOT,
      O => m_e_exp_div_operation_counter_count(3)
    );
  m_e_exp_mul_gestore_shift_rca_rca_19_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X28Y34"
    )
    port map (
      ADR0 => N935,
      ADR1 => N931_0,
      ADR2 => VCC,
      ADR3 => N932_0,
      O => N1147
    );
  m_e_exp_mul_gestore_shift_rca_rca_10_fa_c1 : X_LUT4
    generic map(
      INIT => X"D4E8",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(10),
      ADR1 => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_10_Q,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_11_Q
    );
  m_e_exp_div_cu_en_r14 : X_LUT4
    generic map(
      INIT => X"FAFC",
      LOC => "SLICE_X22Y12"
    )
    port map (
      ADR0 => N1110,
      ADR1 => N1109,
      ADR2 => m_e_exp_div_cu_en_r5_11430,
      ADR3 => m_e_exp_div_gestore_shift_rca_rca_53_fa_c1_11989,
      O => m_e_exp_div_en_r
    );
  m_e_exp_mul_gestore_shift_rca_rca_12_fa_c1 : X_LUT4
    generic map(
      INIT => X"BE28",
      LOC => "SLICE_X29Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(12),
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_12_Q,
      O => m_e_exp_mul_gestore_shift_rca_carry_13_Q
    );
  n_calc_gestore_shift_rca_rca_20_fa_c1 : X_LUT4
    generic map(
      INIT => X"FAA0",
      LOC => "SLICE_X0Y0"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_gestore_shift_rca_carry_20_Q,
      O => n_calc_gestore_shift_rca_carry_21_Q
    );
  n_calc_gestore_shift_rca_rca_13_fa_c1 : X_LUT4
    generic map(
      INIT => X"FAC0",
      LOC => "SLICE_X2Y7"
    )
    port map (
      ADR0 => N883_0,
      ADR1 => N884_0,
      ADR2 => n_calc_gestore_shift_rca_carry_10_Q,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_gestore_shift_rca_carry_14_Q
    );
  m_e_exp_d_val_q_44 : X_FF
    generic map(
      LOC => "SLICE_X23Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_45_DYMUX_42473,
      CE => m_e_exp_d_val_q_45_CEINV_42469,
      CLK => m_e_exp_d_val_q_45_CLKINV_42470,
      SET => GND,
      RST => m_e_exp_d_val_q_45_SRINVNOT,
      O => m_e_exp_d_val_q(44)
    );
  m_e_exp_d_val_q_45 : X_FF
    generic map(
      LOC => "SLICE_X23Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_45_DXMUX_42482,
      CE => m_e_exp_d_val_q_45_CEINV_42469,
      CLK => m_e_exp_d_val_q_45_CLKINV_42470,
      SET => GND,
      RST => m_e_exp_d_val_q_45_SRINVNOT,
      O => m_e_exp_d_val_q(45)
    );
  m_e_exp_d_val_q_36 : X_FF
    generic map(
      LOC => "SLICE_X19Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_37_DYMUX_42501,
      CE => m_e_exp_d_val_q_37_CEINV_42497,
      CLK => m_e_exp_d_val_q_37_CLKINV_42498,
      SET => GND,
      RST => m_e_exp_d_val_q_37_SRINVNOT,
      O => m_e_exp_d_val_q(36)
    );
  m_e_exp_d_val_q_37 : X_FF
    generic map(
      LOC => "SLICE_X19Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_37_DXMUX_42510,
      CE => m_e_exp_d_val_q_37_CEINV_42497,
      CLK => m_e_exp_d_val_q_37_CLKINV_42498,
      SET => GND,
      RST => m_e_exp_d_val_q_37_SRINVNOT,
      O => m_e_exp_d_val_q(37)
    );
  m_e_exp_d_val_q_28 : X_FF
    generic map(
      LOC => "SLICE_X21Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_29_DYMUX_42529,
      CE => m_e_exp_d_val_q_29_CEINV_42525,
      CLK => m_e_exp_d_val_q_29_CLKINV_42526,
      SET => GND,
      RST => m_e_exp_d_val_q_29_SRINVNOT,
      O => m_e_exp_d_val_q(28)
    );
  m_e_exp_d_val_q_29 : X_FF
    generic map(
      LOC => "SLICE_X21Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_29_DXMUX_42538,
      CE => m_e_exp_d_val_q_29_CEINV_42525,
      CLK => m_e_exp_d_val_q_29_CLKINV_42526,
      SET => GND,
      RST => m_e_exp_d_val_q_29_SRINVNOT,
      O => m_e_exp_d_val_q(29)
    );
  m_e_exp_d_val_q_58 : X_FF
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_59_DYMUX_42725,
      CE => m_e_exp_d_val_q_59_CEINV_42721,
      CLK => m_e_exp_d_val_q_59_CLKINV_42722,
      SET => GND,
      RST => m_e_exp_d_val_q_59_SRINVNOT,
      O => m_e_exp_d_val_q(58)
    );
  m_e_exp_d_val_q_59 : X_FF
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_59_DXMUX_42734,
      CE => m_e_exp_d_val_q_59_CEINV_42721,
      CLK => m_e_exp_d_val_q_59_CLKINV_42722,
      SET => GND,
      RST => m_e_exp_d_val_q_59_SRINVNOT,
      O => m_e_exp_d_val_q(59)
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"F870",
      LOC => "SLICE_X28Y9"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N729,
      ADR2 => N726,
      ADR3 => N727_0,
      O => N880
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW6 : X_LUT4
    generic map(
      INIT => X"EB00",
      LOC => "SLICE_X28Y4"
    )
    port map (
      ADR0 => m_e_exp_div_operation_counter_hit_11564,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => N780
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW3 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X29Y18"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_operation_counter_hit_11564,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => VCC,
      O => N775
    );
  m_e_exp_mul_gestore_shift_rca_rca_5_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X26Y27"
    )
    port map (
      ADR0 => N825,
      ADR1 => VCC,
      ADR2 => N829,
      ADR3 => N826,
      O => N944
    );
  msg_t_b_h_1_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X12Y16"
    )
    port map (
      ADR0 => c_h_q(0),
      ADR1 => msg_1_IBUF_11126,
      ADR2 => pu_q(1),
      ADR3 => VCC,
      O => msg_t_b_h(1)
    );
  m_e_exp_div_gestore_shift_rca_rca_2_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"9966",
      LOC => "SLICE_X25Y8"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(2),
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_2_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_sum1(2)
    );
  m_e_exp_div_gestore_shift_rca_rca_42_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"F0D1",
      LOC => "SLICE_X26Y7"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_41_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1135
    );
  m_e_exp_div_gestore_shift_rca_rca_50_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"EF01",
      LOC => "SLICE_X31Y14"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_49_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1035
    );
  n_calc_cu_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_DYMUX_43433,
      CE => VCC,
      CLK => n_calc_cu_current_state_FSM_FFd2_CLKINV_43430,
      SET => GND,
      RST => n_calc_cu_current_state_FSM_FFd2_SRINVNOT,
      O => n_calc_cu_current_state_FSM_FFd1_11828
    );
  n_calc_a_chain_gen_17_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"B88B",
      LOC => "SLICE_X3Y3"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      O => N402
    );
  n_calc_cu_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd2_DXMUX_43448,
      CE => VCC,
      CLK => n_calc_cu_current_state_FSM_FFd2_CLKINV_43430,
      SET => GND,
      RST => n_calc_cu_current_state_FSM_FFd2_SRINVNOT,
      O => n_calc_cu_current_state_FSM_FFd2_11244
    );
  m_e_exp_mul_a_chain_gen_21_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"CAAC",
      LOC => "SLICE_X30Y33"
    )
    port map (
      ADR0 => N429_0,
      ADR1 => N428_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_21_Q,
      ADR3 => m_e_exp_mul_gestore_shift_b_add_sub_21_0,
      O => m_e_exp_mul_a_x_21_Q
    );
  m_e_exp_d_val_q_9 : X_FF
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_9_DXMUX_43066,
      CE => m_e_exp_d_val_q_9_CEINV_43053,
      CLK => m_e_exp_d_val_q_9_CLKINV_43054,
      SET => GND,
      RST => m_e_exp_d_val_q_9_SRINVNOT,
      O => m_e_exp_d_val_q(9)
    );
  n_calc_a_chain_gen_4_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8DD8",
      LOC => "SLICE_X1Y13"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1487,
      O => n_calc_a_x_4_Q
    );
  n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_43102,
      CE => VCC,
      CLK => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_43086,
      SET => GND,
      RST => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43107,
      O => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43107
    );
  m_e_exp_mul_a_chain_gen_4_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"D1E2",
      LOC => "SLICE_X26Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1485,
      O => m_e_exp_mul_a_x_4_Q
    );
  m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_DXMUX_43137,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_CLKINV_43121,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43142,
      O => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43142
    );
  n_calc_gestore_shift_rca_rca_17_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X2Y3"
    )
    port map (
      ADR0 => N877_0,
      ADR1 => VCC,
      ADR2 => N871,
      ADR3 => VCC,
      O => N1046
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X30Y10"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_53_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_51_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_50_sc_ch_inst_edge_triggered_q_0_Q,
      O => N736
    );
  m_e_exp_div_q_r_l_q_6 : X_FF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_26_DYMUX_28321,
      CE => m_e_exp_div_q_r_l_q_26_CEINV_28311,
      CLK => m_e_exp_div_q_r_l_q_26_CLKINV_28312,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_26_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(6)
    );
  m_e_exp_div_rest_26_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X22Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_bit_q12,
      ADR2 => m_e_exp_div_sum1_26_0,
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(26)
    );
  m_e_exp_div_q_r_l_q_26 : X_FF
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_26_DXMUX_28336,
      CE => m_e_exp_div_q_r_l_q_26_CEINV_28311,
      CLK => m_e_exp_div_q_r_l_q_26_CLKINV_28312,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_26_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(26)
    );
  g_g_v_rsa_en_pr : X_FF
    generic map(
      LOC => "SLICE_X1Y29",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_en_pu_DYMUX_28363,
      CE => g_g_v_rsa_en_pu_CEINV_28352,
      CLK => g_g_v_rsa_en_pu_CLKINV_28353,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_en_pr_12227
    );
  g_g_v_rsa_en_pu_mux00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X1Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd5_12210,
      ADR3 => m_e_exp_end_exp_q(0),
      O => g_g_v_rsa_en_pu_mux0001
    );
  g_g_v_rsa_en_pu : X_FF
    generic map(
      LOC => "SLICE_X1Y29",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_en_pu_DXMUX_28377,
      CE => g_g_v_rsa_en_pu_CEINV_28352,
      CLK => g_g_v_rsa_en_pu_CLKINV_28353,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_en_pu_12226
    );
  m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DYMUX_28403,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV_28393,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"99A5",
      LOC => "SLICE_X23Y35"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q,
      ADR1 => N950_0,
      ADR2 => N949_0,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_28_Q,
      O => m_e_exp_mul_a_x_31_Q
    );
  m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_DXMUX_28417,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_CLKINV_28393,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_m_q_9 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_9_DXMUX_28066,
      CE => m_e_exp_mul_m_q_9_CEINV_28039,
      CLK => m_e_exp_mul_m_q_9_CLKINV_28040,
      SET => GND,
      RST => m_e_exp_mul_m_q_9_SRINVNOT,
      O => m_e_exp_mul_m_q(9)
    );
  n_calc_q_chain_gen_32_sc_in_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DYMUX_28095,
      CE => VCC,
      CLK => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_28086,
      SET => GND,
      RST => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_31_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F044",
      LOC => "SLICE_X0Y25"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_32_sc_in_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_q_x_31_Q
    );
  n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_DXMUX_28109,
      CE => VCC,
      CLK => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_CLKINV_28086,
      SET => GND,
      RST => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_counter_o_count_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '1'
    )
    port map (
      I => m_e_exp_counter_o_count_3_DYMUX_28139,
      CE => m_e_exp_counter_o_count_3_CEINV_28128,
      CLK => m_e_exp_counter_o_count_3_CLKINV_28129,
      SET => m_e_exp_counter_o_count_3_SRINVNOT,
      RST => GND,
      O => m_e_exp_counter_o_count(2)
    );
  m_e_exp_counter_o_Mcount_count_xor_3_11 : X_LUT4
    generic map(
      INIT => X"AAA9",
      LOC => "SLICE_X12Y24"
    )
    port map (
      ADR0 => m_e_exp_counter_o_count(3),
      ADR1 => m_e_exp_counter_o_count(2),
      ADR2 => m_e_exp_counter_o_count(1),
      ADR3 => m_e_exp_counter_o_count(0),
      O => m_e_exp_Result(3)
    );
  m_e_exp_counter_o_count_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y24",
      INIT => '1'
    )
    port map (
      I => m_e_exp_counter_o_count_3_DXMUX_28153,
      CE => m_e_exp_counter_o_count_3_CEINV_28128,
      CLK => m_e_exp_counter_o_count_3_CLKINV_28129,
      SET => m_e_exp_counter_o_count_3_SRINVNOT,
      RST => GND,
      O => m_e_exp_counter_o_count(3)
    );
  m_e_exp_div_q_r_l_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_1_DYMUX_28183,
      CE => m_e_exp_div_q_r_l_q_1_CEINV_28173,
      CLK => m_e_exp_div_q_r_l_q_1_CLKINV_28174,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_1_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(0)
    );
  m_e_exp_div_rest_1_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X22Y21"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1_1_0,
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(1)
    );
  m_e_exp_div_q_r_l_q_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_1_DXMUX_28198,
      CE => m_e_exp_div_q_r_l_q_1_CEINV_28173,
      CLK => m_e_exp_div_q_r_l_q_1_CLKINV_28174,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_1_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(1)
    );
  m_e_exp_div_q_r_l_q_2 : X_FF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_3_DYMUX_28229,
      CE => m_e_exp_div_q_r_l_q_3_CEINV_28219,
      CLK => m_e_exp_div_q_r_l_q_3_CLKINV_28220,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_3_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(2)
    );
  m_e_exp_div_rest_3_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X23Y17"
    )
    port map (
      ADR0 => m_e_exp_div_rest_0_212,
      ADR1 => m_e_exp_div_sum1(3),
      ADR2 => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_bit_q12,
      O => m_e_exp_div_rest(3)
    );
  m_e_exp_div_q_r_l_q_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_3_DXMUX_28244,
      CE => m_e_exp_div_q_r_l_q_3_CEINV_28219,
      CLK => m_e_exp_div_q_r_l_q_3_CLKINV_28220,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_3_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(3)
    );
  m_e_exp_div_q_r_l_q_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_5_DYMUX_28275,
      CE => m_e_exp_div_q_r_l_q_5_CEINV_28265,
      CLK => m_e_exp_div_q_r_l_q_5_CLKINV_28266,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_5_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(4)
    );
  m_e_exp_div_rest_5_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X20Y16"
    )
    port map (
      ADR0 => m_e_exp_div_sum1_5_0,
      ADR1 => m_e_exp_div_cu_bit_q12,
      ADR2 => m_e_exp_div_remainder_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(5)
    );
  m_e_exp_div_q_r_l_q_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_5_DXMUX_28290,
      CE => m_e_exp_div_q_r_l_q_5_CEINV_28265,
      CLK => m_e_exp_div_q_r_l_q_5_CLKINV_28266,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_5_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(5)
    );
  n_calc_q_chain_gen_11_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"A3A0",
      LOC => "SLICE_X8Y2"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_11_Q
    );
  n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_28578,
      CE => VCC,
      CLK => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_28555,
      SET => GND,
      RST => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DYMUX_28606,
      CE => VCC,
      CLK => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_28597,
      SET => GND,
      RST => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_13_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CE02",
      LOC => "SLICE_X9Y3"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_13_Q
    );
  n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_28620,
      CE => VCC,
      CLK => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_28597,
      SET => GND,
      RST => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DYMUX_28648,
      CE => VCC,
      CLK => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_28639,
      SET => GND,
      RST => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_15_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"A0AC",
      LOC => "SLICE_X8Y3"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_x_15_Q
    );
  n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_28662,
      CE => VCC,
      CLK => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_28639,
      SET => GND,
      RST => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DYMUX_28445,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_28436,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_9_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"B1E4",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1503_0,
      O => m_e_exp_mul_a_x_9_Q
    );
  m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DXMUX_28459,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_28436,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DYMUX_28486,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV_28476,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X29Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      ADR2 => N1223_0,
      ADR3 => N1222_0,
      O => m_e_exp_div_remainder_x_57_Q
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_DXMUX_28501,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_CLKINV_28476,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y8",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_DYMUX_28527,
      CE => VCC,
      CLK => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_CLKINV_28517,
      SET => GND,
      RST => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_28532,
      O => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_28532
    );
  m_e_exp_div_gestore_shift_rca_rca_10_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X27Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(11),
      ADR3 => m_e_exp_div_remainder_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1112
    );
  n_calc_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DYMUX_28564,
      CE => VCC,
      CLK => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_28555,
      SET => GND,
      RST => n_calc_q_chain_gen_11_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_m_q_14 : X_FF
    generic map(
      LOC => "SLICE_X30Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_15_DYMUX_29310,
      CE => m_e_exp_mul_m_q_15_CEINV_29299,
      CLK => m_e_exp_mul_m_q_15_CLKINV_29300,
      SET => GND,
      RST => m_e_exp_mul_m_q_15_SRINVNOT,
      O => m_e_exp_mul_m_q(14)
    );
  m_e_exp_Mmux_val_mul171 : X_LUT4
    generic map(
      INIT => X"50A0",
      LOC => "SLICE_X30Y27"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(15),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_val_mul1(15)
    );
  m_e_exp_mul_m_q_15 : X_FF
    generic map(
      LOC => "SLICE_X30Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_15_DXMUX_29326,
      CE => m_e_exp_mul_m_q_15_CEINV_29299,
      CLK => m_e_exp_mul_m_q_15_CLKINV_29300,
      SET => GND,
      RST => m_e_exp_mul_m_q_15_SRINVNOT,
      O => m_e_exp_mul_m_q(15)
    );
  m_e_exp_mul_m_q_22 : X_FF
    generic map(
      LOC => "SLICE_X28Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_23_DYMUX_29356,
      CE => m_e_exp_mul_m_q_23_CEINV_29345,
      CLK => m_e_exp_mul_m_q_23_CLKINV_29346,
      SET => GND,
      RST => m_e_exp_mul_m_q_23_SRINVNOT,
      O => m_e_exp_mul_m_q(22)
    );
  m_e_exp_Mmux_val_mul1161 : X_LUT4
    generic map(
      INIT => X"6060",
      LOC => "SLICE_X28Y30"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_d_val_q(23),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(23)
    );
  m_e_exp_mul_m_q_23 : X_FF
    generic map(
      LOC => "SLICE_X28Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_23_DXMUX_29372,
      CE => m_e_exp_mul_m_q_23_CEINV_29345,
      CLK => m_e_exp_mul_m_q_23_CLKINV_29346,
      SET => GND,
      RST => m_e_exp_mul_m_q_23_SRINVNOT,
      O => m_e_exp_mul_m_q(23)
    );
  m_e_exp_mul_m_q_30 : X_FF
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_31_DYMUX_29402,
      CE => m_e_exp_mul_m_q_31_CEINV_29391,
      CLK => m_e_exp_mul_m_q_31_CLKINV_29392,
      SET => GND,
      RST => m_e_exp_mul_m_q_31_SRINVNOT,
      O => m_e_exp_mul_m_q(30)
    );
  m_e_exp_Mmux_val_mul1251 : X_LUT4
    generic map(
      INIT => X"0CC0",
      LOC => "SLICE_X14Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(31),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_val_mul1(31)
    );
  m_e_exp_mul_m_q_31 : X_FF
    generic map(
      LOC => "SLICE_X14Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_31_DXMUX_29418,
      CE => m_e_exp_mul_m_q_31_CEINV_29391,
      CLK => m_e_exp_mul_m_q_31_CLKINV_29392,
      SET => GND,
      RST => m_e_exp_mul_m_q_31_SRINVNOT,
      O => m_e_exp_mul_m_q(31)
    );
  n_calc_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DYMUX_28690,
      CE => VCC,
      CLK => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_28681,
      SET => GND,
      RST => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_17_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"F202",
      LOC => "SLICE_X2Y13"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_17_Q
    );
  n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y13",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_DXMUX_28704,
      CE => VCC,
      CLK => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_CLKINV_28681,
      SET => GND,
      RST => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DYMUX_28732,
      CE => VCC,
      CLK => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_28723,
      SET => GND,
      RST => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_19_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"A3A0",
      LOC => "SLICE_X14Y23"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_19_Q
    );
  n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y23",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_28746,
      CE => VCC,
      CLK => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_28723,
      SET => GND,
      RST => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DYMUX_28774,
      CE => VCC,
      CLK => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_28765,
      SET => GND,
      RST => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_21_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"88B8",
      LOC => "SLICE_X15Y22"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_x_21_Q
    );
  n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y22",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_28788,
      CE => VCC,
      CLK => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_28765,
      SET => GND,
      RST => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DYMUX_28816,
      CE => VCC,
      CLK => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_28807,
      SET => GND,
      RST => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_23_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"DC10",
      LOC => "SLICE_X15Y24"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_23_Q
    );
  n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y24",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_DXMUX_28830,
      CE => VCC,
      CLK => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_CLKINV_28807,
      SET => GND,
      RST => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DYMUX_28858,
      CE => VCC,
      CLK => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_28849,
      SET => GND,
      RST => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_25_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"8B88",
      LOC => "SLICE_X15Y25"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_q_x_25_Q
    );
  n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_28872,
      CE => VCC,
      CLK => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_28849,
      SET => GND,
      RST => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DYMUX_28900,
      CE => VCC,
      CLK => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_28891,
      SET => GND,
      RST => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_27_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"A0E4",
      LOC => "SLICE_X2Y25"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_q_x_27_Q
    );
  n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DXMUX_28914,
      CE => VCC,
      CLK => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_28891,
      SET => GND,
      RST => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DYMUX_28942,
      CE => VCC,
      CLK => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_28933,
      SET => GND,
      RST => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_29_sc_ch_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CC0A",
      LOC => "SLICE_X3Y28"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_q_x_29_Q
    );
  n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_DXMUX_28956,
      CE => VCC,
      CLK => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_CLKINV_28933,
      SET => GND,
      RST => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DYMUX_28984,
      CE => VCC,
      CLK => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_28975,
      SET => GND,
      RST => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_0_sc_out_inst_mux2_1_X1 : X_LUT4
    generic map(
      INIT => X"CC50",
      LOC => "SLICE_X3Y25"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_q_x_0_Q
    );
  n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_DXMUX_28998,
      CE => VCC,
      CLK => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_CLKINV_28975,
      SET => GND,
      RST => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_q_chain_gen_0_sc_out_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y9",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DYMUX_29025,
      CE => VCC,
      CLK => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_29016,
      SET => GND,
      RST => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_29030,
      O => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_29030
    );
  n_calc_a_chain_gen_30_sc_ch_inst_mux2_1_X73_SW0 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X0Y9"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N838
    );
  n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DYMUX_29061,
      CE => VCC,
      CLK => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_29052,
      SET => GND,
      RST => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_29066,
      O => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X4Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_29066
    );
  n_calc_gestore_shift_rca_rca_26_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E4F0",
      LOC => "SLICE_X4Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N462,
      ADR2 => N461_0,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1022
    );
  n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DYMUX_29095,
      CE => VCC,
      CLK => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_29086,
      SET => GND,
      RST => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_25_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X3Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N1020_0,
      ADR2 => N1019_0,
      ADR3 => n_calc_gestore_shift_rca_carry_24_0,
      O => n_calc_a_x_25_Q
    );
  n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_29110,
      CE => VCC,
      CLK => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_29086,
      SET => GND,
      RST => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_m_e_g_en_res : X_FF
    generic map(
      LOC => "SLICE_X3Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_en_res_DYMUX_29137,
      CE => m_e_exp_m_e_g_en_res_CEINV_29128,
      CLK => m_e_exp_m_e_g_en_res_CLKINV_29129,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_en_res_12266
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_In15 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X3Y31"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => m_e_exp_m_e_g_current_state_cmp_eq0000,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In15_29147
    );
  m_e_exp_mul_m_q_10 : X_FF
    generic map(
      LOC => "SLICE_X27Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_11_DYMUX_29172,
      CE => m_e_exp_mul_m_q_11_CEINV_29161,
      CLK => m_e_exp_mul_m_q_11_CLKINV_29162,
      SET => GND,
      RST => m_e_exp_mul_m_q_11_SRINVNOT,
      O => m_e_exp_mul_m_q(10)
    );
  m_e_exp_Mmux_val_mul1111 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X27Y35"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_d_val_q(19),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_val_mul1(19)
    );
  m_e_exp_mul_m_q_19 : X_FF
    generic map(
      LOC => "SLICE_X27Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_19_DXMUX_29556,
      CE => m_e_exp_mul_m_q_19_CEINV_29529,
      CLK => m_e_exp_mul_m_q_19_CLKINV_29530,
      SET => GND,
      RST => m_e_exp_mul_m_q_19_SRINVNOT,
      O => m_e_exp_mul_m_q(19)
    );
  m_e_exp_mul_m_q_26 : X_FF
    generic map(
      LOC => "SLICE_X24Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_27_DYMUX_29586,
      CE => m_e_exp_mul_m_q_27_CEINV_29575,
      CLK => m_e_exp_mul_m_q_27_CLKINV_29576,
      SET => GND,
      RST => m_e_exp_mul_m_q_27_SRINVNOT,
      O => m_e_exp_mul_m_q(26)
    );
  m_e_exp_Mmux_val_mul1201 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X24Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(27),
      O => m_e_exp_val_mul1(27)
    );
  m_e_exp_mul_m_q_27 : X_FF
    generic map(
      LOC => "SLICE_X24Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_27_DXMUX_29602,
      CE => m_e_exp_mul_m_q_27_CEINV_29575,
      CLK => m_e_exp_mul_m_q_27_CLKINV_29576,
      SET => GND,
      RST => m_e_exp_mul_m_q_27_SRINVNOT,
      O => m_e_exp_mul_m_q(27)
    );
  m_e_exp_mul_m_q_28 : X_FF
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_29_DYMUX_29632,
      CE => m_e_exp_mul_m_q_29_CEINV_29621,
      CLK => m_e_exp_mul_m_q_29_CLKINV_29622,
      SET => GND,
      RST => m_e_exp_mul_m_q_29_SRINVNOT,
      O => m_e_exp_mul_m_q(28)
    );
  m_e_exp_Mmux_val_mul1221 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X24Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_d_val_q(29),
      O => m_e_exp_val_mul1(29)
    );
  m_e_exp_mul_m_q_29 : X_FF
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_m_q_29_DXMUX_29648,
      CE => m_e_exp_mul_m_q_29_CEINV_29621,
      CLK => m_e_exp_mul_m_q_29_CLKINV_29622,
      SET => GND,
      RST => m_e_exp_mul_m_q_29_SRINVNOT,
      O => m_e_exp_mul_m_q(29)
    );
  g_g_v_rsa_reset_hash : X_FF
    generic map(
      LOC => "SLICE_X1Y31",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_en_n_DYMUX_29679,
      CE => g_g_v_rsa_en_n_CEINV_29669,
      CLK => g_g_v_rsa_en_n_CLKINV_29670,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_reset_hash_12120
    );
  g_g_v_rsa_reset_exp_mux000216 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X1Y31"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd8_12213,
      ADR1 => g_g_v_rsa_current_state_FSM_FFd4_12202,
      ADR2 => g_g_v_rsa_current_state_FSM_FFd5_12210,
      ADR3 => g_g_v_rsa_current_state_FSM_FFd6_12212,
      O => g_g_v_rsa_reset_exp_mux000216_29689
    );
  g_g_v_rsa_en_n : X_FF
    generic map(
      LOC => "SLICE_X1Y31",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_en_n_DXMUX_29692,
      CE => g_g_v_rsa_en_n_CEINV_29669,
      CLK => g_g_v_rsa_en_n_CLKINV_29670,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_en_n_12268
    );
  n_calc_operation_counter_count_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      I => n_calc_operation_counter_count_3_DYMUX_29720,
      CE => n_calc_operation_counter_count_3_CEINV_29709,
      CLK => n_calc_operation_counter_count_3_CLKINV_29710,
      SET => GND,
      RST => n_calc_operation_counter_count_3_SRINVNOT,
      O => n_calc_operation_counter_count(2)
    );
  n_calc_operation_counter_Mcount_count_xor_3_11 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X15Y27"
    )
    port map (
      ADR0 => n_calc_operation_counter_count(2),
      ADR1 => n_calc_operation_counter_count(1),
      ADR2 => n_calc_operation_counter_count(3),
      ADR3 => n_calc_operation_counter_count(0),
      O => n_calc_Result(3)
    );
  n_calc_operation_counter_count_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      I => n_calc_operation_counter_count_3_DXMUX_29735,
      CE => n_calc_operation_counter_count_3_CEINV_29709,
      CLK => n_calc_operation_counter_count_3_CLKINV_29710,
      SET => GND,
      RST => n_calc_operation_counter_count_3_SRINVNOT,
      O => n_calc_operation_counter_count(3)
    );
  n_calc_operation_counter_Mcount_count_xor_4_11 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X13Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => n_calc_N01,
      ADR2 => VCC,
      ADR3 => n_calc_operation_counter_count(4),
      O => n_calc_Result(4)
    );
  n_calc_operation_counter_count_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y26",
      INIT => '0'
    )
    port map (
      I => n_calc_operation_counter_count_4_DYMUX_29764,
      CE => n_calc_operation_counter_count_4_CEINV_29752,
      CLK => n_calc_operation_counter_count_4_CLKINV_29753,
      SET => GND,
      RST => n_calc_operation_counter_count_4_FFY_RSTAND_29770,
      O => n_calc_operation_counter_count(4)
    );
  n_calc_operation_counter_count_4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_operation_counter_count_4_FFY_RSTAND_29770
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_29_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X13Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_m_q(29),
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_29_Q
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd3_1_DYMUX_29802,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd3_1_CLKINV_29791,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd3_1_FFY_RSTAND_29807,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_1_12275
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_1_FFY_RSTAND_29807
    );
  m_e_exp_div_cu_current_state_FSM_Out61_1 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X22Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_1_12275,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_1_12277,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_1_12276,
      O => m_e_exp_div_cu_current_state_FSM_Out61_29814
    );
  m_e_exp_mul_operation_counter_count_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_operation_counter_count_3_DYMUX_29840,
      CE => m_e_exp_mul_operation_counter_count_3_CEINV_29829,
      CLK => m_e_exp_mul_operation_counter_count_3_CLKINV_29830,
      SET => GND,
      RST => m_e_exp_mul_operation_counter_count_3_SRINVNOT,
      O => m_e_exp_mul_operation_counter_count(2)
    );
  m_e_exp_mul_operation_counter_Mcount_count_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X15Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_operation_counter_count(3),
      ADR1 => m_e_exp_mul_operation_counter_count(1),
      ADR2 => m_e_exp_mul_operation_counter_count(0),
      ADR3 => m_e_exp_mul_operation_counter_count(2),
      O => m_e_exp_mul_Result(3)
    );
  m_e_exp_mul_operation_counter_count_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_operation_counter_count_3_DXMUX_29855,
      CE => m_e_exp_mul_operation_counter_count_3_CEINV_29829,
      CLK => m_e_exp_mul_operation_counter_count_3_CLKINV_29830,
      SET => GND,
      RST => m_e_exp_mul_operation_counter_count_3_SRINVNOT,
      O => m_e_exp_mul_operation_counter_count(3)
    );
  m_e_exp_mul_operation_counter_Mcount_count_xor_4_11 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X24Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_N01,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_operation_counter_count(4),
      O => m_e_exp_mul_Result(4)
    );
  m_e_exp_mul_operation_counter_count_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_operation_counter_count_4_DYMUX_29884,
      CE => m_e_exp_mul_operation_counter_count_4_CEINV_29872,
      CLK => m_e_exp_mul_operation_counter_count_4_CLKINV_29873,
      SET => GND,
      RST => m_e_exp_mul_operation_counter_count_4_FFY_RSTAND_29890,
      O => m_e_exp_mul_operation_counter_count(4)
    );
  m_e_exp_mul_operation_counter_count_4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y34",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_operation_counter_count_4_FFY_RSTAND_29890
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_25_Result1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X24Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_m_q(25),
      O => m_e_exp_mul_gestore_shift_b_add_sub_25_Q
    );
  m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y38",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DYMUX_29922,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_29913,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_28_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X1Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => N467
    );
  n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DYMUX_30076,
      CE => VCC,
      CLK => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_30067,
      SET => GND,
      RST => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30081,
      O => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30081
    );
  n_calc_gestore_shift_rca_rca_24_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"D8CC",
      LOC => "SLICE_X1Y3"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N449_0,
      ADR2 => N450,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1019
    );
  n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_DYMUX_30109,
      CE => VCC,
      CLK => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_CLKINV_30099,
      SET => GND,
      RST => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30114,
      O => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X7Y3",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30114
    );
  m_e_exp_div_gestore_shift_rca_rca_12_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X7Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(13),
      ADR3 => VCC,
      O => N1114
    );
  n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => '0'
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd5_DYMUX_30146,
      CE => VCC,
      CLK => n_calc_cu_current_state_FSM_FFd5_CLKINV_30136,
      SET => GND,
      RST => n_calc_cu_current_state_FSM_FFd5_SRINVNOT,
      O => n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_cu_current_state_FSM_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"F222",
      LOC => "SLICE_X0Y7"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd5_11245,
      ADR1 => g_g_v_rsa_en_n_12268,
      ADR2 => n_calc_cu_current_state_FSM_FFd1_11828,
      ADR3 => n_calc_operation_counter_hit_12298,
      O => n_calc_cu_current_state_FSM_FFd5_In
    );
  n_calc_cu_current_state_FSM_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => '1'
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd5_DXMUX_30160,
      CE => VCC,
      CLK => n_calc_cu_current_state_FSM_FFd5_CLKINV_30136,
      SET => n_calc_cu_current_state_FSM_FFd5_SRINVNOT,
      RST => GND,
      O => n_calc_cu_current_state_FSM_FFd5_11245
    );
  m_e_exp_mul_a_chain_gen_19_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"BE82",
      LOC => "SLICE_X29Y38"
    )
    port map (
      ADR0 => N416_0,
      ADR1 => m_e_exp_mul_gestore_shift_b_add_sub_19_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_19_0,
      ADR3 => N417_0,
      O => m_e_exp_mul_a_x_19_Q
    );
  m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y38",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_DXMUX_29936,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_CLKINV_29913,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DYMUX_29964,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_29955,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_15_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"ACCA",
      LOC => "SLICE_X30Y36"
    )
    port map (
      ADR0 => N392_0,
      ADR1 => N393_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_15_0,
      ADR3 => m_e_exp_mul_gestore_shift_b_add_sub_15_0,
      O => m_e_exp_mul_a_x_15_Q
    );
  m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_DXMUX_29978,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_CLKINV_29955,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_SRINVNOT,
      O => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_DYMUX_30005,
      CE => VCC,
      CLK => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_CLKINV_29996,
      SET => GND,
      RST => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30010,
      O => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_q_chain_gen_9_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30010
    );
  n_calc_a_chain_gen_29_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X3Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N473
    );
  n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DYMUX_30040,
      CE => VCC,
      CLK => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_30031,
      SET => GND,
      RST => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30045,
      O => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFY_RSTAND_30045
    );
  m_e_exp_div_cu_current_state_FSM_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_DYMUX_30188,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd6_CLKINV_30177,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd6_SRINVNOT,
      O => m_e_exp_div_cu_current_state_FSM_FFd5_12303
    );
  m_e_exp_div_cu_current_state_FSM_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X19Y23"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_operation_counter_hit_11564,
      ADR3 => m_e_exp_m_e_g_en_div_12301,
      O => m_e_exp_div_cu_current_state_FSM_FFd6_In
    );
  m_e_exp_div_cu_current_state_FSM_FFd6 : X_FF
    generic map(
      LOC => "SLICE_X19Y23",
      INIT => '1'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd6_DXMUX_30202,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd6_CLKINV_30177,
      SET => m_e_exp_div_cu_current_state_FSM_FFd6_SRINVNOT,
      RST => GND,
      O => m_e_exp_div_cu_current_state_FSM_FFd6_11177
    );
  m_e_exp_m_e_g_d_res_10 : X_FF
    generic map(
      LOC => "SLICE_X19Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_11_DYMUX_30228,
      CE => m_e_exp_m_e_g_d_res_11_CEINV_30218,
      CLK => m_e_exp_m_e_g_d_res_11_CLKINV_30219,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(10)
    );
  m_e_exp_m_e_g_d_res_mux0002_52_Q : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X19Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N221_0,
      ADR2 => m_e_exp_d_val_q(11),
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(52)
    );
  m_e_exp_m_e_g_d_res_11 : X_FF
    generic map(
      LOC => "SLICE_X19Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_11_DXMUX_30241,
      CE => m_e_exp_m_e_g_d_res_11_CEINV_30218,
      CLK => m_e_exp_m_e_g_d_res_11_CLKINV_30219,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(11)
    );
  m_e_exp_m_e_g_d_res_20 : X_FF
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_21_DYMUX_30266,
      CE => m_e_exp_m_e_g_d_res_21_CEINV_30256,
      CLK => m_e_exp_m_e_g_d_res_21_CLKINV_30257,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(20)
    );
  m_e_exp_m_e_g_d_res_mux0002_42_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X19Y29"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N243_0,
      ADR2 => m_e_exp_d_val_q(21),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(42)
    );
  m_e_exp_m_e_g_d_res_21 : X_FF
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_21_DXMUX_30279,
      CE => m_e_exp_m_e_g_d_res_21_CEINV_30256,
      CLK => m_e_exp_m_e_g_d_res_21_CLKINV_30257,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(21)
    );
  m_e_exp_m_e_g_d_res_12 : X_FF
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_13_DYMUX_30304,
      CE => m_e_exp_m_e_g_d_res_13_CEINV_30294,
      CLK => m_e_exp_m_e_g_d_res_13_CLKINV_30295,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(12)
    );
  m_e_exp_m_e_g_d_res_mux0002_50_Q : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X21Y22"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(13),
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => N225_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(50)
    );
  m_e_exp_m_e_g_d_res_13 : X_FF
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_13_DXMUX_30317,
      CE => m_e_exp_m_e_g_d_res_13_CEINV_30294,
      CLK => m_e_exp_m_e_g_d_res_13_CLKINV_30295,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(13)
    );
  m_e_exp_m_e_g_d_res_33 : X_FF
    generic map(
      LOC => "SLICE_X21Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_33_DXMUX_30507,
      CE => m_e_exp_m_e_g_d_res_33_CEINV_30484,
      CLK => m_e_exp_m_e_g_d_res_33_CLKINV_30485,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(33)
    );
  m_e_exp_m_e_g_d_res_24 : X_FF
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_25_DYMUX_30532,
      CE => m_e_exp_m_e_g_d_res_25_CEINV_30522,
      CLK => m_e_exp_m_e_g_d_res_25_CLKINV_30523,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(24)
    );
  m_e_exp_m_e_g_d_res_mux0002_38_Q : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X16Y31"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => m_e_exp_d_val_q(25),
      ADR2 => N253_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(38)
    );
  m_e_exp_m_e_g_d_res_25 : X_FF
    generic map(
      LOC => "SLICE_X16Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_25_DXMUX_30545,
      CE => m_e_exp_m_e_g_d_res_25_CEINV_30522,
      CLK => m_e_exp_m_e_g_d_res_25_CLKINV_30523,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(25)
    );
  m_e_exp_m_e_g_d_res_16 : X_FF
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_17_DYMUX_30570,
      CE => m_e_exp_m_e_g_d_res_17_CEINV_30560,
      CLK => m_e_exp_m_e_g_d_res_17_CLKINV_30561,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(16)
    );
  m_e_exp_m_e_g_d_res_mux0002_46_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X19Y27"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(17),
      ADR1 => N235_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(46)
    );
  m_e_exp_m_e_g_d_res_17 : X_FF
    generic map(
      LOC => "SLICE_X19Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_17_DXMUX_30583,
      CE => m_e_exp_m_e_g_d_res_17_CEINV_30560,
      CLK => m_e_exp_m_e_g_d_res_17_CLKINV_30561,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(17)
    );
  m_e_exp_m_e_g_d_res_50 : X_FF
    generic map(
      LOC => "SLICE_X23Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_51_DYMUX_30608,
      CE => m_e_exp_m_e_g_d_res_51_CEINV_30598,
      CLK => m_e_exp_m_e_g_d_res_51_CLKINV_30599,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(50)
    );
  m_e_exp_m_e_g_d_res_mux0002_12_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X23Y30"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(51),
      ADR1 => N309_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(12)
    );
  m_e_exp_m_e_g_d_res_51 : X_FF
    generic map(
      LOC => "SLICE_X23Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_51_DXMUX_30621,
      CE => m_e_exp_m_e_g_d_res_51_CEINV_30598,
      CLK => m_e_exp_m_e_g_d_res_51_CLKINV_30599,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(51)
    );
  m_e_exp_m_e_g_d_res_42 : X_FF
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_43_DYMUX_30646,
      CE => m_e_exp_m_e_g_d_res_43_CEINV_30636,
      CLK => m_e_exp_m_e_g_d_res_43_CLKINV_30637,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(42)
    );
  m_e_exp_m_e_g_d_res_mux0002_20_Q : X_LUT4
    generic map(
      INIT => X"FAAA",
      LOC => "SLICE_X23Y24"
    )
    port map (
      ADR0 => N291_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(43),
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(20)
    );
  m_e_exp_m_e_g_d_res_43 : X_FF
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_43_DXMUX_30659,
      CE => m_e_exp_m_e_g_d_res_43_CEINV_30636,
      CLK => m_e_exp_m_e_g_d_res_43_CLKINV_30637,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(43)
    );
  m_e_exp_m_e_g_d_res_30 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_31_DYMUX_30342,
      CE => m_e_exp_m_e_g_d_res_31_CEINV_30332,
      CLK => m_e_exp_m_e_g_d_res_31_CLKINV_30333,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(30)
    );
  m_e_exp_m_e_g_d_res_mux0002_32_Q : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X19Y34"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(31),
      ADR1 => N265_0,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(32)
    );
  m_e_exp_m_e_g_d_res_31 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_31_DXMUX_30355,
      CE => m_e_exp_m_e_g_d_res_31_CEINV_30332,
      CLK => m_e_exp_m_e_g_d_res_31_CLKINV_30333,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(31)
    );
  m_e_exp_m_e_g_d_res_22 : X_FF
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_23_DYMUX_30380,
      CE => m_e_exp_m_e_g_d_res_23_CEINV_30370,
      CLK => m_e_exp_m_e_g_d_res_23_CLKINV_30371,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(22)
    );
  m_e_exp_m_e_g_d_res_mux0002_40_Q : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X23Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => N247_0,
      ADR3 => m_e_exp_d_val_q(23),
      O => m_e_exp_m_e_g_d_res_mux0002(40)
    );
  m_e_exp_m_e_g_d_res_23 : X_FF
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_23_DXMUX_30393,
      CE => m_e_exp_m_e_g_d_res_23_CEINV_30370,
      CLK => m_e_exp_m_e_g_d_res_23_CLKINV_30371,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(23)
    );
  m_e_exp_m_e_g_d_res_14 : X_FF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_15_DYMUX_30418,
      CE => m_e_exp_m_e_g_d_res_15_CEINV_30408,
      CLK => m_e_exp_m_e_g_d_res_15_CLKINV_30409,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(14)
    );
  m_e_exp_m_e_g_d_res_mux0002_48_Q : X_LUT4
    generic map(
      INIT => X"EECC",
      LOC => "SLICE_X19Y25"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => N231_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(15),
      O => m_e_exp_m_e_g_d_res_mux0002(48)
    );
  m_e_exp_m_e_g_d_res_15 : X_FF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_15_DXMUX_30431,
      CE => m_e_exp_m_e_g_d_res_15_CEINV_30408,
      CLK => m_e_exp_m_e_g_d_res_15_CLKINV_30409,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(15)
    );
  m_e_exp_m_e_g_d_res_40 : X_FF
    generic map(
      LOC => "SLICE_X25Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_41_DYMUX_30456,
      CE => m_e_exp_m_e_g_d_res_41_CEINV_30446,
      CLK => m_e_exp_m_e_g_d_res_41_CLKINV_30447,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(40)
    );
  m_e_exp_m_e_g_d_res_mux0002_22_Q : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X25Y34"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(41),
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => N287_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(22)
    );
  m_e_exp_m_e_g_d_res_41 : X_FF
    generic map(
      LOC => "SLICE_X25Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_41_DXMUX_30469,
      CE => m_e_exp_m_e_g_d_res_41_CEINV_30446,
      CLK => m_e_exp_m_e_g_d_res_41_CLKINV_30447,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(41)
    );
  m_e_exp_m_e_g_d_res_32 : X_FF
    generic map(
      LOC => "SLICE_X21Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_33_DYMUX_30494,
      CE => m_e_exp_m_e_g_d_res_33_CEINV_30484,
      CLK => m_e_exp_m_e_g_d_res_33_CLKINV_30485,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(32)
    );
  m_e_exp_m_e_g_d_res_mux0002_30_Q : X_LUT4
    generic map(
      INIT => X"FAAA",
      LOC => "SLICE_X21Y29"
    )
    port map (
      ADR0 => N269_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => m_e_exp_d_val_q(33),
      O => m_e_exp_m_e_g_d_res_mux0002(30)
    );
  m_e_exp_m_e_g_d_res_53 : X_FF
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_53_DXMUX_30849,
      CE => m_e_exp_m_e_g_d_res_53_CEINV_30826,
      CLK => m_e_exp_m_e_g_d_res_53_CLKINV_30827,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(53)
    );
  m_e_exp_m_e_g_d_res_44 : X_FF
    generic map(
      LOC => "SLICE_X23Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_45_DYMUX_30874,
      CE => m_e_exp_m_e_g_d_res_45_CEINV_30864,
      CLK => m_e_exp_m_e_g_d_res_45_CLKINV_30865,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(44)
    );
  m_e_exp_m_e_g_d_res_mux0002_18_Q : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X23Y29"
    )
    port map (
      ADR0 => N297_0,
      ADR1 => m_e_exp_d_val_q(45),
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(18)
    );
  m_e_exp_m_e_g_d_res_45 : X_FF
    generic map(
      LOC => "SLICE_X23Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_45_DXMUX_30887,
      CE => m_e_exp_m_e_g_d_res_45_CEINV_30864,
      CLK => m_e_exp_m_e_g_d_res_45_CLKINV_30865,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(45)
    );
  m_e_exp_m_e_g_d_res_36 : X_FF
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_37_DYMUX_30912,
      CE => m_e_exp_m_e_g_d_res_37_CEINV_30902,
      CLK => m_e_exp_m_e_g_d_res_37_CLKINV_30903,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(36)
    );
  m_e_exp_m_e_g_d_res_mux0002_26_Q : X_LUT4
    generic map(
      INIT => X"FAAA",
      LOC => "SLICE_X18Y32"
    )
    port map (
      ADR0 => N279_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => m_e_exp_d_val_q(37),
      O => m_e_exp_m_e_g_d_res_mux0002(26)
    );
  m_e_exp_m_e_g_d_res_37 : X_FF
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_37_DXMUX_30925,
      CE => m_e_exp_m_e_g_d_res_37_CEINV_30902,
      CLK => m_e_exp_m_e_g_d_res_37_CLKINV_30903,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(37)
    );
  m_e_exp_m_e_g_d_res_28 : X_FF
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_29_DYMUX_30950,
      CE => m_e_exp_m_e_g_d_res_29_CEINV_30940,
      CLK => m_e_exp_m_e_g_d_res_29_CLKINV_30941,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(28)
    );
  m_e_exp_m_e_g_d_res_mux0002_34_Q : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X20Y34"
    )
    port map (
      ADR0 => N261_0,
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(29),
      O => m_e_exp_m_e_g_d_res_mux0002(34)
    );
  m_e_exp_m_e_g_d_res_29 : X_FF
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_29_DXMUX_30963,
      CE => m_e_exp_m_e_g_d_res_29_CEINV_30940,
      CLK => m_e_exp_m_e_g_d_res_29_CLKINV_30941,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(29)
    );
  m_e_exp_m_e_g_d_res_62 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_63_DYMUX_30988,
      CE => m_e_exp_m_e_g_d_res_63_CEINV_30978,
      CLK => m_e_exp_m_e_g_d_res_63_CLKINV_30979,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(62)
    );
  m_e_exp_m_e_g_d_res_mux0002_0_Q : X_LUT4
    generic map(
      INIT => X"FFC0",
      LOC => "SLICE_X22Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(63),
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => N315_0,
      O => m_e_exp_m_e_g_d_res_mux0002(0)
    );
  m_e_exp_m_e_g_d_res_63 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_63_DXMUX_31001,
      CE => m_e_exp_m_e_g_d_res_63_CEINV_30978,
      CLK => m_e_exp_m_e_g_d_res_63_CLKINV_30979,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(63)
    );
  m_e_exp_m_e_g_d_res_34 : X_FF
    generic map(
      LOC => "SLICE_X21Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_35_DYMUX_30684,
      CE => m_e_exp_m_e_g_d_res_35_CEINV_30674,
      CLK => m_e_exp_m_e_g_d_res_35_CLKINV_30675,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(34)
    );
  m_e_exp_m_e_g_d_res_mux0002_28_Q : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X21Y31"
    )
    port map (
      ADR0 => N275_0,
      ADR1 => m_e_exp_d_val_q(35),
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(28)
    );
  m_e_exp_m_e_g_d_res_35 : X_FF
    generic map(
      LOC => "SLICE_X21Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_35_DXMUX_30697,
      CE => m_e_exp_m_e_g_d_res_35_CEINV_30674,
      CLK => m_e_exp_m_e_g_d_res_35_CLKINV_30675,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(35)
    );
  m_e_exp_m_e_g_d_res_26 : X_FF
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_27_DYMUX_30722,
      CE => m_e_exp_m_e_g_d_res_27_CEINV_30712,
      CLK => m_e_exp_m_e_g_d_res_27_CLKINV_30713,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(26)
    );
  m_e_exp_m_e_g_d_res_mux0002_36_Q : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X16Y32"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(27),
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => N257_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(36)
    );
  m_e_exp_m_e_g_d_res_27 : X_FF
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_27_DXMUX_30735,
      CE => m_e_exp_m_e_g_d_res_27_CEINV_30712,
      CLK => m_e_exp_m_e_g_d_res_27_CLKINV_30713,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(27)
    );
  m_e_exp_m_e_g_d_res_18 : X_FF
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_19_DYMUX_30760,
      CE => m_e_exp_m_e_g_d_res_19_CEINV_30750,
      CLK => m_e_exp_m_e_g_d_res_19_CLKINV_30751,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(18)
    );
  m_e_exp_m_e_g_d_res_mux0002_44_Q : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X20Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(19),
      ADR3 => N239_0,
      O => m_e_exp_m_e_g_d_res_mux0002(44)
    );
  m_e_exp_m_e_g_d_res_19 : X_FF
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_19_DXMUX_30773,
      CE => m_e_exp_m_e_g_d_res_19_CEINV_30750,
      CLK => m_e_exp_m_e_g_d_res_19_CLKINV_30751,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(19)
    );
  m_e_exp_m_e_g_d_res_60 : X_FF
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_61_DYMUX_30798,
      CE => m_e_exp_m_e_g_d_res_61_CEINV_30788,
      CLK => m_e_exp_m_e_g_d_res_61_CLKINV_30789,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(60)
    );
  m_e_exp_m_e_g_d_res_mux0002_2_Q : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X22Y30"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(61),
      ADR3 => N271_0,
      O => m_e_exp_m_e_g_d_res_mux0002(2)
    );
  m_e_exp_m_e_g_d_res_61 : X_FF
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_61_DXMUX_30811,
      CE => m_e_exp_m_e_g_d_res_61_CEINV_30788,
      CLK => m_e_exp_m_e_g_d_res_61_CLKINV_30789,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(61)
    );
  m_e_exp_m_e_g_d_res_52 : X_FF
    generic map(
      LOC => "SLICE_X20Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_53_DYMUX_30836,
      CE => m_e_exp_m_e_g_d_res_53_CEINV_30826,
      CLK => m_e_exp_m_e_g_d_res_53_CLKINV_30827,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(52)
    );
  m_e_exp_m_e_g_d_res_mux0002_10_Q : X_LUT4
    generic map(
      INIT => X"FCF0",
      LOC => "SLICE_X20Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(53),
      ADR2 => N313_0,
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(10)
    );
  m_e_exp_m_e_g_d_res_54 : X_FF
    generic map(
      LOC => "SLICE_X21Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_55_DYMUX_31026,
      CE => m_e_exp_m_e_g_d_res_55_CEINV_31016,
      CLK => m_e_exp_m_e_g_d_res_55_CLKINV_31017,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(54)
    );
  m_e_exp_m_e_g_d_res_mux0002_8_Q : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X21Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(55),
      ADR3 => N191_0,
      O => m_e_exp_m_e_g_d_res_mux0002(8)
    );
  m_e_exp_m_e_g_d_res_55 : X_FF
    generic map(
      LOC => "SLICE_X21Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_55_DXMUX_31039,
      CE => m_e_exp_m_e_g_d_res_55_CEINV_31016,
      CLK => m_e_exp_m_e_g_d_res_55_CLKINV_31017,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(55)
    );
  m_e_exp_m_e_g_d_res_46 : X_FF
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_47_DYMUX_31064,
      CE => m_e_exp_m_e_g_d_res_47_CEINV_31054,
      CLK => m_e_exp_m_e_g_d_res_47_CLKINV_31055,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(46)
    );
  m_e_exp_m_e_g_d_res_mux0002_16_Q : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X22Y29"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => N301_0,
      ADR3 => m_e_exp_d_val_q(47),
      O => m_e_exp_m_e_g_d_res_mux0002(16)
    );
  m_e_exp_m_e_g_d_res_47 : X_FF
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_47_DXMUX_31077,
      CE => m_e_exp_m_e_g_d_res_47_CEINV_31054,
      CLK => m_e_exp_m_e_g_d_res_47_CLKINV_31055,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(47)
    );
  m_e_exp_m_e_g_d_res_38 : X_FF
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_39_DYMUX_31102,
      CE => m_e_exp_m_e_g_d_res_39_CEINV_31092,
      CLK => m_e_exp_m_e_g_d_res_39_CLKINV_31093,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(38)
    );
  m_e_exp_m_e_g_d_res_mux0002_24_Q : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X20Y28"
    )
    port map (
      ADR0 => N283_0,
      ADR1 => m_e_exp_m_e_g_N01_0,
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(39),
      O => m_e_exp_m_e_g_d_res_mux0002(24)
    );
  m_e_exp_m_e_g_d_res_39 : X_FF
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_39_DXMUX_31115,
      CE => m_e_exp_m_e_g_d_res_39_CEINV_31092,
      CLK => m_e_exp_m_e_g_d_res_39_CLKINV_31093,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(39)
    );
  m_e_exp_m_e_g_d_res_56 : X_FF
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_57_DYMUX_31140,
      CE => m_e_exp_m_e_g_d_res_57_CEINV_31130,
      CLK => m_e_exp_m_e_g_d_res_57_CLKINV_31131,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(56)
    );
  m_e_exp_m_e_g_d_res_mux0002_6_Q : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X24Y31"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(57),
      ADR1 => VCC,
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => N195_0,
      O => m_e_exp_m_e_g_d_res_mux0002(6)
    );
  m_e_exp_m_e_g_d_res_57 : X_FF
    generic map(
      LOC => "SLICE_X24Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_57_DXMUX_31153,
      CE => m_e_exp_m_e_g_d_res_57_CEINV_31130,
      CLK => m_e_exp_m_e_g_d_res_57_CLKINV_31131,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(57)
    );
  m_e_exp_m_e_g_d_res_48 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_49_DYMUX_31178,
      CE => m_e_exp_m_e_g_d_res_49_CEINV_31168,
      CLK => m_e_exp_m_e_g_d_res_49_CLKINV_31169,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(48)
    );
  m_e_exp_div_q_r_l_q_15 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_15_DXMUX_31318,
      CE => m_e_exp_div_q_r_l_q_15_CEINV_31293,
      CLK => m_e_exp_div_q_r_l_q_15_CLKINV_31294,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_15_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(15)
    );
  m_e_exp_div_q_r_l_q_30 : X_FF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_31_DYMUX_31349,
      CE => m_e_exp_div_q_r_l_q_31_CEINV_31339,
      CLK => m_e_exp_div_q_r_l_q_31_CLKINV_31340,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_31_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(30)
    );
  m_e_exp_div_rest_31_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X21Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1(31),
      ADR2 => m_e_exp_div_cu_bit_q12,
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(31)
    );
  m_e_exp_div_q_r_l_q_31 : X_FF
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_31_DXMUX_31364,
      CE => m_e_exp_div_q_r_l_q_31_CEINV_31339,
      CLK => m_e_exp_div_q_r_l_q_31_CLKINV_31340,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_31_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(31)
    );
  m_e_exp_div_q_r_l_q_40 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_37_DYMUX_31395,
      CE => m_e_exp_div_q_r_l_q_37_CEINV_31385,
      CLK => m_e_exp_div_q_r_l_q_37_CLKINV_31386,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_37_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(40)
    );
  m_e_exp_div_rest_37_1 : X_LUT4
    generic map(
      INIT => X"E6A0",
      LOC => "SLICE_X25Y16"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N1239_0,
      ADR2 => m_e_exp_div_N11,
      ADR3 => m_e_exp_div_bit_q1,
      O => m_e_exp_div_rest(37)
    );
  m_e_exp_div_q_r_l_q_37 : X_FF
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_37_DXMUX_31410,
      CE => m_e_exp_div_q_r_l_q_37_CEINV_31385,
      CLK => m_e_exp_div_q_r_l_q_37_CLKINV_31386,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_37_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(37)
    );
  m_e_exp_div_q_r_l_q_51 : X_FF
    generic map(
      LOC => "SLICE_X26Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_47_DYMUX_31441,
      CE => m_e_exp_div_q_r_l_q_47_CEINV_31431,
      CLK => m_e_exp_div_q_r_l_q_47_CLKINV_31432,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_47_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(51)
    );
  m_e_exp_m_e_g_d_res_mux0002_14_Q : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X18Y23"
    )
    port map (
      ADR0 => N305_0,
      ADR1 => m_e_exp_d_val_q(49),
      ADR2 => m_e_exp_m_e_g_N01_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(14)
    );
  m_e_exp_m_e_g_d_res_49 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_49_DXMUX_31191,
      CE => m_e_exp_m_e_g_d_res_49_CEINV_31168,
      CLK => m_e_exp_m_e_g_d_res_49_CLKINV_31169,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(49)
    );
  m_e_exp_m_e_g_d_res_58 : X_FF
    generic map(
      LOC => "SLICE_X25Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_59_DYMUX_31216,
      CE => m_e_exp_m_e_g_d_res_59_CEINV_31206,
      CLK => m_e_exp_m_e_g_d_res_59_CLKINV_31207,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(58)
    );
  m_e_exp_m_e_g_d_res_mux0002_4_Q : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X25Y30"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => m_e_exp_d_val_q(59),
      ADR2 => VCC,
      ADR3 => N227_0,
      O => m_e_exp_m_e_g_d_res_mux0002(4)
    );
  m_e_exp_m_e_g_d_res_59 : X_FF
    generic map(
      LOC => "SLICE_X25Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_59_DXMUX_31229,
      CE => m_e_exp_m_e_g_d_res_59_CEINV_31206,
      CLK => m_e_exp_m_e_g_d_res_59_CLKINV_31207,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(59)
    );
  m_e_exp_div_q_r_l_q_20 : X_FF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_63_DYMUX_31256,
      CE => m_e_exp_div_q_r_l_q_63_CEINV_31246,
      CLK => m_e_exp_div_q_r_l_q_63_CLKINV_31247,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_63_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(20)
    );
  m_e_exp_div_rest_63_1 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X21Y21"
    )
    port map (
      ADR0 => N923,
      ADR1 => VCC,
      ADR2 => N922,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_62_Q,
      O => m_e_exp_div_rest(63)
    );
  m_e_exp_div_q_r_l_q_63 : X_FF
    generic map(
      LOC => "SLICE_X21Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_63_DXMUX_31272,
      CE => m_e_exp_div_q_r_l_q_63_CEINV_31246,
      CLK => m_e_exp_div_q_r_l_q_63_CLKINV_31247,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_63_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(63)
    );
  m_e_exp_div_q_r_l_q_14 : X_FF
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_15_DYMUX_31303,
      CE => m_e_exp_div_q_r_l_q_15_CEINV_31293,
      CLK => m_e_exp_div_q_r_l_q_15_CLKINV_31294,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_15_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(14)
    );
  m_e_exp_div_rest_15_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X18Y19"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_sum1(15),
      ADR2 => m_e_exp_div_rest_0_211,
      ADR3 => m_e_exp_div_cu_bit_q11,
      O => m_e_exp_div_rest(15)
    );
  m_e_exp_div_rest_47_1 : X_LUT4
    generic map(
      INIT => X"DA88",
      LOC => "SLICE_X26Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_rest_0_21_12029,
      ADR2 => N1202_0,
      ADR3 => m_e_exp_div_cu_bit_q1_11986,
      O => m_e_exp_div_rest(47)
    );
  m_e_exp_div_q_r_l_q_47 : X_FF
    generic map(
      LOC => "SLICE_X26Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_47_DXMUX_31456,
      CE => m_e_exp_div_q_r_l_q_47_CEINV_31431,
      CLK => m_e_exp_div_q_r_l_q_47_CLKINV_31432,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_47_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(47)
    );
  m_e_exp_div_q_r_l_q_28 : X_FF
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_29_DYMUX_31487,
      CE => m_e_exp_div_q_r_l_q_29_CEINV_31477,
      CLK => m_e_exp_div_q_r_l_q_29_CLKINV_31478,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_29_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(28)
    );
  m_e_exp_div_rest_29_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X20Y17"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_bit_q12,
      ADR2 => m_e_exp_div_sum1(29),
      ADR3 => m_e_exp_div_rest_0_212,
      O => m_e_exp_div_rest(29)
    );
  m_e_exp_div_q_r_l_q_29 : X_FF
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_29_DXMUX_31502,
      CE => m_e_exp_div_q_r_l_q_29_CEINV_31477,
      CLK => m_e_exp_div_q_r_l_q_29_CLKINV_31478,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_29_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(29)
    );
  m_e_exp_div_rest_45_1 : X_LUT4
    generic map(
      INIT => X"E4A8",
      LOC => "SLICE_X25Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_bit_q1,
      ADR2 => m_e_exp_div_N11,
      ADR3 => N1206_0,
      O => m_e_exp_div_rest(45)
    );
  m_e_exp_div_q_r_l_q_45 : X_FF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_45_DYMUX_31533,
      CE => m_e_exp_div_q_r_l_q_45_CEINV_31523,
      CLK => m_e_exp_div_q_r_l_q_45_CLKINV_31524,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_45_FFY_RSTAND_31539,
      O => m_e_exp_div_q_r_l_q(45)
    );
  m_e_exp_div_q_r_l_q_45_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_q_r_l_q_45_FFY_RSTAND_31539
    );
  m_e_exp_div_gestore_shift_rca_rca_46_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"CCC5",
      LOC => "SLICE_X25Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_45_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1041
    );
  n_calc_cu_current_state_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X2Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => g_g_v_rsa_en_n_12268,
      ADR3 => n_calc_cu_current_state_FSM_FFd5_11245,
      O => n_calc_cu_current_state_FSM_FFd4_In
    );
  n_calc_cu_current_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd4_DXMUX_31886,
      CE => VCC,
      CLK => n_calc_cu_current_state_FSM_FFd4_CLKINV_31860,
      SET => GND,
      RST => n_calc_cu_current_state_FSM_FFd4_SRINVNOT,
      O => n_calc_cu_current_state_FSM_FFd4_11829
    );
  m_e_exp_mul_cu_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X17Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd2_DYMUX_31902,
      CE => VCC,
      CLK => m_e_exp_mul_cu_current_state_FSM_FFd2_CLKINV_31899,
      SET => GND,
      RST => m_e_exp_mul_cu_current_state_FSM_FFd2_SRINVNOT,
      O => m_e_exp_mul_cu_current_state_FSM_FFd1_11276
    );
  m_e_exp_mul_cu_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X17Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_cu_current_state_FSM_FFd2_DXMUX_31910,
      CE => VCC,
      CLK => m_e_exp_mul_cu_current_state_FSM_FFd2_CLKINV_31899,
      SET => GND,
      RST => m_e_exp_mul_cu_current_state_FSM_FFd2_SRINVNOT,
      O => m_e_exp_mul_cu_current_state_FSM_FFd2_11212
    );
  m_e_exp_mul_gestore_shift_rca_rca_9_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N820,
      ADR2 => N823,
      ADR3 => N819,
      O => N941
    );
  n_calc_gestore_shift_rca_rca_17_fa_c1 : X_LUT4
    generic map(
      INIT => X"F8C8",
      LOC => "SLICE_X2Y0"
    )
    port map (
      ADR0 => N877_0,
      ADR1 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_gestore_shift_rca_carry_14_0,
      ADR3 => N878_0,
      O => n_calc_gestore_shift_rca_carry_18_Q
    );
  m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X15Y34"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(1),
      O => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X23_31986
    );
  m_e_exp_div_q_r_l_q_49 : X_FF
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_58_DYMUX_31571,
      CE => m_e_exp_div_q_r_l_q_58_CEINV_31561,
      CLK => m_e_exp_div_q_r_l_q_58_CLKINV_31562,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_58_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(49)
    );
  m_e_exp_div_rest_58_1 : X_LUT4
    generic map(
      INIT => X"DC90",
      LOC => "SLICE_X27Y19"
    )
    port map (
      ADR0 => N1188_0,
      ADR1 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_bit_q1_11986,
      ADR3 => m_e_exp_div_rest_0_21_12029,
      O => m_e_exp_div_rest(58)
    );
  m_e_exp_div_q_r_l_q_58 : X_FF
    generic map(
      LOC => "SLICE_X27Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_q_r_l_q_58_DXMUX_31586,
      CE => m_e_exp_div_q_r_l_q_58_CEINV_31561,
      CLK => m_e_exp_div_q_r_l_q_58_CLKINV_31562,
      SET => GND,
      RST => m_e_exp_div_q_r_l_q_58_SRINVNOT,
      O => m_e_exp_div_q_r_l_q(58)
    );
  g_g_v_rsa_en_exp : X_FF
    generic map(
      LOC => "SLICE_X12Y34",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_en_exp_DYMUX_31614,
      CE => g_g_v_rsa_en_exp_CEINV_31603,
      CLK => g_g_v_rsa_en_exp_CLKINV_31604,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_en_exp_11652
    );
  m_e_exp_mul_a_chain_gen_30_sc_ch_inst_mux2_1_X73_SW0 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X12Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_a_chain_gen_31_sc_in_inst_edge_triggered_q_0_Q,
      O => N786
    );
  m_e_exp_m_e_g_d_res_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_1_DYMUX_31647,
      CE => m_e_exp_m_e_g_d_res_1_CEINV_31637,
      CLK => m_e_exp_m_e_g_d_res_1_CLKINV_31638,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(0)
    );
  m_e_exp_m_e_g_d_res_mux0002_62_Q : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X16Y26"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => m_e_exp_d_val_q(1),
      ADR2 => N199_0,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_d_res_mux0002(62)
    );
  m_e_exp_m_e_g_d_res_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_1_DXMUX_31660,
      CE => m_e_exp_m_e_g_d_res_1_CEINV_31637,
      CLK => m_e_exp_m_e_g_d_res_1_CLKINV_31638,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(1)
    );
  m_e_exp_m_e_g_d_res_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_3_DYMUX_31685,
      CE => m_e_exp_m_e_g_d_res_3_CEINV_31675,
      CLK => m_e_exp_m_e_g_d_res_3_CLKINV_31676,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(2)
    );
  m_e_exp_m_e_g_d_res_mux0002_60_Q : X_LUT4
    generic map(
      INIT => X"FAF0",
      LOC => "SLICE_X18Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => N203_0,
      ADR3 => m_e_exp_d_val_q(3),
      O => m_e_exp_m_e_g_d_res_mux0002(60)
    );
  m_e_exp_m_e_g_d_res_3 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_3_DXMUX_31698,
      CE => m_e_exp_m_e_g_d_res_3_CEINV_31675,
      CLK => m_e_exp_m_e_g_d_res_3_CLKINV_31676,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(3)
    );
  m_e_exp_m_e_g_d_res_4 : X_FF
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_5_DYMUX_31723,
      CE => m_e_exp_m_e_g_d_res_5_CEINV_31713,
      CLK => m_e_exp_m_e_g_d_res_5_CLKINV_31714,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(4)
    );
  m_e_exp_m_e_g_d_res_mux0002_58_Q : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X16Y23"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(5),
      ADR3 => N209_0,
      O => m_e_exp_m_e_g_d_res_mux0002(58)
    );
  m_e_exp_m_e_g_d_res_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_5_DXMUX_31736,
      CE => m_e_exp_m_e_g_d_res_5_CEINV_31713,
      CLK => m_e_exp_m_e_g_d_res_5_CLKINV_31714,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(5)
    );
  m_e_exp_m_e_g_d_res_6 : X_FF
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_7_DYMUX_31761,
      CE => m_e_exp_m_e_g_d_res_7_CEINV_31751,
      CLK => m_e_exp_m_e_g_d_res_7_CLKINV_31752,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(6)
    );
  m_e_exp_m_e_g_d_res_mux0002_56_Q : X_LUT4
    generic map(
      INIT => X"FAAA",
      LOC => "SLICE_X18Y28"
    )
    port map (
      ADR0 => N213_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(7),
      ADR3 => m_e_exp_m_e_g_N01_0,
      O => m_e_exp_m_e_g_d_res_mux0002(56)
    );
  m_e_exp_m_e_g_d_res_7 : X_FF
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_7_DXMUX_31774,
      CE => m_e_exp_m_e_g_d_res_7_CEINV_31751,
      CLK => m_e_exp_m_e_g_d_res_7_CLKINV_31752,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(7)
    );
  m_e_exp_m_e_g_d_res_8 : X_FF
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_9_DYMUX_31799,
      CE => m_e_exp_m_e_g_d_res_9_CEINV_31789,
      CLK => m_e_exp_m_e_g_d_res_9_CLKINV_31790,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(8)
    );
  m_e_exp_m_e_g_d_res_mux0002_54_Q : X_LUT4
    generic map(
      INIT => X"FFA0",
      LOC => "SLICE_X16Y25"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N01_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(9),
      ADR3 => N217_0,
      O => m_e_exp_m_e_g_d_res_mux0002(54)
    );
  m_e_exp_m_e_g_d_res_9 : X_FF
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_d_res_9_DXMUX_31812,
      CE => m_e_exp_m_e_g_d_res_9_CEINV_31789,
      CLK => m_e_exp_m_e_g_d_res_9_CLKINV_31790,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_d_res(9)
    );
  m_e_exp_m_e_g_val_mul_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_val_mul_0_DYMUX_31839,
      CE => m_e_exp_m_e_g_val_mul_0_CEINV_31829,
      CLK => m_e_exp_m_e_g_val_mul_0_CLKINV_31830,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_val_mul(0)
    );
  m_e_exp_m_e_g_reset_m_mux000217 : X_LUT4
    generic map(
      INIT => X"50EA",
      LOC => "SLICE_X15Y30"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      O => m_e_exp_m_e_g_reset_m_mux000217_31848
    );
  n_calc_cu_current_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      I => n_calc_cu_current_state_FSM_FFd4_DYMUX_31870,
      CE => VCC,
      CLK => n_calc_cu_current_state_FSM_FFd4_CLKINV_31860,
      SET => GND,
      RST => n_calc_cu_current_state_FSM_FFd4_SRINVNOT,
      O => n_calc_cu_current_state_FSM_FFd3_11827
    );
  m_e_exp_div_operation_counter_count_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_operation_counter_count_4_DXMUX_32279,
      CE => m_e_exp_div_operation_counter_count_4_CEINV_32260,
      CLK => m_e_exp_div_operation_counter_count_4_CLKINV_32261,
      SET => GND,
      RST => m_e_exp_div_operation_counter_count_4_FFX_RSTAND_32285,
      O => m_e_exp_div_operation_counter_count(4)
    );
  m_e_exp_div_operation_counter_count_4_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_operation_counter_count_4_FFX_RSTAND_32285
    );
  m_e_exp_mul_a_chain_gen_27_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"ACA3",
      LOC => "SLICE_X27Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_en_a_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N465
    );
  n_calc_a_chain_gen_26_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X7Y2"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => VCC,
      ADR3 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N455
    );
  m_e_exp_mul_a_chain_gen_19_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"E2D1",
      LOC => "SLICE_X28Y38"
    )
    port map (
      ADR0 => m_e_exp_mul_en_a_0,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      O => N417
    );
  n_calc_a_chain_gen_19_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"D88D",
      LOC => "SLICE_X3Y0"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_en_a_0,
      O => N414
    );
  m_e_exp_mul_operation_counter_hit_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X14Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_operation_counter_count(4),
      ADR2 => m_e_exp_mul_N01,
      ADR3 => VCC,
      O => m_e_exp_mul_operation_counter_hit_cmp_eq0000
    );
  m_e_exp_mul_operation_counter_hit : X_FF
    generic map(
      LOC => "SLICE_X14Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_operation_counter_hit_DXMUX_32413,
      CE => m_e_exp_mul_operation_counter_hit_CEINV_32394,
      CLK => m_e_exp_mul_operation_counter_hit_CLKINV_32395,
      SET => GND,
      RST => m_e_exp_mul_operation_counter_hit_FFX_RSTAND_32419,
      O => m_e_exp_mul_operation_counter_hit_12185
    );
  m_e_exp_mul_operation_counter_hit_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X14Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_operation_counter_hit_FFX_RSTAND_32419
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X12Y35"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_d_val_q(2),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X23_32010
    );
  m_e_exp_mul_a_chain_gen_25_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"EB28",
      LOC => "SLICE_X24Y37"
    )
    port map (
      ADR0 => N453_0,
      ADR1 => m_e_exp_mul_gestore_shift_b_add_sub_25_0,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_25_Q,
      ADR3 => N452_0,
      O => m_e_exp_mul_a_x_25_Q
    );
  m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_DXMUX_32041,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_CLKINV_32025,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32046,
      O => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32046
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_In68 : X_LUT4
    generic map(
      INIT => X"EAEE",
      LOC => "SLICE_X12Y27"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd3_In59,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => N1527,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_In
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X12Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd3_DXMUX_32076,
      CE => VCC,
      CLK => m_e_exp_m_e_g_current_state_FSM_FFd3_CLKINV_32060,
      SET => GND,
      RST => m_e_exp_m_e_g_current_state_FSM_FFd3_FFX_RSTAND_32081,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_11650
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X12Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_FFX_RSTAND_32081
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2_SW0 : X_LUT4
    generic map(
      INIT => X"FF01",
      LOC => "SLICE_X30Y11"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => N732,
      O => N1031
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_ha2_Mxor_s_Result1_SW2_SW1 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X31Y10"
    )
    port map (
      ADR0 => N733,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => N1032
    );
  m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_mux2_1_X_SW3 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X28Y7"
    )
    port map (
      ADR0 => N516_0,
      ADR1 => N1074,
      ADR2 => N1110,
      ADR3 => m_e_exp_div_cu_en_r5_11430,
      O => N1220
    );
  n_calc_a_chain_gen_26_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"ACCA",
      LOC => "SLICE_X2Y5"
    )
    port map (
      ADR0 => N455_0,
      ADR1 => N456_0,
      ADR2 => n_calc_gestore_shift_rca_carry_26_Q,
      ADR3 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_x_26_Q
    );
  n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_DXMUX_32183,
      CE => VCC,
      CLK => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_CLKINV_32167,
      SET => GND,
      RST => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32188,
      O => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X2Y5",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32188
    );
  m_e_exp_div_gestore_shift_rca_rca_33_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X25Y20"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_32_sc_ch_inst_edge_triggered_q_0_Q,
      O => N984
    );
  n_calc_a_chain_gen_5_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8BB8",
      LOC => "SLICE_X1Y11"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1489,
      O => n_calc_a_x_5_Q
    );
  n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y11",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_DXMUX_32242,
      CE => VCC,
      CLK => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_CLKINV_32226,
      SET => GND,
      RST => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32247,
      O => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_5_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32247
    );
  m_e_exp_div_operation_counter_Mcount_count_xor_4_11 : X_LUT4
    generic map(
      INIT => X"AA66",
      LOC => "SLICE_X30Y20"
    )
    port map (
      ADR0 => m_e_exp_div_operation_counter_count(4),
      ADR1 => m_e_exp_div_operation_counter_count(3),
      ADR2 => VCC,
      ADR3 => m_e_exp_div_N12,
      O => m_e_exp_div_Result(4)
    );
  m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0C0F",
      LOC => "SLICE_X29Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_mux2_1_X8_32739
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X2Y31"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(3),
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X23_32763
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X1Y42"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => c_e_q(0),
      ADR3 => pr_q(10),
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X8_32787
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X1Y41"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => c_e_q(0),
      ADR3 => pr_q(11),
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X8_32811
    );
  g_g_v_rsa_check_exp_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_reset_exp_DYMUX_32838,
      CE => g_g_v_rsa_reset_exp_CEINV_32828,
      CLK => g_g_v_rsa_reset_exp_CLKINV_32829,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_check_exp(0)
    );
  g_g_v_rsa_reset_exp_mux000231 : X_LUT4
    generic map(
      INIT => X"FCFE",
      LOC => "SLICE_X0Y31"
    )
    port map (
      ADR0 => g_g_v_rsa_current_state_FSM_FFd14_12193,
      ADR1 => g_g_v_rsa_current_state_FSM_FFd13_12191,
      ADR2 => N1531,
      ADR3 => start_IBUF_11118,
      O => g_g_v_rsa_reset_exp_mux0002
    );
  g_g_v_rsa_reset_exp : X_FF
    generic map(
      LOC => "SLICE_X0Y31",
      INIT => '0'
    )
    port map (
      I => g_g_v_rsa_reset_exp_DXMUX_32850,
      CE => g_g_v_rsa_reset_exp_CEINV_32828,
      CLK => g_g_v_rsa_reset_exp_CLKINV_32829,
      SET => GND,
      RST => GND,
      O => g_g_v_rsa_reset_exp_11648
    );
  n_calc_operation_counter_hit_cmp_eq00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X14Y27"
    )
    port map (
      ADR0 => n_calc_operation_counter_count(4),
      ADR1 => VCC,
      ADR2 => n_calc_N01,
      ADR3 => VCC,
      O => n_calc_operation_counter_hit_cmp_eq0000
    );
  n_calc_operation_counter_hit : X_FF
    generic map(
      LOC => "SLICE_X14Y27",
      INIT => '0'
    )
    port map (
      I => n_calc_operation_counter_hit_DXMUX_32451,
      CE => n_calc_operation_counter_hit_CEINV_32432,
      CLK => n_calc_operation_counter_hit_CLKINV_32433,
      SET => GND,
      RST => n_calc_operation_counter_hit_FFX_RSTAND_32457,
      O => n_calc_operation_counter_hit_12298
    );
  n_calc_operation_counter_hit_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_operation_counter_hit_FFX_RSTAND_32457
    );
  m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X11Y42"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => pr_q(9),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_10_sc_ch_inst_mux2_1_X8_32480
    );
  m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16 : X_LUT4
    generic map(
      INIT => X"C808",
      LOC => "SLICE_X13Y40"
    )
    port map (
      ADR0 => msg_2_IBUF_11127,
      ADR1 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11,
      ADR2 => c_e_q(0),
      ADR3 => pr_q(2),
      O => m_e_exp_mul_q_chain_gen_3_sc_ch_inst_mux2_1_X16_32504
    );
  m_e_exp_mul_a_chain_gen_28_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"E4D8",
      LOC => "SLICE_X23Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_gestore_shift_b_add_sub_28_0,
      ADR1 => N471_0,
      ADR2 => N470_0,
      ADR3 => m_e_exp_mul_gestore_shift_rca_carry_28_Q,
      O => m_e_exp_mul_a_x_28_Q
    );
  m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_32535,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_32518,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32540,
      O => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32540
    );
  n_calc_a_chain_gen_28_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"ED48",
      LOC => "SLICE_X1Y4"
    )
    port map (
      ADR0 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => N468_0,
      ADR2 => n_calc_gestore_shift_rca_carry_28_Q,
      ADR3 => N467_0,
      O => n_calc_a_x_28_Q
    );
  n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y4",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_DXMUX_32570,
      CE => VCC,
      CLK => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_CLKINV_32554,
      SET => GND,
      RST => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32575,
      O => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_32575
    );
  m_e_exp_m_e_g_d_res_mux0002_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X14Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR2 => VCC,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      O => N187
    );
  m_e_exp_m_e_g_reset_m_mux000243 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X14Y31"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_reset_m_mux000217_0,
      ADR1 => VCC,
      ADR2 => m_e_exp_m_e_g_reset_m_mux000239_12475,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_reset_m_mux0002
    );
  m_e_exp_m_e_g_reset_m : X_FF
    generic map(
      LOC => "SLICE_X14Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_DXMUX_32629,
      CE => m_e_exp_m_e_g_reset_m_CEINV_32611,
      CLK => m_e_exp_m_e_g_reset_m_CLKINV_32612,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_reset_m_11211
    );
  n_calc_gestore_shift_rca_rca_6_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X2Y6"
    )
    port map (
      ADR0 => N908,
      ADR1 => VCC,
      ADR2 => N904,
      ADR3 => N905,
      O => N1050
    );
  m_e_exp_div_gestore_shift_rca_rca_58_fa_ha2_Mxor_s_Result1_SW4 : X_LUT4
    generic map(
      INIT => X"330F",
      LOC => "SLICE_X27Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N851_0,
      ADR2 => N850_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_54_Q,
      O => N1188
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"FCEE",
      LOC => "SLICE_X23Y9"
    )
    port map (
      ADR0 => N919_0,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd5_12303,
      ADR2 => N920_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_62_Q,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_In
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_1_DXMUX_32711,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd4_1_CLKINV_32695,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd4_1_FFX_RSTAND_32716,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_1_12276
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_1_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_1_FFX_RSTAND_32716
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X2Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(4),
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X23_32876
    );
  m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X19Y14"
    )
    port map (
      ADR0 => N762_0,
      ADR1 => N763_0,
      ADR2 => VCC,
      ADR3 => N892_0,
      O => N1149
    );
  n_calc_gestore_shift_rca_rca_15_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X3Y1"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      O => N878
    );
  n_calc_gestore_shift_rca_rca_23_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X0Y5"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      O => N860
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_mux2_1_X_SW2_SW0 : X_LUT4
    generic map(
      INIT => X"C8CC",
      LOC => "SLICE_X25Y6"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => N1621,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => N1617
    );
  m_e_exp_m_exp_q_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_1_DYMUX_32986,
      CE => m_e_exp_m_exp_q_1_CEINV_32982,
      CLK => m_e_exp_m_exp_q_1_CLKINV_32983,
      SET => GND,
      RST => m_e_exp_m_exp_q_1_SRINVNOT,
      O => m_e_exp_m_exp_q(0)
    );
  m_e_exp_m_exp_q_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_1_DXMUX_32995,
      CE => m_e_exp_m_exp_q_1_CEINV_32982,
      CLK => m_e_exp_m_exp_q_1_CLKINV_32983,
      SET => GND,
      RST => m_e_exp_m_exp_q_1_SRINVNOT,
      O => m_e_exp_m_exp_q(1)
    );
  m_e_exp_div_remainder_chain_gen_63_sc_out_inst_mux2_1_X_SW3_SW0 : X_LUT4
    generic map(
      INIT => X"CCC9",
      LOC => "SLICE_X22Y8"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => N1623,
      O => N1619
    );
  m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23 : X_LUT4
    generic map(
      INIT => X"0A00",
      LOC => "SLICE_X2Y34"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => VCC,
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(6),
      O => m_e_exp_mul_q_chain_gen_7_sc_ch_inst_mux2_1_X23_33267
    );
  m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X2Y41"
    )
    port map (
      ADR0 => pr_q(3),
      ADR1 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11,
      ADR2 => msg_3_IBUF_11128,
      ADR3 => c_e_q(0),
      O => m_e_exp_mul_q_chain_gen_4_sc_ch_inst_mux2_1_X16_33291
    );
  msg_hashed_1_q_21 : X_FF
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_22_DYMUX_33305,
      CE => msg_hashed_1_q_22_CEINV_33301,
      CLK => msg_hashed_1_q_22_CLKINV_33302,
      SET => GND,
      RST => msg_hashed_1_q_22_SRINVNOT,
      O => msg_hashed_1_q(21)
    );
  msg_hashed_1_q_22 : X_FF
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_22_DXMUX_33314,
      CE => msg_hashed_1_q_22_CEINV_33301,
      CLK => msg_hashed_1_q_22_CLKINV_33302,
      SET => GND,
      RST => msg_hashed_1_q_22_SRINVNOT,
      O => msg_hashed_1_q(22)
    );
  msg_hashed_1_q_23 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_24_DYMUX_33333,
      CE => msg_hashed_1_q_24_CEINV_33329,
      CLK => msg_hashed_1_q_24_CLKINV_33330,
      SET => GND,
      RST => msg_hashed_1_q_24_SRINVNOT,
      O => msg_hashed_1_q(23)
    );
  m_e_exp_m_exp_q_2 : X_FF
    generic map(
      LOC => "SLICE_X19Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_3_DYMUX_33014,
      CE => m_e_exp_m_exp_q_3_CEINV_33010,
      CLK => m_e_exp_m_exp_q_3_CLKINV_33011,
      SET => GND,
      RST => m_e_exp_m_exp_q_3_SRINVNOT,
      O => m_e_exp_m_exp_q(2)
    );
  m_e_exp_m_exp_q_3 : X_FF
    generic map(
      LOC => "SLICE_X19Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_3_DXMUX_33023,
      CE => m_e_exp_m_exp_q_3_CEINV_33010,
      CLK => m_e_exp_m_exp_q_3_CLKINV_33011,
      SET => GND,
      RST => m_e_exp_m_exp_q_3_SRINVNOT,
      O => m_e_exp_m_exp_q(3)
    );
  m_e_exp_m_exp_q_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_5_DYMUX_33042,
      CE => m_e_exp_m_exp_q_5_CEINV_33038,
      CLK => m_e_exp_m_exp_q_5_CLKINV_33039,
      SET => GND,
      RST => m_e_exp_m_exp_q_5_SRINVNOT,
      O => m_e_exp_m_exp_q(4)
    );
  m_e_exp_m_exp_q_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_5_DXMUX_33051,
      CE => m_e_exp_m_exp_q_5_CEINV_33038,
      CLK => m_e_exp_m_exp_q_5_CLKINV_33039,
      SET => GND,
      RST => m_e_exp_m_exp_q_5_SRINVNOT,
      O => m_e_exp_m_exp_q(5)
    );
  m_e_exp_m_exp_q_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_7_DYMUX_33070,
      CE => m_e_exp_m_exp_q_7_CEINV_33066,
      CLK => m_e_exp_m_exp_q_7_CLKINV_33067,
      SET => GND,
      RST => m_e_exp_m_exp_q_7_SRINVNOT,
      O => m_e_exp_m_exp_q(6)
    );
  m_e_exp_m_exp_q_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_7_DXMUX_33079,
      CE => m_e_exp_m_exp_q_7_CEINV_33066,
      CLK => m_e_exp_m_exp_q_7_CLKINV_33067,
      SET => GND,
      RST => m_e_exp_m_exp_q_7_SRINVNOT,
      O => m_e_exp_m_exp_q(7)
    );
  m_e_exp_mul_a_chain_gen_10_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"A3AC",
      LOC => "SLICE_X27Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => N1505,
      O => m_e_exp_mul_a_x_10_Q
    );
  m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_DXMUX_33566,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_CLKINV_33550,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_33571,
      O => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_33571
    );
  m_e_exp_div_gestore_shift_rca_rca_54_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X28Y2"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N834
    );
  m_e_exp_div_gestore_shift_rca_rca_60_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"01FE",
      LOC => "SLICE_X25Y4"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      O => N679
    );
  m_e_exp_div_gestore_shift_rca_rca_5_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"566A",
      LOC => "SLICE_X21Y9"
    )
    port map (
      ADR0 => N1247_0,
      ADR1 => m_e_exp_div_gestore_shift_b_add_sub(4),
      ADR2 => m_e_exp_div_gestore_shift_rca_carry_4_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_div_sum1(5)
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_22_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X24Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(22),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_mul_gestore_shift_b_add_sub_22_Q
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X0Y35"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(13),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X13_33691
    );
  hash_product_31 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y23",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_31_DYMUX_34123,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_31_CLK,
      SET => GND,
      RST => hash_dato_hashed_31_SRINVNOT,
      O => hash_product(31)
    );
  hash_dato_hashed_31 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y23",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_31_DXMUX_34131,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_31_CLK,
      SET => GND,
      RST => hash_dato_hashed_31_SRINVNOT,
      O => hash_dato_hashed(31)
    );
  hash_product_23 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      I => hash_product_24_DYMUX_34147,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_23_CLK,
      SET => GND,
      RST => hash_product_24_SRINVNOT,
      O => hash_product(23)
    );
  hash_product_24 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      I => hash_product_24_DXMUX_34155,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_24_CLK,
      SET => GND,
      RST => hash_product_24_SRINVNOT,
      O => hash_product(24)
    );
  hash_product_25 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => '0'
    )
    port map (
      I => hash_product_26_DYMUX_34171,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_25_CLK,
      SET => GND,
      RST => hash_product_26_SRINVNOT,
      O => hash_product(25)
    );
  hash_product_26 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y27",
      INIT => '0'
    )
    port map (
      I => hash_product_26_DXMUX_34179,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_26_CLK,
      SET => GND,
      RST => hash_product_26_SRINVNOT,
      O => hash_product(26)
    );
  hash_product_17 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      I => hash_product_18_DYMUX_34195,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_17_CLK,
      SET => GND,
      RST => hash_product_18_SRINVNOT,
      O => hash_product(17)
    );
  m_e_exp_m_exp_q_8 : X_FF
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_9_DYMUX_33098,
      CE => m_e_exp_m_exp_q_9_CEINV_33094,
      CLK => m_e_exp_m_exp_q_9_CLKINV_33095,
      SET => GND,
      RST => m_e_exp_m_exp_q_9_SRINVNOT,
      O => m_e_exp_m_exp_q(8)
    );
  m_e_exp_m_exp_q_9 : X_FF
    generic map(
      LOC => "SLICE_X4Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_9_DXMUX_33107,
      CE => m_e_exp_m_exp_q_9_CEINV_33094,
      CLK => m_e_exp_m_exp_q_9_CLKINV_33095,
      SET => GND,
      RST => m_e_exp_m_exp_q_9_SRINVNOT,
      O => m_e_exp_m_exp_q(9)
    );
  m_e_exp_mul_a_chain_gen_6_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8DD8",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1493,
      O => m_e_exp_mul_a_x_6_Q
    );
  m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_DXMUX_33143,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_CLKINV_33127,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_33148,
      O => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_6_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_33148
    );
  m_e_exp_mul_a_chain_gen_28_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"AAC3",
      LOC => "SLICE_X23Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => N471
    );
  n_calc_gestore_shift_rca_rca_27_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X3Y6"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      O => N857
    );
  n_calc_gestore_shift_rca_rca_27_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X3Y5"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N856
    );
  m_e_exp_div_operation_counter_count_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_operation_counter_count_0_DXMUX_33823,
      CE => m_e_exp_div_operation_counter_count_0_CEINV_33794,
      CLK => m_e_exp_div_operation_counter_count_0_CLKINV_33795,
      SET => GND,
      RST => m_e_exp_div_operation_counter_count_0_SRINVNOT,
      O => m_e_exp_div_operation_counter_count(0)
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X1Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_d_val_q(8),
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X13_33854
    );
  c_e_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      I => c_e_q_0_DYMUX_33857,
      CE => c_e_q_0_CEINV_33845,
      CLK => c_e_q_0_CLKINV_33846,
      SET => GND,
      RST => c_e_q_0_FFY_RSTAND_33863,
      O => c_e_q(0)
    );
  c_e_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => c_e_q_0_FFY_RSTAND_33863
    );
  m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X1Y20"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => pr_q(8),
      O => m_e_exp_mul_q_chain_gen_9_sc_ch_inst_mux2_1_X8_33869
    );
  m_e_exp_div_gestore_shift_rca_rca_7_fa_c1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X21Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N771_0,
      ADR2 => N772_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_4_Q,
      O => m_e_exp_div_gestore_shift_rca_carry_8_Q
    );
  save_hash1 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X1Y28"
    )
    port map (
      ADR0 => hash_finished_12122,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => c_h_q(0),
      O => save_hash
    );
  c_h_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => '0'
    )
    port map (
      I => c_h_q_0_DYMUX_33920,
      CE => c_h_q_0_CEINV_33907,
      CLK => c_h_q_0_CLKINV_33908,
      SET => GND,
      RST => c_h_q_0_FFY_RSTAND_33926,
      O => c_h_q(0)
    );
  c_h_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => c_h_q_0_FFY_RSTAND_33926
    );
  save_hash11 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X1Y28"
    )
    port map (
      ADR0 => hash_finished_12122,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => c_h_q(0),
      O => save_hash1_33934
    );
  msg_hashed_1_q_24 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_24_DXMUX_33342,
      CE => msg_hashed_1_q_24_CEINV_33329,
      CLK => msg_hashed_1_q_24_CLKINV_33330,
      SET => GND,
      RST => msg_hashed_1_q_24_SRINVNOT,
      O => msg_hashed_1_q(24)
    );
  msg_hashed_1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_18_DYMUX_33361,
      CE => msg_hashed_1_q_18_CEINV_33357,
      CLK => msg_hashed_1_q_18_CLKINV_33358,
      SET => GND,
      RST => msg_hashed_1_q_18_SRINVNOT,
      O => msg_hashed_1_q(17)
    );
  msg_hashed_1_q_18 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_18_DXMUX_33370,
      CE => msg_hashed_1_q_18_CEINV_33357,
      CLK => msg_hashed_1_q_18_CLKINV_33358,
      SET => GND,
      RST => msg_hashed_1_q_18_SRINVNOT,
      O => msg_hashed_1_q(18)
    );
  msg_hashed_1_q_25 : X_FF
    generic map(
      LOC => "SLICE_X1Y25",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_26_DYMUX_33389,
      CE => msg_hashed_1_q_26_CEINV_33385,
      CLK => msg_hashed_1_q_26_CLKINV_33386,
      SET => GND,
      RST => msg_hashed_1_q_26_SRINVNOT,
      O => msg_hashed_1_q(25)
    );
  msg_hashed_1_q_26 : X_FF
    generic map(
      LOC => "SLICE_X1Y25",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_26_DXMUX_33398,
      CE => msg_hashed_1_q_26_CEINV_33385,
      CLK => msg_hashed_1_q_26_CLKINV_33386,
      SET => GND,
      RST => msg_hashed_1_q_26_SRINVNOT,
      O => msg_hashed_1_q(26)
    );
  msg_hashed_1_q_19 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_20_DYMUX_33417,
      CE => msg_hashed_1_q_20_CEINV_33413,
      CLK => msg_hashed_1_q_20_CLKINV_33414,
      SET => GND,
      RST => msg_hashed_1_q_20_SRINVNOT,
      O => msg_hashed_1_q(19)
    );
  msg_hashed_1_q_20 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_20_DXMUX_33426,
      CE => msg_hashed_1_q_20_CEINV_33413,
      CLK => msg_hashed_1_q_20_CLKINV_33414,
      SET => GND,
      RST => msg_hashed_1_q_20_SRINVNOT,
      O => msg_hashed_1_q(20)
    );
  msg_hashed_1_q_27 : X_FF
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_28_DYMUX_33445,
      CE => msg_hashed_1_q_28_CEINV_33441,
      CLK => msg_hashed_1_q_28_CLKINV_33442,
      SET => GND,
      RST => msg_hashed_1_q_28_SRINVNOT,
      O => msg_hashed_1_q(27)
    );
  msg_hashed_1_q_28 : X_FF
    generic map(
      LOC => "SLICE_X0Y23",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_28_DXMUX_33454,
      CE => msg_hashed_1_q_28_CEINV_33441,
      CLK => msg_hashed_1_q_28_CLKINV_33442,
      SET => GND,
      RST => msg_hashed_1_q_28_SRINVNOT,
      O => msg_hashed_1_q(28)
    );
  msg_hashed_1_q_29 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_30_DYMUX_33473,
      CE => msg_hashed_1_q_30_CEINV_33469,
      CLK => msg_hashed_1_q_30_CLKINV_33470,
      SET => GND,
      RST => msg_hashed_1_q_30_SRINVNOT,
      O => msg_hashed_1_q(29)
    );
  msg_hashed_1_q_30 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_30_DXMUX_33482,
      CE => msg_hashed_1_q_30_CEINV_33469,
      CLK => msg_hashed_1_q_30_CLKINV_33470,
      SET => GND,
      RST => msg_hashed_1_q_30_SRINVNOT,
      O => msg_hashed_1_q(30)
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X29Y13"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => N974,
      O => N1167
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X30Y17"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N975,
      ADR3 => VCC,
      O => N1168
    );
  m_e_exp_end_exp_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_end_exp_q_0_DYMUX_33694,
      CE => m_e_exp_end_exp_q_0_CEINV_33682,
      CLK => m_e_exp_end_exp_q_0_CLKINV_33683,
      SET => GND,
      RST => m_e_exp_end_exp_q_0_FFY_RSTAND_33700,
      O => m_e_exp_end_exp_q(0)
    );
  m_e_exp_end_exp_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_end_exp_q_0_FFY_RSTAND_33700
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X23 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X0Y35"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(7),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X23_33707
    );
  m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X1Y34"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_d_val_q(10),
      ADR2 => VCC,
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_11_sc_ch_inst_mux2_1_X13_33731
    );
  m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X3Y36"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(11),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_12_sc_ch_inst_mux2_1_X13_33755
    );
  m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X0Y43"
    )
    port map (
      ADR0 => pr_q(13),
      ADR1 => c_e_q(0),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_14_sc_ch_inst_mux2_1_X8_33779
    );
  m_e_exp_div_operation_counter_count_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_operation_counter_count_0_DYMUX_33806,
      CE => m_e_exp_div_operation_counter_count_0_CEINV_33794,
      CLK => m_e_exp_div_operation_counter_count_0_CLKINV_33795,
      SET => GND,
      RST => m_e_exp_div_operation_counter_count_0_SRINVNOT,
      O => m_e_exp_div_operation_counter_count(1)
    );
  m_e_exp_div_gestore_shift_rca_rca_21_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"055F",
      LOC => "SLICE_X20Y20"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => N696_0,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(22),
      O => N1122
    );
  n_calc_m_q_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => '0'
    )
    port map (
      I => n_calc_m_q_5_DYMUX_34045,
      CE => n_calc_m_q_5_CEINV_34041,
      CLK => n_calc_m_q_5_CLKINV_34042,
      SET => GND,
      RST => n_calc_m_q_5_SRINVNOT,
      O => n_calc_m_q(4)
    );
  n_calc_m_q_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => '0'
    )
    port map (
      I => n_calc_m_q_5_DXMUX_34054,
      CE => n_calc_m_q_5_CEINV_34041,
      CLK => n_calc_m_q_5_CLKINV_34042,
      SET => GND,
      RST => n_calc_m_q_5_SRINVNOT,
      O => n_calc_m_q(5)
    );
  n_calc_m_q_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      I => n_calc_m_q_7_DYMUX_34073,
      CE => n_calc_m_q_7_CEINV_34069,
      CLK => n_calc_m_q_7_CLKINV_34070,
      SET => GND,
      RST => n_calc_m_q_7_SRINVNOT,
      O => n_calc_m_q(6)
    );
  n_calc_m_q_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      I => n_calc_m_q_7_DXMUX_34082,
      CE => n_calc_m_q_7_CEINV_34069,
      CLK => n_calc_m_q_7_CLKINV_34070,
      SET => GND,
      RST => n_calc_m_q_7_SRINVNOT,
      O => n_calc_m_q(7)
    );
  hash_product_21 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => '0'
    )
    port map (
      I => hash_product_22_DYMUX_34099,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_21_CLK,
      SET => GND,
      RST => hash_product_22_SRINVNOT,
      O => hash_product(21)
    );
  hash_product_22 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => '0'
    )
    port map (
      I => hash_product_22_DXMUX_34107,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_22_CLK,
      SET => GND,
      RST => hash_product_22_SRINVNOT,
      O => hash_product(22)
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_In7 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X15Y31"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR3 => m_e_exp_div_f_s_q(0),
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In7_33960
    );
  m_e_exp_mul_f_q_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_f_q_0_DYMUX_33963,
      CE => m_e_exp_mul_f_q_0_CEINV_33952,
      CLK => m_e_exp_mul_f_q_0_CLKINV_33953,
      SET => GND,
      RST => m_e_exp_mul_f_q_0_FFY_RSTAND_33969,
      O => m_e_exp_mul_f_q(0)
    );
  m_e_exp_mul_f_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_f_q_0_FFY_RSTAND_33969
    );
  m_e_exp_m_e_g_current_state_FSM_FFd4_In42 : X_LUT4
    generic map(
      INIT => X"0A3A",
      LOC => "SLICE_X15Y31"
    )
    port map (
      ADR0 => g_g_v_rsa_en_exp_11652,
      ADR1 => m_e_exp_m_e_g_current_state_cmp_ge0000,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => m_e_exp_mul_f_q(0),
      O => m_e_exp_m_e_g_current_state_FSM_FFd4_In42_33975
    );
  n_calc_m_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      I => n_calc_m_q_1_DYMUX_33989,
      CE => n_calc_m_q_1_CEINV_33985,
      CLK => n_calc_m_q_1_CLKINV_33986,
      SET => GND,
      RST => n_calc_m_q_1_SRINVNOT,
      O => n_calc_m_q(0)
    );
  n_calc_m_q_1 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      I => n_calc_m_q_1_DXMUX_33998,
      CE => n_calc_m_q_1_CEINV_33985,
      CLK => n_calc_m_q_1_CLKINV_33986,
      SET => GND,
      RST => n_calc_m_q_1_SRINVNOT,
      O => n_calc_m_q(1)
    );
  n_calc_m_q_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => '0'
    )
    port map (
      I => n_calc_m_q_3_DYMUX_34017,
      CE => n_calc_m_q_3_CEINV_34013,
      CLK => n_calc_m_q_3_CLKINV_34014,
      SET => GND,
      RST => n_calc_m_q_3_SRINVNOT,
      O => n_calc_m_q(2)
    );
  n_calc_m_q_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => '0'
    )
    port map (
      I => n_calc_m_q_3_DXMUX_34026,
      CE => n_calc_m_q_3_CEINV_34013,
      CLK => n_calc_m_q_3_CLKINV_34014,
      SET => GND,
      RST => n_calc_m_q_3_SRINVNOT,
      O => n_calc_m_q(3)
    );
  m_e_exp_m_exp_q_11 : X_FF
    generic map(
      LOC => "SLICE_X12Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_11_DXMUX_34712,
      CE => m_e_exp_m_exp_q_11_CEINV_34699,
      CLK => m_e_exp_m_exp_q_11_CLKINV_34700,
      SET => GND,
      RST => m_e_exp_m_exp_q_11_SRINVNOT,
      O => m_e_exp_m_exp_q(11)
    );
  m_e_exp_m_exp_q_20 : X_FF
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_21_DYMUX_34731,
      CE => m_e_exp_m_exp_q_21_CEINV_34727,
      CLK => m_e_exp_m_exp_q_21_CLKINV_34728,
      SET => GND,
      RST => m_e_exp_m_exp_q_21_SRINVNOT,
      O => m_e_exp_m_exp_q(20)
    );
  m_e_exp_m_exp_q_21 : X_FF
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_21_DXMUX_34740,
      CE => m_e_exp_m_exp_q_21_CEINV_34727,
      CLK => m_e_exp_m_exp_q_21_CLKINV_34728,
      SET => GND,
      RST => m_e_exp_m_exp_q_21_SRINVNOT,
      O => m_e_exp_m_exp_q(21)
    );
  m_e_exp_m_exp_q_12 : X_FF
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_13_DYMUX_34759,
      CE => m_e_exp_m_exp_q_13_CEINV_34755,
      CLK => m_e_exp_m_exp_q_13_CLKINV_34756,
      SET => GND,
      RST => m_e_exp_m_exp_q_13_SRINVNOT,
      O => m_e_exp_m_exp_q(12)
    );
  m_e_exp_m_exp_q_13 : X_FF
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_13_DXMUX_34768,
      CE => m_e_exp_m_exp_q_13_CEINV_34755,
      CLK => m_e_exp_m_exp_q_13_CLKINV_34756,
      SET => GND,
      RST => m_e_exp_m_exp_q_13_SRINVNOT,
      O => m_e_exp_m_exp_q(13)
    );
  m_e_exp_m_exp_q_30 : X_FF
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_31_DYMUX_34787,
      CE => m_e_exp_m_exp_q_31_CEINV_34783,
      CLK => m_e_exp_m_exp_q_31_CLKINV_34784,
      SET => GND,
      RST => m_e_exp_m_exp_q_31_SRINVNOT,
      O => m_e_exp_m_exp_q(30)
    );
  hash_product_18 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      I => hash_product_18_DXMUX_34203,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_18_CLK,
      SET => GND,
      RST => hash_product_18_SRINVNOT,
      O => hash_product(18)
    );
  hash_product_27 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => '0'
    )
    port map (
      I => hash_product_28_DYMUX_34219,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_27_CLK,
      SET => GND,
      RST => hash_product_28_SRINVNOT,
      O => hash_product(27)
    );
  hash_product_28 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y27",
      INIT => '0'
    )
    port map (
      I => hash_product_28_DXMUX_34227,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_28_CLK,
      SET => GND,
      RST => hash_product_28_SRINVNOT,
      O => hash_product(28)
    );
  hash_product_19 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => '0'
    )
    port map (
      I => hash_product_20_DYMUX_34243,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_19_CLK,
      SET => GND,
      RST => hash_product_20_SRINVNOT,
      O => hash_product(19)
    );
  hash_product_20 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => '0'
    )
    port map (
      I => hash_product_20_DXMUX_34251,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_20_CLK,
      SET => GND,
      RST => hash_product_20_SRINVNOT,
      O => hash_product(20)
    );
  hash_product_29 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      I => hash_product_30_DYMUX_34267,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_29_CLK,
      SET => GND,
      RST => hash_product_30_SRINVNOT,
      O => hash_product(29)
    );
  hash_product_30 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      I => hash_product_30_DXMUX_34275,
      GE => VCC,
      CLK => NlwInverterSignal_hash_product_30_CLK,
      SET => GND,
      RST => hash_product_30_SRINVNOT,
      O => hash_product(30)
    );
  m_e_exp_mul_a_chain_gen_7_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8BB8",
      LOC => "SLICE_X28Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => N1501,
      ADR3 => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_a_x_7_Q
    );
  m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_34310,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_34294,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_34315,
      O => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_34315
    );
  n_calc_a_chain_gen_7_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"DE12",
      LOC => "SLICE_X3Y8"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => N1499,
      ADR3 => n_calc_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      O => n_calc_a_x_7_Q
    );
  n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y8",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_DXMUX_34345,
      CE => VCC,
      CLK => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_CLKINV_34329,
      SET => GND,
      RST => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_34350,
      O => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X3Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_7_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_34350
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X1Y38"
    )
    port map (
      ADR0 => pr_q(14),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X8_34373
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X2Y38"
    )
    port map (
      ADR0 => pr_q(15),
      ADR1 => c_e_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X8_34397
    );
  m_e_exp_mul_a_chain_gen_29_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"ED21",
      LOC => "SLICE_X22Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_en_a_0,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_29_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      O => N477
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_28_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X22Y18"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(28),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_mul_gestore_shift_b_add_sub_28_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_48_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"CC8D",
      LOC => "SLICE_X31Y19"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_48_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1038
    );
  m_e_exp_div_gestore_shift_rca_rca_56_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"C8CD",
      LOC => "SLICE_X29Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      O => N866
    );
  msg_hashed_q_21 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_22_DYMUX_34507,
      CE => msg_hashed_q_22_CEINV_34503,
      CLK => msg_hashed_q_22_CLKINV_34504,
      SET => GND,
      RST => msg_hashed_q_22_SRINVNOT,
      O => msg_hashed_q(21)
    );
  msg_hashed_q_22 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_22_DXMUX_34516,
      CE => msg_hashed_q_22_CEINV_34503,
      CLK => msg_hashed_q_22_CLKINV_34504,
      SET => GND,
      RST => msg_hashed_q_22_SRINVNOT,
      O => msg_hashed_q(22)
    );
  msg_hashed_q_23 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_24_DYMUX_34535,
      CE => msg_hashed_q_24_CEINV_34531,
      CLK => msg_hashed_q_24_CLKINV_34532,
      SET => GND,
      RST => msg_hashed_q_24_SRINVNOT,
      O => msg_hashed_q(23)
    );
  m_e_exp_m_exp_q_16 : X_FF
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_17_DYMUX_34899,
      CE => m_e_exp_m_exp_q_17_CEINV_34895,
      CLK => m_e_exp_m_exp_q_17_CLKINV_34896,
      SET => GND,
      RST => m_e_exp_m_exp_q_17_SRINVNOT,
      O => m_e_exp_m_exp_q(16)
    );
  m_e_exp_m_exp_q_17 : X_FF
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_17_DXMUX_34908,
      CE => m_e_exp_m_exp_q_17_CEINV_34895,
      CLK => m_e_exp_m_exp_q_17_CLKINV_34896,
      SET => GND,
      RST => m_e_exp_m_exp_q_17_SRINVNOT,
      O => m_e_exp_m_exp_q(17)
    );
  m_e_exp_m_exp_q_26 : X_FF
    generic map(
      LOC => "SLICE_X5Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_27_DYMUX_34927,
      CE => m_e_exp_m_exp_q_27_CEINV_34923,
      CLK => m_e_exp_m_exp_q_27_CLKINV_34924,
      SET => GND,
      RST => m_e_exp_m_exp_q_27_SRINVNOT,
      O => m_e_exp_m_exp_q(26)
    );
  m_e_exp_m_exp_q_27 : X_FF
    generic map(
      LOC => "SLICE_X5Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_27_DXMUX_34936,
      CE => m_e_exp_m_exp_q_27_CEINV_34923,
      CLK => m_e_exp_m_exp_q_27_CLKINV_34924,
      SET => GND,
      RST => m_e_exp_m_exp_q_27_SRINVNOT,
      O => m_e_exp_m_exp_q(27)
    );
  m_e_exp_m_exp_q_18 : X_FF
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_19_DYMUX_34955,
      CE => m_e_exp_m_exp_q_19_CEINV_34951,
      CLK => m_e_exp_m_exp_q_19_CLKINV_34952,
      SET => GND,
      RST => m_e_exp_m_exp_q_19_SRINVNOT,
      O => m_e_exp_m_exp_q(18)
    );
  m_e_exp_m_exp_q_19 : X_FF
    generic map(
      LOC => "SLICE_X18Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_19_DXMUX_34964,
      CE => m_e_exp_m_exp_q_19_CEINV_34951,
      CLK => m_e_exp_m_exp_q_19_CLKINV_34952,
      SET => GND,
      RST => m_e_exp_m_exp_q_19_SRINVNOT,
      O => m_e_exp_m_exp_q(19)
    );
  m_e_exp_mul_prod1_q_11 : X_FF
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_11_DXMUX_35247,
      CE => m_e_exp_mul_prod1_q_11_CEINV_35234,
      CLK => m_e_exp_mul_prod1_q_11_CLKINV_35235,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_11_SRINVNOT,
      O => m_e_exp_mul_prod1_q(11)
    );
  m_e_exp_mul_prod1_q_12 : X_FF
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_13_DYMUX_35266,
      CE => m_e_exp_mul_prod1_q_13_CEINV_35262,
      CLK => m_e_exp_mul_prod1_q_13_CLKINV_35263,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_13_SRINVNOT,
      O => m_e_exp_mul_prod1_q(12)
    );
  m_e_exp_mul_prod1_q_13 : X_FF
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_13_DXMUX_35275,
      CE => m_e_exp_mul_prod1_q_13_CEINV_35262,
      CLK => m_e_exp_mul_prod1_q_13_CLKINV_35263,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_13_SRINVNOT,
      O => m_e_exp_mul_prod1_q(13)
    );
  m_e_exp_mul_prod1_q_20 : X_FF
    generic map(
      LOC => "SLICE_X12Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_21_DYMUX_35294,
      CE => m_e_exp_mul_prod1_q_21_CEINV_35290,
      CLK => m_e_exp_mul_prod1_q_21_CLKINV_35291,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_21_SRINVNOT,
      O => m_e_exp_mul_prod1_q(20)
    );
  m_e_exp_mul_prod1_q_21 : X_FF
    generic map(
      LOC => "SLICE_X12Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_21_DXMUX_35303,
      CE => m_e_exp_mul_prod1_q_21_CEINV_35290,
      CLK => m_e_exp_mul_prod1_q_21_CLKINV_35291,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_21_SRINVNOT,
      O => m_e_exp_mul_prod1_q(21)
    );
  exp_12_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X1Y19"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => d_12_IBUF_11107,
      ADR2 => e_12_IBUF_11113,
      ADR3 => VCC,
      O => exp(12)
    );
  msg_hashed_q_24 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_24_DXMUX_34544,
      CE => msg_hashed_q_24_CEINV_34531,
      CLK => msg_hashed_q_24_CLKINV_34532,
      SET => GND,
      RST => msg_hashed_q_24_SRINVNOT,
      O => msg_hashed_q(24)
    );
  msg_hashed_q_17 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_18_DYMUX_34563,
      CE => msg_hashed_q_18_CEINV_34559,
      CLK => msg_hashed_q_18_CLKINV_34560,
      SET => GND,
      RST => msg_hashed_q_18_SRINVNOT,
      O => msg_hashed_q(17)
    );
  msg_hashed_q_18 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_18_DXMUX_34572,
      CE => msg_hashed_q_18_CEINV_34559,
      CLK => msg_hashed_q_18_CLKINV_34560,
      SET => GND,
      RST => msg_hashed_q_18_SRINVNOT,
      O => msg_hashed_q(18)
    );
  msg_hashed_q_25 : X_FF
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_26_DYMUX_34591,
      CE => msg_hashed_q_26_CEINV_34587,
      CLK => msg_hashed_q_26_CLKINV_34588,
      SET => GND,
      RST => msg_hashed_q_26_SRINVNOT,
      O => msg_hashed_q(25)
    );
  msg_hashed_q_26 : X_FF
    generic map(
      LOC => "SLICE_X0Y24",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_26_DXMUX_34600,
      CE => msg_hashed_q_26_CEINV_34587,
      CLK => msg_hashed_q_26_CLKINV_34588,
      SET => GND,
      RST => msg_hashed_q_26_SRINVNOT,
      O => msg_hashed_q(26)
    );
  msg_hashed_q_19 : X_FF
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_20_DYMUX_34619,
      CE => msg_hashed_q_20_CEINV_34615,
      CLK => msg_hashed_q_20_CLKINV_34616,
      SET => GND,
      RST => msg_hashed_q_20_SRINVNOT,
      O => msg_hashed_q(19)
    );
  msg_hashed_q_20 : X_FF
    generic map(
      LOC => "SLICE_X1Y12",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_20_DXMUX_34628,
      CE => msg_hashed_q_20_CEINV_34615,
      CLK => msg_hashed_q_20_CLKINV_34616,
      SET => GND,
      RST => msg_hashed_q_20_SRINVNOT,
      O => msg_hashed_q(20)
    );
  msg_hashed_q_27 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_28_DYMUX_34647,
      CE => msg_hashed_q_28_CEINV_34643,
      CLK => msg_hashed_q_28_CLKINV_34644,
      SET => GND,
      RST => msg_hashed_q_28_SRINVNOT,
      O => msg_hashed_q(27)
    );
  msg_hashed_q_28 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_28_DXMUX_34656,
      CE => msg_hashed_q_28_CEINV_34643,
      CLK => msg_hashed_q_28_CLKINV_34644,
      SET => GND,
      RST => msg_hashed_q_28_SRINVNOT,
      O => msg_hashed_q(28)
    );
  msg_hashed_q_29 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_30_DYMUX_34675,
      CE => msg_hashed_q_30_CEINV_34671,
      CLK => msg_hashed_q_30_CLKINV_34672,
      SET => GND,
      RST => msg_hashed_q_30_SRINVNOT,
      O => msg_hashed_q(29)
    );
  msg_hashed_q_30 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_30_DXMUX_34684,
      CE => msg_hashed_q_30_CEINV_34671,
      CLK => msg_hashed_q_30_CLKINV_34672,
      SET => GND,
      RST => msg_hashed_q_30_SRINVNOT,
      O => msg_hashed_q(30)
    );
  m_e_exp_m_exp_q_10 : X_FF
    generic map(
      LOC => "SLICE_X12Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_11_DYMUX_34703,
      CE => m_e_exp_m_exp_q_11_CEINV_34699,
      CLK => m_e_exp_m_exp_q_11_CLKINV_34700,
      SET => GND,
      RST => m_e_exp_m_exp_q_11_SRINVNOT,
      O => m_e_exp_m_exp_q(10)
    );
  m_e_exp_m_exp_q_31 : X_FF
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_31_DXMUX_34796,
      CE => m_e_exp_m_exp_q_31_CEINV_34783,
      CLK => m_e_exp_m_exp_q_31_CLKINV_34784,
      SET => GND,
      RST => m_e_exp_m_exp_q_31_SRINVNOT,
      O => m_e_exp_m_exp_q(31)
    );
  m_e_exp_m_exp_q_22 : X_FF
    generic map(
      LOC => "SLICE_X2Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_23_DYMUX_34815,
      CE => m_e_exp_m_exp_q_23_CEINV_34811,
      CLK => m_e_exp_m_exp_q_23_CLKINV_34812,
      SET => GND,
      RST => m_e_exp_m_exp_q_23_SRINVNOT,
      O => m_e_exp_m_exp_q(22)
    );
  m_e_exp_m_exp_q_23 : X_FF
    generic map(
      LOC => "SLICE_X2Y42",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_23_DXMUX_34824,
      CE => m_e_exp_m_exp_q_23_CEINV_34811,
      CLK => m_e_exp_m_exp_q_23_CLKINV_34812,
      SET => GND,
      RST => m_e_exp_m_exp_q_23_SRINVNOT,
      O => m_e_exp_m_exp_q(23)
    );
  m_e_exp_m_exp_q_14 : X_FF
    generic map(
      LOC => "SLICE_X9Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_15_DYMUX_34843,
      CE => m_e_exp_m_exp_q_15_CEINV_34839,
      CLK => m_e_exp_m_exp_q_15_CLKINV_34840,
      SET => GND,
      RST => m_e_exp_m_exp_q_15_SRINVNOT,
      O => m_e_exp_m_exp_q(14)
    );
  m_e_exp_m_exp_q_15 : X_FF
    generic map(
      LOC => "SLICE_X9Y40",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_15_DXMUX_34852,
      CE => m_e_exp_m_exp_q_15_CEINV_34839,
      CLK => m_e_exp_m_exp_q_15_CLKINV_34840,
      SET => GND,
      RST => m_e_exp_m_exp_q_15_SRINVNOT,
      O => m_e_exp_m_exp_q(15)
    );
  m_e_exp_m_exp_q_24 : X_FF
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_25_DYMUX_34871,
      CE => m_e_exp_m_exp_q_25_CEINV_34867,
      CLK => m_e_exp_m_exp_q_25_CLKINV_34868,
      SET => GND,
      RST => m_e_exp_m_exp_q_25_SRINVNOT,
      O => m_e_exp_m_exp_q(24)
    );
  m_e_exp_m_exp_q_25 : X_FF
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_25_DXMUX_34880,
      CE => m_e_exp_m_exp_q_25_CEINV_34867,
      CLK => m_e_exp_m_exp_q_25_CLKINV_34868,
      SET => GND,
      RST => m_e_exp_m_exp_q_25_SRINVNOT,
      O => m_e_exp_m_exp_q(25)
    );
  m_e_exp_m_exp_q_28 : X_FF
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_29_DYMUX_34983,
      CE => m_e_exp_m_exp_q_29_CEINV_34979,
      CLK => m_e_exp_m_exp_q_29_CLKINV_34980,
      SET => GND,
      RST => m_e_exp_m_exp_q_29_SRINVNOT,
      O => m_e_exp_m_exp_q(28)
    );
  m_e_exp_m_exp_q_29 : X_FF
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_exp_q_29_DXMUX_34992,
      CE => m_e_exp_m_exp_q_29_CEINV_34979,
      CLK => m_e_exp_m_exp_q_29_CLKINV_34980,
      SET => GND,
      RST => m_e_exp_m_exp_q_29_SRINVNOT,
      O => m_e_exp_m_exp_q(29)
    );
  m_e_exp_mul_a_chain_gen_11_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"DE12",
      LOC => "SLICE_X26Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => N1511,
      ADR3 => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_a_x_11_Q
    );
  m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_DXMUX_35028,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_CLKINV_35012,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_35033,
      O => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_35033
    );
  m_e_exp_div_gestore_shift_rca_rca_9_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"1E78",
      LOC => "SLICE_X19Y8"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(8),
      ADR1 => m_e_exp_div_remainder_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N1212_0,
      ADR3 => m_e_exp_div_gestore_shift_rca_carry_8_0,
      O => m_e_exp_div_sum1(9)
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X28Y1"
    )
    port map (
      ADR0 => N1615,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N992
    );
  exp_8_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X12Y23"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => d_8_IBUF_11082,
      ADR2 => VCC,
      ADR3 => e_8_IBUF_11087,
      O => exp(8)
    );
  exp_11_1 : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X13Y18"
    )
    port map (
      ADR0 => e_11_IBUF_11112,
      ADR1 => c_e_q(0),
      ADR2 => d_11_IBUF_11106,
      ADR3 => VCC,
      O => exp(11)
    );
  pr_q_10 : X_FF
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => '0'
    )
    port map (
      I => pr_q_11_DYMUX_35794,
      CE => pr_q_11_CEINV_35790,
      CLK => pr_q_11_CLKINV_35791,
      SET => GND,
      RST => pr_q_11_SRINVNOT,
      O => pr_q(10)
    );
  pr_q_11 : X_FF
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => '0'
    )
    port map (
      I => pr_q_11_DXMUX_35803,
      CE => pr_q_11_CEINV_35790,
      CLK => pr_q_11_CLKINV_35791,
      SET => GND,
      RST => pr_q_11_SRINVNOT,
      O => pr_q(11)
    );
  pr_q_12 : X_FF
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => '0'
    )
    port map (
      I => pr_q_13_DYMUX_35822,
      CE => pr_q_13_CEINV_35818,
      CLK => pr_q_13_CLKINV_35819,
      SET => GND,
      RST => pr_q_13_SRINVNOT,
      O => pr_q(12)
    );
  pr_q_13 : X_FF
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => '0'
    )
    port map (
      I => pr_q_13_DXMUX_35831,
      CE => pr_q_13_CEINV_35818,
      CLK => pr_q_13_CLKINV_35819,
      SET => GND,
      RST => pr_q_13_SRINVNOT,
      O => pr_q(13)
    );
  m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X30Y1"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N1613,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N898
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X31Y7"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => N1609,
      ADR2 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N989
    );
  m_e_exp_div_gestore_shift_rca_rca_53_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X30Y6"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_52_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => N1611,
      O => N990
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X30Y0"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1605,
      O => N993
    );
  m_e_exp_div_gestore_shift_rca_rca_57_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X31Y0"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => N1603,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      O => N899
    );
  exp_10_1 : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X0Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => d_10_IBUF_11105,
      ADR2 => e_10_IBUF_11111,
      ADR3 => c_e_q(0),
      O => exp(10)
    );
  m_e_exp_mul_prod1_q_10 : X_FF
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_11_DYMUX_35238,
      CE => m_e_exp_mul_prod1_q_11_CEINV_35234,
      CLK => m_e_exp_mul_prod1_q_11_CLKINV_35235,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_11_SRINVNOT,
      O => m_e_exp_mul_prod1_q(10)
    );
  m_e_exp_mul_prod1_q_14 : X_FF
    generic map(
      LOC => "SLICE_X13Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_15_DYMUX_35346,
      CE => m_e_exp_mul_prod1_q_15_CEINV_35342,
      CLK => m_e_exp_mul_prod1_q_15_CLKINV_35343,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_15_SRINVNOT,
      O => m_e_exp_mul_prod1_q(14)
    );
  m_e_exp_mul_prod1_q_15 : X_FF
    generic map(
      LOC => "SLICE_X13Y41",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_15_DXMUX_35355,
      CE => m_e_exp_mul_prod1_q_15_CEINV_35342,
      CLK => m_e_exp_mul_prod1_q_15_CLKINV_35343,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_15_SRINVNOT,
      O => m_e_exp_mul_prod1_q(15)
    );
  m_e_exp_mul_prod1_q_22 : X_FF
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_23_DYMUX_35374,
      CE => m_e_exp_mul_prod1_q_23_CEINV_35370,
      CLK => m_e_exp_mul_prod1_q_23_CLKINV_35371,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_23_SRINVNOT,
      O => m_e_exp_mul_prod1_q(22)
    );
  m_e_exp_mul_prod1_q_23 : X_FF
    generic map(
      LOC => "SLICE_X16Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_23_DXMUX_35383,
      CE => m_e_exp_mul_prod1_q_23_CEINV_35370,
      CLK => m_e_exp_mul_prod1_q_23_CLKINV_35371,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_23_SRINVNOT,
      O => m_e_exp_mul_prod1_q(23)
    );
  m_e_exp_mul_prod1_q_30 : X_FF
    generic map(
      LOC => "SLICE_X15Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_31_DYMUX_35402,
      CE => m_e_exp_mul_prod1_q_31_CEINV_35398,
      CLK => m_e_exp_mul_prod1_q_31_CLKINV_35399,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_31_SRINVNOT,
      O => m_e_exp_mul_prod1_q(30)
    );
  m_e_exp_mul_prod1_q_31 : X_FF
    generic map(
      LOC => "SLICE_X15Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_31_DXMUX_35411,
      CE => m_e_exp_mul_prod1_q_31_CEINV_35398,
      CLK => m_e_exp_mul_prod1_q_31_CLKINV_35399,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_31_SRINVNOT,
      O => m_e_exp_mul_prod1_q(31)
    );
  m_e_exp_mul_prod1_q_18 : X_FF
    generic map(
      LOC => "SLICE_X14Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_19_DYMUX_35538,
      CE => m_e_exp_mul_prod1_q_19_CEINV_35534,
      CLK => m_e_exp_mul_prod1_q_19_CLKINV_35535,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_19_SRINVNOT,
      O => m_e_exp_mul_prod1_q(18)
    );
  m_e_exp_mul_prod1_q_19 : X_FF
    generic map(
      LOC => "SLICE_X14Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_19_DXMUX_35547,
      CE => m_e_exp_mul_prod1_q_19_CEINV_35534,
      CLK => m_e_exp_mul_prod1_q_19_CLKINV_35535,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_19_SRINVNOT,
      O => m_e_exp_mul_prod1_q(19)
    );
  m_e_exp_mul_prod1_q_26 : X_FF
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_27_DYMUX_35566,
      CE => m_e_exp_mul_prod1_q_27_CEINV_35562,
      CLK => m_e_exp_mul_prod1_q_27_CLKINV_35563,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_27_SRINVNOT,
      O => m_e_exp_mul_prod1_q(26)
    );
  m_e_exp_mul_prod1_q_27 : X_FF
    generic map(
      LOC => "SLICE_X12Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_27_DXMUX_35575,
      CE => m_e_exp_mul_prod1_q_27_CEINV_35562,
      CLK => m_e_exp_mul_prod1_q_27_CLKINV_35563,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_27_SRINVNOT,
      O => m_e_exp_mul_prod1_q(27)
    );
  m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"2200",
      LOC => "SLICE_X3Y41"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => VCC,
      ADR3 => m_e_exp_d_val_q(12),
      O => m_e_exp_mul_q_chain_gen_13_sc_ch_inst_mux2_1_X13_35604
    );
  m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X9Y42"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_d_val_q(14),
      ADR2 => VCC,
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_15_sc_ch_inst_mux2_1_X13_35628
    );
  m_e_exp_mul_prod1_q_16 : X_FF
    generic map(
      LOC => "SLICE_X13Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_17_DYMUX_35430,
      CE => m_e_exp_mul_prod1_q_17_CEINV_35426,
      CLK => m_e_exp_mul_prod1_q_17_CLKINV_35427,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_17_SRINVNOT,
      O => m_e_exp_mul_prod1_q(16)
    );
  m_e_exp_mul_prod1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X13Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_17_DXMUX_35439,
      CE => m_e_exp_mul_prod1_q_17_CEINV_35426,
      CLK => m_e_exp_mul_prod1_q_17_CLKINV_35427,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_17_SRINVNOT,
      O => m_e_exp_mul_prod1_q(17)
    );
  m_e_exp_mul_prod1_q_24 : X_FF
    generic map(
      LOC => "SLICE_X12Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_25_DYMUX_35458,
      CE => m_e_exp_mul_prod1_q_25_CEINV_35454,
      CLK => m_e_exp_mul_prod1_q_25_CLKINV_35455,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_25_SRINVNOT,
      O => m_e_exp_mul_prod1_q(24)
    );
  m_e_exp_mul_prod1_q_25 : X_FF
    generic map(
      LOC => "SLICE_X12Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_25_DXMUX_35467,
      CE => m_e_exp_mul_prod1_q_25_CEINV_35454,
      CLK => m_e_exp_mul_prod1_q_25_CLKINV_35455,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_25_SRINVNOT,
      O => m_e_exp_mul_prod1_q(25)
    );
  m_e_exp_mul_prod1_q_32 : X_FF
    generic map(
      LOC => "SLICE_X29Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_33_DYMUX_35486,
      CE => m_e_exp_mul_prod1_q_33_CEINV_35482,
      CLK => m_e_exp_mul_prod1_q_33_CLKINV_35483,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_33_SRINVNOT,
      O => m_e_exp_mul_prod1_q(32)
    );
  m_e_exp_mul_prod1_q_33 : X_FF
    generic map(
      LOC => "SLICE_X29Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_33_DXMUX_35495,
      CE => m_e_exp_mul_prod1_q_33_CEINV_35482,
      CLK => m_e_exp_mul_prod1_q_33_CLKINV_35483,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_33_SRINVNOT,
      O => m_e_exp_mul_prod1_q(33)
    );
  exp_14_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X2Y15"
    )
    port map (
      ADR0 => d_14_IBUF_11109,
      ADR1 => e_14_IBUF_11115,
      ADR2 => VCC,
      ADR3 => c_e_q(0),
      O => exp(14)
    );
  hash_dato_hashed_27 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_28_DYMUX_36744,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_27_CLK,
      SET => GND,
      RST => hash_dato_hashed_28_SRINVNOT,
      O => hash_dato_hashed(27)
    );
  hash_dato_hashed_28 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_28_DXMUX_36752,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_28_CLK,
      SET => GND,
      RST => hash_dato_hashed_28_SRINVNOT,
      O => hash_dato_hashed(28)
    );
  hash_dato_hashed_19 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_20_DYMUX_36768,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_19_CLK,
      SET => GND,
      RST => hash_dato_hashed_20_SRINVNOT,
      O => hash_dato_hashed(19)
    );
  hash_dato_hashed_20 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_20_DXMUX_36776,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_20_CLK,
      SET => GND,
      RST => hash_dato_hashed_20_SRINVNOT,
      O => hash_dato_hashed(20)
    );
  hash_dato_hashed_29 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_30_DYMUX_36792,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_29_CLK,
      SET => GND,
      RST => hash_dato_hashed_30_SRINVNOT,
      O => hash_dato_hashed(29)
    );
  hash_dato_hashed_30 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_30_DXMUX_36800,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_30_CLK,
      SET => GND,
      RST => hash_dato_hashed_30_SRINVNOT,
      O => hash_dato_hashed(30)
    );
  m_e_exp_mul_prod1_q_28 : X_FF
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_29_DYMUX_35642,
      CE => m_e_exp_mul_prod1_q_29_CEINV_35638,
      CLK => m_e_exp_mul_prod1_q_29_CLKINV_35639,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_29_SRINVNOT,
      O => m_e_exp_mul_prod1_q(28)
    );
  m_e_exp_mul_prod1_q_29 : X_FF
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_29_DXMUX_35651,
      CE => m_e_exp_mul_prod1_q_29_CEINV_35638,
      CLK => m_e_exp_mul_prod1_q_29_CLKINV_35639,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_29_SRINVNOT,
      O => m_e_exp_mul_prod1_q(29)
    );
  exp_4_1 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X0Y18"
    )
    port map (
      ADR0 => e_4_IBUF_11081,
      ADR1 => VCC,
      ADR2 => d_4_IBUF_11074,
      ADR3 => c_e_q(0),
      O => exp(4)
    );
  m_e_exp_mul_prod1_q_62 : X_FF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_63_DYMUX_35694,
      CE => m_e_exp_mul_prod1_q_63_CEINV_35690,
      CLK => m_e_exp_mul_prod1_q_63_CLKINV_35691,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_63_SRINVNOT,
      O => m_e_exp_mul_prod1_q(62)
    );
  m_e_exp_mul_prod1_q_63 : X_FF
    generic map(
      LOC => "SLICE_X25Y23",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_63_DXMUX_35703,
      CE => m_e_exp_mul_prod1_q_63_CEINV_35690,
      CLK => m_e_exp_mul_prod1_q_63_CLKINV_35691,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_63_SRINVNOT,
      O => m_e_exp_mul_prod1_q(63)
    );
  exp_6_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X1Y21"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => e_6_IBUF_11085,
      ADR2 => d_6_IBUF_11078,
      ADR3 => VCC,
      O => exp(6)
    );
  pr_q_19 : X_FF
    generic map(
      LOC => "SLICE_X13Y39",
      INIT => '0'
    )
    port map (
      I => pr_q_19_DXMUX_36027,
      CE => pr_q_19_CEINV_36014,
      CLK => pr_q_19_CLKINV_36015,
      SET => GND,
      RST => pr_q_19_SRINVNOT,
      O => pr_q(19)
    );
  pr_q_26 : X_FF
    generic map(
      LOC => "SLICE_X9Y43",
      INIT => '0'
    )
    port map (
      I => pr_q_27_DYMUX_36046,
      CE => pr_q_27_CEINV_36042,
      CLK => pr_q_27_CLKINV_36043,
      SET => GND,
      RST => pr_q_27_SRINVNOT,
      O => pr_q(26)
    );
  pr_q_27 : X_FF
    generic map(
      LOC => "SLICE_X9Y43",
      INIT => '0'
    )
    port map (
      I => pr_q_27_DXMUX_36055,
      CE => pr_q_27_CEINV_36042,
      CLK => pr_q_27_CLKINV_36043,
      SET => GND,
      RST => pr_q_27_SRINVNOT,
      O => pr_q(27)
    );
  pr_q_28 : X_FF
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => '0'
    )
    port map (
      I => pr_q_29_DYMUX_36074,
      CE => pr_q_29_CEINV_36070,
      CLK => pr_q_29_CLKINV_36071,
      SET => GND,
      RST => pr_q_29_SRINVNOT,
      O => pr_q(28)
    );
  pr_q_29 : X_FF
    generic map(
      LOC => "SLICE_X0Y36",
      INIT => '0'
    )
    port map (
      I => pr_q_29_DXMUX_36083,
      CE => pr_q_29_CEINV_36070,
      CLK => pr_q_29_CLKINV_36071,
      SET => GND,
      RST => pr_q_29_SRINVNOT,
      O => pr_q(29)
    );
  m_e_exp_div_divisor_q_0 : X_FF
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_1_DYMUX_36105,
      CE => m_e_exp_div_divisor_q_1_CEINV_36101,
      CLK => m_e_exp_div_divisor_q_1_CLKINV_36102,
      SET => GND,
      RST => m_e_exp_div_divisor_q_1_SRINVNOT,
      O => m_e_exp_div_divisor_q(0)
    );
  pr_q_20 : X_FF
    generic map(
      LOC => "SLICE_X1Y40",
      INIT => '0'
    )
    port map (
      I => pr_q_21_DYMUX_35850,
      CE => pr_q_21_CEINV_35846,
      CLK => pr_q_21_CLKINV_35847,
      SET => GND,
      RST => pr_q_21_SRINVNOT,
      O => pr_q(20)
    );
  pr_q_21 : X_FF
    generic map(
      LOC => "SLICE_X1Y40",
      INIT => '0'
    )
    port map (
      I => pr_q_21_DXMUX_35859,
      CE => pr_q_21_CEINV_35846,
      CLK => pr_q_21_CLKINV_35847,
      SET => GND,
      RST => pr_q_21_SRINVNOT,
      O => pr_q(21)
    );
  pr_q_14 : X_FF
    generic map(
      LOC => "SLICE_X0Y38",
      INIT => '0'
    )
    port map (
      I => pr_q_15_DYMUX_35878,
      CE => pr_q_15_CEINV_35874,
      CLK => pr_q_15_CLKINV_35875,
      SET => GND,
      RST => pr_q_15_SRINVNOT,
      O => pr_q(14)
    );
  pr_q_15 : X_FF
    generic map(
      LOC => "SLICE_X0Y38",
      INIT => '0'
    )
    port map (
      I => pr_q_15_DXMUX_35887,
      CE => pr_q_15_CEINV_35874,
      CLK => pr_q_15_CLKINV_35875,
      SET => GND,
      RST => pr_q_15_SRINVNOT,
      O => pr_q(15)
    );
  pr_q_22 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      I => pr_q_23_DYMUX_35906,
      CE => pr_q_23_CEINV_35902,
      CLK => pr_q_23_CLKINV_35903,
      SET => GND,
      RST => pr_q_23_SRINVNOT,
      O => pr_q(22)
    );
  pr_q_23 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      I => pr_q_23_DXMUX_35915,
      CE => pr_q_23_CEINV_35902,
      CLK => pr_q_23_CLKINV_35903,
      SET => GND,
      RST => pr_q_23_SRINVNOT,
      O => pr_q(23)
    );
  pr_q_30 : X_FF
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => '0'
    )
    port map (
      I => pr_q_31_DYMUX_35934,
      CE => pr_q_31_CEINV_35930,
      CLK => pr_q_31_CLKINV_35931,
      SET => GND,
      RST => pr_q_31_SRINVNOT,
      O => pr_q(30)
    );
  m_e_exp_div_gestore_shift_rca_rca_0_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X20Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_0_sc_in_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_divisor_q(0),
      O => m_e_exp_div_sum1(0)
    );
  m_e_exp_div_divisor_q_1 : X_FF
    generic map(
      LOC => "SLICE_X20Y8",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_1_DXMUX_36123,
      CE => m_e_exp_div_divisor_q_1_CEINV_36101,
      CLK => m_e_exp_div_divisor_q_1_CLKINV_36102,
      SET => GND,
      RST => m_e_exp_div_divisor_q_1_SRINVNOT,
      O => m_e_exp_div_divisor_q(1)
    );
  m_e_exp_div_divisor_q_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_3_DYMUX_36142,
      CE => m_e_exp_div_divisor_q_3_CEINV_36138,
      CLK => m_e_exp_div_divisor_q_3_CLKINV_36139,
      SET => GND,
      RST => m_e_exp_div_divisor_q_3_SRINVNOT,
      O => m_e_exp_div_divisor_q(2)
    );
  m_e_exp_div_divisor_q_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_3_DXMUX_36151,
      CE => m_e_exp_div_divisor_q_3_CEINV_36138,
      CLK => m_e_exp_div_divisor_q_3_CLKINV_36139,
      SET => GND,
      RST => m_e_exp_div_divisor_q_3_SRINVNOT,
      O => m_e_exp_div_divisor_q(3)
    );
  m_e_exp_div_divisor_q_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_5_DYMUX_36170,
      CE => m_e_exp_div_divisor_q_5_CEINV_36166,
      CLK => m_e_exp_div_divisor_q_5_CLKINV_36167,
      SET => GND,
      RST => m_e_exp_div_divisor_q_5_SRINVNOT,
      O => m_e_exp_div_divisor_q(4)
    );
  m_e_exp_div_divisor_q_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_5_DXMUX_36179,
      CE => m_e_exp_div_divisor_q_5_CEINV_36166,
      CLK => m_e_exp_div_divisor_q_5_CLKINV_36167,
      SET => GND,
      RST => m_e_exp_div_divisor_q_5_SRINVNOT,
      O => m_e_exp_div_divisor_q(5)
    );
  m_e_exp_div_divisor_q_6 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_7_DYMUX_36198,
      CE => m_e_exp_div_divisor_q_7_CEINV_36194,
      CLK => m_e_exp_div_divisor_q_7_CLKINV_36195,
      SET => GND,
      RST => m_e_exp_div_divisor_q_7_SRINVNOT,
      O => m_e_exp_div_divisor_q(6)
    );
  pr_q_31 : X_FF
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => '0'
    )
    port map (
      I => pr_q_31_DXMUX_35943,
      CE => pr_q_31_CEINV_35930,
      CLK => pr_q_31_CLKINV_35931,
      SET => GND,
      RST => pr_q_31_SRINVNOT,
      O => pr_q(31)
    );
  pr_q_16 : X_FF
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => '0'
    )
    port map (
      I => pr_q_17_DYMUX_35962,
      CE => pr_q_17_CEINV_35958,
      CLK => pr_q_17_CLKINV_35959,
      SET => GND,
      RST => pr_q_17_SRINVNOT,
      O => pr_q(16)
    );
  pr_q_17 : X_FF
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => '0'
    )
    port map (
      I => pr_q_17_DXMUX_35971,
      CE => pr_q_17_CEINV_35958,
      CLK => pr_q_17_CLKINV_35959,
      SET => GND,
      RST => pr_q_17_SRINVNOT,
      O => pr_q(17)
    );
  pr_q_24 : X_FF
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => '0'
    )
    port map (
      I => pr_q_25_DYMUX_35990,
      CE => pr_q_25_CEINV_35986,
      CLK => pr_q_25_CLKINV_35987,
      SET => GND,
      RST => pr_q_25_SRINVNOT,
      O => pr_q(24)
    );
  pr_q_25 : X_FF
    generic map(
      LOC => "SLICE_X7Y42",
      INIT => '0'
    )
    port map (
      I => pr_q_25_DXMUX_35999,
      CE => pr_q_25_CEINV_35986,
      CLK => pr_q_25_CLKINV_35987,
      SET => GND,
      RST => pr_q_25_SRINVNOT,
      O => pr_q(25)
    );
  pr_q_18 : X_FF
    generic map(
      LOC => "SLICE_X13Y39",
      INIT => '0'
    )
    port map (
      I => pr_q_19_DYMUX_36018,
      CE => pr_q_19_CEINV_36014,
      CLK => pr_q_19_CLKINV_36015,
      SET => GND,
      RST => pr_q_19_SRINVNOT,
      O => pr_q(18)
    );
  m_e_exp_div_divisor_q_7 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_7_DXMUX_36207,
      CE => m_e_exp_div_divisor_q_7_CEINV_36194,
      CLK => m_e_exp_div_divisor_q_7_CLKINV_36195,
      SET => GND,
      RST => m_e_exp_div_divisor_q_7_SRINVNOT,
      O => m_e_exp_div_divisor_q(7)
    );
  m_e_exp_div_divisor_q_8 : X_FF
    generic map(
      LOC => "SLICE_X17Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_9_DYMUX_36226,
      CE => m_e_exp_div_divisor_q_9_CEINV_36222,
      CLK => m_e_exp_div_divisor_q_9_CLKINV_36223,
      SET => GND,
      RST => m_e_exp_div_divisor_q_9_SRINVNOT,
      O => m_e_exp_div_divisor_q(8)
    );
  m_e_exp_div_divisor_q_9 : X_FF
    generic map(
      LOC => "SLICE_X17Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_9_DXMUX_36235,
      CE => m_e_exp_div_divisor_q_9_CEINV_36222,
      CLK => m_e_exp_div_divisor_q_9_CLKINV_36223,
      SET => GND,
      RST => m_e_exp_div_divisor_q_9_SRINVNOT,
      O => m_e_exp_div_divisor_q(9)
    );
  n_calc_gestore_shift_rca_rca_11_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X1Y9"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => N883
    );
  msg_hashed_1_q_31 : X_FF
    generic map(
      LOC => "SLICE_X1Y9",
      INIT => '0'
    )
    port map (
      I => msg_hashed_1_q_31_DYMUX_36269,
      CE => msg_hashed_1_q_31_CEINV_36258,
      CLK => msg_hashed_1_q_31_CLKINV_36259,
      SET => GND,
      RST => msg_hashed_1_q_31_FFY_RSTAND_36275,
      O => msg_hashed_1_q(31)
    );
  msg_hashed_1_q_31_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_1_q_31_FFY_RSTAND_36275
    );
  n_calc_gestore_shift_rca_rca_11_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X1Y9"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_11_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_10_sc_ch_inst_edge_triggered_q_0_Q,
      O => N884
    );
  m_e_exp_counter_o_count_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y26",
      INIT => '1'
    )
    port map (
      I => m_e_exp_counter_o_count_0_DYMUX_36309,
      CE => m_e_exp_counter_o_count_0_CEINV_36297,
      CLK => m_e_exp_counter_o_count_0_CLKINV_36298,
      SET => m_e_exp_counter_o_count_0_SRINVNOT,
      RST => GND,
      O => m_e_exp_counter_o_count(1)
    );
  n_calc_prod1_q_27 : X_FF
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_27_DXMUX_36575,
      CE => n_calc_prod1_q_27_CEINV_36562,
      CLK => n_calc_prod1_q_27_CLKINV_36563,
      SET => GND,
      RST => n_calc_prod1_q_27_SRINVNOT,
      O => n_calc_prod1_q(27)
    );
  n_calc_prod1_q_18 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_19_DYMUX_36594,
      CE => n_calc_prod1_q_19_CEINV_36590,
      CLK => n_calc_prod1_q_19_CLKINV_36591,
      SET => GND,
      RST => n_calc_prod1_q_19_SRINVNOT,
      O => n_calc_prod1_q(18)
    );
  n_calc_prod1_q_19 : X_FF
    generic map(
      LOC => "SLICE_X15Y23",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_19_DXMUX_36603,
      CE => n_calc_prod1_q_19_CEINV_36590,
      CLK => n_calc_prod1_q_19_CLKINV_36591,
      SET => GND,
      RST => n_calc_prod1_q_19_SRINVNOT,
      O => n_calc_prod1_q(19)
    );
  n_calc_prod1_q_28 : X_FF
    generic map(
      LOC => "SLICE_X15Y29",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_29_DYMUX_36622,
      CE => n_calc_prod1_q_29_CEINV_36618,
      CLK => n_calc_prod1_q_29_CLKINV_36619,
      SET => GND,
      RST => n_calc_prod1_q_29_SRINVNOT,
      O => n_calc_prod1_q(28)
    );
  n_calc_prod1_q_29 : X_FF
    generic map(
      LOC => "SLICE_X15Y29",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_29_DXMUX_36631,
      CE => n_calc_prod1_q_29_CEINV_36618,
      CLK => n_calc_prod1_q_29_CLKINV_36619,
      SET => GND,
      RST => n_calc_prod1_q_29_SRINVNOT,
      O => n_calc_prod1_q(29)
    );
  hash_dato_hashed_21 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y29",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_22_DYMUX_36648,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_21_CLK,
      SET => GND,
      RST => hash_dato_hashed_22_SRINVNOT,
      O => hash_dato_hashed(21)
    );
  m_e_exp_mul_gestore_shift_rca_rca_4_fa_c1 : X_LUT4
    generic map(
      INIT => X"D4E8",
      LOC => "SLICE_X12Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_gestore_shift_rca_carry_4_Q,
      ADR3 => m_e_exp_mul_m_q(4),
      O => m_e_exp_mul_gestore_shift_rca_carry_5_Q
    );
  m_e_exp_counter_o_count_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y26",
      INIT => '1'
    )
    port map (
      I => m_e_exp_counter_o_count_0_DXMUX_36324,
      CE => m_e_exp_counter_o_count_0_CEINV_36297,
      CLK => m_e_exp_counter_o_count_0_CLKINV_36298,
      SET => m_e_exp_counter_o_count_0_SRINVNOT,
      RST => GND,
      O => m_e_exp_counter_o_count(0)
    );
  n_calc_prod1_q_10 : X_FF
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_11_DYMUX_36342,
      CE => n_calc_prod1_q_11_CEINV_36338,
      CLK => n_calc_prod1_q_11_CLKINV_36339,
      SET => GND,
      RST => n_calc_prod1_q_11_SRINVNOT,
      O => n_calc_prod1_q(10)
    );
  n_calc_prod1_q_11 : X_FF
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_11_DXMUX_36351,
      CE => n_calc_prod1_q_11_CEINV_36338,
      CLK => n_calc_prod1_q_11_CLKINV_36339,
      SET => GND,
      RST => n_calc_prod1_q_11_SRINVNOT,
      O => n_calc_prod1_q(11)
    );
  n_calc_prod1_q_20 : X_FF
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_21_DYMUX_36370,
      CE => n_calc_prod1_q_21_CEINV_36366,
      CLK => n_calc_prod1_q_21_CLKINV_36367,
      SET => GND,
      RST => n_calc_prod1_q_21_SRINVNOT,
      O => n_calc_prod1_q(20)
    );
  n_calc_prod1_q_21 : X_FF
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_21_DXMUX_36379,
      CE => n_calc_prod1_q_21_CEINV_36366,
      CLK => n_calc_prod1_q_21_CLKINV_36367,
      SET => GND,
      RST => n_calc_prod1_q_21_SRINVNOT,
      O => n_calc_prod1_q(21)
    );
  n_calc_prod1_q_15 : X_FF
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_15_DXMUX_36491,
      CE => n_calc_prod1_q_15_CEINV_36478,
      CLK => n_calc_prod1_q_15_CLKINV_36479,
      SET => GND,
      RST => n_calc_prod1_q_15_SRINVNOT,
      O => n_calc_prod1_q(15)
    );
  n_calc_prod1_q_24 : X_FF
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_25_DYMUX_36510,
      CE => n_calc_prod1_q_25_CEINV_36506,
      CLK => n_calc_prod1_q_25_CLKINV_36507,
      SET => GND,
      RST => n_calc_prod1_q_25_SRINVNOT,
      O => n_calc_prod1_q(24)
    );
  n_calc_prod1_q_25 : X_FF
    generic map(
      LOC => "SLICE_X21Y24",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_25_DXMUX_36519,
      CE => n_calc_prod1_q_25_CEINV_36506,
      CLK => n_calc_prod1_q_25_CLKINV_36507,
      SET => GND,
      RST => n_calc_prod1_q_25_SRINVNOT,
      O => n_calc_prod1_q(25)
    );
  n_calc_prod1_q_16 : X_FF
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_17_DYMUX_36538,
      CE => n_calc_prod1_q_17_CEINV_36534,
      CLK => n_calc_prod1_q_17_CLKINV_36535,
      SET => GND,
      RST => n_calc_prod1_q_17_SRINVNOT,
      O => n_calc_prod1_q(16)
    );
  n_calc_prod1_q_17 : X_FF
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_17_DXMUX_36547,
      CE => n_calc_prod1_q_17_CEINV_36534,
      CLK => n_calc_prod1_q_17_CLKINV_36535,
      SET => GND,
      RST => n_calc_prod1_q_17_SRINVNOT,
      O => n_calc_prod1_q(17)
    );
  n_calc_prod1_q_26 : X_FF
    generic map(
      LOC => "SLICE_X21Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_27_DYMUX_36566,
      CE => n_calc_prod1_q_27_CEINV_36562,
      CLK => n_calc_prod1_q_27_CLKINV_36563,
      SET => GND,
      RST => n_calc_prod1_q_27_SRINVNOT,
      O => n_calc_prod1_q(26)
    );
  n_calc_prod1_q_12 : X_FF
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_13_DYMUX_36398,
      CE => n_calc_prod1_q_13_CEINV_36394,
      CLK => n_calc_prod1_q_13_CLKINV_36395,
      SET => GND,
      RST => n_calc_prod1_q_13_SRINVNOT,
      O => n_calc_prod1_q(12)
    );
  n_calc_prod1_q_13 : X_FF
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_13_DXMUX_36407,
      CE => n_calc_prod1_q_13_CEINV_36394,
      CLK => n_calc_prod1_q_13_CLKINV_36395,
      SET => GND,
      RST => n_calc_prod1_q_13_SRINVNOT,
      O => n_calc_prod1_q(13)
    );
  n_calc_prod1_q_30 : X_FF
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_31_DYMUX_36426,
      CE => n_calc_prod1_q_31_CEINV_36422,
      CLK => n_calc_prod1_q_31_CLKINV_36423,
      SET => GND,
      RST => n_calc_prod1_q_31_SRINVNOT,
      O => n_calc_prod1_q(30)
    );
  n_calc_prod1_q_31 : X_FF
    generic map(
      LOC => "SLICE_X12Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_31_DXMUX_36435,
      CE => n_calc_prod1_q_31_CEINV_36422,
      CLK => n_calc_prod1_q_31_CLKINV_36423,
      SET => GND,
      RST => n_calc_prod1_q_31_SRINVNOT,
      O => n_calc_prod1_q(31)
    );
  n_calc_prod1_q_22 : X_FF
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_23_DYMUX_36454,
      CE => n_calc_prod1_q_23_CEINV_36450,
      CLK => n_calc_prod1_q_23_CLKINV_36451,
      SET => GND,
      RST => n_calc_prod1_q_23_SRINVNOT,
      O => n_calc_prod1_q(22)
    );
  n_calc_prod1_q_23 : X_FF
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_23_DXMUX_36463,
      CE => n_calc_prod1_q_23_CEINV_36450,
      CLK => n_calc_prod1_q_23_CLKINV_36451,
      SET => GND,
      RST => n_calc_prod1_q_23_SRINVNOT,
      O => n_calc_prod1_q(23)
    );
  n_calc_prod1_q_14 : X_FF
    generic map(
      LOC => "SLICE_X5Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_15_DYMUX_36482,
      CE => n_calc_prod1_q_15_CEINV_36478,
      CLK => n_calc_prod1_q_15_CLKINV_36479,
      SET => GND,
      RST => n_calc_prod1_q_15_SRINVNOT,
      O => n_calc_prod1_q(14)
    );
  n_val_q_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => '0'
    )
    port map (
      I => n_val_q_1_DYMUX_37119,
      CE => VCC,
      CLK => n_val_q_1_CLKINV_37116,
      SET => GND,
      RST => n_val_q_1_SRINVNOT,
      O => n_val_q(0)
    );
  n_val_q_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => '0'
    )
    port map (
      I => n_val_q_1_DXMUX_37127,
      CE => VCC,
      CLK => n_val_q_1_CLKINV_37116,
      SET => GND,
      RST => n_val_q_1_SRINVNOT,
      O => n_val_q(1)
    );
  n_val_q_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => '0'
    )
    port map (
      I => n_val_q_3_DYMUX_37165,
      CE => VCC,
      CLK => n_val_q_3_CLKINV_37146,
      SET => GND,
      RST => n_val_q_3_SRINVNOT,
      O => n_val_q(2)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X17Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(2),
      ADR2 => n_val_q(2),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(2)
    );
  n_val_q_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => '0'
    )
    port map (
      I => n_val_q_3_DXMUX_37182,
      CE => VCC,
      CLK => n_val_q_3_CLKINV_37146,
      SET => GND,
      RST => n_val_q_3_SRINVNOT,
      O => n_val_q(3)
    );
  hash_dato_hashed_22 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y29",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_22_DXMUX_36656,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_22_CLK,
      SET => GND,
      RST => hash_dato_hashed_22_SRINVNOT,
      O => hash_dato_hashed(22)
    );
  hash_dato_hashed_23 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_24_DYMUX_36672,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_23_CLK,
      SET => GND,
      RST => hash_dato_hashed_24_SRINVNOT,
      O => hash_dato_hashed(23)
    );
  hash_dato_hashed_24 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_24_DXMUX_36680,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_24_CLK,
      SET => GND,
      RST => hash_dato_hashed_24_SRINVNOT,
      O => hash_dato_hashed(24)
    );
  hash_dato_hashed_25 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_26_DYMUX_36696,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_25_CLK,
      SET => GND,
      RST => hash_dato_hashed_26_SRINVNOT,
      O => hash_dato_hashed(25)
    );
  hash_dato_hashed_26 : X_LATCHE
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_26_DXMUX_36704,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_26_CLK,
      SET => GND,
      RST => hash_dato_hashed_26_SRINVNOT,
      O => hash_dato_hashed(26)
    );
  hash_dato_hashed_17 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_18_DYMUX_36720,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_17_CLK,
      SET => GND,
      RST => hash_dato_hashed_18_SRINVNOT,
      O => hash_dato_hashed(17)
    );
  hash_dato_hashed_18 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      I => hash_dato_hashed_18_DXMUX_36728,
      GE => VCC,
      CLK => NlwInverterSignal_hash_dato_hashed_18_CLK,
      SET => GND,
      RST => hash_dato_hashed_18_SRINVNOT,
      O => hash_dato_hashed(18)
    );
  m_e_exp_mul_a_chain_gen_8_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"B1E4",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_9_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1495,
      O => m_e_exp_mul_a_x_8_Q
    );
  m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X29Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_DXMUX_36835,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_CLKINV_36819,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_36840,
      O => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_8_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_36840
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW10 : X_LUT4
    generic map(
      INIT => X"0082",
      LOC => "SLICE_X24Y4"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_62_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_operation_counter_hit_11564,
      O => N919
    );
  n_calc_a_chain_gen_31_sc_in_inst_mux2_1_X_SW0_SW1 : X_LUT4
    generic map(
      INIT => X"0A02",
      LOC => "SLICE_X0Y12"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_30_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_en_a_0,
      ADR2 => n_calc_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => N845
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW6 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => N744,
      ADR2 => N958_0,
      ADR3 => N738,
      O => N1094
    );
  m_e_exp_mul_gestore_shift_rca_rca_29_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"1D1D",
      LOC => "SLICE_X21Y35"
    )
    port map (
      ADR0 => N789,
      ADR1 => N792,
      ADR2 => N790,
      ADR3 => VCC,
      O => N949
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X30Y16"
    )
    port map (
      ADR0 => N745,
      ADR1 => N959_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N1089
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW5 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X28Y8"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1180
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_26_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X25Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(26),
      ADR3 => VCC,
      O => m_e_exp_mul_gestore_shift_b_add_sub_26_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW5 : X_LUT4
    generic map(
      INIT => X"CDC8",
      LOC => "SLICE_X23Y19"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N775_0,
      ADR2 => N953_0,
      ADR3 => N774_0,
      O => N1104
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_19_Result1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X26Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(19),
      O => m_e_exp_mul_gestore_shift_b_add_sub_19_Q
    );
  m_e_exp_div_gestore_shift_rca_rca_61_fa_c1_SW7 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X29Y8"
    )
    port map (
      ADR0 => N953_0,
      ADR1 => N777,
      ADR2 => N778,
      ADR3 => m_e_exp_div_a_s,
      O => N1107
    );
  m_e_exp_selettore_mul_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_selettore_mul_q_1_DYMUX_37093,
      CE => m_e_exp_selettore_mul_q_1_CEINV_37089,
      CLK => m_e_exp_selettore_mul_q_1_CLKINV_37090,
      SET => GND,
      RST => m_e_exp_selettore_mul_q_1_SRINVNOT,
      O => m_e_exp_selettore_mul_q(0)
    );
  m_e_exp_selettore_mul_q_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_selettore_mul_q_1_DXMUX_37102,
      CE => m_e_exp_selettore_mul_q_1_CEINV_37089,
      CLK => m_e_exp_selettore_mul_q_1_CLKINV_37090,
      SET => GND,
      RST => m_e_exp_selettore_mul_q_1_SRINVNOT,
      O => m_e_exp_selettore_mul_q(1)
    );
  n_val_q_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => '0'
    )
    port map (
      I => n_val_q_5_DYMUX_37220,
      CE => VCC,
      CLK => n_val_q_5_CLKINV_37201,
      SET => GND,
      RST => n_val_q_5_SRINVNOT,
      O => n_val_q(4)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(4),
      ADR2 => VCC,
      ADR3 => n_val_q(4),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(4)
    );
  n_val_q_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => '0'
    )
    port map (
      I => n_val_q_5_DXMUX_37237,
      CE => VCC,
      CLK => n_val_q_5_CLKINV_37201,
      SET => GND,
      RST => n_val_q_5_SRINVNOT,
      O => n_val_q(5)
    );
  n_val_q_6 : X_FF
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => '0'
    )
    port map (
      I => n_val_q_7_DYMUX_37275,
      CE => VCC,
      CLK => n_val_q_7_CLKINV_37256,
      SET => GND,
      RST => n_val_q_7_SRINVNOT,
      O => n_val_q(6)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X17Y15"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(6),
      ADR1 => VCC,
      ADR2 => n_val_q(6),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(6)
    );
  n_val_q_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => '0'
    )
    port map (
      I => n_val_q_7_DXMUX_37292,
      CE => VCC,
      CLK => n_val_q_7_CLKINV_37256,
      SET => GND,
      RST => n_val_q_7_SRINVNOT,
      O => n_val_q(7)
    );
  p_val_q_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => '0'
    )
    port map (
      I => p_val_q_5_DXMUX_37658,
      CE => VCC,
      CLK => p_val_q_5_CLKINV_37647,
      SET => GND,
      RST => p_val_q_5_SRINVNOT,
      O => p_val_q(5)
    );
  p_val_q_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      I => p_val_q_7_DYMUX_37674,
      CE => VCC,
      CLK => p_val_q_7_CLKINV_37671,
      SET => GND,
      RST => p_val_q_7_SRINVNOT,
      O => p_val_q(6)
    );
  p_val_q_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      I => p_val_q_7_DXMUX_37682,
      CE => VCC,
      CLK => p_val_q_7_CLKINV_37671,
      SET => GND,
      RST => p_val_q_7_SRINVNOT,
      O => p_val_q(7)
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW7 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X30Y3"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => VCC,
      O => N1083
    );
  m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16 : X_LUT4
    generic map(
      INIT => X"C0A0",
      LOC => "SLICE_X2Y43"
    )
    port map (
      ADR0 => msg_4_IBUF_11129,
      ADR1 => pr_q(4),
      ADR2 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11,
      ADR3 => c_e_q(0),
      O => m_e_exp_mul_q_chain_gen_5_sc_ch_inst_mux2_1_X16_37734
    );
  m_e_exp_div_cu_en_res1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X25Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_operation_counter_hit_11564,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      O => m_e_exp_div_en_res
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_31_Result1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X23Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_m_q(31),
      O => m_e_exp_mul_gestore_shift_b_add_sub_31_Q
    );
  m_e_exp_d_val_q_15 : X_FF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_15_DXMUX_37585,
      CE => m_e_exp_d_val_q_15_CEINV_37563,
      CLK => m_e_exp_d_val_q_15_CLKINV_37564,
      SET => GND,
      RST => m_e_exp_d_val_q_15_SRINVNOT,
      O => m_e_exp_d_val_q(15)
    );
  p_val_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y26",
      INIT => '0'
    )
    port map (
      I => p_val_q_1_DYMUX_37602,
      CE => VCC,
      CLK => p_val_q_1_CLKINV_37599,
      SET => GND,
      RST => p_val_q_1_SRINVNOT,
      O => p_val_q(0)
    );
  p_val_q_1 : X_FF
    generic map(
      LOC => "SLICE_X0Y26",
      INIT => '0'
    )
    port map (
      I => p_val_q_1_DXMUX_37610,
      CE => VCC,
      CLK => p_val_q_1_CLKINV_37599,
      SET => GND,
      RST => p_val_q_1_SRINVNOT,
      O => p_val_q(1)
    );
  p_val_q_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => '0'
    )
    port map (
      I => p_val_q_3_DYMUX_37626,
      CE => VCC,
      CLK => p_val_q_3_CLKINV_37623,
      SET => GND,
      RST => p_val_q_3_SRINVNOT,
      O => p_val_q(2)
    );
  p_val_q_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => '0'
    )
    port map (
      I => p_val_q_3_DXMUX_37634,
      CE => VCC,
      CLK => p_val_q_3_CLKINV_37623,
      SET => GND,
      RST => p_val_q_3_SRINVNOT,
      O => p_val_q(3)
    );
  p_val_q_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => '0'
    )
    port map (
      I => p_val_q_5_DYMUX_37650,
      CE => VCC,
      CLK => p_val_q_5_CLKINV_37647,
      SET => GND,
      RST => p_val_q_5_SRINVNOT,
      O => p_val_q(4)
    );
  n_val_q_8 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      I => n_val_q_9_DYMUX_37330,
      CE => VCC,
      CLK => n_val_q_9_CLKINV_37311,
      SET => GND,
      RST => n_val_q_9_SRINVNOT,
      O => n_val_q(8)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X17Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(8),
      ADR2 => n_val_q(8),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(8)
    );
  n_val_q_9 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      I => n_val_q_9_DXMUX_37347,
      CE => VCC,
      CLK => n_val_q_9_CLKINV_37311,
      SET => GND,
      RST => n_val_q_9_SRINVNOT,
      O => n_val_q(9)
    );
  n_calc_a_chain_gen_20_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"CCA5",
      LOC => "SLICE_X5Y2"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => N420
    );
  m_e_exp_mul_a_chain_gen_20_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8BB8",
      LOC => "SLICE_X28Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => N1521,
      ADR3 => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_a_x_20_Q
    );
  m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X28Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_DXMUX_37406,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_CLKINV_37390,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_37411,
      O => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_20_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_37411
    );
  m_e_exp_mul_a_chain_gen_12_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"C5CA",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => N1507,
      O => m_e_exp_mul_a_x_12_Q
    );
  m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_DXMUX_37441,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_CLKINV_37425,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_37446,
      O => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_12_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_37446
    );
  m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X6Y42"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => pr_q(16),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_17_sc_ch_inst_mux2_1_X8_37469
    );
  m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X7Y40"
    )
    port map (
      ADR0 => pr_q(17),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_18_sc_ch_inst_mux2_1_X8_37493
    );
  m_e_exp_m_e_g_val_mul_mux0001_0_1 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X12Y29"
    )
    port map (
      ADR0 => m_e_exp_exp_bit,
      ADR1 => m_e_exp_mul_f_q(0),
      ADR2 => m_e_exp_m_e_g_current_state_cmp_eq0006,
      ADR3 => m_e_exp_div_f_s_q(0),
      O => m_e_exp_m_e_g_val_mul_mux0001(0)
    );
  m_e_exp_m_e_g_val_mul_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_val_mul_1_DXMUX_37524,
      CE => m_e_exp_m_e_g_val_mul_1_CEINV_37508,
      CLK => m_e_exp_m_e_g_val_mul_1_CLKINV_37509,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_val_mul(1)
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_23_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X31Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_m_q(23),
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_gestore_shift_b_add_sub_23_Q
    );
  m_e_exp_d_val_q_14 : X_FF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_15_DYMUX_37567,
      CE => m_e_exp_d_val_q_15_CEINV_37563,
      CLK => m_e_exp_d_val_q_15_CLKINV_37564,
      SET => GND,
      RST => m_e_exp_d_val_q_15_SRINVNOT,
      O => m_e_exp_d_val_q(14)
    );
  q_val_q_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y0",
      INIT => '0'
    )
    port map (
      I => q_val_q_1_DYMUX_37770,
      CE => VCC,
      CLK => q_val_q_1_CLKINV_37767,
      SET => GND,
      RST => q_val_q_1_SRINVNOT,
      O => q_val_q(0)
    );
  q_val_q_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y0",
      INIT => '0'
    )
    port map (
      I => q_val_q_1_DXMUX_37778,
      CE => VCC,
      CLK => q_val_q_1_CLKINV_37767,
      SET => GND,
      RST => q_val_q_1_SRINVNOT,
      O => q_val_q(1)
    );
  q_val_q_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y1",
      INIT => '0'
    )
    port map (
      I => q_val_q_3_DYMUX_37794,
      CE => VCC,
      CLK => q_val_q_3_CLKINV_37791,
      SET => GND,
      RST => q_val_q_3_SRINVNOT,
      O => q_val_q(2)
    );
  q_val_q_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y1",
      INIT => '0'
    )
    port map (
      I => q_val_q_3_DXMUX_37802,
      CE => VCC,
      CLK => q_val_q_3_CLKINV_37791,
      SET => GND,
      RST => q_val_q_3_SRINVNOT,
      O => q_val_q(3)
    );
  q_val_q_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y0",
      INIT => '0'
    )
    port map (
      I => q_val_q_5_DYMUX_37818,
      CE => VCC,
      CLK => q_val_q_5_CLKINV_37815,
      SET => GND,
      RST => q_val_q_5_SRINVNOT,
      O => q_val_q(4)
    );
  q_val_q_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y0",
      INIT => '0'
    )
    port map (
      I => q_val_q_5_DXMUX_37826,
      CE => VCC,
      CLK => q_val_q_5_CLKINV_37815,
      SET => GND,
      RST => q_val_q_5_SRINVNOT,
      O => q_val_q(5)
    );
  q_val_q_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y0",
      INIT => '0'
    )
    port map (
      I => q_val_q_7_DYMUX_37842,
      CE => VCC,
      CLK => q_val_q_7_CLKINV_37839,
      SET => GND,
      RST => q_val_q_7_SRINVNOT,
      O => q_val_q(6)
    );
  q_val_q_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y0",
      INIT => '0'
    )
    port map (
      I => q_val_q_7_DXMUX_37850,
      CE => VCC,
      CLK => q_val_q_7_CLKINV_37839,
      SET => GND,
      RST => q_val_q_7_SRINVNOT,
      O => q_val_q(7)
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X11Y40"
    )
    port map (
      ADR0 => pr_q(18),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X8_37878
    );
  m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"5000",
      LOC => "SLICE_X8Y42"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => VCC,
      ADR2 => m_e_exp_d_val_q(15),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_16_sc_ch_inst_mux2_1_X13_37902
    );
  m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X8Y40"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(18),
      ADR1 => m_e_exp_selettore_mul_q(0),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_19_sc_ch_inst_mux2_1_X13_37926
    );
  m_e_exp_div_gestore_shift_rca_rca_63_fa_ha2_Mxor_s_Result1_SW7 : X_LUT4
    generic map(
      INIT => X"AA88",
      LOC => "SLICE_X24Y5"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR1 => m_e_exp_div_remainder_chain_gen_63_sc_out_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_operation_counter_hit_11564,
      O => N781
    );
  n_calc_operation_counter_count_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_operation_counter_count_0_DYMUX_37978,
      CE => n_calc_operation_counter_count_0_CEINV_37966,
      CLK => n_calc_operation_counter_count_0_CLKINV_37967,
      SET => GND,
      RST => n_calc_operation_counter_count_0_SRINVNOT,
      O => n_calc_operation_counter_count(1)
    );
  m_e_exp_div_cu_en_r4 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X14Y25"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd6_11177,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd5_12303,
      ADR3 => m_e_exp_m_e_g_en_div_12301,
      O => m_e_exp_div_cu_en_r4_37991
    );
  m_e_exp_div_gestore_shift_rca_rca_14_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X14Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(15),
      O => N1013
    );
  m_e_exp_div_gestore_shift_rca_rca_38_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"E0F1",
      LOC => "SLICE_X24Y7"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_remainder_chain_gen_37_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1129
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW5 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X29Y16"
    )
    port map (
      ADR0 => N745,
      ADR1 => m_e_exp_div_remainder_chain_gen_47_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_46_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N959_0,
      O => N1092
    );
  m_e_exp_mul_operation_counter_count_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_operation_counter_count_0_DYMUX_38446,
      CE => m_e_exp_mul_operation_counter_count_0_CEINV_38434,
      CLK => m_e_exp_mul_operation_counter_count_0_CLKINV_38435,
      SET => GND,
      RST => m_e_exp_mul_operation_counter_count_0_SRINVNOT,
      O => m_e_exp_mul_operation_counter_count(1)
    );
  m_e_exp_div_gestore_shift_rca_rca_30_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X14Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(31),
      ADR3 => m_e_exp_div_remainder_chain_gen_31_sc_ch_inst_edge_triggered_q_0_Q,
      O => N964
    );
  m_e_exp_mul_operation_counter_count_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_operation_counter_count_0_DXMUX_38464,
      CE => m_e_exp_mul_operation_counter_count_0_CEINV_38434,
      CLK => m_e_exp_mul_operation_counter_count_0_CLKINV_38435,
      SET => GND,
      RST => m_e_exp_mul_operation_counter_count_0_SRINVNOT,
      O => m_e_exp_mul_operation_counter_count(0)
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X10Y43"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(1),
      ADR1 => pr_q(19),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X8_38493
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd3_2_DYMUX_38247,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd3_2_CLKINV_38237,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd3_2_FFY_RSTAND_38252,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_2_FFY_RSTAND_38252
    );
  m_e_exp_div_gestore_shift_rca_rca_2_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0",
      LOC => "SLICE_X15Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(3),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(2),
      O => N723
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd3_3_DYMUX_38283,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd3_3_CLKINV_38273,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd3_3_FFY_RSTAND_38288,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892
    );
  m_e_exp_div_cu_current_state_FSM_FFd3_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_3_FFY_RSTAND_38288
    );
  m_e_exp_div_gestore_shift_rca_rca_6_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X15Y14"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(7),
      ADR3 => VCC,
      O => N1210
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_3_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X15Y8"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(3),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      O => m_e_exp_div_gestore_shift_b_add_sub_3_pack_2
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_2_DYMUX_38323,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd4_2_CLKINV_38313,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd4_2_FFY_RSTAND_38328,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_2_FFY_RSTAND_38328
    );
  m_e_exp_div_gestore_shift_rca_rca_2_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FAE8",
      LOC => "SLICE_X15Y8"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(3),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(2),
      O => N724
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_3_DYMUX_38359,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd4_3_CLKINV_38349,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd4_3_FFY_RSTAND_38364,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893
    );
  m_e_exp_div_cu_current_state_FSM_FFd4_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X14Y14",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_3_FFY_RSTAND_38364
    );
  n_calc_operation_counter_count_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      I => n_calc_operation_counter_count_0_DXMUX_37994,
      CE => n_calc_operation_counter_count_0_CEINV_37966,
      CLK => n_calc_operation_counter_count_0_CLKINV_37967,
      SET => GND,
      RST => n_calc_operation_counter_count_0_SRINVNOT,
      O => n_calc_operation_counter_count(0)
    );
  m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_mux2_1_X_SW2 : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X24Y6"
    )
    port map (
      ADR0 => N1073,
      ADR1 => N1109,
      ADR2 => N516_0,
      ADR3 => m_e_exp_div_cu_en_r5_11430,
      O => N1219
    );
  m_e_exp_mul_a_chain_gen_21_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"B88B",
      LOC => "SLICE_X29Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      O => N429
    );
  n_calc_a_chain_gen_21_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"B88B",
      LOC => "SLICE_X4Y3"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_en_a_0,
      O => N426
    );
  m_e_exp_mul_a_chain_gen_13_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8BB8",
      LOC => "SLICE_X30Y31"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => N1513,
      ADR3 => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_a_x_13_Q
    );
  m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_DXMUX_38102,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_CLKINV_38086,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_38107,
      O => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y31",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_13_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_38107
    );
  m_e_exp_div_cu_current_state_FSM_Out61 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X24Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_1_12275,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_1_12277,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_1_12276,
      O => m_e_exp_div_a_s_pack_2
    );
  m_e_exp_m_e_g_d_res_mux0002_17_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X25Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_mul_prod1_q(46),
      ADR2 => m_e_exp_div_q_r_l_q(46),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N299
    );
  m_e_exp_m_e_g_d_res_mux0002_18_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(45),
      ADR1 => m_e_exp_mul_prod1_q(45),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N297
    );
  n_calc_a_chain_gen_26_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"B88B",
      LOC => "SLICE_X1Y6"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_en_a_0,
      ADR3 => n_calc_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N456
    );
  m_e_exp_m_e_g_d_res_mux0002_19_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X26Y25"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(44),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_div_q_r_l_q(44),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N295
    );
  m_e_exp_m_e_g_d_res_mux0002_1_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y23"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_div_q_r_l_q(62),
      ADR3 => m_e_exp_mul_prod1_q(62),
      O => N293
    );
  m_e_exp_m_e_g_d_res_mux0002_25_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X23Y26"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(38),
      ADR1 => m_e_exp_mul_prod1_q(38),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N281
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd1_1_DYMUX_38133,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd1_1_CLKINV_38122,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd1_1_FFY_RSTAND_38138,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_1_12277
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X24Y9",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_1_FFY_RSTAND_38138
    );
  m_e_exp_div_gestore_shift_rca_rca_59_fa_c1_SW2 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X24Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_60_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_59_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_a_s,
      ADR3 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      O => N741
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_1_Result1 : X_LUT4
    generic map(
      INIT => X"3336",
      LOC => "SLICE_X14Y8"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      ADR1 => m_e_exp_div_divisor_q(1),
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      O => m_e_exp_div_gestore_shift_b_add_sub_1_pack_2
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd1_2_DYMUX_38170,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd1_2_CLKINV_38160,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd1_2_FFY_RSTAND_38175,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_2_FFY_RSTAND_38175
    );
  m_e_exp_div_gestore_shift_rca_rca_1_fa_ha2_Mxor_s_Result1 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X14Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_gestore_shift_rca_carry_1_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(1),
      O => m_e_exp_div_sum1(1)
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_6_Result1 : X_LUT4
    generic map(
      INIT => X"5556",
      LOC => "SLICE_X15Y15"
    )
    port map (
      ADR0 => m_e_exp_div_divisor_q(6),
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd3_3_11892,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_3_11893,
      O => m_e_exp_div_gestore_shift_b_add_sub_6_pack_2
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd1_3_DYMUX_38209,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd1_3_CLKINV_38199,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd1_3_FFY_RSTAND_38214,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_3_11894
    );
  m_e_exp_div_cu_current_state_FSM_FFd1_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_3_FFY_RSTAND_38214
    );
  m_e_exp_div_gestore_shift_rca_rca_6_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"E8A0",
      LOC => "SLICE_X15Y15"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_7_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_6_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_gestore_shift_b_add_sub(7),
      ADR3 => m_e_exp_div_gestore_shift_b_add_sub(6),
      O => N717
    );
  m_e_exp_div_gestore_shift_Mxor_b_add_sub_2_Result1 : X_LUT4
    generic map(
      INIT => X"0F1E",
      LOC => "SLICE_X15Y9"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd4_2_11860,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_2_11861,
      ADR2 => m_e_exp_div_divisor_q(2),
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd3_2_11859,
      O => m_e_exp_div_gestore_shift_b_add_sub_2_pack_2
    );
  m_e_exp_m_e_g_d_res_mux0002_26_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X21Y27"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(37),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_div_q_r_l_q(37),
      O => N279
    );
  m_e_exp_m_e_g_d_res_mux0002_27_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X24Y26"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(36),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(36),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N277
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_21_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X30Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => m_e_exp_mul_m_q(21),
      O => m_e_exp_mul_gestore_shift_b_add_sub_21_Q
    );
  m_e_exp_m_e_g_d_res_mux0002_28_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X22Y28"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_div_q_r_l_q(35),
      ADR3 => m_e_exp_mul_prod1_q(35),
      O => N275
    );
  m_e_exp_m_e_g_d_res_mux0002_29_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X21Y28"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(34),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_mul_prod1_q(34),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N273
    );
  m_e_exp_m_e_g_d_res_mux0002_2_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X22Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_div_q_r_l_q(61),
      ADR3 => m_e_exp_mul_prod1_q(61),
      O => N271
    );
  m_e_exp_m_e_g_d_res_mux0002_35_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X17Y32"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(28),
      ADR3 => m_e_exp_div_q_r_l_q(28),
      O => N259
    );
  m_e_exp_div_gestore_shift_rca_rca_55_fa_c1_SW6 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X28Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_div_remainder_chain_gen_54_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_55_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_56_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1082
    );
  m_e_exp_m_e_g_d_res_mux0002_0_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(63),
      ADR1 => m_e_exp_div_q_r_l_q(63),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N315
    );
  m_e_exp_m_e_g_d_res_mux0002_12_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X26Y32"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_mul_prod1_q(51),
      ADR2 => m_e_exp_div_q_r_l_q(51),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N309
    );
  m_e_exp_m_e_g_d_res_mux0002_13_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(50),
      ADR1 => m_e_exp_div_q_r_l_q(50),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N307
    );
  m_e_exp_m_e_g_d_res_mux0002_14_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X25Y22"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(49),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_mul_prod1_q(49),
      O => N305
    );
  m_e_exp_m_e_g_d_res_mux0002_15_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X26Y22"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(48),
      ADR1 => m_e_exp_mul_prod1_q(48),
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_m_e_g_N3,
      O => N303
    );
  m_e_exp_m_e_g_d_res_mux0002_16_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y23"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_div_q_r_l_q(47),
      ADR2 => m_e_exp_mul_prod1_q(47),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N301
    );
  m_e_exp_m_e_g_en_m_mux0001 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X18Y34"
    )
    port map (
      ADR0 => m_e_exp_mul_f_q(0),
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR3 => N2,
      O => m_e_exp_m_e_g_en_m_mux0001_38833
    );
  m_e_exp_m_e_g_en_m : X_FF
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_en_m_DXMUX_38836,
      CE => m_e_exp_m_e_g_en_m_CEINV_38819,
      CLK => m_e_exp_m_e_g_en_m_CLKINV_38820,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_en_m_12184
    );
  m_e_exp_div_gestore_shift_rca_rca_41_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X28Y11"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_42_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => N959_0,
      O => N1086
    );
  m_e_exp_mul_gestore_shift_rca_rca_27_fa_c1_SW0 : X_LUT4
    generic map(
      INIT => X"BE28",
      LOC => "SLICE_X24Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(28),
      ADR2 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N928,
      O => N1143
    );
  m_e_exp_mul_gestore_shift_rca_rca_27_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"B2E8",
      LOC => "SLICE_X24Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_28_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_m_q(28),
      ADR2 => N929,
      ADR3 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1144
    );
  m_e_exp_mul_gestore_shift_rca_rca_25_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"BE28",
      LOC => "SLICE_X27Y38"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_m_q(26),
      ADR3 => N799,
      O => N1141
    );
  m_e_exp_div_gestore_shift_rca_rca_34_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"E0F1",
      LOC => "SLICE_X24Y23"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR2 => m_e_exp_div_remainder_chain_gen_33_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_remainder_chain_gen_34_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1138
    );
  m_e_exp_mul_gestore_shift_rca_rca_13_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => N817,
      ADR1 => VCC,
      ADR2 => N813,
      ADR3 => N814,
      O => N938
    );
  m_e_exp_m_e_g_d_res_mux0002_58_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X19Y28"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(5),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_mul_prod1_q(5),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N209
    );
  m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X12Y38"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_d_val_q(19),
      ADR2 => m_e_exp_selettore_mul_q(1),
      ADR3 => VCC,
      O => m_e_exp_mul_q_chain_gen_20_sc_ch_inst_mux2_1_X13_39479
    );
  m_e_exp_mul_a_chain_gen_22_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"EB41",
      LOC => "SLICE_X31Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_a_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N435
    );
  m_e_exp_mul_a_chain_gen_14_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"A3AC",
      LOC => "SLICE_X30Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => N1515,
      O => m_e_exp_mul_a_x_14_Q
    );
  m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_DXMUX_39534,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_CLKINV_39518,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_39539,
      O => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y28",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_14_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_39539
    );
  m_e_exp_m_e_g_d_res_mux0002_5_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X24Y22"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_div_q_r_l_q(58),
      ADR3 => m_e_exp_mul_prod1_q(58),
      O => N205
    );
  m_e_exp_div_gestore_shift_rca_rca_39_fa_c1_SW4 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X31Y13"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_39_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_40_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_38_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_a_s,
      O => N1179
    );
  n_calc_f_q_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y32",
      INIT => '0'
    )
    port map (
      I => n_calc_f_q_0_DYMUX_39155,
      CE => n_calc_f_q_0_CEINV_39144,
      CLK => n_calc_f_q_0_CLKINV_39145,
      SET => GND,
      RST => n_calc_f_q_0_FFY_RSTAND_39161,
      O => n_calc_f_q(0)
    );
  n_calc_f_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X17Y32",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_f_q_0_FFY_RSTAND_39161
    );
  m_e_exp_m_e_g_d_res_mux0002_36_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X17Y32"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(27),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_div_q_r_l_q(27),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N257
    );
  m_e_exp_m_e_g_d_res_mux0002_37_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X19Y32"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_mul_prod1_q(26),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_div_q_r_l_q(26),
      O => N255
    );
  m_e_exp_m_e_g_d_res_mux0002_38_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X14Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_div_q_r_l_q(25),
      ADR2 => m_e_exp_mul_prod1_q(25),
      ADR3 => m_e_exp_m_e_g_N3,
      O => N253
    );
  m_e_exp_m_e_g_d_res_mux0002_39_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X14Y28"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(24),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_div_q_r_l_q(24),
      O => N251
    );
  m_e_exp_m_e_g_d_res_mux0002_3_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X21Y26"
    )
    port map (
      ADR0 => m_e_exp_div_q_r_l_q(60),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(60),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N249
    );
  m_e_exp_m_e_g_d_res_mux0002_45_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X15Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(18),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_div_q_r_l_q(18),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N237
    );
  m_e_exp_m_e_g_d_res_mux0002_46_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X19Y22"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(17),
      ADR1 => m_e_exp_div_q_r_l_q(17),
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_m_e_g_N5,
      O => N235
    );
  m_e_exp_m_e_g_d_res_mux0002_47_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X18Y27"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(16),
      ADR3 => m_e_exp_div_q_r_l_q(16),
      O => N233
    );
  m_e_exp_m_e_g_d_res_mux0002_48_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X19Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_mul_prod1_q(15),
      ADR2 => m_e_exp_div_q_r_l_q(15),
      ADR3 => m_e_exp_m_e_g_N5,
      O => N231
    );
  m_e_exp_m_e_g_d_res_mux0002_49_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X16Y27"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(14),
      ADR3 => m_e_exp_div_q_r_l_q(14),
      O => N229
    );
  m_e_exp_m_e_g_d_res_mux0002_4_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X24Y24"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(59),
      ADR3 => m_e_exp_div_q_r_l_q(59),
      O => N227
    );
  m_e_exp_m_e_g_d_res_mux0002_56_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X18Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(7),
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => m_e_exp_div_q_r_l_q(7),
      O => N213
    );
  exp_15_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X12Y18"
    )
    port map (
      ADR0 => d_15_IBUF_11110,
      ADR1 => e_15_IBUF_11116,
      ADR2 => c_e_q(0),
      ADR3 => VCC,
      O => exp(15)
    );
  m_e_exp_div_divisor_q_10 : X_FF
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_11_DYMUX_39624,
      CE => m_e_exp_div_divisor_q_11_CEINV_39620,
      CLK => m_e_exp_div_divisor_q_11_CLKINV_39621,
      SET => GND,
      RST => m_e_exp_div_divisor_q_11_SRINVNOT,
      O => m_e_exp_div_divisor_q(10)
    );
  m_e_exp_div_divisor_q_11 : X_FF
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_11_DXMUX_39633,
      CE => m_e_exp_div_divisor_q_11_CEINV_39620,
      CLK => m_e_exp_div_divisor_q_11_CLKINV_39621,
      SET => GND,
      RST => m_e_exp_div_divisor_q_11_SRINVNOT,
      O => m_e_exp_div_divisor_q(11)
    );
  m_e_exp_div_divisor_q_12 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_13_DYMUX_39652,
      CE => m_e_exp_div_divisor_q_13_CEINV_39648,
      CLK => m_e_exp_div_divisor_q_13_CLKINV_39649,
      SET => GND,
      RST => m_e_exp_div_divisor_q_13_SRINVNOT,
      O => m_e_exp_div_divisor_q(12)
    );
  m_e_exp_div_divisor_q_13 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_13_DXMUX_39661,
      CE => m_e_exp_div_divisor_q_13_CEINV_39648,
      CLK => m_e_exp_div_divisor_q_13_CLKINV_39649,
      SET => GND,
      RST => m_e_exp_div_divisor_q_13_SRINVNOT,
      O => m_e_exp_div_divisor_q(13)
    );
  m_e_exp_div_divisor_q_20 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_21_DYMUX_39680,
      CE => m_e_exp_div_divisor_q_21_CEINV_39676,
      CLK => m_e_exp_div_divisor_q_21_CLKINV_39677,
      SET => GND,
      RST => m_e_exp_div_divisor_q_21_SRINVNOT,
      O => m_e_exp_div_divisor_q(20)
    );
  m_e_exp_div_divisor_q_21 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_21_DXMUX_39689,
      CE => m_e_exp_div_divisor_q_21_CEINV_39676,
      CLK => m_e_exp_div_divisor_q_21_CLKINV_39677,
      SET => GND,
      RST => m_e_exp_div_divisor_q_21_SRINVNOT,
      O => m_e_exp_div_divisor_q(21)
    );
  m_e_exp_div_divisor_q_14 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_15_DYMUX_39708,
      CE => m_e_exp_div_divisor_q_15_CEINV_39704,
      CLK => m_e_exp_div_divisor_q_15_CLKINV_39705,
      SET => GND,
      RST => m_e_exp_div_divisor_q_15_SRINVNOT,
      O => m_e_exp_div_divisor_q(14)
    );
  m_e_exp_div_divisor_q_15 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_15_DXMUX_39717,
      CE => m_e_exp_div_divisor_q_15_CEINV_39704,
      CLK => m_e_exp_div_divisor_q_15_CLKINV_39705,
      SET => GND,
      RST => m_e_exp_div_divisor_q_15_SRINVNOT,
      O => m_e_exp_div_divisor_q(15)
    );
  m_e_exp_div_divisor_q_22 : X_FF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_23_DYMUX_39736,
      CE => m_e_exp_div_divisor_q_23_CEINV_39732,
      CLK => m_e_exp_div_divisor_q_23_CLKINV_39733,
      SET => GND,
      RST => m_e_exp_div_divisor_q_23_SRINVNOT,
      O => m_e_exp_div_divisor_q(22)
    );
  m_e_exp_div_divisor_q_23 : X_FF
    generic map(
      LOC => "SLICE_X16Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_23_DXMUX_39745,
      CE => m_e_exp_div_divisor_q_23_CEINV_39732,
      CLK => m_e_exp_div_divisor_q_23_CLKINV_39733,
      SET => GND,
      RST => m_e_exp_div_divisor_q_23_SRINVNOT,
      O => m_e_exp_div_divisor_q(23)
    );
  m_e_exp_div_divisor_q_30 : X_FF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_31_DYMUX_39764,
      CE => m_e_exp_div_divisor_q_31_CEINV_39760,
      CLK => m_e_exp_div_divisor_q_31_CLKINV_39761,
      SET => GND,
      RST => m_e_exp_div_divisor_q_31_SRINVNOT,
      O => m_e_exp_div_divisor_q(30)
    );
  m_e_exp_div_divisor_q_31 : X_FF
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_31_DXMUX_39773,
      CE => m_e_exp_div_divisor_q_31_CEINV_39760,
      CLK => m_e_exp_div_divisor_q_31_CLKINV_39761,
      SET => GND,
      RST => m_e_exp_div_divisor_q_31_SRINVNOT,
      O => m_e_exp_div_divisor_q(31)
    );
  m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_mux2_1_X_SW3 : X_LUT4
    generic map(
      INIT => X"AAB8",
      LOC => "SLICE_X29Y5"
    )
    port map (
      ADR0 => N519_0,
      ADR1 => N1110,
      ADR2 => N1080,
      ADR3 => m_e_exp_div_cu_en_r5_11430,
      O => N1223
    );
  m_e_exp_mul_prod1_q_0 : X_FF
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_1_DYMUX_40004,
      CE => m_e_exp_mul_prod1_q_1_CEINV_40000,
      CLK => m_e_exp_mul_prod1_q_1_CLKINV_40001,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_1_SRINVNOT,
      O => m_e_exp_mul_prod1_q(0)
    );
  m_e_exp_mul_prod1_q_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_1_DXMUX_40013,
      CE => m_e_exp_mul_prod1_q_1_CEINV_40000,
      CLK => m_e_exp_mul_prod1_q_1_CLKINV_40001,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_1_SRINVNOT,
      O => m_e_exp_mul_prod1_q(1)
    );
  m_e_exp_mul_prod1_q_2 : X_FF
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_3_DYMUX_40032,
      CE => m_e_exp_mul_prod1_q_3_CEINV_40028,
      CLK => m_e_exp_mul_prod1_q_3_CLKINV_40029,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_3_SRINVNOT,
      O => m_e_exp_mul_prod1_q(2)
    );
  m_e_exp_mul_prod1_q_3 : X_FF
    generic map(
      LOC => "SLICE_X16Y34",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_3_DXMUX_40041,
      CE => m_e_exp_mul_prod1_q_3_CEINV_40028,
      CLK => m_e_exp_mul_prod1_q_3_CLKINV_40029,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_3_SRINVNOT,
      O => m_e_exp_mul_prod1_q(3)
    );
  m_e_exp_mul_prod1_q_4 : X_FF
    generic map(
      LOC => "SLICE_X13Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_5_DYMUX_40060,
      CE => m_e_exp_mul_prod1_q_5_CEINV_40056,
      CLK => m_e_exp_mul_prod1_q_5_CLKINV_40057,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_5_SRINVNOT,
      O => m_e_exp_mul_prod1_q(4)
    );
  m_e_exp_div_divisor_q_16 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_17_DYMUX_39792,
      CE => m_e_exp_div_divisor_q_17_CEINV_39788,
      CLK => m_e_exp_div_divisor_q_17_CLKINV_39789,
      SET => GND,
      RST => m_e_exp_div_divisor_q_17_SRINVNOT,
      O => m_e_exp_div_divisor_q(16)
    );
  m_e_exp_div_divisor_q_17 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_17_DXMUX_39801,
      CE => m_e_exp_div_divisor_q_17_CEINV_39788,
      CLK => m_e_exp_div_divisor_q_17_CLKINV_39789,
      SET => GND,
      RST => m_e_exp_div_divisor_q_17_SRINVNOT,
      O => m_e_exp_div_divisor_q(17)
    );
  m_e_exp_div_divisor_q_24 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_25_DYMUX_39820,
      CE => m_e_exp_div_divisor_q_25_CEINV_39816,
      CLK => m_e_exp_div_divisor_q_25_CLKINV_39817,
      SET => GND,
      RST => m_e_exp_div_divisor_q_25_SRINVNOT,
      O => m_e_exp_div_divisor_q(24)
    );
  m_e_exp_div_divisor_q_25 : X_FF
    generic map(
      LOC => "SLICE_X12Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_25_DXMUX_39829,
      CE => m_e_exp_div_divisor_q_25_CEINV_39816,
      CLK => m_e_exp_div_divisor_q_25_CLKINV_39817,
      SET => GND,
      RST => m_e_exp_div_divisor_q_25_SRINVNOT,
      O => m_e_exp_div_divisor_q(25)
    );
  m_e_exp_div_divisor_q_18 : X_FF
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_19_DYMUX_39848,
      CE => m_e_exp_div_divisor_q_19_CEINV_39844,
      CLK => m_e_exp_div_divisor_q_19_CLKINV_39845,
      SET => GND,
      RST => m_e_exp_div_divisor_q_19_SRINVNOT,
      O => m_e_exp_div_divisor_q(18)
    );
  m_e_exp_div_divisor_q_19 : X_FF
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_19_DXMUX_39857,
      CE => m_e_exp_div_divisor_q_19_CEINV_39844,
      CLK => m_e_exp_div_divisor_q_19_CLKINV_39845,
      SET => GND,
      RST => m_e_exp_div_divisor_q_19_SRINVNOT,
      O => m_e_exp_div_divisor_q(19)
    );
  m_e_exp_div_divisor_q_26 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_27_DYMUX_39876,
      CE => m_e_exp_div_divisor_q_27_CEINV_39872,
      CLK => m_e_exp_div_divisor_q_27_CLKINV_39873,
      SET => GND,
      RST => m_e_exp_div_divisor_q_27_SRINVNOT,
      O => m_e_exp_div_divisor_q(26)
    );
  m_e_exp_div_divisor_q_27 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_27_DXMUX_39885,
      CE => m_e_exp_div_divisor_q_27_CEINV_39872,
      CLK => m_e_exp_div_divisor_q_27_CLKINV_39873,
      SET => GND,
      RST => m_e_exp_div_divisor_q_27_SRINVNOT,
      O => m_e_exp_div_divisor_q(27)
    );
  m_e_exp_div_divisor_q_28 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_29_DYMUX_39904,
      CE => m_e_exp_div_divisor_q_29_CEINV_39900,
      CLK => m_e_exp_div_divisor_q_29_CLKINV_39901,
      SET => GND,
      RST => m_e_exp_div_divisor_q_29_SRINVNOT,
      O => m_e_exp_div_divisor_q(28)
    );
  m_e_exp_div_divisor_q_29 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_divisor_q_29_DXMUX_39913,
      CE => m_e_exp_div_divisor_q_29_CEINV_39900,
      CLK => m_e_exp_div_divisor_q_29_CLKINV_39901,
      SET => GND,
      RST => m_e_exp_div_divisor_q_29_SRINVNOT,
      O => m_e_exp_div_divisor_q(29)
    );
  m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X9Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_d_val_q(20),
      ADR3 => m_e_exp_selettore_mul_q(0),
      O => m_e_exp_mul_q_chain_gen_21_sc_ch_inst_mux2_1_X13_39942
    );
  m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X28Y5"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_57_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_remainder_chain_gen_58_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N516
    );
  m_e_exp_div_gestore_shift_rca_rca_44_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"FD01",
      LOC => "SLICE_X26Y9"
    )
    port map (
      ADR0 => m_e_exp_div_remainder_chain_gen_44_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      ADR3 => m_e_exp_div_remainder_chain_gen_43_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1044
    );
  m_e_exp_m_e_g_d_res_mux0002_0_51 : X_LUT4
    generic map(
      INIT => X"C800",
      LOC => "SLICE_X18Y30"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      ADR1 => m_e_exp_div_f_s_q(0),
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd2_11649,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      O => m_e_exp_m_e_g_d_res_mux0002_0_5
    );
  m_e_exp_div_f_s_q_0 : X_FF
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_f_s_q_0_DYMUX_40918,
      CE => m_e_exp_div_f_s_q_0_CEINV_40908,
      CLK => m_e_exp_div_f_s_q_0_CLKINV_40909,
      SET => GND,
      RST => m_e_exp_div_f_s_q_0_FFY_RSTAND_40924,
      O => m_e_exp_div_f_s_q(0)
    );
  m_e_exp_div_f_s_q_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_div_11171,
      O => m_e_exp_div_f_s_q_0_FFY_RSTAND_40924
    );
  m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X11Y43"
    )
    port map (
      ADR0 => m_e_exp_selettore_mul_q(0),
      ADR1 => m_e_exp_d_val_q(27),
      ADR2 => VCC,
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_28_sc_ch_inst_mux2_1_X13_40960
    );
  n_val_q_10 : X_FF
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => '0'
    )
    port map (
      I => n_val_q_11_DYMUX_40994,
      CE => VCC,
      CLK => n_val_q_11_CLKINV_40975,
      SET => GND,
      RST => n_val_q_11_SRINVNOT,
      O => n_val_q(10)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X17Y17"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(10),
      ADR1 => VCC,
      ADR2 => n_val_q(10),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(10)
    );
  m_e_exp_mul_prod1_q_5 : X_FF
    generic map(
      LOC => "SLICE_X13Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_5_DXMUX_40069,
      CE => m_e_exp_mul_prod1_q_5_CEINV_40056,
      CLK => m_e_exp_mul_prod1_q_5_CLKINV_40057,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_5_SRINVNOT,
      O => m_e_exp_mul_prod1_q(5)
    );
  m_e_exp_mul_prod1_q_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_7_DYMUX_40088,
      CE => m_e_exp_mul_prod1_q_7_CEINV_40084,
      CLK => m_e_exp_mul_prod1_q_7_CLKINV_40085,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_7_SRINVNOT,
      O => m_e_exp_mul_prod1_q(6)
    );
  m_e_exp_mul_prod1_q_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_7_DXMUX_40097,
      CE => m_e_exp_mul_prod1_q_7_CEINV_40084,
      CLK => m_e_exp_mul_prod1_q_7_CLKINV_40085,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_7_SRINVNOT,
      O => m_e_exp_mul_prod1_q(7)
    );
  m_e_exp_mul_prod1_q_8 : X_FF
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_9_DYMUX_40116,
      CE => m_e_exp_mul_prod1_q_9_CEINV_40112,
      CLK => m_e_exp_mul_prod1_q_9_CLKINV_40113,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_9_SRINVNOT,
      O => m_e_exp_mul_prod1_q(8)
    );
  m_e_exp_mul_prod1_q_9 : X_FF
    generic map(
      LOC => "SLICE_X13Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_prod1_q_9_DXMUX_40125,
      CE => m_e_exp_mul_prod1_q_9_CEINV_40112,
      CLK => m_e_exp_mul_prod1_q_9_CLKINV_40113,
      SET => GND,
      RST => m_e_exp_mul_prod1_q_9_SRINVNOT,
      O => m_e_exp_mul_prod1_q(9)
    );
  pr_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y30",
      INIT => '0'
    )
    port map (
      I => pr_q_1_DYMUX_40144,
      CE => pr_q_1_CEINV_40140,
      CLK => pr_q_1_CLKINV_40141,
      SET => GND,
      RST => pr_q_1_SRINVNOT,
      O => pr_q(0)
    );
  pr_q_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y30",
      INIT => '0'
    )
    port map (
      I => pr_q_1_DXMUX_40153,
      CE => pr_q_1_CEINV_40140,
      CLK => pr_q_1_CLKINV_40141,
      SET => GND,
      RST => pr_q_1_SRINVNOT,
      O => pr_q(1)
    );
  pr_q_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => '0'
    )
    port map (
      I => pr_q_3_DYMUX_40172,
      CE => pr_q_3_CEINV_40168,
      CLK => pr_q_3_CLKINV_40169,
      SET => GND,
      RST => pr_q_3_SRINVNOT,
      O => pr_q(2)
    );
  pr_q_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => '0'
    )
    port map (
      I => pr_q_3_DXMUX_40181,
      CE => pr_q_3_CEINV_40168,
      CLK => pr_q_3_CLKINV_40169,
      SET => GND,
      RST => pr_q_3_SRINVNOT,
      O => pr_q(3)
    );
  pr_q_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => '0'
    )
    port map (
      I => pr_q_5_DYMUX_40200,
      CE => pr_q_5_CEINV_40196,
      CLK => pr_q_5_CLKINV_40197,
      SET => GND,
      RST => pr_q_5_SRINVNOT,
      O => pr_q(4)
    );
  pr_q_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => '0'
    )
    port map (
      I => pr_q_5_DXMUX_40209,
      CE => pr_q_5_CEINV_40196,
      CLK => pr_q_5_CLKINV_40197,
      SET => GND,
      RST => pr_q_5_SRINVNOT,
      O => pr_q(5)
    );
  pr_q_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => '0'
    )
    port map (
      I => pr_q_7_DYMUX_40228,
      CE => pr_q_7_CEINV_40224,
      CLK => pr_q_7_CLKINV_40225,
      SET => GND,
      RST => pr_q_7_SRINVNOT,
      O => pr_q(6)
    );
  pr_q_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => '0'
    )
    port map (
      I => pr_q_7_DXMUX_40237,
      CE => pr_q_7_CEINV_40224,
      CLK => pr_q_7_CLKINV_40225,
      SET => GND,
      RST => pr_q_7_SRINVNOT,
      O => pr_q(7)
    );
  pu_q_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => '0'
    )
    port map (
      I => pu_q_5_DYMUX_40340,
      CE => pu_q_5_CEINV_40336,
      CLK => pu_q_5_CLKINV_40337,
      SET => GND,
      RST => pu_q_5_SRINVNOT,
      O => pu_q(4)
    );
  pu_q_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => '0'
    )
    port map (
      I => pu_q_5_DXMUX_40349,
      CE => pu_q_5_CEINV_40336,
      CLK => pu_q_5_CLKINV_40337,
      SET => GND,
      RST => pu_q_5_SRINVNOT,
      O => pu_q(5)
    );
  pu_q_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => '0'
    )
    port map (
      I => pu_q_7_DYMUX_40368,
      CE => pu_q_7_CEINV_40364,
      CLK => pu_q_7_CLKINV_40365,
      SET => GND,
      RST => pu_q_7_SRINVNOT,
      O => pu_q(6)
    );
  pu_q_7 : X_FF
    generic map(
      LOC => "SLICE_X20Y26",
      INIT => '0'
    )
    port map (
      I => pu_q_7_DXMUX_40377,
      CE => pu_q_7_CEINV_40364,
      CLK => pu_q_7_CLKINV_40365,
      SET => GND,
      RST => pu_q_7_SRINVNOT,
      O => pu_q(7)
    );
  m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X13Y43"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => pr_q(25),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => m_e_exp_selettore_mul_q(1),
      O => m_e_exp_mul_q_chain_gen_26_sc_ch_inst_mux2_1_X8_40406
    );
  n_calc_prod1_q_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y0",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_1_DYMUX_40420,
      CE => n_calc_prod1_q_1_CEINV_40416,
      CLK => n_calc_prod1_q_1_CLKINV_40417,
      SET => GND,
      RST => n_calc_prod1_q_1_SRINVNOT,
      O => n_calc_prod1_q(0)
    );
  pr_q_8 : X_FF
    generic map(
      LOC => "SLICE_X5Y42",
      INIT => '0'
    )
    port map (
      I => pr_q_9_DYMUX_40256,
      CE => pr_q_9_CEINV_40252,
      CLK => pr_q_9_CLKINV_40253,
      SET => GND,
      RST => pr_q_9_SRINVNOT,
      O => pr_q(8)
    );
  pr_q_9 : X_FF
    generic map(
      LOC => "SLICE_X5Y42",
      INIT => '0'
    )
    port map (
      I => pr_q_9_DXMUX_40265,
      CE => pr_q_9_CEINV_40252,
      CLK => pr_q_9_CLKINV_40253,
      SET => GND,
      RST => pr_q_9_SRINVNOT,
      O => pr_q(9)
    );
  pu_q_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => '0'
    )
    port map (
      I => pu_q_1_DYMUX_40284,
      CE => pu_q_1_CEINV_40280,
      CLK => pu_q_1_CLKINV_40281,
      SET => GND,
      RST => pu_q_1_SRINVNOT,
      O => pu_q(0)
    );
  pu_q_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => '0'
    )
    port map (
      I => pu_q_1_DXMUX_40293,
      CE => pu_q_1_CEINV_40280,
      CLK => pu_q_1_CLKINV_40281,
      SET => GND,
      RST => pu_q_1_SRINVNOT,
      O => pu_q(1)
    );
  pu_q_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => '0'
    )
    port map (
      I => pu_q_3_DYMUX_40312,
      CE => pu_q_3_CEINV_40308,
      CLK => pu_q_3_CLKINV_40309,
      SET => GND,
      RST => pu_q_3_SRINVNOT,
      O => pu_q(2)
    );
  pu_q_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => '0'
    )
    port map (
      I => pu_q_3_DXMUX_40321,
      CE => pu_q_3_CEINV_40308,
      CLK => pu_q_3_CLKINV_40309,
      SET => GND,
      RST => pu_q_3_SRINVNOT,
      O => pu_q(3)
    );
  n_calc_prod1_q_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y0",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_1_DXMUX_40429,
      CE => n_calc_prod1_q_1_CEINV_40416,
      CLK => n_calc_prod1_q_1_CLKINV_40417,
      SET => GND,
      RST => n_calc_prod1_q_1_SRINVNOT,
      O => n_calc_prod1_q(1)
    );
  n_calc_prod1_q_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_3_DYMUX_40448,
      CE => n_calc_prod1_q_3_CEINV_40444,
      CLK => n_calc_prod1_q_3_CLKINV_40445,
      SET => GND,
      RST => n_calc_prod1_q_3_SRINVNOT,
      O => n_calc_prod1_q(2)
    );
  n_calc_prod1_q_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_3_DXMUX_40457,
      CE => n_calc_prod1_q_3_CEINV_40444,
      CLK => n_calc_prod1_q_3_CLKINV_40445,
      SET => GND,
      RST => n_calc_prod1_q_3_SRINVNOT,
      O => n_calc_prod1_q(3)
    );
  n_calc_prod1_q_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y0",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_5_DYMUX_40476,
      CE => n_calc_prod1_q_5_CEINV_40472,
      CLK => n_calc_prod1_q_5_CLKINV_40473,
      SET => GND,
      RST => n_calc_prod1_q_5_SRINVNOT,
      O => n_calc_prod1_q(4)
    );
  n_calc_prod1_q_5 : X_FF
    generic map(
      LOC => "SLICE_X11Y0",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_5_DXMUX_40485,
      CE => n_calc_prod1_q_5_CEINV_40472,
      CLK => n_calc_prod1_q_5_CLKINV_40473,
      SET => GND,
      RST => n_calc_prod1_q_5_SRINVNOT,
      O => n_calc_prod1_q(5)
    );
  n_calc_prod1_q_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_7_DYMUX_40504,
      CE => n_calc_prod1_q_7_CEINV_40500,
      CLK => n_calc_prod1_q_7_CLKINV_40501,
      SET => GND,
      RST => n_calc_prod1_q_7_SRINVNOT,
      O => n_calc_prod1_q(6)
    );
  n_calc_prod1_q_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_7_DXMUX_40513,
      CE => n_calc_prod1_q_7_CEINV_40500,
      CLK => n_calc_prod1_q_7_CLKINV_40501,
      SET => GND,
      RST => n_calc_prod1_q_7_SRINVNOT,
      O => n_calc_prod1_q(7)
    );
  n_calc_prod1_q_8 : X_FF
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_9_DYMUX_40532,
      CE => n_calc_prod1_q_9_CEINV_40528,
      CLK => n_calc_prod1_q_9_CLKINV_40529,
      SET => GND,
      RST => n_calc_prod1_q_9_SRINVNOT,
      O => n_calc_prod1_q(8)
    );
  n_calc_prod1_q_9 : X_FF
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => '0'
    )
    port map (
      I => n_calc_prod1_q_9_DXMUX_40541,
      CE => n_calc_prod1_q_9_CEINV_40528,
      CLK => n_calc_prod1_q_9_CLKINV_40529,
      SET => GND,
      RST => n_calc_prod1_q_9_SRINVNOT,
      O => n_calc_prod1_q(9)
    );
  m_e_exp_mul_a_chain_gen_1_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"CC5A",
      LOC => "SLICE_X27Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N1475,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_a_x_1_Q
    );
  m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_40577,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_40561,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_40582,
      O => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_40582
    );
  n_calc_a_chain_gen_1_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"B1E4",
      LOC => "SLICE_X1Y15"
    )
    port map (
      ADR0 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR1 => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1473,
      O => n_calc_a_x_1_Q
    );
  n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y15",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_DXMUX_40612,
      CE => VCC,
      CLK => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_CLKINV_40596,
      SET => GND,
      RST => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_40617,
      O => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_1_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_40617
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_20_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y22"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(20),
      ADR1 => n_val_q(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(20)
    );
  n_val_q_21 : X_FF
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => '0'
    )
    port map (
      I => n_val_q_21_DXMUX_41121,
      CE => VCC,
      CLK => n_val_q_21_CLKINV_41085,
      SET => GND,
      RST => n_val_q_21_SRINVNOT,
      O => n_val_q(21)
    );
  n_val_q_14 : X_FF
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => '0'
    )
    port map (
      I => n_val_q_15_DYMUX_41159,
      CE => VCC,
      CLK => n_val_q_15_CLKINV_41140,
      SET => GND,
      RST => n_val_q_15_SRINVNOT,
      O => n_val_q(14)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y19"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(14),
      ADR1 => n_val_q(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(14)
    );
  n_val_q_15 : X_FF
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => '0'
    )
    port map (
      I => n_val_q_15_DXMUX_41176,
      CE => VCC,
      CLK => n_val_q_15_CLKINV_41140,
      SET => GND,
      RST => n_val_q_15_SRINVNOT,
      O => n_val_q(15)
    );
  n_val_q_22 : X_FF
    generic map(
      LOC => "SLICE_X17Y23",
      INIT => '0'
    )
    port map (
      I => n_val_q_23_DYMUX_41214,
      CE => VCC,
      CLK => n_val_q_23_CLKINV_41195,
      SET => GND,
      RST => n_val_q_23_SRINVNOT,
      O => n_val_q(22)
    );
  m_e_exp_div_cu_current_state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X20Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_DXMUX_40753,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd4_CLKINV_40742,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd4_SRINVNOT,
      O => m_e_exp_div_cu_current_state_FSM_FFd4_11174
    );
  m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16 : X_LUT4
    generic map(
      INIT => X"CA00",
      LOC => "SLICE_X7Y43"
    )
    port map (
      ADR0 => msg_7_IBUF_11132,
      ADR1 => pr_q(7),
      ADR2 => c_e_q(0),
      ADR3 => m_e_exp_mul_q_chain_gen_2_sc_ch_inst_mux2_1_X11,
      O => m_e_exp_mul_q_chain_gen_8_sc_ch_inst_mux2_1_X16_40781
    );
  m_e_exp_mul_gestore_shift_rca_rca_21_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X30Y34"
    )
    port map (
      ADR0 => N805,
      ADR1 => VCC,
      ADR2 => N802,
      ADR3 => N801,
      O => N932
    );
  m_e_exp_div_gestore_shift_rca_rca_21_fa_c1_SW4 : X_LUT4
    generic map(
      INIT => X"055F",
      LOC => "SLICE_X23Y21"
    )
    port map (
      ADR0 => m_e_exp_div_gestore_shift_b_add_sub(22),
      ADR1 => VCC,
      ADR2 => N697_0,
      ADR3 => m_e_exp_div_remainder_chain_gen_22_sc_ch_inst_edge_triggered_q_0_Q,
      O => N1123
    );
  m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW0 : X_LUT4
    generic map(
      INIT => X"F0E4",
      LOC => "SLICE_X13Y22"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1131
    );
  msg_hashed_q_31 : X_FF
    generic map(
      LOC => "SLICE_X13Y22",
      INIT => '0'
    )
    port map (
      I => msg_hashed_q_31_DYMUX_40858,
      CE => msg_hashed_q_31_CEINV_40847,
      CLK => msg_hashed_q_31_CLKINV_40848,
      SET => GND,
      RST => msg_hashed_q_31_FFY_RSTAND_40864,
      O => msg_hashed_q(31)
    );
  msg_hashed_q_31_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y22",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => msg_hashed_q_31_FFY_RSTAND_40864
    );
  m_e_exp_div_gestore_shift_rca_rca_36_fa_ha2_Mxor_s_Result1_SW1 : X_LUT4
    generic map(
      INIT => X"F0B1",
      LOC => "SLICE_X13Y22"
    )
    port map (
      ADR0 => m_e_exp_div_cu_current_state_FSM_FFd1_11172,
      ADR1 => m_e_exp_div_remainder_chain_gen_36_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_div_remainder_chain_gen_35_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_div_cu_current_state_FSM_FFd4_11174,
      O => N1132
    );
  m_e_exp_mul_a_chain_gen_23_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"ACA3",
      LOC => "SLICE_X29Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_en_a_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N441
    );
  n_calc_a_chain_gen_23_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"CAC5",
      LOC => "SLICE_X2Y1"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => n_calc_a_chain_gen_23_sc_ch_inst_edge_triggered_q_0_Q,
      O => N438
    );
  m_e_exp_mul_a_chain_gen_15_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"B88B",
      LOC => "SLICE_X30Y38"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_15_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => m_e_exp_mul_en_a_0,
      O => N393
    );
  m_e_exp_div_cu_current_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X28Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd1_DYMUX_40712,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd1_CLKINV_40703,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd1_SRINVNOT,
      O => m_e_exp_div_cu_current_state_FSM_FFd2_11754
    );
  m_e_exp_div_rest_63_11 : X_LUT4
    generic map(
      INIT => X"0FFF",
      LOC => "SLICE_X28Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => m_e_exp_div_cu_current_state_FSM_FFd3_11563,
      ADR3 => m_e_exp_div_operation_counter_hit_11564,
      O => m_e_exp_div_N3
    );
  m_e_exp_div_cu_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X28Y10",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd1_DXMUX_40729,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd1_CLKINV_40703,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd1_SRINVNOT,
      O => m_e_exp_div_cu_current_state_FSM_FFd1_11172
    );
  m_e_exp_div_cu_current_state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X20Y9",
      INIT => '0'
    )
    port map (
      I => m_e_exp_div_cu_current_state_FSM_FFd4_DYMUX_40745,
      CE => VCC,
      CLK => m_e_exp_div_cu_current_state_FSM_FFd4_CLKINV_40742,
      SET => GND,
      RST => m_e_exp_div_cu_current_state_FSM_FFd4_SRINVNOT,
      O => m_e_exp_div_cu_current_state_FSM_FFd3_11563
    );
  n_val_q_11 : X_FF
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => '0'
    )
    port map (
      I => n_val_q_11_DXMUX_41011,
      CE => VCC,
      CLK => n_val_q_11_CLKINV_40975,
      SET => GND,
      RST => n_val_q_11_SRINVNOT,
      O => n_val_q(11)
    );
  n_val_q_12 : X_FF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      I => n_val_q_13_DYMUX_41049,
      CE => VCC,
      CLK => n_val_q_13_CLKINV_41030,
      SET => GND,
      RST => n_val_q_13_SRINVNOT,
      O => n_val_q(12)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X17Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(12),
      ADR2 => n_val_q(12),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(12)
    );
  n_val_q_13 : X_FF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      I => n_val_q_13_DXMUX_41066,
      CE => VCC,
      CLK => n_val_q_13_CLKINV_41030,
      SET => GND,
      RST => n_val_q_13_SRINVNOT,
      O => n_val_q(13)
    );
  n_val_q_20 : X_FF
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => '0'
    )
    port map (
      I => n_val_q_21_DYMUX_41104,
      CE => VCC,
      CLK => n_val_q_21_CLKINV_41085,
      SET => GND,
      RST => n_val_q_21_SRINVNOT,
      O => n_val_q(20)
    );
  m_e_exp_d_val_q_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_3_DXMUX_42982,
      CE => m_e_exp_d_val_q_3_CEINV_42969,
      CLK => m_e_exp_d_val_q_3_CLKINV_42970,
      SET => GND,
      RST => m_e_exp_d_val_q_3_SRINVNOT,
      O => m_e_exp_d_val_q(3)
    );
  m_e_exp_d_val_q_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_5_DYMUX_43001,
      CE => m_e_exp_d_val_q_5_CEINV_42997,
      CLK => m_e_exp_d_val_q_5_CLKINV_42998,
      SET => GND,
      RST => m_e_exp_d_val_q_5_SRINVNOT,
      O => m_e_exp_d_val_q(4)
    );
  m_e_exp_d_val_q_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_5_DXMUX_43010,
      CE => m_e_exp_d_val_q_5_CEINV_42997,
      CLK => m_e_exp_d_val_q_5_CLKINV_42998,
      SET => GND,
      RST => m_e_exp_d_val_q_5_SRINVNOT,
      O => m_e_exp_d_val_q(5)
    );
  m_e_exp_d_val_q_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_7_DYMUX_43029,
      CE => m_e_exp_d_val_q_7_CEINV_43025,
      CLK => m_e_exp_d_val_q_7_CLKINV_43026,
      SET => GND,
      RST => m_e_exp_d_val_q_7_SRINVNOT,
      O => m_e_exp_d_val_q(6)
    );
  m_e_exp_d_val_q_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_7_DXMUX_43038,
      CE => m_e_exp_d_val_q_7_CEINV_43025,
      CLK => m_e_exp_d_val_q_7_CLKINV_43026,
      SET => GND,
      RST => m_e_exp_d_val_q_7_SRINVNOT,
      O => m_e_exp_d_val_q(7)
    );
  m_e_exp_d_val_q_8 : X_FF
    generic map(
      LOC => "SLICE_X16Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_9_DYMUX_43057,
      CE => m_e_exp_d_val_q_9_CEINV_43053,
      CLK => m_e_exp_d_val_q_9_CLKINV_43054,
      SET => GND,
      RST => m_e_exp_d_val_q_9_SRINVNOT,
      O => m_e_exp_d_val_q(8)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_22_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X17Y23"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => n_val_q(22),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(22)
    );
  n_val_q_23 : X_FF
    generic map(
      LOC => "SLICE_X17Y23",
      INIT => '0'
    )
    port map (
      I => n_val_q_23_DXMUX_41231,
      CE => VCC,
      CLK => n_val_q_23_CLKINV_41195,
      SET => GND,
      RST => n_val_q_23_SRINVNOT,
      O => n_val_q(23)
    );
  n_val_q_30 : X_FF
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => '0'
    )
    port map (
      I => n_val_q_31_DYMUX_41269,
      CE => VCC,
      CLK => n_val_q_31_CLKINV_41250,
      SET => GND,
      RST => n_val_q_31_SRINVNOT,
      O => n_val_q(30)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_30_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X17Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(30),
      ADR2 => n_val_q(30),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(30)
    );
  n_val_q_31 : X_FF
    generic map(
      LOC => "SLICE_X17Y27",
      INIT => '0'
    )
    port map (
      I => n_val_q_31_DXMUX_41286,
      CE => VCC,
      CLK => n_val_q_31_CLKINV_41250,
      SET => GND,
      RST => n_val_q_31_SRINVNOT,
      O => n_val_q(31)
    );
  n_val_q_27 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      I => n_val_q_27_DXMUX_41506,
      CE => VCC,
      CLK => n_val_q_27_CLKINV_41470,
      SET => GND,
      RST => n_val_q_27_SRINVNOT,
      O => n_val_q(27)
    );
  n_val_q_28 : X_FF
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => '0'
    )
    port map (
      I => n_val_q_29_DYMUX_41544,
      CE => VCC,
      CLK => n_val_q_29_CLKINV_41525,
      SET => GND,
      RST => n_val_q_29_SRINVNOT,
      O => n_val_q(28)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_28_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y26"
    )
    port map (
      ADR0 => n_val_q(28),
      ADR1 => m_e_exp_d_val_q(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(28)
    );
  n_val_q_29 : X_FF
    generic map(
      LOC => "SLICE_X17Y26",
      INIT => '0'
    )
    port map (
      I => n_val_q_29_DXMUX_41561,
      CE => VCC,
      CLK => n_val_q_29_CLKINV_41525,
      SET => GND,
      RST => n_val_q_29_SRINVNOT,
      O => n_val_q(29)
    );
  m_e_exp_mul_a_chain_gen_2_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"CC5A",
      LOC => "SLICE_X25Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N1479,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => m_e_exp_mul_a_x_2_Q
    );
  m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_41596,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_41580,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41601,
      O => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y26",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41601
    );
  m_e_exp_d_val_q_33 : X_FF
    generic map(
      LOC => "SLICE_X20Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_33_DXMUX_42202,
      CE => m_e_exp_d_val_q_33_CEINV_42189,
      CLK => m_e_exp_d_val_q_33_CLKINV_42190,
      SET => GND,
      RST => m_e_exp_d_val_q_33_SRINVNOT,
      O => m_e_exp_d_val_q(33)
    );
  m_e_exp_d_val_q_24 : X_FF
    generic map(
      LOC => "SLICE_X17Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_25_DYMUX_42221,
      CE => m_e_exp_d_val_q_25_CEINV_42217,
      CLK => m_e_exp_d_val_q_25_CLKINV_42218,
      SET => GND,
      RST => m_e_exp_d_val_q_25_SRINVNOT,
      O => m_e_exp_d_val_q(24)
    );
  m_e_exp_d_val_q_25 : X_FF
    generic map(
      LOC => "SLICE_X17Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_25_DXMUX_42230,
      CE => m_e_exp_d_val_q_25_CEINV_42217,
      CLK => m_e_exp_d_val_q_25_CLKINV_42218,
      SET => GND,
      RST => m_e_exp_d_val_q_25_SRINVNOT,
      O => m_e_exp_d_val_q(25)
    );
  m_e_exp_d_val_q_16 : X_FF
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_17_DYMUX_42249,
      CE => m_e_exp_d_val_q_17_CEINV_42245,
      CLK => m_e_exp_d_val_q_17_CLKINV_42246,
      SET => GND,
      RST => m_e_exp_d_val_q_17_SRINVNOT,
      O => m_e_exp_d_val_q(16)
    );
  m_e_exp_d_val_q_17 : X_FF
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_17_DXMUX_42258,
      CE => m_e_exp_d_val_q_17_CEINV_42245,
      CLK => m_e_exp_d_val_q_17_CLKINV_42246,
      SET => GND,
      RST => m_e_exp_d_val_q_17_SRINVNOT,
      O => m_e_exp_d_val_q(17)
    );
  m_e_exp_d_val_q_50 : X_FF
    generic map(
      LOC => "SLICE_X18Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_51_DYMUX_42277,
      CE => m_e_exp_d_val_q_51_CEINV_42273,
      CLK => m_e_exp_d_val_q_51_CLKINV_42274,
      SET => GND,
      RST => m_e_exp_d_val_q_51_SRINVNOT,
      O => m_e_exp_d_val_q(50)
    );
  n_val_q_16 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      I => n_val_q_17_DYMUX_41324,
      CE => VCC,
      CLK => n_val_q_17_CLKINV_41305,
      SET => GND,
      RST => n_val_q_17_SRINVNOT,
      O => n_val_q(16)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X17Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(16),
      ADR2 => VCC,
      ADR3 => n_val_q(16),
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(16)
    );
  n_val_q_17 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      I => n_val_q_17_DXMUX_41341,
      CE => VCC,
      CLK => n_val_q_17_CLKINV_41305,
      SET => GND,
      RST => n_val_q_17_SRINVNOT,
      O => n_val_q(17)
    );
  n_val_q_24 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      I => n_val_q_25_DYMUX_41379,
      CE => VCC,
      CLK => n_val_q_25_CLKINV_41360,
      SET => GND,
      RST => n_val_q_25_SRINVNOT,
      O => n_val_q(24)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_24_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X17Y24"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(24),
      ADR1 => n_val_q(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(24)
    );
  n_val_q_25 : X_FF
    generic map(
      LOC => "SLICE_X17Y24",
      INIT => '0'
    )
    port map (
      I => n_val_q_25_DXMUX_41396,
      CE => VCC,
      CLK => n_val_q_25_CLKINV_41360,
      SET => GND,
      RST => n_val_q_25_SRINVNOT,
      O => n_val_q(25)
    );
  n_val_q_18 : X_FF
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => '0'
    )
    port map (
      I => n_val_q_19_DYMUX_41434,
      CE => VCC,
      CLK => n_val_q_19_CLKINV_41415,
      SET => GND,
      RST => n_val_q_19_SRINVNOT,
      O => n_val_q(18)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_18_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X17Y21"
    )
    port map (
      ADR0 => m_e_exp_d_val_q(18),
      ADR1 => VCC,
      ADR2 => n_val_q(18),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(18)
    );
  n_val_q_19 : X_FF
    generic map(
      LOC => "SLICE_X17Y21",
      INIT => '0'
    )
    port map (
      I => n_val_q_19_DXMUX_41451,
      CE => VCC,
      CLK => n_val_q_19_CLKINV_41415,
      SET => GND,
      RST => n_val_q_19_SRINVNOT,
      O => n_val_q(19)
    );
  n_val_q_26 : X_FF
    generic map(
      LOC => "SLICE_X17Y25",
      INIT => '0'
    )
    port map (
      I => n_val_q_27_DYMUX_41489,
      CE => VCC,
      CLK => n_val_q_27_CLKINV_41470,
      SET => GND,
      RST => n_val_q_27_SRINVNOT,
      O => n_val_q(26)
    );
  m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut_26_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => m_e_exp_d_val_q(26),
      ADR2 => n_val_q(26),
      ADR3 => VCC,
      O => m_e_exp_m_e_g_Mcompar_current_state_cmp_ge0000_lut(26)
    );
  msg_t_b_h_3_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X13Y27"
    )
    port map (
      ADR0 => msg_3_IBUF_11128,
      ADR1 => pu_q(3),
      ADR2 => VCC,
      ADR3 => c_h_q(0),
      O => msg_t_b_h(3)
    );
  msg_t_b_h_5_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X24Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => pu_q(5),
      ADR2 => msg_5_IBUF_11130,
      ADR3 => c_h_q(0),
      O => msg_t_b_h(5)
    );
  msg_t_b_h_7_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X25Y25"
    )
    port map (
      ADR0 => msg_7_IBUF_11132,
      ADR1 => pu_q(7),
      ADR2 => c_h_q(0),
      ADR3 => VCC,
      O => msg_t_b_h(7)
    );
  m_e_exp_d_val_q_0 : X_FF
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_1_DYMUX_42945,
      CE => m_e_exp_d_val_q_1_CEINV_42941,
      CLK => m_e_exp_d_val_q_1_CLKINV_42942,
      SET => GND,
      RST => m_e_exp_d_val_q_1_SRINVNOT,
      O => m_e_exp_d_val_q(0)
    );
  m_e_exp_d_val_q_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_1_DXMUX_42954,
      CE => m_e_exp_d_val_q_1_CEINV_42941,
      CLK => m_e_exp_d_val_q_1_CLKINV_42942,
      SET => GND,
      RST => m_e_exp_d_val_q_1_SRINVNOT,
      O => m_e_exp_d_val_q(1)
    );
  m_e_exp_d_val_q_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_3_DYMUX_42973,
      CE => m_e_exp_d_val_q_3_CEINV_42969,
      CLK => m_e_exp_d_val_q_3_CLKINV_42970,
      SET => GND,
      RST => m_e_exp_d_val_q_3_SRINVNOT,
      O => m_e_exp_d_val_q(2)
    );
  n_calc_a_chain_gen_2_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"AA3C",
      LOC => "SLICE_X0Y15"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => N1477,
      ADR3 => n_calc_cu_current_state_FSM_FFd2_11244,
      O => n_calc_a_x_2_Q
    );
  n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_DXMUX_41631,
      CE => VCC,
      CLK => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_CLKINV_41615,
      SET => GND,
      RST => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41636,
      O => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y15",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_2_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41636
    );
  n_calc_a_chain_gen_24_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"ED21",
      LOC => "SLICE_X1Y7"
    )
    port map (
      ADR0 => n_calc_en_a_0,
      ADR1 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR2 => n_calc_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => n_calc_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      O => N444
    );
  m_e_exp_mul_a_chain_gen_24_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8BB8",
      LOC => "SLICE_X26Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1523,
      O => m_e_exp_mul_a_x_24_Q
    );
  m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X26Y36",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_DXMUX_41690,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_CLKINV_41674,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41695,
      O => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X26Y36",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_24_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41695
    );
  m_e_exp_mul_a_chain_gen_16_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"8BB8",
      LOC => "SLICE_X30Y37"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR2 => N1509,
      ADR3 => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q,
      O => m_e_exp_mul_a_x_16_Q
    );
  m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y37",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_DXMUX_41725,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_CLKINV_41709,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41730,
      O => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y37",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_16_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41730
    );
  m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X13Y37"
    )
    port map (
      ADR0 => c_e_q(0),
      ADR1 => m_e_exp_selettore_mul_q(1),
      ADR2 => m_e_exp_selettore_mul_q(0),
      ADR3 => pr_q(26),
      O => m_e_exp_mul_q_chain_gen_27_sc_ch_inst_mux2_1_X8_41753
    );
  m_e_exp_div_gestore_shift_rca_rca_15_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X19Y16"
    )
    port map (
      ADR0 => N763_0,
      ADR1 => N893_0,
      ADR2 => VCC,
      ADR3 => N762_0,
      O => N1150
    );
  m_e_exp_m_e_g_d_res_mux0002_7_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X26Y30"
    )
    port map (
      ADR0 => m_e_exp_mul_prod1_q(56),
      ADR1 => m_e_exp_m_e_g_N5,
      ADR2 => m_e_exp_m_e_g_N3,
      ADR3 => m_e_exp_div_q_r_l_q(56),
      O => N193
    );
  m_e_exp_m_e_g_d_res_mux0002_9_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N5,
      ADR1 => m_e_exp_m_e_g_N3,
      ADR2 => m_e_exp_mul_prod1_q(54),
      ADR3 => m_e_exp_div_q_r_l_q(54),
      O => N189
    );
  m_e_exp_m_e_g_current_state_FSM_FFd1_In : X_LUT4
    generic map(
      INIT => X"FC22",
      LOC => "SLICE_X13Y33"
    )
    port map (
      ADR0 => N151,
      ADR1 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd4_11647,
      ADR3 => m_e_exp_m_e_g_current_state_FSM_FFd1_11651,
      O => m_e_exp_m_e_g_current_state_FSM_FFd1_In_41853
    );
  m_e_exp_m_e_g_current_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X13Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_current_state_FSM_FFd1_DXMUX_41856,
      CE => VCC,
      CLK => m_e_exp_m_e_g_current_state_FSM_FFd1_CLKINV_41840,
      SET => GND,
      RST => m_e_exp_m_e_g_current_state_FSM_FFd1_FFX_RSTAND_41861,
      O => m_e_exp_m_e_g_current_state_FSM_FFd1_11651
    );
  m_e_exp_m_e_g_current_state_FSM_FFd1_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X13Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => g_g_v_rsa_reset_exp_11648,
      O => m_e_exp_m_e_g_current_state_FSM_FFd1_FFX_RSTAND_41861
    );
  m_e_exp_mul_a_chain_gen_3_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"B1E4",
      LOC => "SLICE_X25Y29"
    )
    port map (
      ADR0 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR1 => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR3 => N1483,
      O => m_e_exp_mul_a_x_3_Q
    );
  m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_41891,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_41875,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41896,
      O => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41896
    );
  n_calc_a_chain_gen_3_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"A3AC",
      LOC => "SLICE_X0Y10"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_4_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => N1481,
      O => n_calc_a_x_3_Q
    );
  n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y10",
      INIT => '0'
    )
    port map (
      I => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_DXMUX_41926,
      CE => VCC,
      CLK => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_CLKINV_41910,
      SET => GND,
      RST => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41931,
      O => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_Q
    );
  n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X0Y10",
      PATHPULSE => 555 ps
    )
    port map (
      I => reset_IBUF_11117,
      O => n_calc_a_chain_gen_3_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_41931
    );
  m_e_exp_m_e_g_en_d_mux0002 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X15Y33"
    )
    port map (
      ADR0 => m_e_exp_m_e_g_N3,
      ADR1 => m_e_exp_m_e_g_N20,
      ADR2 => m_e_exp_m_e_g_N5,
      ADR3 => N179,
      O => m_e_exp_m_e_g_en_d_mux0002_41958
    );
  m_e_exp_m_e_g_en_d : X_FF
    generic map(
      LOC => "SLICE_X15Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_en_d_DXMUX_41961,
      CE => m_e_exp_m_e_g_en_d_CEINV_41945,
      CLK => m_e_exp_m_e_g_en_d_CLKINV_41946,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_en_d_12675
    );
  m_e_exp_mul_a_chain_gen_25_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"F909",
      LOC => "SLICE_X24Y36"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_25_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_en_a_0,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      O => N453
    );
  n_calc_a_chain_gen_17_sc_ch_inst_mux2_1_X_SW0 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X0Y3"
    )
    port map (
      ADR0 => n_calc_a_chain_gen_17_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => n_calc_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => n_calc_cu_current_state_FSM_FFd2_11244,
      ADR3 => VCC,
      O => N401
    );
  m_e_exp_d_val_q_10 : X_FF
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_11_DYMUX_42025,
      CE => m_e_exp_d_val_q_11_CEINV_42021,
      CLK => m_e_exp_d_val_q_11_CLKINV_42022,
      SET => GND,
      RST => m_e_exp_d_val_q_11_SRINVNOT,
      O => m_e_exp_d_val_q(10)
    );
  m_e_exp_d_val_q_11 : X_FF
    generic map(
      LOC => "SLICE_X16Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_11_DXMUX_42034,
      CE => m_e_exp_d_val_q_11_CEINV_42021,
      CLK => m_e_exp_d_val_q_11_CLKINV_42022,
      SET => GND,
      RST => m_e_exp_d_val_q_11_SRINVNOT,
      O => m_e_exp_d_val_q(11)
    );
  m_e_exp_d_val_q_20 : X_FF
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_21_DYMUX_42053,
      CE => m_e_exp_d_val_q_21_CEINV_42049,
      CLK => m_e_exp_d_val_q_21_CLKINV_42050,
      SET => GND,
      RST => m_e_exp_d_val_q_21_SRINVNOT,
      O => m_e_exp_d_val_q(20)
    );
  m_e_exp_d_val_q_21 : X_FF
    generic map(
      LOC => "SLICE_X16Y28",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_21_DXMUX_42062,
      CE => m_e_exp_d_val_q_21_CEINV_42049,
      CLK => m_e_exp_d_val_q_21_CLKINV_42050,
      SET => GND,
      RST => m_e_exp_d_val_q_21_SRINVNOT,
      O => m_e_exp_d_val_q(21)
    );
  m_e_exp_d_val_q_12 : X_FF
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_13_DYMUX_42081,
      CE => m_e_exp_d_val_q_13_CEINV_42077,
      CLK => m_e_exp_d_val_q_13_CLKINV_42078,
      SET => GND,
      RST => m_e_exp_d_val_q_13_SRINVNOT,
      O => m_e_exp_d_val_q(12)
    );
  m_e_exp_d_val_q_13 : X_FF
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_13_DXMUX_42090,
      CE => m_e_exp_d_val_q_13_CEINV_42077,
      CLK => m_e_exp_d_val_q_13_CLKINV_42078,
      SET => GND,
      RST => m_e_exp_d_val_q_13_SRINVNOT,
      O => m_e_exp_d_val_q(13)
    );
  m_e_exp_d_val_q_30 : X_FF
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_31_DYMUX_42109,
      CE => m_e_exp_d_val_q_31_CEINV_42105,
      CLK => m_e_exp_d_val_q_31_CLKINV_42106,
      SET => GND,
      RST => m_e_exp_d_val_q_31_SRINVNOT,
      O => m_e_exp_d_val_q(30)
    );
  m_e_exp_d_val_q_31 : X_FF
    generic map(
      LOC => "SLICE_X19Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_31_DXMUX_42118,
      CE => m_e_exp_d_val_q_31_CEINV_42105,
      CLK => m_e_exp_d_val_q_31_CLKINV_42106,
      SET => GND,
      RST => m_e_exp_d_val_q_31_SRINVNOT,
      O => m_e_exp_d_val_q(31)
    );
  m_e_exp_d_val_q_22 : X_FF
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_23_DYMUX_42137,
      CE => m_e_exp_d_val_q_23_CEINV_42133,
      CLK => m_e_exp_d_val_q_23_CLKINV_42134,
      SET => GND,
      RST => m_e_exp_d_val_q_23_SRINVNOT,
      O => m_e_exp_d_val_q(22)
    );
  m_e_exp_d_val_q_23 : X_FF
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_23_DXMUX_42146,
      CE => m_e_exp_d_val_q_23_CEINV_42133,
      CLK => m_e_exp_d_val_q_23_CLKINV_42134,
      SET => GND,
      RST => m_e_exp_d_val_q_23_SRINVNOT,
      O => m_e_exp_d_val_q(23)
    );
  m_e_exp_d_val_q_40 : X_FF
    generic map(
      LOC => "SLICE_X20Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_41_DYMUX_42165,
      CE => m_e_exp_d_val_q_41_CEINV_42161,
      CLK => m_e_exp_d_val_q_41_CLKINV_42162,
      SET => GND,
      RST => m_e_exp_d_val_q_41_SRINVNOT,
      O => m_e_exp_d_val_q(40)
    );
  m_e_exp_d_val_q_41 : X_FF
    generic map(
      LOC => "SLICE_X20Y35",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_41_DXMUX_42174,
      CE => m_e_exp_d_val_q_41_CEINV_42161,
      CLK => m_e_exp_d_val_q_41_CLKINV_42162,
      SET => GND,
      RST => m_e_exp_d_val_q_41_SRINVNOT,
      O => m_e_exp_d_val_q(41)
    );
  m_e_exp_d_val_q_32 : X_FF
    generic map(
      LOC => "SLICE_X20Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_33_DYMUX_42193,
      CE => m_e_exp_d_val_q_33_CEINV_42189,
      CLK => m_e_exp_d_val_q_33_CLKINV_42190,
      SET => GND,
      RST => m_e_exp_d_val_q_33_SRINVNOT,
      O => m_e_exp_d_val_q(32)
    );
  m_e_exp_d_val_q_38 : X_FF
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_39_DYMUX_42641,
      CE => m_e_exp_d_val_q_39_CEINV_42637,
      CLK => m_e_exp_d_val_q_39_CLKINV_42638,
      SET => GND,
      RST => m_e_exp_d_val_q_39_SRINVNOT,
      O => m_e_exp_d_val_q(38)
    );
  m_e_exp_d_val_q_39 : X_FF
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_39_DXMUX_42650,
      CE => m_e_exp_d_val_q_39_CEINV_42637,
      CLK => m_e_exp_d_val_q_39_CLKINV_42638,
      SET => GND,
      RST => m_e_exp_d_val_q_39_SRINVNOT,
      O => m_e_exp_d_val_q(39)
    );
  m_e_exp_d_val_q_56 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_57_DYMUX_42669,
      CE => m_e_exp_d_val_q_57_CEINV_42665,
      CLK => m_e_exp_d_val_q_57_CLKINV_42666,
      SET => GND,
      RST => m_e_exp_d_val_q_57_SRINVNOT,
      O => m_e_exp_d_val_q(56)
    );
  m_e_exp_d_val_q_57 : X_FF
    generic map(
      LOC => "SLICE_X24Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_57_DXMUX_42678,
      CE => m_e_exp_d_val_q_57_CEINV_42665,
      CLK => m_e_exp_d_val_q_57_CLKINV_42666,
      SET => GND,
      RST => m_e_exp_d_val_q_57_SRINVNOT,
      O => m_e_exp_d_val_q(57)
    );
  m_e_exp_d_val_q_48 : X_FF
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_49_DYMUX_42697,
      CE => m_e_exp_d_val_q_49_CEINV_42693,
      CLK => m_e_exp_d_val_q_49_CLKINV_42694,
      SET => GND,
      RST => m_e_exp_d_val_q_49_SRINVNOT,
      O => m_e_exp_d_val_q(48)
    );
  m_e_exp_d_val_q_49 : X_FF
    generic map(
      LOC => "SLICE_X18Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_49_DXMUX_42706,
      CE => m_e_exp_d_val_q_49_CEINV_42693,
      CLK => m_e_exp_d_val_q_49_CLKINV_42694,
      SET => GND,
      RST => m_e_exp_d_val_q_49_SRINVNOT,
      O => m_e_exp_d_val_q(49)
    );
  m_e_exp_d_val_q_51 : X_FF
    generic map(
      LOC => "SLICE_X18Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_51_DXMUX_42286,
      CE => m_e_exp_d_val_q_51_CEINV_42273,
      CLK => m_e_exp_d_val_q_51_CLKINV_42274,
      SET => GND,
      RST => m_e_exp_d_val_q_51_SRINVNOT,
      O => m_e_exp_d_val_q(51)
    );
  m_e_exp_d_val_q_42 : X_FF
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_43_DYMUX_42305,
      CE => m_e_exp_d_val_q_43_CEINV_42301,
      CLK => m_e_exp_d_val_q_43_CLKINV_42302,
      SET => GND,
      RST => m_e_exp_d_val_q_43_SRINVNOT,
      O => m_e_exp_d_val_q(42)
    );
  m_e_exp_d_val_q_43 : X_FF
    generic map(
      LOC => "SLICE_X18Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_43_DXMUX_42314,
      CE => m_e_exp_d_val_q_43_CEINV_42301,
      CLK => m_e_exp_d_val_q_43_CLKINV_42302,
      SET => GND,
      RST => m_e_exp_d_val_q_43_SRINVNOT,
      O => m_e_exp_d_val_q(43)
    );
  m_e_exp_d_val_q_34 : X_FF
    generic map(
      LOC => "SLICE_X21Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_35_DYMUX_42333,
      CE => m_e_exp_d_val_q_35_CEINV_42329,
      CLK => m_e_exp_d_val_q_35_CLKINV_42330,
      SET => GND,
      RST => m_e_exp_d_val_q_35_SRINVNOT,
      O => m_e_exp_d_val_q(34)
    );
  m_e_exp_d_val_q_35 : X_FF
    generic map(
      LOC => "SLICE_X21Y30",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_35_DXMUX_42342,
      CE => m_e_exp_d_val_q_35_CEINV_42329,
      CLK => m_e_exp_d_val_q_35_CLKINV_42330,
      SET => GND,
      RST => m_e_exp_d_val_q_35_SRINVNOT,
      O => m_e_exp_d_val_q(35)
    );
  m_e_exp_d_val_q_26 : X_FF
    generic map(
      LOC => "SLICE_X16Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_27_DYMUX_42361,
      CE => m_e_exp_d_val_q_27_CEINV_42357,
      CLK => m_e_exp_d_val_q_27_CLKINV_42358,
      SET => GND,
      RST => m_e_exp_d_val_q_27_SRINVNOT,
      O => m_e_exp_d_val_q(26)
    );
  m_e_exp_d_val_q_27 : X_FF
    generic map(
      LOC => "SLICE_X16Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_27_DXMUX_42370,
      CE => m_e_exp_d_val_q_27_CEINV_42357,
      CLK => m_e_exp_d_val_q_27_CLKINV_42358,
      SET => GND,
      RST => m_e_exp_d_val_q_27_SRINVNOT,
      O => m_e_exp_d_val_q(27)
    );
  m_e_exp_d_val_q_62 : X_FF
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_63_DYMUX_42557,
      CE => m_e_exp_d_val_q_63_CEINV_42553,
      CLK => m_e_exp_d_val_q_63_CLKINV_42554,
      SET => GND,
      RST => m_e_exp_d_val_q_63_SRINVNOT,
      O => m_e_exp_d_val_q(62)
    );
  m_e_exp_d_val_q_63 : X_FF
    generic map(
      LOC => "SLICE_X23Y22",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_63_DXMUX_42566,
      CE => m_e_exp_d_val_q_63_CEINV_42553,
      CLK => m_e_exp_d_val_q_63_CLKINV_42554,
      SET => GND,
      RST => m_e_exp_d_val_q_63_SRINVNOT,
      O => m_e_exp_d_val_q(63)
    );
  m_e_exp_d_val_q_54 : X_FF
    generic map(
      LOC => "SLICE_X20Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_55_DYMUX_42585,
      CE => m_e_exp_d_val_q_55_CEINV_42581,
      CLK => m_e_exp_d_val_q_55_CLKINV_42582,
      SET => GND,
      RST => m_e_exp_d_val_q_55_SRINVNOT,
      O => m_e_exp_d_val_q(54)
    );
  m_e_exp_d_val_q_55 : X_FF
    generic map(
      LOC => "SLICE_X20Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_55_DXMUX_42594,
      CE => m_e_exp_d_val_q_55_CEINV_42581,
      CLK => m_e_exp_d_val_q_55_CLKINV_42582,
      SET => GND,
      RST => m_e_exp_d_val_q_55_SRINVNOT,
      O => m_e_exp_d_val_q(55)
    );
  m_e_exp_d_val_q_46 : X_FF
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_47_DYMUX_42613,
      CE => m_e_exp_d_val_q_47_CEINV_42609,
      CLK => m_e_exp_d_val_q_47_CLKINV_42610,
      SET => GND,
      RST => m_e_exp_d_val_q_47_SRINVNOT,
      O => m_e_exp_d_val_q(46)
    );
  m_e_exp_d_val_q_47 : X_FF
    generic map(
      LOC => "SLICE_X18Y29",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_47_DXMUX_42622,
      CE => m_e_exp_d_val_q_47_CEINV_42609,
      CLK => m_e_exp_d_val_q_47_CLKINV_42610,
      SET => GND,
      RST => m_e_exp_d_val_q_47_SRINVNOT,
      O => m_e_exp_d_val_q(47)
    );
  m_e_exp_d_val_q_18 : X_FF
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_19_DYMUX_42389,
      CE => m_e_exp_d_val_q_19_CEINV_42385,
      CLK => m_e_exp_d_val_q_19_CLKINV_42386,
      SET => GND,
      RST => m_e_exp_d_val_q_19_SRINVNOT,
      O => m_e_exp_d_val_q(18)
    );
  m_e_exp_d_val_q_19 : X_FF
    generic map(
      LOC => "SLICE_X22Y25",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_19_DXMUX_42398,
      CE => m_e_exp_d_val_q_19_CEINV_42385,
      CLK => m_e_exp_d_val_q_19_CLKINV_42386,
      SET => GND,
      RST => m_e_exp_d_val_q_19_SRINVNOT,
      O => m_e_exp_d_val_q(19)
    );
  m_e_exp_d_val_q_60 : X_FF
    generic map(
      LOC => "SLICE_X22Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_61_DYMUX_42417,
      CE => m_e_exp_d_val_q_61_CEINV_42413,
      CLK => m_e_exp_d_val_q_61_CLKINV_42414,
      SET => GND,
      RST => m_e_exp_d_val_q_61_SRINVNOT,
      O => m_e_exp_d_val_q(60)
    );
  m_e_exp_d_val_q_61 : X_FF
    generic map(
      LOC => "SLICE_X22Y31",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_61_DXMUX_42426,
      CE => m_e_exp_d_val_q_61_CEINV_42413,
      CLK => m_e_exp_d_val_q_61_CLKINV_42414,
      SET => GND,
      RST => m_e_exp_d_val_q_61_SRINVNOT,
      O => m_e_exp_d_val_q(61)
    );
  m_e_exp_d_val_q_52 : X_FF
    generic map(
      LOC => "SLICE_X21Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_53_DYMUX_42445,
      CE => m_e_exp_d_val_q_53_CEINV_42441,
      CLK => m_e_exp_d_val_q_53_CLKINV_42442,
      SET => GND,
      RST => m_e_exp_d_val_q_53_SRINVNOT,
      O => m_e_exp_d_val_q(52)
    );
  m_e_exp_d_val_q_53 : X_FF
    generic map(
      LOC => "SLICE_X21Y32",
      INIT => '0'
    )
    port map (
      I => m_e_exp_d_val_q_53_DXMUX_42454,
      CE => m_e_exp_d_val_q_53_CEINV_42441,
      CLK => m_e_exp_d_val_q_53_CLKINV_42442,
      SET => GND,
      RST => m_e_exp_d_val_q_53_SRINVNOT,
      O => m_e_exp_d_val_q(53)
    );
  n_calc_gestore_shift_rca_rca_17_fa_c1_SW1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X2Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => N878_0,
      ADR3 => N872,
      O => N1047
    );
  m_e_exp_div_gestore_shift_rca_rca_27_fa_c1_SW3 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X13Y17"
    )
    port map (
      ADR0 => N685,
      ADR1 => VCC,
      ADR2 => N684_0,
      ADR3 => N757_0,
      O => N978
    );
  m_e_exp_div_gestore_shift_rca_rca_51_fa_c1_SW7 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X30Y13"
    )
    port map (
      ADR0 => m_e_exp_div_a_s,
      ADR1 => N975,
      ADR2 => N990_0,
      ADR3 => N989_0,
      O => N1174
    );
  m_e_exp_mul_gestore_shift_Mxor_b_add_sub_27_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X27Y33"
    )
    port map (
      ADR0 => m_e_exp_mul_m_q(27),
      ADR1 => m_e_exp_mul_q_chain_gen_1_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_mul_gestore_shift_b_add_sub_27_Q
    );
  m_e_exp_mul_a_chain_gen_26_sc_ch_inst_mux2_1_X_SW1 : X_LUT4
    generic map(
      INIT => X"AAC3",
      LOC => "SLICE_X25Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_27_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_26_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_en_a_0,
      ADR3 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      O => N459
    );
  m_e_exp_mul_a_chain_gen_18_sc_ch_inst_mux2_1_X : X_LUT4
    generic map(
      INIT => X"C5CA",
      LOC => "SLICE_X31Y39"
    )
    port map (
      ADR0 => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q,
      ADR1 => m_e_exp_mul_a_chain_gen_19_sc_ch_inst_edge_triggered_q_0_Q,
      ADR2 => m_e_exp_mul_cu_current_state_FSM_FFd2_11212,
      ADR3 => N1519,
      O => m_e_exp_mul_a_x_18_Q
    );
  m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y39",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_DXMUX_43340,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_CLKINV_43324,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43345,
      O => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y39",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_18_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43345
    );
  m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y33",
      INIT => '0'
    )
    port map (
      I => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_DXMUX_43483,
      CE => VCC,
      CLK => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_CLKINV_43467,
      SET => GND,
      RST => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43488,
      O => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_Q
    );
  m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y33",
      PATHPULSE => 555 ps
    )
    port map (
      I => m_e_exp_m_e_g_reset_m_11211,
      O => m_e_exp_mul_a_chain_gen_21_sc_ch_inst_edge_triggered_q_0_FFX_RSTAND_43488
    );
  m_e_exp_m_e_g_en_div_mux0001 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X14Y26"
    )
    port map (
      ADR0 => m_e_exp_mul_f_q(0),
      ADR1 => m_e_exp_m_e_g_current_state_cmp_ge0000,
      ADR2 => m_e_exp_m_e_g_current_state_FSM_FFd3_11650,
      ADR3 => N1545,
      O => m_e_exp_m_e_g_en_div_mux0001_43515
    );
  m_e_exp_m_e_g_en_div : X_FF
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => '0'
    )
    port map (
      I => m_e_exp_m_e_g_en_div_DXMUX_43518,
      CE => m_e_exp_m_e_g_en_div_CEINV_43501,
      CLK => m_e_exp_m_e_g_en_div_CLKINV_43502,
      SET => GND,
      RST => GND,
      O => m_e_exp_m_e_g_en_div_12301
    );
  msg_r_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD10",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(10),
      O => msg_r_10_O
    );
  msg_r_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD14",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(11),
      O => msg_r_11_O
    );
  msg_r_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD2",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(12),
      O => msg_r_12_O
    );
  msg_r_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD1",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(13),
      O => msg_r_13_O
    );
  msg_r_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD105",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(14),
      O => msg_r_14_O
    );
  msg_r_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD106",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(15),
      O => msg_r_15_O
    );
  correct_0_OUTPUT_OFF_OMUX : X_INV
    generic map(
      LOC => "PAD39",
      PATHPULSE => 555 ps
    )
    port map (
      I => Mcompar_correct_0_cmp_eq0000_cy_15_CYMUXFAST_13014,
      O => correct_0_O
    );
  msg_r_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD31",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(0),
      O => msg_r_0_O
    );
  msg_r_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD24",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(1),
      O => msg_r_1_O
    );
  msg_r_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD18",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(2),
      O => msg_r_2_O
    );
  msg_r_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD15",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(3),
      O => msg_r_3_O
    );
  msg_r_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD9",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(4),
      O => msg_r_4_O
    );
  msg_r_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD4",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(5),
      O => msg_r_5_O
    );
  msg_r_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(6),
      O => msg_r_6_O
    );
  msg_r_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD5",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(7),
      O => msg_r_7_O
    );
  msg_r_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD96",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(8),
      O => msg_r_8_O
    );
  msg_r_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD11",
      PATHPULSE => 555 ps
    )
    port map (
      I => pr_q(9),
      O => msg_r_9_O
    );
  m_e_exp_m_e_g_current_state_cmp_eq0000_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X3Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_current_state_cmp_eq0000_G
    );
  m_e_exp_m_e_g_current_state_FSM_FFd3_In59_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X2Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_current_state_FSM_FFd3_In59_G
    );
  m_e_exp_m_e_g_N3_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X18Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_m_e_g_N3_G
    );
  m_e_exp_div_f_s_q_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X18Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => m_e_exp_div_f_s_q_0_F
    );
  NlwBufferBlock_hash_Mmult_product_mult0000_submult_1_A_7_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h_7_0,
      O => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(7)
    );
  NlwBufferBlock_hash_Mmult_product_mult0000_submult_1_A_6_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h_6_0,
      O => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(6)
    );
  NlwBufferBlock_hash_Mmult_product_mult0000_submult_1_A_5_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h_5_0,
      O => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(5)
    );
  NlwBufferBlock_hash_Mmult_product_mult0000_submult_1_A_4_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h_4_0,
      O => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(4)
    );
  NlwBufferBlock_hash_Mmult_product_mult0000_submult_1_A_3_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h_3_0,
      O => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(3)
    );
  NlwBufferBlock_hash_Mmult_product_mult0000_submult_1_A_2_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h_2_0,
      O => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(2)
    );
  NlwBufferBlock_hash_Mmult_product_mult0000_submult_1_A_1_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h_1_0,
      O => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(1)
    );
  NlwBufferBlock_hash_Mmult_product_mult0000_submult_1_A_0_Q : X_BUF
    generic map(
      PATHPULSE => 555 ps
    )
    port map (
      I => msg_t_b_h_0_0,
      O => NlwBufferSignal_hash_Mmult_product_mult0000_submult_1_A(0)
    );
  NlwBlock_generazione_valori_RSA_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_generazione_valori_RSA_GND : X_ZERO
    port map (
      O => GND
    );
  NlwInverterBlock_hash_finished_CLK : X_INV
    port map (
      I => hash_finished_CLKINVNOT,
      O => NlwInverterSignal_hash_finished_CLK
    );
  NlwInverterBlock_hash_product_31_CLK : X_INV
    port map (
      I => hash_dato_hashed_31_CLKINVNOT,
      O => NlwInverterSignal_hash_product_31_CLK
    );
  NlwInverterBlock_hash_dato_hashed_31_CLK : X_INV
    port map (
      I => hash_dato_hashed_31_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_31_CLK
    );
  NlwInverterBlock_hash_product_23_CLK : X_INV
    port map (
      I => hash_product_24_CLKINVNOT,
      O => NlwInverterSignal_hash_product_23_CLK
    );
  NlwInverterBlock_hash_product_24_CLK : X_INV
    port map (
      I => hash_product_24_CLKINVNOT,
      O => NlwInverterSignal_hash_product_24_CLK
    );
  NlwInverterBlock_hash_product_25_CLK : X_INV
    port map (
      I => hash_product_26_CLKINVNOT,
      O => NlwInverterSignal_hash_product_25_CLK
    );
  NlwInverterBlock_hash_product_26_CLK : X_INV
    port map (
      I => hash_product_26_CLKINVNOT,
      O => NlwInverterSignal_hash_product_26_CLK
    );
  NlwInverterBlock_hash_product_17_CLK : X_INV
    port map (
      I => hash_product_18_CLKINVNOT,
      O => NlwInverterSignal_hash_product_17_CLK
    );
  NlwInverterBlock_hash_product_21_CLK : X_INV
    port map (
      I => hash_product_22_CLKINVNOT,
      O => NlwInverterSignal_hash_product_21_CLK
    );
  NlwInverterBlock_hash_product_22_CLK : X_INV
    port map (
      I => hash_product_22_CLKINVNOT,
      O => NlwInverterSignal_hash_product_22_CLK
    );
  NlwInverterBlock_hash_product_18_CLK : X_INV
    port map (
      I => hash_product_18_CLKINVNOT,
      O => NlwInverterSignal_hash_product_18_CLK
    );
  NlwInverterBlock_hash_product_27_CLK : X_INV
    port map (
      I => hash_product_28_CLKINVNOT,
      O => NlwInverterSignal_hash_product_27_CLK
    );
  NlwInverterBlock_hash_product_28_CLK : X_INV
    port map (
      I => hash_product_28_CLKINVNOT,
      O => NlwInverterSignal_hash_product_28_CLK
    );
  NlwInverterBlock_hash_product_19_CLK : X_INV
    port map (
      I => hash_product_20_CLKINVNOT,
      O => NlwInverterSignal_hash_product_19_CLK
    );
  NlwInverterBlock_hash_product_20_CLK : X_INV
    port map (
      I => hash_product_20_CLKINVNOT,
      O => NlwInverterSignal_hash_product_20_CLK
    );
  NlwInverterBlock_hash_product_29_CLK : X_INV
    port map (
      I => hash_product_30_CLKINVNOT,
      O => NlwInverterSignal_hash_product_29_CLK
    );
  NlwInverterBlock_hash_product_30_CLK : X_INV
    port map (
      I => hash_product_30_CLKINVNOT,
      O => NlwInverterSignal_hash_product_30_CLK
    );
  NlwInverterBlock_hash_dato_hashed_27_CLK : X_INV
    port map (
      I => hash_dato_hashed_28_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_27_CLK
    );
  NlwInverterBlock_hash_dato_hashed_28_CLK : X_INV
    port map (
      I => hash_dato_hashed_28_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_28_CLK
    );
  NlwInverterBlock_hash_dato_hashed_19_CLK : X_INV
    port map (
      I => hash_dato_hashed_20_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_19_CLK
    );
  NlwInverterBlock_hash_dato_hashed_20_CLK : X_INV
    port map (
      I => hash_dato_hashed_20_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_20_CLK
    );
  NlwInverterBlock_hash_dato_hashed_29_CLK : X_INV
    port map (
      I => hash_dato_hashed_30_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_29_CLK
    );
  NlwInverterBlock_hash_dato_hashed_30_CLK : X_INV
    port map (
      I => hash_dato_hashed_30_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_30_CLK
    );
  NlwInverterBlock_hash_dato_hashed_21_CLK : X_INV
    port map (
      I => hash_dato_hashed_22_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_21_CLK
    );
  NlwInverterBlock_hash_dato_hashed_22_CLK : X_INV
    port map (
      I => hash_dato_hashed_22_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_22_CLK
    );
  NlwInverterBlock_hash_dato_hashed_23_CLK : X_INV
    port map (
      I => hash_dato_hashed_24_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_23_CLK
    );
  NlwInverterBlock_hash_dato_hashed_24_CLK : X_INV
    port map (
      I => hash_dato_hashed_24_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_24_CLK
    );
  NlwInverterBlock_hash_dato_hashed_25_CLK : X_INV
    port map (
      I => hash_dato_hashed_26_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_25_CLK
    );
  NlwInverterBlock_hash_dato_hashed_26_CLK : X_INV
    port map (
      I => hash_dato_hashed_26_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_26_CLK
    );
  NlwInverterBlock_hash_dato_hashed_17_CLK : X_INV
    port map (
      I => hash_dato_hashed_18_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_17_CLK
    );
  NlwInverterBlock_hash_dato_hashed_18_CLK : X_INV
    port map (
      I => hash_dato_hashed_18_CLKINVNOT,
      O => NlwInverterSignal_hash_dato_hashed_18_CLK
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

