
*** Running vivado
    with args -log zsys_axis_data_fifo_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_axis_data_fifo_3_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zsys_axis_data_fifo_3_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1147.371 ; gain = 64.000 ; free physical = 921 ; free virtual = 4223
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_3_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/synth/zsys_axis_data_fifo_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_13_axis_data_fifo' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a295/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_13_axis_data_fifo' (31#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a295/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'zsys_axis_data_fifo_3_0' (32#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/synth/zsys_axis_data_fifo_3_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1360.770 ; gain = 277.398 ; free physical = 795 ; free virtual = 4098
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1360.770 ; gain = 277.398 ; free physical = 782 ; free virtual = 4085
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1526.367 ; gain = 1.000 ; free physical = 951 ; free virtual = 4259
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 795 ; free virtual = 4103
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 795 ; free virtual = 4103
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 795 ; free virtual = 4103
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 764 ; free virtual = 4072
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 725 ; free virtual = 4033
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 282 ; free virtual = 3588
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:56 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 275 ; free virtual = 3581
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 270 ; free virtual = 3576
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 250 ; free virtual = 3556
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 250 ; free virtual = 3556
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 248 ; free virtual = 3554
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 248 ; free virtual = 3554
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 248 ; free virtual = 3554
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 248 ; free virtual = 3554

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     9|
|3     |LUT2     |    19|
|4     |LUT3     |     9|
|5     |LUT4     |    32|
|6     |LUT5     |     7|
|7     |LUT6     |     6|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |FDCE     |    12|
|11    |FDPE     |    21|
|12    |FDRE     |    77|
|13    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1526.367 ; gain = 442.996 ; free physical = 248 ; free virtual = 3554
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 1543.391 ; gain = 472.602 ; free physical = 203 ; free virtual = 3509
