
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  00000826  000008ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000826  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000081  0080010a  0080010a  000008c4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000008c4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000008f4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000158  00000000  00000000  00000930  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000015ab  00000000  00000000  00000a88  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d63  00000000  00000000  00002033  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000c84  00000000  00000000  00002d96  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002e0  00000000  00000000  00003a1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007ad  00000000  00000000  00003cfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ac8  00000000  00000000  000044a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  00004f71  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
   4:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  28:	0c 94 a5 03 	jmp	0x74a	; 0x74a <__vector_10>
  2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  30:	0c 94 fb 01 	jmp	0x3f6	; 0x3f6 <__vector_12>
  34:	0c 94 90 02 	jmp	0x520	; 0x520 <__vector_13>
  38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  3c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
  50:	11 24       	eor	r1, r1
  52:	1f be       	out	0x3f, r1	; 63
  54:	cf ef       	ldi	r28, 0xFF	; 255
  56:	d2 e0       	ldi	r29, 0x02	; 2
  58:	de bf       	out	0x3e, r29	; 62
  5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
  5c:	11 e0       	ldi	r17, 0x01	; 1
  5e:	a0 e0       	ldi	r26, 0x00	; 0
  60:	b1 e0       	ldi	r27, 0x01	; 1
  62:	e6 e2       	ldi	r30, 0x26	; 38
  64:	f8 e0       	ldi	r31, 0x08	; 8
  66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
  68:	05 90       	lpm	r0, Z+
  6a:	0d 92       	st	X+, r0
  6c:	aa 30       	cpi	r26, 0x0A	; 10
  6e:	b1 07       	cpc	r27, r17
  70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
  72:	21 e0       	ldi	r18, 0x01	; 1
  74:	aa e0       	ldi	r26, 0x0A	; 10
  76:	b1 e0       	ldi	r27, 0x01	; 1
  78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
  7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
  7c:	ab 38       	cpi	r26, 0x8B	; 139
  7e:	b2 07       	cpc	r27, r18
  80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
  82:	0e 94 63 01 	call	0x2c6	; 0x2c6 <main>
  86:	0c 94 11 04 	jmp	0x822	; 0x822 <_exit>

0000008a <__bad_interrupt>:
  8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Post_Event>:
      Description
         Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
  8e:	0f 93       	push	r16
  90:	1f 93       	push	r17
   // Set flag in event list
   Pending_Events |= event_mask;
  92:	00 91 0a 01 	lds	r16, 0x010A	; 0x80010a <__data_end>
  96:	10 91 0b 01 	lds	r17, 0x010B	; 0x80010b <__data_end+0x1>
  9a:	20 91 0c 01 	lds	r18, 0x010C	; 0x80010c <__data_end+0x2>
  9e:	30 91 0d 01 	lds	r19, 0x010D	; 0x80010d <__data_end+0x3>
  a2:	dc 01       	movw	r26, r24
  a4:	cb 01       	movw	r24, r22
  a6:	80 2b       	or	r24, r16
  a8:	91 2b       	or	r25, r17
  aa:	a2 2b       	or	r26, r18
  ac:	b3 2b       	or	r27, r19
  ae:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
  b2:	90 93 0b 01 	sts	0x010B, r25	; 0x80010b <__data_end+0x1>
  b6:	a0 93 0c 01 	sts	0x010C, r26	; 0x80010c <__data_end+0x2>
  ba:	b0 93 0d 01 	sts	0x010D, r27	; 0x80010d <__data_end+0x3>
}
  be:	1f 91       	pop	r17
  c0:	0f 91       	pop	r16
  c2:	08 95       	ret

000000c4 <Run_Events>:
{
   // Run no-end main loop
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
  c4:	a1 2c       	mov	r10, r1
  c6:	b1 2c       	mov	r11, r1
      {
         if (is_event_pending((0x01 << event)))
  c8:	01 e0       	ldi	r16, 0x01	; 1
  ca:	10 e0       	ldi	r17, 0x00	; 0
{
   // Run no-end main loop
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
  cc:	ca 2d       	mov	r28, r10
  ce:	db 2d       	mov	r29, r11
      {
         if (is_event_pending((0x01 << event)))
  d0:	b8 01       	movw	r22, r16
  d2:	0c 2e       	mov	r0, r28
  d4:	02 c0       	rjmp	.+4      	; 0xda <Run_Events+0x16>
  d6:	66 0f       	add	r22, r22
  d8:	77 1f       	adc	r23, r23
  da:	0a 94       	dec	r0
  dc:	e2 f7       	brpl	.-8      	; 0xd6 <Run_Events+0x12>
  de:	07 2e       	mov	r0, r23
  e0:	00 0c       	add	r0, r0
  e2:	88 0b       	sbc	r24, r24
  e4:	99 0b       	sbc	r25, r25

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
   // If this event is pending
   if (event_mask == (Pending_Events & event_mask))
  e6:	c0 90 0a 01 	lds	r12, 0x010A	; 0x80010a <__data_end>
  ea:	d0 90 0b 01 	lds	r13, 0x010B	; 0x80010b <__data_end+0x1>
  ee:	e0 90 0c 01 	lds	r14, 0x010C	; 0x80010c <__data_end+0x2>
  f2:	f0 90 0d 01 	lds	r15, 0x010D	; 0x80010d <__data_end+0x3>
  f6:	2b 01       	movw	r4, r22
  f8:	3c 01       	movw	r6, r24
  fa:	4c 20       	and	r4, r12
  fc:	5d 20       	and	r5, r13
  fe:	6e 20       	and	r6, r14
 100:	7f 20       	and	r7, r15
 102:	64 15       	cp	r22, r4
 104:	75 05       	cpc	r23, r5
 106:	86 05       	cpc	r24, r6
 108:	97 05       	cpc	r25, r7
 10a:	a1 f4       	brne	.+40     	; 0x134 <Run_Events+0x70>
   {
      // Clear Event
      Pending_Events &= ~event_mask;
 10c:	2b 01       	movw	r4, r22
 10e:	3c 01       	movw	r6, r24
 110:	40 94       	com	r4
 112:	50 94       	com	r5
 114:	60 94       	com	r6
 116:	70 94       	com	r7
 118:	c4 20       	and	r12, r4
 11a:	d5 20       	and	r13, r5
 11c:	e6 20       	and	r14, r6
 11e:	f7 20       	and	r15, r7
 120:	c0 92 0a 01 	sts	0x010A, r12	; 0x80010a <__data_end>
 124:	d0 92 0b 01 	sts	0x010B, r13	; 0x80010b <__data_end+0x1>
 128:	e0 92 0c 01 	sts	0x010C, r14	; 0x80010c <__data_end+0x2>
 12c:	f0 92 0d 01 	sts	0x010D, r15	; 0x80010d <__data_end+0x3>
            // *** ADD SERVICES BELOW ***
            // **************************
			
            // Node Service
            #if ((master_node) == NODE_TYPE)
               Run_Master_Service((0x01 << event));
 130:	0e 94 9c 01 	call	0x338	; 0x338 <Run_Master_Service>
{
   // Run no-end main loop
   while (1)
   {
      // Loop through all events
      for (int event = 0; event < NUM_EVENTS; event++)
 134:	21 96       	adiw	r28, 0x01	; 1
 136:	c6 30       	cpi	r28, 0x06	; 6
 138:	d1 05       	cpc	r29, r1
 13a:	51 f6       	brne	.-108    	; 0xd0 <Run_Events+0xc>
 13c:	c7 cf       	rjmp	.-114    	; 0xcc <Run_Events+0x8>

0000013e <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
 13e:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
 140:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
 142:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
 144:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
 146:	90 e8       	ldi	r25, 0x80	; 128
 148:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 14c:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
 150:	ed ec       	ldi	r30, 0xCD	; 205
 152:	f0 e0       	ldi	r31, 0x00	; 0
 154:	10 82       	st	Z, r1
 156:	ae ec       	ldi	r26, 0xCE	; 206
 158:	b0 e0       	ldi	r27, 0x00	; 0
 15a:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
 15c:	25 2f       	mov	r18, r21
 15e:	33 27       	eor	r19, r19
 160:	2c 93       	st	X, r18
 162:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
 164:	80 34       	cpi	r24, 0x40	; 64
 166:	21 f4       	brne	.+8      	; 0x170 <lin_init+0x32>
    			Lin_1x_enable();
 168:	88 e4       	ldi	r24, 0x48	; 72
 16a:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 16e:	05 c0       	rjmp	.+10     	; 0x17a <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
 170:	81 11       	cpse	r24, r1
 172:	0d c0       	rjmp	.+26     	; 0x18e <lin_init+0x50>
    			Lin_2x_enable();
 174:	88 e0       	ldi	r24, 0x08	; 8
 176:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
 17a:	8f e0       	ldi	r24, 0x0F	; 15
 17c:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if ((master_node) == NODE_TYPE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
 180:	ec ec       	ldi	r30, 0xCC	; 204
 182:	f0 e0       	ldi	r31, 0x00	; 0
 184:	80 81       	ld	r24, Z
 186:	80 68       	ori	r24, 0x80	; 128
 188:	80 83       	st	Z, r24
    };
    
    return 1;
 18a:	81 e0       	ldi	r24, 0x01	; 1
 18c:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
 18e:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    };
    
    return 1;
}
 190:	08 95       	ret

00000192 <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
 192:	e8 ec       	ldi	r30, 0xC8	; 200
 194:	f0 e0       	ldi	r31, 0x00	; 0
 196:	90 81       	ld	r25, Z
 198:	9c 7f       	andi	r25, 0xFC	; 252
 19a:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
 19c:	80 34       	cpi	r24, 0x40	; 64
 19e:	c1 f4       	brne	.+48     	; 0x1d0 <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
 1a0:	e0 ed       	ldi	r30, 0xD0	; 208
 1a2:	f0 e0       	ldi	r31, 0x00	; 0
 1a4:	80 81       	ld	r24, Z
 1a6:	80 7f       	andi	r24, 0xF0	; 240
 1a8:	80 83       	st	Z, r24
 1aa:	80 81       	ld	r24, Z
 1ac:	6f 70       	andi	r22, 0x0F	; 15
 1ae:	68 2b       	or	r22, r24
 1b0:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
 1b2:	80 81       	ld	r24, Z
 1b4:	8f 7c       	andi	r24, 0xCF	; 207
 1b6:	80 83       	st	Z, r24
 1b8:	80 81       	ld	r24, Z
 1ba:	50 e0       	ldi	r21, 0x00	; 0
 1bc:	4c 5f       	subi	r20, 0xFC	; 252
 1be:	5f 4f       	sbci	r21, 0xFF	; 255
 1c0:	44 0f       	add	r20, r20
 1c2:	55 1f       	adc	r21, r21
 1c4:	44 0f       	add	r20, r20
 1c6:	55 1f       	adc	r21, r21
 1c8:	40 73       	andi	r20, 0x30	; 48
 1ca:	48 2b       	or	r20, r24
 1cc:	40 83       	st	Z, r20
 1ce:	0b c0       	rjmp	.+22     	; 0x1e6 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
 1d0:	81 11       	cpse	r24, r1
 1d2:	13 c0       	rjmp	.+38     	; 0x1fa <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
 1d4:	e0 ed       	ldi	r30, 0xD0	; 208
 1d6:	f0 e0       	ldi	r31, 0x00	; 0
 1d8:	80 81       	ld	r24, Z
 1da:	80 7c       	andi	r24, 0xC0	; 192
 1dc:	80 83       	st	Z, r24
 1de:	80 81       	ld	r24, Z
 1e0:	6f 73       	andi	r22, 0x3F	; 63
 1e2:	68 2b       	or	r22, r24
 1e4:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
 1e6:	e8 ec       	ldi	r30, 0xC8	; 200
 1e8:	f0 e0       	ldi	r31, 0x00	; 0
 1ea:	80 81       	ld	r24, Z
 1ec:	8c 7f       	andi	r24, 0xFC	; 252
 1ee:	80 83       	st	Z, r24
 1f0:	80 81       	ld	r24, Z
 1f2:	81 60       	ori	r24, 0x01	; 1
 1f4:	80 83       	st	Z, r24
    return 1;
 1f6:	81 e0       	ldi	r24, 0x01	; 1
 1f8:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
 1fa:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
 1fc:	08 95       	ret

000001fe <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
 1fe:	80 34       	cpi	r24, 0x40	; 64
 200:	31 f4       	brne	.+12     	; 0x20e <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
 202:	e8 ec       	ldi	r30, 0xC8	; 200
 204:	f0 e0       	ldi	r31, 0x00	; 0
 206:	80 81       	ld	r24, Z
 208:	80 64       	ori	r24, 0x40	; 64
 20a:	80 83       	st	Z, r24
 20c:	09 c0       	rjmp	.+18     	; 0x220 <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
 20e:	81 11       	cpse	r24, r1
 210:	11 c0       	rjmp	.+34     	; 0x234 <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
 212:	e8 ec       	ldi	r30, 0xC8	; 200
 214:	f0 e0       	ldi	r31, 0x00	; 0
 216:	80 81       	ld	r24, Z
 218:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
 21a:	6f 70       	andi	r22, 0x0F	; 15
 21c:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
 220:	e8 ec       	ldi	r30, 0xC8	; 200
 222:	f0 e0       	ldi	r31, 0x00	; 0
 224:	80 81       	ld	r24, Z
 226:	8c 7f       	andi	r24, 0xFC	; 252
 228:	80 83       	st	Z, r24
 22a:	80 81       	ld	r24, Z
 22c:	82 60       	ori	r24, 0x02	; 2
 22e:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
 234:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
 236:	08 95       	ret

00000238 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
 238:	80 34       	cpi	r24, 0x40	; 64
 23a:	31 f4       	brne	.+12     	; 0x248 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
 23c:	e8 ec       	ldi	r30, 0xC8	; 200
 23e:	f0 e0       	ldi	r31, 0x00	; 0
 240:	80 81       	ld	r24, Z
 242:	80 64       	ori	r24, 0x40	; 64
 244:	80 83       	st	Z, r24
 246:	0b c0       	rjmp	.+22     	; 0x25e <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
 248:	81 11       	cpse	r24, r1
 24a:	25 c0       	rjmp	.+74     	; 0x296 <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
 24c:	e8 ec       	ldi	r30, 0xC8	; 200
 24e:	f0 e0       	ldi	r31, 0x00	; 0
 250:	80 81       	ld	r24, Z
 252:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
 254:	84 2f       	mov	r24, r20
 256:	82 95       	swap	r24
 258:	80 7f       	andi	r24, 0xF0	; 240
 25a:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
 25e:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
 262:	44 23       	and	r20, r20
 264:	71 f0       	breq	.+28     	; 0x282 <lin_tx_response+0x4a>
 266:	fb 01       	movw	r30, r22
 268:	41 50       	subi	r20, 0x01	; 1
 26a:	50 e0       	ldi	r21, 0x00	; 0
 26c:	4f 5f       	subi	r20, 0xFF	; 255
 26e:	5f 4f       	sbci	r21, 0xFF	; 255
 270:	64 0f       	add	r22, r20
 272:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
 274:	a2 ed       	ldi	r26, 0xD2	; 210
 276:	b0 e0       	ldi	r27, 0x00	; 0
 278:	81 91       	ld	r24, Z+
 27a:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
 27c:	e6 17       	cp	r30, r22
 27e:	f7 07       	cpc	r31, r23
 280:	d9 f7       	brne	.-10     	; 0x278 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
 282:	e8 ec       	ldi	r30, 0xC8	; 200
 284:	f0 e0       	ldi	r31, 0x00	; 0
 286:	80 81       	ld	r24, Z
 288:	8c 7f       	andi	r24, 0xFC	; 252
 28a:	80 83       	st	Z, r24
 28c:	80 81       	ld	r24, Z
 28e:	83 60       	ori	r24, 0x03	; 3
 290:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
 292:	81 e0       	ldi	r24, 0x01	; 1
 294:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
 296:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
 298:	08 95       	ret

0000029a <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                           
 29a:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
 29e:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
 2a0:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
 2a4:	22 23       	and	r18, r18
 2a6:	71 f0       	breq	.+28     	; 0x2c4 <lin_get_response+0x2a>
 2a8:	fc 01       	movw	r30, r24
 2aa:	21 50       	subi	r18, 0x01	; 1
 2ac:	30 e0       	ldi	r19, 0x00	; 0
 2ae:	2f 5f       	subi	r18, 0xFF	; 255
 2b0:	3f 4f       	sbci	r19, 0xFF	; 255
 2b2:	82 0f       	add	r24, r18
 2b4:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
 2b6:	a2 ed       	ldi	r26, 0xD2	; 210
 2b8:	b0 e0       	ldi	r27, 0x00	; 0
 2ba:	2c 91       	ld	r18, X
 2bc:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                           
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
 2be:	e8 17       	cp	r30, r24
 2c0:	f9 07       	cpc	r31, r25
 2c2:	d9 f7       	brne	.-10     	; 0x2ba <lin_get_response+0x20>
 2c4:	08 95       	ret

000002c6 <main>:
{
   // *******************************
   // MICROCONTROLLER INITIALIZATIONS
   // *******************************
   // Disable global interrupts
   asm("cli");
 2c6:	f8 94       	cli
   // >>> The internal 8 MHz clock is already chosen.

   // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
   // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
   // (p. 38)
   CLKPR = 1 << CLKPCE;
 2c8:	e1 e6       	ldi	r30, 0x61	; 97
 2ca:	f0 e0       	ldi	r31, 0x00	; 0
 2cc:	80 e8       	ldi	r24, 0x80	; 128
 2ce:	80 83       	st	Z, r24
   CLKPR = 0;
 2d0:	10 82       	st	Z, r1
   // TODO: Not necessary for a while

   // *******************************
   // TIMER MODULE INITIALIZATION
   // *******************************
   Init_Timer_Module();
 2d2:	0e 94 01 03 	call	0x602	; 0x602 <Init_Timer_Module>

   // *******************************
   // PWM MODULE INITIALIZATION
   // *******************************
   Init_PWM_Module();
 2d6:	0e 94 a6 02 	call	0x54c	; 0x54c <Init_PWM_Module>
   // SERVICE INITIALIZATIONS
   // *******************************
   // Initialize node service
   // * Global interrupts are enabled inside
   #if ((master_node) == NODE_TYPE)
      Init_Master_Service();
 2da:	0e 94 75 01 	call	0x2ea	; 0x2ea <Init_Master_Service>
   #endif
   
   // *******************************
   // ENABLE GLOBAL INTERRUPTS
   // *******************************
   asm("sei");
 2de:	78 94       	sei

   // *******************************
   // RUN EVENTS SERVICE
   // *******************************
   // Run the events service
   Run_Events();
 2e0:	0e 94 62 00 	call	0xc4	; 0xc4 <Run_Events>

   // *******************************
   // C NECESSARY RETURN
   // *******************************
   return 0;
}
 2e4:	80 e0       	ldi	r24, 0x00	; 0
 2e6:	90 e0       	ldi	r25, 0x00	; 0
 2e8:	08 95       	ret

000002ea <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
   // Set LIN ID, no need for ADC, we are the master node
   My_Node_ID = MASTER_NODE_ID;
 2ea:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <My_Node_ID>

   // Initialize the data arrays to proper things
   // TODO:

   // Initialize LIN
   MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
 2ee:	4f e0       	ldi	r20, 0x0F	; 15
 2f0:	51 e0       	ldi	r21, 0x01	; 1
 2f2:	65 e1       	ldi	r22, 0x15	; 21
 2f4:	71 e0       	ldi	r23, 0x01	; 1
 2f6:	8b e1       	ldi	r24, 0x1B	; 27
 2f8:	91 e0       	ldi	r25, 0x01	; 1
 2fa:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <MS_LIN_Initialize>

   // Register scheduling timer
   Register_Timer(&Scheduling_Timer, Post_Event);
 2fe:	67 e4       	ldi	r22, 0x47	; 71
 300:	70 e0       	ldi	r23, 0x00	; 0
 302:	85 e0       	ldi	r24, 0x05	; 5
 304:	91 e0       	ldi	r25, 0x01	; 1
 306:	0e 94 25 03 	call	0x64a	; 0x64a <Register_Timer>

   // Kick off scheduling timer
   Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 30a:	44 e0       	ldi	r20, 0x04	; 4
 30c:	50 e0       	ldi	r21, 0x00	; 0
 30e:	60 e0       	ldi	r22, 0x00	; 0
 310:	70 e0       	ldi	r23, 0x00	; 0
 312:	85 e0       	ldi	r24, 0x05	; 5
 314:	91 e0       	ldi	r25, 0x01	; 1
 316:	0e 94 72 03 	call	0x6e4	; 0x6e4 <Start_Timer>

   // Register test timer & start
   Register_Timer(&Testing_Timer, Post_Event);
 31a:	67 e4       	ldi	r22, 0x47	; 71
 31c:	70 e0       	ldi	r23, 0x00	; 0
 31e:	80 e0       	ldi	r24, 0x00	; 0
 320:	91 e0       	ldi	r25, 0x01	; 1
 322:	0e 94 25 03 	call	0x64a	; 0x64a <Register_Timer>
   Start_Timer(&Testing_Timer, 500);
 326:	44 ef       	ldi	r20, 0xF4	; 244
 328:	51 e0       	ldi	r21, 0x01	; 1
 32a:	60 e0       	ldi	r22, 0x00	; 0
 32c:	70 e0       	ldi	r23, 0x00	; 0
 32e:	80 e0       	ldi	r24, 0x00	; 0
 330:	91 e0       	ldi	r25, 0x01	; 1
 332:	0e 94 72 03 	call	0x6e4	; 0x6e4 <Start_Timer>
 336:	08 95       	ret

00000338 <Run_Master_Service>:
         Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
   switch(event_mask)
 338:	64 30       	cpi	r22, 0x04	; 4
 33a:	71 05       	cpc	r23, r1
 33c:	81 05       	cpc	r24, r1
 33e:	91 05       	cpc	r25, r1
 340:	31 f0       	breq	.+12     	; 0x34e <Run_Master_Service+0x16>
 342:	60 32       	cpi	r22, 0x20	; 32
 344:	71 05       	cpc	r23, r1
 346:	81 05       	cpc	r24, r1
 348:	91 05       	cpc	r25, r1
 34a:	c9 f0       	breq	.+50     	; 0x37e <Run_Master_Service+0x46>
 34c:	08 95       	ret
   {
      case EVT_MASTER_SCH_TIMEOUT:
         // Transmit next header in schedule
         Master_LIN_Broadcast_ID(Curr_Schedule_ID);
 34e:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
 352:	0e 94 f5 01 	call	0x3ea	; 0x3ea <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
   // If we hit boundary condition, reset counter; otherwise increment
   if (((NUM_SLAVES<<1)+1) == Curr_Schedule_ID)
 356:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <Curr_Schedule_ID>
 35a:	87 30       	cpi	r24, 0x07	; 7
 35c:	21 f4       	brne	.+8      	; 0x366 <Run_Master_Service+0x2e>
   {
      Curr_Schedule_ID = SCHEDULE_START_ID;
 35e:	82 e0       	ldi	r24, 0x02	; 2
 360:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Curr_Schedule_ID>
 364:	03 c0       	rjmp	.+6      	; 0x36c <Run_Master_Service+0x34>
   }
   else
   {
      Curr_Schedule_ID++;
 366:	8f 5f       	subi	r24, 0xFF	; 255
 368:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Curr_Schedule_ID>
         // Transmit next header in schedule
         Master_LIN_Broadcast_ID(Curr_Schedule_ID);
         // Update schedule
         update_curr_schedule_id();
         // Restart timer
         Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 36c:	44 e0       	ldi	r20, 0x04	; 4
 36e:	50 e0       	ldi	r21, 0x00	; 0
 370:	60 e0       	ldi	r22, 0x00	; 0
 372:	70 e0       	ldi	r23, 0x00	; 0
 374:	85 e0       	ldi	r24, 0x05	; 5
 376:	91 e0       	ldi	r25, 0x01	; 1
 378:	0e 94 72 03 	call	0x6e4	; 0x6e4 <Start_Timer>
         break;
 37c:	08 95       	ret
         // Do nothing.
         break;

      case EVT_TEST_TIMEOUT:
         // Just a test
         Set_PWM_Duty_Cycle(pwm_channel_a, test_counter);
 37e:	60 91 0e 01 	lds	r22, 0x010E	; 0x80010e <test_counter>
 382:	80 e0       	ldi	r24, 0x00	; 0
 384:	0e 94 ce 02 	call	0x59c	; 0x59c <Set_PWM_Duty_Cycle>
         test_counter++;
 388:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <test_counter>
 38c:	8f 5f       	subi	r24, 0xFF	; 255
 38e:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <test_counter>
         Start_Timer(&Testing_Timer, 500);
 392:	44 ef       	ldi	r20, 0xF4	; 244
 394:	51 e0       	ldi	r21, 0x01	; 1
 396:	60 e0       	ldi	r22, 0x00	; 0
 398:	70 e0       	ldi	r23, 0x00	; 0
 39a:	80 e0       	ldi	r24, 0x00	; 0
 39c:	91 e0       	ldi	r25, 0x01	; 1
 39e:	0e 94 72 03 	call	0x6e4	; 0x6e4 <Start_Timer>
 3a2:	08 95       	ret

000003a4 <MS_LIN_Initialize>:
         Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
   uint8_t * p_status_data)
{
 3a4:	ef 92       	push	r14
 3a6:	ff 92       	push	r15
 3a8:	0f 93       	push	r16
 3aa:	1f 93       	push	r17
 3ac:	cf 93       	push	r28
 3ae:	df 93       	push	r29
 3b0:	7c 01       	movw	r14, r24
 3b2:	8b 01       	movw	r16, r22
 3b4:	ea 01       	movw	r28, r20
   // 1. Call the LIN init function from the driver layer
   // * Arguments are found in lin_drv.h, config.h
   lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
 3b6:	4c e0       	ldi	r20, 0x0C	; 12
 3b8:	50 e0       	ldi	r21, 0x00	; 0
 3ba:	60 e0       	ldi	r22, 0x00	; 0
 3bc:	70 e0       	ldi	r23, 0x00	; 0
 3be:	80 e0       	ldi	r24, 0x00	; 0
 3c0:	0e 94 9f 00 	call	0x13e	; 0x13e <lin_init>

   // 2. Save the pointer to this node's ID
   p_My_Node_ID = p_this_node_id;
 3c4:	f0 92 22 01 	sts	0x0122, r15	; 0x800122 <p_My_Node_ID+0x1>
 3c8:	e0 92 21 01 	sts	0x0121, r14	; 0x800121 <p_My_Node_ID>

   // 3. Save the pointers to the data stores
   p_My_Command_Data = p_command_data;
 3cc:	10 93 20 01 	sts	0x0120, r17	; 0x800120 <p_My_Command_Data+0x1>
 3d0:	00 93 1f 01 	sts	0x011F, r16	; 0x80011f <p_My_Command_Data>
   p_My_Status_Data = p_status_data;
 3d4:	d0 93 1e 01 	sts	0x011E, r29	; 0x80011e <p_My_Status_Data+0x1>
 3d8:	c0 93 1d 01 	sts	0x011D, r28	; 0x80011d <p_My_Status_Data>
}
 3dc:	df 91       	pop	r29
 3de:	cf 91       	pop	r28
 3e0:	1f 91       	pop	r17
 3e2:	0f 91       	pop	r16
 3e4:	ff 90       	pop	r15
 3e6:	ef 90       	pop	r14
 3e8:	08 95       	ret

000003ea <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
   // Broadcast the LIN header
   lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
 3ea:	40 e0       	ldi	r20, 0x00	; 0
 3ec:	68 2f       	mov	r22, r24
 3ee:	80 e0       	ldi	r24, 0x00	; 0
 3f0:	0e 94 c9 00 	call	0x192	; 0x192 <lin_tx_header>
 3f4:	08 95       	ret

000003f6 <__vector_12>:
      Description
         Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
 3f6:	1f 92       	push	r1
 3f8:	0f 92       	push	r0
 3fa:	0f b6       	in	r0, 0x3f	; 63
 3fc:	0f 92       	push	r0
 3fe:	11 24       	eor	r1, r1
 400:	2f 93       	push	r18
 402:	3f 93       	push	r19
 404:	4f 93       	push	r20
 406:	5f 93       	push	r21
 408:	6f 93       	push	r22
 40a:	7f 93       	push	r23
 40c:	8f 93       	push	r24
 40e:	9f 93       	push	r25
 410:	af 93       	push	r26
 412:	bf 93       	push	r27
 414:	ef 93       	push	r30
 416:	ff 93       	push	r31
   // Get interrupt cause
   switch (Lin_get_it())
 418:	90 91 c9 00 	lds	r25, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 41c:	9f 70       	andi	r25, 0x0F	; 15
 41e:	92 30       	cpi	r25, 0x02	; 2
 420:	09 f4       	brne	.+2      	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
 422:	6a c0       	rjmp	.+212    	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
 424:	94 30       	cpi	r25, 0x04	; 4
 426:	21 f0       	breq	.+8      	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
 428:	91 30       	cpi	r25, 0x01	; 1
 42a:	09 f0       	breq	.+2      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
 42c:	68 c0       	rjmp	.+208    	; 0x4fe <__LOCK_REGION_LENGTH__+0xfe>
 42e:	37 c0       	rjmp	.+110    	; 0x49e <__LOCK_REGION_LENGTH__+0x9e>

****************************************************************************/
static void lin_id_task(void)
{
   // Create copy of ID, make sure this gives only the lower 6 bits
   uint8_t temp_id = Lin_get_id();
 430:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 434:	69 2f       	mov	r22, r25
 436:	6f 73       	andi	r22, 0x3F	; 63

   // This ID matches my ID. It must be a command sent from the master.
   if (temp_id == *p_My_Node_ID)
 438:	e0 91 21 01 	lds	r30, 0x0121	; 0x800121 <p_My_Node_ID>
 43c:	f0 91 22 01 	lds	r31, 0x0122	; 0x800122 <p_My_Node_ID+0x1>
 440:	80 81       	ld	r24, Z
 442:	68 13       	cpse	r22, r24
 444:	05 c0       	rjmp	.+10     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
	{
      // Prepare LIN module for receive.
      lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 446:	62 e0       	ldi	r22, 0x02	; 2
 448:	80 e0       	ldi	r24, 0x00	; 0
 44a:	0e 94 ff 00 	call	0x1fe	; 0x1fe <lin_rx_response>
 44e:	23 c0       	rjmp	.+70     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
	}

   // This ID matches my ID. It must be a status request from the master.
   else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
 450:	28 2f       	mov	r18, r24
 452:	21 60       	ori	r18, 0x01	; 1
 454:	62 13       	cpse	r22, r18
 456:	09 c0       	rjmp	.+18     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
	{
      // Prepare LIN module for transmit.
      // We must be a slave so My_Command_Data is 2 bytes long only.
      lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
 458:	60 91 1d 01 	lds	r22, 0x011D	; 0x80011d <p_My_Status_Data>
 45c:	70 91 1e 01 	lds	r23, 0x011E	; 0x80011e <p_My_Status_Data+0x1>
 460:	42 e0       	ldi	r20, 0x02	; 2
 462:	80 e0       	ldi	r24, 0x00	; 0
 464:	0e 94 1c 01 	call	0x238	; 0x238 <lin_tx_response>
 468:	16 c0       	rjmp	.+44     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>

   // This ID doesn't match my ID.
   else
	{
      // If we're the master, we must have sent this ID
      if (MASTER_NODE_ID == *p_My_Node_ID)
 46a:	81 11       	cpse	r24, r1
 46c:	14 c0       	rjmp	.+40     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
      {
         // Prepare LIN module for transmit if we sent a command.
         if (0 == (temp_id & REQUEST_MASK))
 46e:	90 fd       	sbrc	r25, 0
 470:	0e c0       	rjmp	.+28     	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
         {
            // Make sure we send the right command based on the slave ID.
            // The master has a My_Command_Data array that is 2*n bytes long.
            // Where n is the number of slaves in the system.
            uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
 472:	70 e0       	ldi	r23, 0x00	; 0
 474:	62 50       	subi	r22, 0x02	; 2
 476:	71 09       	sbc	r23, r1
 478:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <p_My_Command_Data>
 47c:	90 91 20 01 	lds	r25, 0x0120	; 0x800120 <p_My_Command_Data+0x1>
 480:	68 0f       	add	r22, r24
 482:	79 1f       	adc	r23, r25
            lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
 484:	42 e0       	ldi	r20, 0x02	; 2
 486:	80 e0       	ldi	r24, 0x00	; 0
 488:	0e 94 1c 01 	call	0x238	; 0x238 <lin_tx_response>
 48c:	04 c0       	rjmp	.+8      	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
         }
         // Prepare LIN module for receive if we sent a request.
         else
         {
            lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 48e:	62 e0       	ldi	r22, 0x02	; 2
 490:	80 e0       	ldi	r24, 0x00	; 0
 492:	0e 94 ff 00 	call	0x1fe	; 0x1fe <lin_rx_response>
   switch (Lin_get_it())
   {
      // We received an ID
      case LIN_IDOK:
         lin_id_task();
         Lin_clear_idok_it();
 496:	84 e0       	ldi	r24, 0x04	; 4
 498:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
         break;
 49c:	30 c0       	rjmp	.+96     	; 0x4fe <__LOCK_REGION_LENGTH__+0xfe>
****************************************************************************/
static void lin_rx_task(void)
{
   // Copy the rx data to our appropriate data store
   // If we're the master, copy to our status array and post event
   if (MASTER_NODE_ID == *p_My_Node_ID)
 49e:	e0 91 21 01 	lds	r30, 0x0121	; 0x800121 <p_My_Node_ID>
 4a2:	f0 91 22 01 	lds	r31, 0x0122	; 0x800122 <p_My_Node_ID+0x1>
 4a6:	90 81       	ld	r25, Z
 4a8:	91 11       	cpse	r25, r1
 4aa:	16 c0       	rjmp	.+44     	; 0x4d8 <__LOCK_REGION_LENGTH__+0xd8>
   {
      // TODO: Not entirely sure if the ID is saved during the receive...
      lin_get_response(p_My_Status_Data + (Lin_get_id() & REQUEST_MASK) - 2);
 4ac:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 4b0:	28 2f       	mov	r18, r24
 4b2:	21 70       	andi	r18, 0x01	; 1
 4b4:	30 e0       	ldi	r19, 0x00	; 0
 4b6:	22 50       	subi	r18, 0x02	; 2
 4b8:	31 09       	sbc	r19, r1
 4ba:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <p_My_Status_Data>
 4be:	90 91 1e 01 	lds	r25, 0x011E	; 0x80011e <p_My_Status_Data+0x1>
 4c2:	82 0f       	add	r24, r18
 4c4:	93 1f       	adc	r25, r19
 4c6:	0e 94 4d 01 	call	0x29a	; 0x29a <lin_get_response>

      // Post event
      Post_Event(EVT_MASTER_NEW_STS);
 4ca:	68 e0       	ldi	r22, 0x08	; 8
 4cc:	70 e0       	ldi	r23, 0x00	; 0
 4ce:	80 e0       	ldi	r24, 0x00	; 0
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	0e 94 47 00 	call	0x8e	; 0x8e <Post_Event>
 4d6:	0c c0       	rjmp	.+24     	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
   }
   // If we're a slave, copy to our command array and post event
   else
   {
      // Copy command
      lin_get_response(p_My_Command_Data);
 4d8:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <p_My_Command_Data>
 4dc:	90 91 20 01 	lds	r25, 0x0120	; 0x800120 <p_My_Command_Data+0x1>
 4e0:	0e 94 4d 01 	call	0x29a	; 0x29a <lin_get_response>

      // Post event
      Post_Event(EVT_SLAVE_NEW_CMD);
 4e4:	61 e0       	ldi	r22, 0x01	; 1
 4e6:	70 e0       	ldi	r23, 0x00	; 0
 4e8:	80 e0       	ldi	r24, 0x00	; 0
 4ea:	90 e0       	ldi	r25, 0x00	; 0
 4ec:	0e 94 47 00 	call	0x8e	; 0x8e <Post_Event>
         break;

      // We received a data packet
      case LIN_RXOK:
         lin_rx_task();
         Lin_clear_rxok_it();
 4f0:	81 e0       	ldi	r24, 0x01	; 1
 4f2:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
         break;
 4f6:	03 c0       	rjmp	.+6      	; 0x4fe <__LOCK_REGION_LENGTH__+0xfe>

      // We transmitted a data packet
      case LIN_TXOK:
         lin_tx_task();
         Lin_clear_txok_it();
 4f8:	82 e0       	ldi	r24, 0x02	; 2
 4fa:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

      // The interrupt did not correspond to LIN
      default:
         break;
   } // End Switch
}
 4fe:	ff 91       	pop	r31
 500:	ef 91       	pop	r30
 502:	bf 91       	pop	r27
 504:	af 91       	pop	r26
 506:	9f 91       	pop	r25
 508:	8f 91       	pop	r24
 50a:	7f 91       	pop	r23
 50c:	6f 91       	pop	r22
 50e:	5f 91       	pop	r21
 510:	4f 91       	pop	r20
 512:	3f 91       	pop	r19
 514:	2f 91       	pop	r18
 516:	0f 90       	pop	r0
 518:	0f be       	out	0x3f, r0	; 63
 51a:	0f 90       	pop	r0
 51c:	1f 90       	pop	r1
 51e:	18 95       	reti

00000520 <__vector_13>:

ISR(LIN_ERR_vect)
{
 520:	1f 92       	push	r1
 522:	0f 92       	push	r0
 524:	0f b6       	in	r0, 0x3f	; 63
 526:	0f 92       	push	r0
 528:	11 24       	eor	r1, r1
 52a:	8f 93       	push	r24
   // Get Error Status, do task, and clear int
   Lin_get_error_status();
 52c:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
   // Increment error count
   My_LIN_Error_Count++;
 530:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <My_LIN_Error_Count>
 534:	8f 5f       	subi	r24, 0xFF	; 255
 536:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
   // Get Error Status, do task, and clear int
   Lin_get_error_status();
   lin_err_task();
   Lin_clear_err_it();
 53a:	88 e0       	ldi	r24, 0x08	; 8
 53c:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 540:	8f 91       	pop	r24
 542:	0f 90       	pop	r0
 544:	0f be       	out	0x3f, r0	; 63
 546:	0f 90       	pop	r0
 548:	1f 90       	pop	r1
 54a:	18 95       	reti

0000054c <Init_PWM_Module>:
{
   // We need to ensure no interrupts occur when accessing 16-bit registers
   // (Just for safety, no ISR should be able to access these registers anyways.)
   // Even though the C code is one line for accessing 16-bit registers,
   //    in ASM it will be done in two cycles.
   ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 54c:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 54e:	f8 94       	cli
   {
      // Clear Control Register C
      // "However, for ensuring compatibility with future devices,
      //    these bits must be set to zero when TCCR1A is written 
      //    when operating in a PWM mode."
      TCCR1C = 0;
 550:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

      // Disable Timer1 interrupts
      TIMSK1 = 0;
 554:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

      // Set up pins for PWM output (p. 85)
      TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
 558:	84 e2       	ldi	r24, 0x24	; 36
 55a:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
      DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
 55e:	84 b1       	in	r24, 0x04	; 4
 560:	88 61       	ori	r24, 0x18	; 24
 562:	84 b9       	out	0x04, r24	; 4

      // Set TOP values for A/B counters, executes in 1 asm lines
      ICR1 = TIMER_1_TOP;
 564:	8f e1       	ldi	r24, 0x1F	; 31
 566:	93 e0       	ldi	r25, 0x03	; 3
 568:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 56c:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

      // Set output compare to value that sets lines low (0% duty cycle)
      OCR1A = OCR_DC_ZERO;
 570:	8f ef       	ldi	r24, 0xFF	; 255
 572:	9f ef       	ldi	r25, 0xFF	; 255
 574:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 578:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
      OCR1B = OCR_DC_ZERO;
 57c:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 580:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
      // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
      //    (Per Table 12-2 on p. 132)
      // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
      //    Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
      //    (Run at a fixed frequency with varying duty cycles)
      TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
 584:	82 ef       	ldi	r24, 0xF2	; 242
 586:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
               |(1<<WGM11)|(0<<WGM10));

      // Set WGM1[0:3]=1110b
      TCCR1B = ((1<<WGM13)|(1<<WGM12));
 58a:	e1 e8       	ldi	r30, 0x81	; 129
 58c:	f0 e0       	ldi	r31, 0x00	; 0
 58e:	88 e1       	ldi	r24, 0x18	; 24
 590:	80 83       	st	Z, r24

      // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
      // We want to aim for a frequency of 1 kHz
      // PWM freq is:
      //    f_pwm = f_clk/(prescale*(1+TOP))
      TCCR1B |= (1<<CS10);
 592:	80 81       	ld	r24, Z
 594:	81 60       	ori	r24, 0x01	; 1
 596:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 598:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
 59a:	08 95       	ret

0000059c <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
   // Set OCR1 for the requested channel
   // *Note: no need for atomic operation since OCR is double buffered

   switch(this_channel)
 59c:	88 23       	and	r24, r24
 59e:	19 f0       	breq	.+6      	; 0x5a6 <Set_PWM_Duty_Cycle+0xa>
 5a0:	81 30       	cpi	r24, 0x01	; 1
 5a2:	c1 f0       	breq	.+48     	; 0x5d4 <Set_PWM_Duty_Cycle+0x38>
 5a4:	08 95       	ret
 5a6:	65 36       	cpi	r22, 0x65	; 101
 5a8:	08 f0       	brcs	.+2      	; 0x5ac <Set_PWM_Duty_Cycle+0x10>
 5aa:	64 e6       	ldi	r22, 0x64	; 100
   {
	   duty_cycle = 100;
   }
   
   // Return the calculated value
   if (0 < duty_cycle)
 5ac:	66 23       	and	r22, r22
 5ae:	59 f0       	breq	.+22     	; 0x5c6 <Set_PWM_Duty_Cycle+0x2a>
   {
	   return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 5b0:	84 e6       	ldi	r24, 0x64	; 100
 5b2:	90 e0       	ldi	r25, 0x00	; 0
 5b4:	86 1b       	sub	r24, r22
 5b6:	91 09       	sbc	r25, r1
 5b8:	88 0f       	add	r24, r24
 5ba:	99 1f       	adc	r25, r25
 5bc:	88 0f       	add	r24, r24
 5be:	99 1f       	adc	r25, r25
 5c0:	88 0f       	add	r24, r24
 5c2:	99 1f       	adc	r25, r25
 5c4:	02 c0       	rjmp	.+4      	; 0x5ca <Set_PWM_Duty_Cycle+0x2e>
   }
   return OCR_DC_ZERO;
 5c6:	8f ef       	ldi	r24, 0xFF	; 255
 5c8:	9f ef       	ldi	r25, 0xFF	; 255
   // *Note: no need for atomic operation since OCR is double buffered

   switch(this_channel)
   {
      case pwm_channel_a:
         OCR1A = calc_OCR_count(new_duty_cycle);
 5ca:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 5ce:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
         break;
 5d2:	08 95       	ret
 5d4:	65 36       	cpi	r22, 0x65	; 101
 5d6:	08 f0       	brcs	.+2      	; 0x5da <Set_PWM_Duty_Cycle+0x3e>
 5d8:	64 e6       	ldi	r22, 0x64	; 100
   {
	   duty_cycle = 100;
   }
   
   // Return the calculated value
   if (0 < duty_cycle)
 5da:	66 23       	and	r22, r22
 5dc:	59 f0       	breq	.+22     	; 0x5f4 <Set_PWM_Duty_Cycle+0x58>
   {
	   return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 5de:	84 e6       	ldi	r24, 0x64	; 100
 5e0:	90 e0       	ldi	r25, 0x00	; 0
 5e2:	86 1b       	sub	r24, r22
 5e4:	91 09       	sbc	r25, r1
 5e6:	88 0f       	add	r24, r24
 5e8:	99 1f       	adc	r25, r25
 5ea:	88 0f       	add	r24, r24
 5ec:	99 1f       	adc	r25, r25
 5ee:	88 0f       	add	r24, r24
 5f0:	99 1f       	adc	r25, r25
 5f2:	02 c0       	rjmp	.+4      	; 0x5f8 <Set_PWM_Duty_Cycle+0x5c>
   }
   return OCR_DC_ZERO;
 5f4:	8f ef       	ldi	r24, 0xFF	; 255
 5f6:	9f ef       	ldi	r25, 0xFF	; 255
      case pwm_channel_a:
         OCR1A = calc_OCR_count(new_duty_cycle);
         break;

      case pwm_channel_b:
         OCR1B = calc_OCR_count(new_duty_cycle);
 5f8:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 5fc:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
 600:	08 95       	ret

00000602 <Init_Timer_Module>:

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
   // Start timer
   for (int i = 0; i < NUM_TIMERS; i++)
 602:	e3 e2       	ldi	r30, 0x23	; 35
 604:	f1 e0       	ldi	r31, 0x01	; 1
 606:	a7 e2       	ldi	r26, 0x27	; 39
 608:	b1 e0       	ldi	r27, 0x01	; 1
 60a:	8b e8       	ldi	r24, 0x8B	; 139
 60c:	91 e0       	ldi	r25, 0x01	; 1
 60e:	11 82       	std	Z+1, r1	; 0x01
 610:	10 82       	st	Z, r1
 612:	13 82       	std	Z+3, r1	; 0x03
 614:	12 82       	std	Z+2, r1	; 0x02
 616:	1c 92       	st	X, r1
 618:	15 82       	std	Z+5, r1	; 0x05
 61a:	16 82       	std	Z+6, r1	; 0x06
 61c:	17 82       	std	Z+7, r1	; 0x07
 61e:	10 86       	std	Z+8, r1	; 0x08
 620:	11 86       	std	Z+9, r1	; 0x09
 622:	12 86       	std	Z+10, r1	; 0x0a
 624:	13 86       	std	Z+11, r1	; 0x0b
 626:	14 86       	std	Z+12, r1	; 0x0c
 628:	3d 96       	adiw	r30, 0x0d	; 13
 62a:	1d 96       	adiw	r26, 0x0d	; 13
 62c:	e8 17       	cp	r30, r24
 62e:	f9 07       	cpc	r31, r25
 630:	71 f7       	brne	.-36     	; 0x60e <Init_Timer_Module+0xc>
 632:	15 bc       	out	0x25, r1	; 37
 634:	16 bc       	out	0x26, r1	; 38
 636:	18 bc       	out	0x28, r1	; 40
 638:	88 b5       	in	r24, 0x28	; 40
 63a:	83 58       	subi	r24, 0x83	; 131
 63c:	88 bd       	out	0x28, r24	; 40
 63e:	82 e0       	ldi	r24, 0x02	; 2
 640:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
 644:	84 e0       	ldi	r24, 0x04	; 4
 646:	86 bd       	out	0x26, r24	; 38
 648:	08 95       	ret

0000064a <Register_Timer>:
 64a:	cf 93       	push	r28
 64c:	df 93       	push	r29
 64e:	c0 91 23 01 	lds	r28, 0x0123	; 0x800123 <Timers>
 652:	d0 91 24 01 	lds	r29, 0x0124	; 0x800124 <Timers+0x1>
 656:	c8 17       	cp	r28, r24
 658:	d9 07       	cpc	r29, r25
 65a:	09 f4       	brne	.+2      	; 0x65e <Register_Timer+0x14>
 65c:	40 c0       	rjmp	.+128    	; 0x6de <Register_Timer+0x94>
 65e:	a3 e2       	ldi	r26, 0x23	; 35
 660:	b1 e0       	ldi	r27, 0x01	; 1
 662:	4e e7       	ldi	r20, 0x7E	; 126
 664:	51 e0       	ldi	r21, 0x01	; 1
 666:	fd 01       	movw	r30, r26
 668:	25 85       	ldd	r18, Z+13	; 0x0d
 66a:	36 85       	ldd	r19, Z+14	; 0x0e
 66c:	28 17       	cp	r18, r24
 66e:	39 07       	cpc	r19, r25
 670:	b1 f1       	breq	.+108    	; 0x6de <Register_Timer+0x94>
 672:	3d 96       	adiw	r30, 0x0d	; 13
 674:	e4 17       	cp	r30, r20
 676:	f5 07       	cpc	r31, r21
 678:	b9 f7       	brne	.-18     	; 0x668 <Register_Timer+0x1e>
 67a:	2c c0       	rjmp	.+88     	; 0x6d4 <Register_Timer+0x8a>
 67c:	1d 96       	adiw	r26, 0x0d	; 13
 67e:	4d 91       	ld	r20, X+
 680:	5c 91       	ld	r21, X
 682:	1e 97       	sbiw	r26, 0x0e	; 14
 684:	45 2b       	or	r20, r21
 686:	f9 f4       	brne	.+62     	; 0x6c6 <Register_Timer+0x7c>
 688:	02 c0       	rjmp	.+4      	; 0x68e <Register_Timer+0x44>
 68a:	20 e0       	ldi	r18, 0x00	; 0
 68c:	30 e0       	ldi	r19, 0x00	; 0
 68e:	f9 01       	movw	r30, r18
 690:	ee 0f       	add	r30, r30
 692:	ff 1f       	adc	r31, r31
 694:	e2 0f       	add	r30, r18
 696:	f3 1f       	adc	r31, r19
 698:	ee 0f       	add	r30, r30
 69a:	ff 1f       	adc	r31, r31
 69c:	ee 0f       	add	r30, r30
 69e:	ff 1f       	adc	r31, r31
 6a0:	2e 0f       	add	r18, r30
 6a2:	3f 1f       	adc	r19, r31
 6a4:	f9 01       	movw	r30, r18
 6a6:	ed 5d       	subi	r30, 0xDD	; 221
 6a8:	fe 4f       	sbci	r31, 0xFE	; 254
 6aa:	91 83       	std	Z+1, r25	; 0x01
 6ac:	80 83       	st	Z, r24
 6ae:	73 83       	std	Z+3, r23	; 0x03
 6b0:	62 83       	std	Z+2, r22	; 0x02
 6b2:	14 82       	std	Z+4, r1	; 0x04
 6b4:	15 82       	std	Z+5, r1	; 0x05
 6b6:	16 82       	std	Z+6, r1	; 0x06
 6b8:	17 82       	std	Z+7, r1	; 0x07
 6ba:	10 86       	std	Z+8, r1	; 0x08
 6bc:	11 86       	std	Z+9, r1	; 0x09
 6be:	12 86       	std	Z+10, r1	; 0x0a
 6c0:	13 86       	std	Z+11, r1	; 0x0b
 6c2:	14 86       	std	Z+12, r1	; 0x0c
 6c4:	0c c0       	rjmp	.+24     	; 0x6de <Register_Timer+0x94>
 6c6:	2f 5f       	subi	r18, 0xFF	; 255
 6c8:	3f 4f       	sbci	r19, 0xFF	; 255
 6ca:	1d 96       	adiw	r26, 0x0d	; 13
 6cc:	28 30       	cpi	r18, 0x08	; 8
 6ce:	31 05       	cpc	r19, r1
 6d0:	a9 f6       	brne	.-86     	; 0x67c <Register_Timer+0x32>
 6d2:	05 c0       	rjmp	.+10     	; 0x6de <Register_Timer+0x94>
 6d4:	cd 2b       	or	r28, r29
 6d6:	c9 f2       	breq	.-78     	; 0x68a <Register_Timer+0x40>
 6d8:	21 e0       	ldi	r18, 0x01	; 1
 6da:	30 e0       	ldi	r19, 0x00	; 0
 6dc:	cf cf       	rjmp	.-98     	; 0x67c <Register_Timer+0x32>
 6de:	df 91       	pop	r29
 6e0:	cf 91       	pop	r28
 6e2:	08 95       	ret

000006e4 <Start_Timer>:
 6e4:	20 91 23 01 	lds	r18, 0x0123	; 0x800123 <Timers>
 6e8:	30 91 24 01 	lds	r19, 0x0124	; 0x800124 <Timers+0x1>
 6ec:	28 17       	cp	r18, r24
 6ee:	39 07       	cpc	r19, r25
 6f0:	51 f0       	breq	.+20     	; 0x706 <Start_Timer+0x22>
 6f2:	e3 e2       	ldi	r30, 0x23	; 35
 6f4:	f1 e0       	ldi	r31, 0x01	; 1
 6f6:	21 e0       	ldi	r18, 0x01	; 1
 6f8:	30 e0       	ldi	r19, 0x00	; 0
 6fa:	a5 85       	ldd	r26, Z+13	; 0x0d
 6fc:	b6 85       	ldd	r27, Z+14	; 0x0e
 6fe:	a8 17       	cp	r26, r24
 700:	b9 07       	cpc	r27, r25
 702:	e1 f4       	brne	.+56     	; 0x73c <Start_Timer+0x58>
 704:	02 c0       	rjmp	.+4      	; 0x70a <Start_Timer+0x26>
 706:	20 e0       	ldi	r18, 0x00	; 0
 708:	30 e0       	ldi	r19, 0x00	; 0
 70a:	f9 01       	movw	r30, r18
 70c:	ee 0f       	add	r30, r30
 70e:	ff 1f       	adc	r31, r31
 710:	e2 0f       	add	r30, r18
 712:	f3 1f       	adc	r31, r19
 714:	ee 0f       	add	r30, r30
 716:	ff 1f       	adc	r31, r31
 718:	ee 0f       	add	r30, r30
 71a:	ff 1f       	adc	r31, r31
 71c:	2e 0f       	add	r18, r30
 71e:	3f 1f       	adc	r19, r31
 720:	f9 01       	movw	r30, r18
 722:	ed 5d       	subi	r30, 0xDD	; 221
 724:	fe 4f       	sbci	r31, 0xFE	; 254
 726:	81 e0       	ldi	r24, 0x01	; 1
 728:	84 83       	std	Z+4, r24	; 0x04
 72a:	15 82       	std	Z+5, r1	; 0x05
 72c:	16 82       	std	Z+6, r1	; 0x06
 72e:	17 82       	std	Z+7, r1	; 0x07
 730:	10 86       	std	Z+8, r1	; 0x08
 732:	41 87       	std	Z+9, r20	; 0x09
 734:	52 87       	std	Z+10, r21	; 0x0a
 736:	63 87       	std	Z+11, r22	; 0x0b
 738:	74 87       	std	Z+12, r23	; 0x0c
 73a:	08 95       	ret
 73c:	2f 5f       	subi	r18, 0xFF	; 255
 73e:	3f 4f       	sbci	r19, 0xFF	; 255
 740:	3d 96       	adiw	r30, 0x0d	; 13
 742:	28 30       	cpi	r18, 0x08	; 8
 744:	31 05       	cpc	r19, r1
 746:	c9 f6       	brne	.-78     	; 0x6fa <Start_Timer+0x16>
 748:	08 95       	ret

0000074a <__vector_10>:
      Description
         Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
 74a:	1f 92       	push	r1
 74c:	0f 92       	push	r0
 74e:	0f b6       	in	r0, 0x3f	; 63
 750:	0f 92       	push	r0
 752:	11 24       	eor	r1, r1
 754:	ef 92       	push	r14
 756:	ff 92       	push	r15
 758:	0f 93       	push	r16
 75a:	1f 93       	push	r17
 75c:	2f 93       	push	r18
 75e:	3f 93       	push	r19
 760:	4f 93       	push	r20
 762:	5f 93       	push	r21
 764:	6f 93       	push	r22
 766:	7f 93       	push	r23
 768:	8f 93       	push	r24
 76a:	9f 93       	push	r25
 76c:	af 93       	push	r26
 76e:	bf 93       	push	r27
 770:	cf 93       	push	r28
 772:	df 93       	push	r29
 774:	ef 93       	push	r30
 776:	ff 93       	push	r31
   // No need to clear interrupt b/c it is cleared in HW (p. 104)

   // Write new value into output compare reg for next tick
   OCR0A = OCR0A + OC_T0_REG_VALUE;
 778:	88 b5       	in	r24, 0x28	; 40
 77a:	83 58       	subi	r24, 0x83	; 131
 77c:	88 bd       	out	0x28, r24	; 40
 77e:	07 e2       	ldi	r16, 0x27	; 39
 780:	11 e0       	ldi	r17, 0x01	; 1
 782:	c3 e2       	ldi	r28, 0x23	; 35
 784:	d1 e0       	ldi	r29, 0x01	; 1
 786:	0f 2e       	mov	r0, r31
 788:	fb e8       	ldi	r31, 0x8B	; 139
 78a:	ef 2e       	mov	r14, r31
 78c:	f1 e0       	ldi	r31, 0x01	; 1
 78e:	ff 2e       	mov	r15, r31
 790:	f0 2d       	mov	r31, r0
 792:	f8 01       	movw	r30, r16

   // Service the running registered timers
   for (int i = 0; i < NUM_TIMERS; i++)
   {
      if (true == Timers[i].timer_running_flag)
 794:	80 81       	ld	r24, Z
 796:	88 23       	and	r24, r24
 798:	39 f1       	breq	.+78     	; 0x7e8 <__vector_10+0x9e>
      {
         // Add one to time, subtract one from ticks left
         Timers[i].ticks_since_start += 1;
 79a:	8d 81       	ldd	r24, Y+5	; 0x05
 79c:	9e 81       	ldd	r25, Y+6	; 0x06
 79e:	af 81       	ldd	r26, Y+7	; 0x07
 7a0:	b8 85       	ldd	r27, Y+8	; 0x08
 7a2:	01 96       	adiw	r24, 0x01	; 1
 7a4:	a1 1d       	adc	r26, r1
 7a6:	b1 1d       	adc	r27, r1
 7a8:	8d 83       	std	Y+5, r24	; 0x05
 7aa:	9e 83       	std	Y+6, r25	; 0x06
 7ac:	af 83       	std	Y+7, r26	; 0x07
 7ae:	b8 87       	std	Y+8, r27	; 0x08
         Timers[i].ticks_remaining -= 1;
 7b0:	89 85       	ldd	r24, Y+9	; 0x09
 7b2:	9a 85       	ldd	r25, Y+10	; 0x0a
 7b4:	ab 85       	ldd	r26, Y+11	; 0x0b
 7b6:	bc 85       	ldd	r27, Y+12	; 0x0c
 7b8:	01 97       	sbiw	r24, 0x01	; 1
 7ba:	a1 09       	sbc	r26, r1
 7bc:	b1 09       	sbc	r27, r1
 7be:	89 87       	std	Y+9, r24	; 0x09
 7c0:	9a 87       	std	Y+10, r25	; 0x0a
 7c2:	ab 87       	std	Y+11, r26	; 0x0b
 7c4:	bc 87       	std	Y+12, r27	; 0x0c

         // If the timer has expired
         if (0 == Timers[i].ticks_remaining)
 7c6:	89 2b       	or	r24, r25
 7c8:	8a 2b       	or	r24, r26
 7ca:	8b 2b       	or	r24, r27
 7cc:	69 f4       	brne	.+26     	; 0x7e8 <__vector_10+0x9e>
         {
            // Clear running flag
            Timers[i].timer_running_flag = false;
 7ce:	10 82       	st	Z, r1
				
            // Execute cb function with value of id pointer's value
            // If cb is not null, execute
            if (Timers[i].timer_cb_func)
 7d0:	ea 81       	ldd	r30, Y+2	; 0x02
 7d2:	fb 81       	ldd	r31, Y+3	; 0x03
 7d4:	30 97       	sbiw	r30, 0x00	; 0
 7d6:	41 f0       	breq	.+16     	; 0x7e8 <__vector_10+0x9e>
            {
               Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
 7d8:	88 81       	ld	r24, Y
 7da:	99 81       	ldd	r25, Y+1	; 0x01
 7dc:	dc 01       	movw	r26, r24
 7de:	6d 91       	ld	r22, X+
 7e0:	7d 91       	ld	r23, X+
 7e2:	8d 91       	ld	r24, X+
 7e4:	9c 91       	ld	r25, X
 7e6:	09 95       	icall
 7e8:	03 5f       	subi	r16, 0xF3	; 243
 7ea:	1f 4f       	sbci	r17, 0xFF	; 255
 7ec:	2d 96       	adiw	r28, 0x0d	; 13

   // Write new value into output compare reg for next tick
   OCR0A = OCR0A + OC_T0_REG_VALUE;

   // Service the running registered timers
   for (int i = 0; i < NUM_TIMERS; i++)
 7ee:	ce 15       	cp	r28, r14
 7f0:	df 05       	cpc	r29, r15
 7f2:	79 f6       	brne	.-98     	; 0x792 <__vector_10+0x48>
               Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
            }
         }
      }
   }
 7f4:	ff 91       	pop	r31
 7f6:	ef 91       	pop	r30
 7f8:	df 91       	pop	r29
 7fa:	cf 91       	pop	r28
 7fc:	bf 91       	pop	r27
 7fe:	af 91       	pop	r26
 800:	9f 91       	pop	r25
 802:	8f 91       	pop	r24
 804:	7f 91       	pop	r23
 806:	6f 91       	pop	r22
 808:	5f 91       	pop	r21
 80a:	4f 91       	pop	r20
 80c:	3f 91       	pop	r19
 80e:	2f 91       	pop	r18
 810:	1f 91       	pop	r17
 812:	0f 91       	pop	r16
 814:	ff 90       	pop	r15
 816:	ef 90       	pop	r14
 818:	0f 90       	pop	r0
 81a:	0f be       	out	0x3f, r0	; 63
 81c:	0f 90       	pop	r0
 81e:	1f 90       	pop	r1
 820:	18 95       	reti

00000822 <_exit>:
 822:	f8 94       	cli

00000824 <__stop_program>:
 824:	ff cf       	rjmp	.-2      	; 0x824 <__stop_program>
