# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl" \
"../../../../9_18.srcs/sources_1/ip/axi4_lite_register_module_0/axi4_lite_register_module.v" \
"../../../../9_18.srcs/sources_1/ip/axi4_lite_register_module_0/sim/axi4_lite_register_module_0.v" \
"../../../../../../source/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ipshared/5b9d/image_loader_module.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_0_0/sim/debug_interconnect_image_loader_module_0_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_xbar_0/sim/debug_interconnect_xbar_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_1_0/sim/debug_interconnect_image_loader_module_1_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/sim/debug_interconnect.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ipshared/f9f7/axi4_lite_layer_connector.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tdata_PL_NN_axis_broadcaster_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tuser_PL_NN_axis_broadcaster_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/top_PL_NN_axis_broadcaster_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/sim/PL_NN_axis_broadcaster_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ipshared/7767/axi4_lite_register_module.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_register_m_0_0/sim/PL_NN_axi4_lite_register_m_0_0.v" \
"../../../../9_18.ip_user_files/bd/PL_NN/ip/PL_NN_xbar_0/sim/PL_NN_xbar_0.v" \
"../../../../9_18.srcs/sources_1/bd/PL_NN/hdl/PL_NN_wrapper.v" \
"../../../../../../source/axi4_lite_register_module/rtl/axi4_lite_register_module.v" \
"../../../../../../source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../../../source/image_loader_module/rtl/image_loader_module.v" \
"../../../../9_18.srcs/sources_1/bd/debug_interconnect/hdl/debug_interconnect_wrapper.v" \
"../../../../9_18.srcs/sim_1/new/debug_interconnect_tb.v" \
"../../../../../../source/image_loader_module/tb/image_loader_module_tb.v" \
"../../../../../../source/image_loader_module/tb/image_loader_module_tb_dad.v" \
"../../../../../../source/PL_NN/tb/PL_NN_axi_read_write_tb.v" \
"../../../../../../source/PL_NN/tb/PL_NN_tb.v" \
"../../../../../../source/dual_port_AXI_Native_bram/tb/dual_port_AXI_Native_bram_tb.v" \
"../../../../../../source/perceptron/tb/perceptron_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
