/* -----------------------------------------------------------------------------
 * Part of midgetv
 * 2019. Copyright B. Nossum.
 * For licence, see LICENCE
 * -----------------------------------------------------------------------------
 * Automaticaly generated by ../bin/midgetv_genucode (based on ../code/ucode.h).
 * Do not edit.
 *                             Microcode instruction
 * uPC           next uPC      444444333333333322222222221111111111
 * || label      || next label 54321098765432109876543210987654321098 Purpose
 * -- ---------- -- ---------- -------------------------------------- ------------------------------------------------------
 * 00 LB_0       01 LB_1       00010110000000000000110110101100100000 LB     Load byte. q = rdadr=RS1+0fs
 * 01 LB_1       d2 LB_2       00000010001010000000101111101100001xx1        Read until q=mem[rs1+ofs) & ~3u]
 * 02 IJ_0       be IJ_1       00010010010000100000110111101100100000 IJ     Jump to mem[(rs1+ofs)&~1u]. inCSR=0
 * 03 FENCE      e6 StdIncPc   00000010000000000000001011x01000xxxxx0 f      Prepare read PC (FENCE)
 * 04 ADDI_0     e6 StdIncPc   00010000000000000100001011101000100000 ADDI   Add immediate. rd =RS1+Iimm (or joined)
 * 05 _L05       04 ADDI_0     00000010000000000000000011x00100xxxxx0 AUIPC  q = imm20+2 or imm20+4  (copy x/8)
 * 06 LB_3       07 LB_4       00000010000000000000011011101100010xx0        q = ~mem[rs1+ofs]
 * 07 LB_4       09 LB_5       00000010000000000000010111101100011xx0        q = (uint8_t) mem[rs1+Iimm]
 * 08 _L08       5a SB_1       00010000000000001000111010101100100000 SB     Store byte. wjj=wradr=RS1+Simm
 * 09 LB_5       a3 LB_6       00000010000000000000010111101100000xx0        q = D^0xffffffff^q = D^0x80
 * 0a _L0a       5a SB_1       00010000000000001000111010101100100000 SB     Store byte. wjj=wradr=RS1+Simm
 * 0b JALR_2     86 JAL_2      00000000000000001100001011101000011xx0        Q = (RS1+imn) & 0xfffffffe
 * 0c ADD_0      04 ADDI_0     00000010000000000000111011101100001xx0 ADD    add     Addition Q = RS1
 * 0d MUL_0      e2 MUL_1      00100010000000000000111011x01000xxxxx0 MUL    Store rs1 tp rM. Next read rs2. Q clear
 * 0e SUB_0      10 SUB_1      00000010000000000000111011x01000xxxxx0 SUB    Subtraction
 * 0f _L0f       e6 StdIncPc   00000000000000000100001011101000110000 LUI    q = imm20
 * 10 SUB_1      a3 LB_6       00000010000000000000111111101100000xx0        Q = ~RS2
 * 11 AND_1      1a ANDI_1     00000010000000000000111011101100000xx0        RS1^0xffffffff to Q
 * 12 eFetch3    74 unalignd   0001000000000xx11001111111101100100110  Fr11  Write minstret. Update I. Q=immediate, use dinx
 * 13 condb_2    14 condb_3    00000010000000000000111111101100000xx0        ~RS2 in Q
 * 14 condb_3    15 condb_4    00010010000000000000110011101100100110        Calculate RS1+~RS2+1
 * 15 condb_4    16 condb_5    00000010000000000000000011101101001xx0        Branch on condition
 * 16 condb_5    e6 StdIncPc   00000010000000000000001011x01000xxxxx0        Branch not taken.
 * 17 condb_5t   de Fetch      00010100000010001010110111100100100000        Branch taken.
 * 18 BEQ        13 condb_2    00000000000000001100111011101000110000 BEQ    Conditional Branch. Offset to Ryy
 * 19 JALR_0     41 JALR_1     00010000000000001000101011101000100000 JALR   jj=RS1+imm
 * 1a ANDI_1     e6 StdIncPc   00000000000000000100001011101000011xx0        rd = Iimm & RS1
 * 1b _L1b       32 JAL_1      00000010000000000000000011100100110000 JAL    J-imm is in q.
 * 1c ECAL_BRK   a6 ECAL_RET   00000010000000100000101111100100110000 ECALL/EBREAK  Select ECALL/(U/S/M)RET or EBREAK/WFI
 * 1d ORI_2      e6 StdIncPc   00000000000000000100001011101000111000        rd = Iimm | RS1
 * 1e aFault_1   d4 aFault_2   00110010000000000000101011001100100110        Q = 4
 * 1f IJ_2       b7 IJ_3       00000000000000001100101011101000110000        Read word is to be masked with lsb = 0
 * 20 LH_0       52 LH_1       00010100000000101100110110101100100000 LH     Load hword. Q = rdadr=RS1+Iimm.
 * 21 XORI_1     e6 StdIncPc   00000000000000000100001011101000000xx0        rd = Iimm ^ RS1
 * 22 MULHU_6    39 MULHU_7    00000010000000000000101011101100100001        Q <= rM[0] ? Q+Ryy : Q. Prepare last shr/sar
 * 23 FENCEI     e6 StdIncPc   00000010000000000000001011x01000xxxxx0 f      Prepare read PC (FENCE)
 * 24 SLLI_0     35 SLLI_1     00000010000000000000111100100x00110000 SLLI   Shift left immediate.
 * 25 _L25       04 ADDI_0     00000010000000000000000011x00100xxxxx0 AUIPC  q = imm20+2 or imm20+4  (copy x/8)
 * 26 OR_1       27 OR_2       00000000000000001000111011101000000xx0        RS1^0xffffffff to jj
 * 27 OR_2       1d ORI_2      00010010000000000000000011101100100000        Q = rs2
 * 28 _L28       96 SH_1       00010000000000101000111010101100100000 SH     Store halfword. jjw=wradr=RS1+Simm
 * 29 XOR_1      21 XORI_1     00000010000000000000111011101100000xx0        Q = RS1^0xFFFFFFFF
 * 2a _L2a       96 SH_1       00010000000000101000111010101100100000 SH     Store halfword. jjw=wradr=RS1+Simm
 * 2b SLTIX_1    30 SLTIX_2    00010010000000000000xxxx11101000100110        RS1 - imm / RS1 - RS2
 * 2c SLL_0      3e SLL_1      00000010000000000000111011x00x00xxxxx0 SLL    Shift left
 * 2d MULH_0     fb MULH_1     00000010000000000000101001101100001xx0 MULH   Store rs1 to Q. Prep read 0, shcnt--
 * 2e EBRKWFI2   f7 EBREAK_1   00000000000000001000011011101001010xx0 EBREAK/WFI2 Select EBREAK or WFI
 * 2f _L2f       e6 StdIncPc   00000000000000000100001011101000110000 LUI    q = imm20
 * 30 SLTIX_2    e6 StdIncPc   00000000000000000100001011101000110010        Registered ALU flag to rd
 * 31 SLTX_1     2b SLTIX_1    00000010000000000000111111101100000xx0        ~rs2 to Q
 * 32 JAL_1      86 JAL_2      00010000000000001100001011101000100000        Target adr to yy
 * 33 JAERR_1    de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx        Not in use
 * 34 JAL_3      de Fetch      00000100000010001010110111100100001xx0        PC+imm/trap entrypt to PC. OpFetch
 * 35 SLLI_1     36 SLLI_2     00000000000000000100101101101100001xx0        Register to shift to Q (and TRG for shift 0)
 * 36 SLLI_2     03 FENCE      00000000000100000100101101101100101000        Repeat Q = Q+Q until shregcnt == 0
 * 37 ECALL_2    d7 ECALL_3    00000000000000001101xxxx11101001001xx0        mepc = pc, prep store 0 to mtval
 * 38 BNE        13 condb_2    00000000000000001100111011101000110000 BNE    Conditional Branch. Offset to Ryy
 * 39 MULHU_7    e6 StdIncPc   00100000000000000100001011101000001xx0        Last shift.
 * 3a SRxI_1     3d SRxI_2     00000000000000000100101001101100001xx1        Register to shift to Q
 * 3b _L3b       32 JAL_1      00000010000000000000000011100100110000 JAL    J-imm is in q.
 * 3c CSRRW_0    49 CSRRW_1    00000000000000001100011011101000110000 CSRRW  Decoded CSR adr in yy
 * 3d SRxI_2     03 FENCE      00000000000100000100101001101100001xx1        Repeat Q >>= 1 until shregcnt == 0
 * 3e SLL_1      35 SLLI_1     00000010000000000000111100100x00001xx0        Shiftamount was in low 5 bits of RS2
 * 3f SRx_1      3a SRxI_1     00000010000000000000111100100x00001xx0        Shiftamount in low 5 bits of RS2
 * 40 LW_0       50 LW_1       00010110000001100000110111101100100000 LW     Load word. Q=yy=rdadr=RS1+Iimm
 * 41 JALR_1     0b JALR_2     00010010000000000000000011101100100110        Q=1
 * 42 MULHU_2    bb MULHU_3    00000010000000000000101001101100100001        Q <= rM[0] ? Q+rs1 : Q. Prepare shr/sar
 * 43 MULHU_4    ea MULHU_5    00000010000000000000000011100100000xx0        Prepare read Rjj.
 * 44 SLTI_0     2b SLTIX_1    00000010000000000000111111101100010xx0 SLTI   Set less than immediate (signed)
 * 45 WFI_3      65 WFI_4      00010010000000000000101011101100100110        More check offset
 * 46 ILL_1      47 ILL_2      00000100000000001101110111101100001xx0        Store PC to mepc and Q for read of instr
 * 47 ILL_2      8f ILL_3      00000010000010000000101111101100001xx0        Read until Q is offending instruction
 * 48 _L48       66 SW_1       00011110000001100000111011101100100000 SW     Store word. Q=wradr=RS1+Simm
 * 49 CSRRW_1    4b CSRRW_2    00010010000000000000000011101100100110        Construct PC storage adr
 * 4a _L4a       66 SW_1       00011110000001100000111011101100100000 SW     Store word. Q=wradr=RS1+Simm
 * 4b CSRRW_2    b0 CSRRW_3    00000000100000000011101011100100001xx0        Write PC to 0x100 start Prep emulation entrypt
 * 4c SLT_0      31 SLTX_1     00000010000000000000111011x01000xxxxx0 SLT    Set less than (signed)
 * 4d MULHSU_0   9b MULHU_1    00000000000000001100111001101000001xx0 MULHSU Signed rs1 to Ryy, nxt rd rs2. Q=0, shcnt--
 * 4e eILL0b     fe ILLe       00000010000000000000xxxx11x00x00xxxxx0 Illegal instruction seen
 * 4f MRET_8     e6 StdIncPc   00010010000000000000101011101100100110        Prep +4
 * 50 LW_1       e6 StdIncPc   00000001000010000100101111101000001xx0        Read until d=mem[(rs1+ofs) & ~3u]
 * 51 LDAF_LW    da LDAF_a     00000000000000001111101011100100110000  err   LD AlignFault. Faulting adr to mtval
 * 52 LH_1       54 LH_2       00000010001010000000101111101100001xx1        Read until q=mem[(rs1+ofs) & ~3u]
 * 53 LDAF_LH    da LDAF_a     00000000000000001111101011100100110000  err   LD AlignFault. Faulting adr to mtval
 * 54 LH_2       eb LH_3       00000010000100000000101001101100001xx1        Repeat shr until shreg = 0 (0, 8 or 16 times)
 * 55 aFaultb    1e aFault_1   00000000000000001111101011101000110000  err   LH Load access fault. Faulting adr to mtval
 * 56 LH_4       57 LH_5       00000010000000000000100011101100011xx0        q = (uint16_t) mem[rs1+Iimm]
 * 57 LH_5       a3 LB_6       00000010000000000000100011101100000xx0        q = D^0xffffffff^q = D ^ 0x00008000
 * 58 DIV_A      ba DIV_C      00110010000000000000101111101100001xx1        Transfer rM to rDee
 * 59 DIV_B      9c DIV_10     00000000000000001100111111101000110000        REM = Q to yy
 * 5a SB_1       5d SB_2       00000000000000001100101101101100001xx0        Write d to Q and yy (for sh 0). Prep shift
 * 5b _L5b       32 JAL_1      00000010000000000000000011100100110000 JAL    J-imm is in q.
 * 5c CSRRS_0    49 CSRRW_1    00000000000000001100011011101000110000 CSRRS  Decoded CSR adr in yy
 * 5d SB_2       6a SB_3       00000000000100001100101101101100101000        Repeat shl until shreg = 0 (0,8,16 or 24 times)
 * 5e LHU_1      70 LHU_2      00000010001010000000101111101100001xx1        Read until q=mem[(rs1+ofs) & ~3u]
 * 5f LDAF_LHU   da LDAF_a     00000000000000001111101011100100110000  err   LD AlignFault. Faulting adr to mtval
 * 60 DIV_14     a3 LB_6       00000010000000000000101011101100000xx0        RS2 < 0, RS1 >= 0, change sign yy
 * 61 DIV_15     e6 StdIncPc   00000000000000000100001011101000001xx0        RS2 < 0, RS1 < 0, yy is true result
 * 62 DIV_8      c8 DIV_7      00010010000000000000101101101100100110        Conditionally subtract rs2. Update M[0]
 * 63 DIV_9      58 DIV_A      01010010000000000000101111101100100110        Last Cond. -rs2. Upd M[0]. Branch on INSTR[13]
 * 64 SLTIU_0    2b SLTIX_1    00000010000000000000111111101100010xx0 SLTIU  Set less than immediate (unsigned)
 * 65 WFI_4      ef WFI_5      00000010000000000000001011x01001xxxxx0        Prepare read PC
 * 66 SW_1       f2 SW_2       00000000000000000011111011100100001xx0        Write d to a+k until accepted
 * 67 SWE        93 SW_E2      00000000000000001111001011100x00110000        Store faulting address alignment to mtval
 * 68 DIV_12     e6 StdIncPc   00000000000000000100001011101000001xx0        RS2 > 0, RS1 >= 0, yy is true result
 * 69 DIV_13     a3 LB_6       00000010000000000000101011101100000xx0        RS2 > 0, RS1 < 0, change sign yy
 * 6a SB_3       6b SB_4       00000010000000000000000011101000110000        Prepare get back address to use 
 * 6b SB_4       7a SB_5       00001110000000000010110011101100001xx0        Address back to Q. Prepare get item to write
 * 6c SLTU_0     31 SLTX_1     00000010000000000000111011x01000xxxxx0 SLTU   Set less than (unsigned)
 * 6d MULHU_0    9b MULHU_1    00000000000000001100111001101000001xx0 MULHU  Store rs1 to Ryy. Next read rs2. Q=0, shcnt--
 * 6e LHU_3      1a ANDI_1     00000010000000000000011111101100010xx0        Invert q. Prepare read mask
 * 6f MRET_6     cf MRET_7     00010010000000000000xxxx11101100100110        ~302 + origImm + 1 for branch decision
 * 70 LHU_2      6e LHU_3      00000010000100000000101001101100001xx1        Repeat shr until shreg = 0 (0, 8 or 16 times)
 * 71 aFaultc    1e aFault_1   00000000000000001111101011101000110000  err   LHU Load access fault. Faulting adr to mtval
 * 72 LBU_3      1a ANDI_1     00000010000000000000011011101100010xx0        Invert q. Prepare read mask
 * 73 BAERR_1    de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx       not used
 * 74 unalignd   75 straddle   00000010000000000000001011101000110000  Fr10u Unaligned pc, prep read high hword
 * 75 straddle   76 Fetchu     10110100000010001010110111000100100110  Fr10u IncPC, OpFetch
 * 76 Fetchu     d5 Fetch2u    00000010000000000000001111101010110000  Fr10u Read and latch instruction
 * 77 eFetchu    d5 Fetch2u    00000011001010000000101111101010110000  Fr10u rep Read until d=mem[(rs1+ofs) & ~3u]
 * 78 DIV_4      a9 DIV_6      00000000000000001100000011101000110000        ~abs(divisor) to yy
 * 79 DIV_5      a8 DIV_3      00110010000000000000101011101100100110        Kluge to let add1 work in DIV instr
 * 7a SB_5       f2 SW_2       00000000000000000010110011100100001xx0        Write d to a+k until accepted
 * 7b _L7b       32 JAL_1      00000010000000000000000011100100110000 JAL    J-imm is in q.
 * 7c CSRRC_0    49 CSRRW_1    00000000000000001100011011101000110000 CSRRC  Decoded CSR adr in yy
 * 7d BAERR_4    de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx       not used
 * 7e NMI_1      90 NMI_2      00000000000000001101xxxx11101000001xx0        Store pc to mepc.
 * 7f JALRE2     de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx        Not in use
 * 80 LBU_0      85 LBU_1      00010110000000000000110110101100100000 LBU    Load unsigned byte. Q = rdadr=RS1+Iimm.
 * 81 JAERR_2    de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx        Not in use
 * 82 DIV_1      a8 DIV_3      00000000000000001000111011101000000xx0        jj=abs(RS1). Next handle divisor
 * 83 DIV_2      82 DIV_1      00010010000000000000101011101100100000        Dividend negative, make RS1-1
 * 84 XORI_0     21 XORI_1     00000010000000000000111111101100010xx0 XORI   Xor immediate. Q=~Iimm
 * 85 LBU_1      f0 LBU_2      00000010001010000000101111101100001xx1        Read until q=mem[(rs1+ofs) & ~3u]
 * 86 JAL_2      34 JAL_3      10110000000000000100110011000x00100110        Return address to TRG
 * 87 JALRE1     de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx        Not in use
 * 88 DIV_E      9c DIV_10     01100010000000000000111111x00x00xxxxx0        RS2 != 0. Check signs
 * 89 DIV_F      e6 StdIncPc   00000000000000000100001011101000110000        RS2 == 0, return 0xffffffff
 * 8a ILL_4      8b ILL_5      00010010000000000000101011101100100110        Q = 1
 * 8b ILL_5      34 JAL_3      00010000110000001110100111100x00100110        Store 2 to mcause
 * 8c XOR_0      29 XOR_1      00000010000000000000111111x01000xxxxx0 XOR    xor
 * 8d DIV_0      82 DIV_1      01100010000000000000101101101100001xx0 DIV    Branch on sign dividend RS1
 * 8e aF_SW_3    92 LDAF_3     00010000110000001110001011000x00100000        Store 7 to mcause
 * 8f ILL_3      8a ILL_4      00000000000000001111101011101000110000        Store illegal instruction to mtval
 * 90 NMI_2      34 JAL_3      00000000110000001111010011101000110000        mtval = 0.
 * 91 LDAF_2     92 LDAF_3     00110000110000001110001011000x00100110        Store 4 to mcause
 * 92 LDAF_3     34 JAL_3      00000000000000001101100111100x00001xx0        PC to mepc
 * 93 SW_E2      95 SW_E3      00000000000000001101101111101000001xx0        Store address that faulted
 * 94 SW_E4      34 JAL_3      00000000110000001110100111100x00101000        Store 6 to mcause
 * 95 SW_E3      94 SW_E4      00110010000000000000101111001100100110        Q = 3
 * 96 SH_1       9a SH_2       00000000000000001100101101101100001xx0        Write d to Q and yy (for sh 0). Prep shift
 * 97 SWH        93 SW_E2      00000000000000001111001011100x00110000        Store faulting address alignment to mtval
 * 98 BLT        13 condb_2    00000000000000001100111011101000110000 BLT    Conditional Branch. Offset to Ryy
 * 99 _L99       fe ILLe       00000010000000000000xxxx11x00x00xxxxx0 Illegal instruction seen
 * 9a SH_2       b5 SH_3       00000000000100001100101101101100101000        Repeat shl until shreg = 0 (0,8 or 24 times)
 * 9b MULHU_1    42 MULHU_2    00100000000000001000111111101000110000        rM<=RS2,  Rjj<=Q=0. next read RS1. 
 * 9c DIV_10     68 DIV_12     01100010000000000000110011101000001xx0        RS2 > 0. Branch on sign of RS1
 * 9d DIV_11     60 DIV_14     01100010000000000000110011101000001xx0        RS2 < 0. Branch on sign of RS1
 * 9e SH_4       9f SH_5       00001110000000000001110011101100001xx0        Address back to Q. Prepare get item to write
 * 9f SH_5       f2 SW_2       00000000000000000001110011100100001xx0        Write d to a+k until accepted
 * a0 LHU_0      5e LHU_1      00010100000000101100110110101100100000 LHU    Load unsigned hword. Q = rdadr=RS1+Iimm.
 * a1 ECALL_4    ce ECALL_5    00110010000000000000101011001100100110        Q = 4
 * a2 DIVU_5     1a ANDI_1     00110010000000000000101111x01000xxxxx1        Transfer rM to rDee
 * a3 LB_6       e6 StdIncPc   00110000000000000100001011101000100110        WTRG=(D^0x80)+0xFFFFFF7F+1=(D^0x80)-0x80
 * a4 SRxI_0     3a SRxI_1     00000010000000000000111100100x00110000 SRxI   Shift Right immediate (both logic/arith here)
 * a5 MRET_3     af MRET_4     00010010000000000000011011101100100110        0x102 + 0xff + 1 = 0x202
 * a6 ECAL_RET   d0 ECALL_1    00000010000001100000101111100100110000 ECALL/(U/S/M)RET Select ECALL or (U/S/M)RET
 * a7 EBRKWFI1   2e EBRKWFI2   00010010000000000000xxxx11101100100000 EBREAK/WFI1 Prepare select EBREAK or WFI
 * a8 DIV_3      78 DIV_4      01100010000000000000101011101100000xx0        Branch on sign divisor RS2
 * a9 DIV_6      c8 DIV_7      00100010000000000000101111x01000xxxxx0        Write M. Prepare shift
 * aa ECALL_6    34 JAL_3      00010000110000001110100111000x00100000        mcause = 11
 * ab EBREAK_2   aa ECALL_6    00000000000000001101101011101000001xx0        pc to mepc
 * ac _Lac       3f SRx_1      00000010000000000000111011x00x00xxxxx0 SRx    Shift Right (both SRL and SRA)
 * ad DIVU_0     e0 DIVU_1     00100010000000000000111001x01000xxxxx0 DIVU   Store rs1 to rM. Q=0. Prepare invert rs2
 * ae _Lae       3f SRx_1      00000010000000000000111011x00x00xxxxx0 SRx    Shift Right (both SRL and SRA)
 * af MRET_4     c5 MRET_5     00010010000000000000xxxx11101100100110        0x202 + 0xff + 1 = 0x302
 * b0 CSRRW_3    b2 CSRRW_4    00110010000000000000101011001100100110        Prep emulation entrypt 0x108, here Q to 0x104
 * b1 CSRRS_1    de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx        Not in use
 * b2 CSRRW_4    de Fetch      00110100000010001010110111000100100110        IncPC, OpFetch, but force +4
 * b3 CSRRWI_1   de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx        Not in use
 * b4 CSRRWI_2   de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx        Not in use
 * b5 SH_3       9e SH_4       00000010000000000000000011101000110000        Prepare get back address to use 
 * b6 CSRRCI_1   de Fetch      000000000000000xxxxxxxxxxxxxxxxxxxxxxx        Not in use
 * b7 IJ_3       bd IJ_4       00010010000000000000110011101100100110        Construct Q = 1
 * b8 BGE        13 condb_2    00000000000000001100111011101000110000 BGE    Conditional Branch. Offset to Ryy
 * b9 DIV_e      c0 DIV_D      00000010000000000000110011101100000110        Calc carry of RS2+0xFFFFFFFF
 * ba DIV_C      b9 DIV_e      00000000000000001100111011100100001xx0        rM to yy. Q=ffffffff
 * bb MULHU_3    42 MULHU_2    00100010000000000000111111101100001xx0        Shift Q and rM. Prepare read rs1
 * bc CSRRWI_0   49 CSRRW_1    00000000000000001100011011101000110000 CSRRWI Decoded CSR adr in yy
 * bd IJ_4       de Fetch      00000100000010001010110111100100011xx0        Mask and use as PC
 * be IJ_1       1f IJ_2       00000010000010000000101111101100001xx0        Read until q=mem[(rs1+ofs)&~1u]
 * bf IJT_1      c1 IJT_2      00000010000010000000101111101100001xx0        Exit CSR, enter trap
 * c0 DIV_D      88 DIV_E      00000010000000000000111011101101001xx0        Is RS2 == 0?
 * c1 IJT_2      e9 IJT_3      00000000000000001100101011101000110000        Read word is to be masked with ~1u
 * c2 DIVU_3     ca DIVU_2     00010010000000000000101101101100100110        Conditionally subtract rs2. Update M[0]
 * c3 DIVU_4     a2 DIVU_5     01010010000000000000101111101100100110        Last Cond. -rs2. Upd M[0]. Branch on INSTR[13]
 * c4 ORI_0      e1 ORI_1      00000000000000001000111111101000010xx0 ORI    Or immediate. jj=~Iimm
 * c5 MRET_5     6f MRET_6     00000010000000000000000011101100010xx0        ~302
 * c6 IJT_4      47 ILL_2      00000100000000001101110111101100011xx0        Mask and store to mepc and Q for read of instr
 * c7 QINT_1     cb QINT_2     00000000000000001101xxxx11101000001xx0        Store pc to mepc.
 * c8 DIV_7      62 DIV_8      00100010000000000000110011101100101100        Shift (Q,M) left. Prepare unsigned sub
 * c9 MRET_2     a5 MRET_3     00010010000000000000011011001100100000        0xff+3 = 0x102
 * ca DIVU_2     c2 DIVU_3     00100010000000000000110011101100101100        Shift (Q,M) left. Prepare unsigned sub
 * cb QINT_2     e6 StdIncPc   00000000110000001111010011101000110000        mtval = 0.
 * cc OR_0       26 OR_1       00000010000000000000111111x01000xxxxx0 OR     or
 * cd REM_0      82 DIV_1      01100010000000000000101101101100001xx0 REM    Branch on sign dividend RS1
 * ce ECALL_5    aa ECALL_6    00110010000000000000101011001100100110        Q = 8
 * cf MRET_7     4f MRET_8     00000010000000000000011011x01001xxxxx0        Prepare emulation entry point 0x104
 * d0 ECALL_1    37 ECALL_2    00010010000000000000001011101100100110 ECALL  Verify Imm==0x000
 * d1 MRET_1     c9 MRET_2     00000000000000001000011011101000110000 MRET   First save Imm, start build constant for check
 * d2 LB_2       06 LB_3       00000010000100000000101001101100001xx1        Repeat shr until shreg == 0 (0,8,16,24 times)
 * d3 aFaultd    1e aFault_1   00000000000000001111101011101000110000  err   LB Load access fault. Faulting adr to mtval
 * d4 aFault_2   92 LDAF_3     00010000110000001110001011100x00100110        Store 5 to mcause
 * d5 Fetch2u       (use dinx) 0001000000000xx11011111111111100100000  Fr11  Update ttime. Update I. Q=immediate. Use dinx
 * d6 eILL0c     fe ILLe       00000010000000000000xxxx11x00x00xxxxx0 Illegal instruction seen
 * d7 ECALL_3    a1 ECALL_4    00000000000000001111101011101000110000        mtval = 0, now start the chore of 11 to mcause
 * d8 BLTU       13 condb_2    00000000000000001100111011101000110000 BLTU   Conditional Branch. Offset to Ryy
 * d9 MULH_3     42 MULHU_2    00100010000000000000111111x01000xxxxx0        rM<=RS2, Q = 0. next read RS1. Join.
 * da LDAF_a     91 LDAF_2     00000010000000000000101011x01000xxxxx0        Extra cycle after error detected write mtval
 * db jFault_1   92 LDAF_3     00010000000000001110001011100x00100110        Store 1 to mcause
 * dc CSRRSI_0   49 CSRRW_1    00000000000000001100011011101000110000 CSRRSI Decoded CSR adr in yy
 * dd aF_SW_1    e5 aF_SW_2    00000000000000001111101011101000110000  err   SW Store access fault. Faulting adr to mtval
 * de Fetch      f4 Fetch2     00000001001010001000101111101010110000  Fr11  Read and latch instruction
 * df eFetch     f4 Fetch2     00000001001010001000101111101010110000  Fr11  rep Read until d=mem[(rs1+ofs) & ~3u]
 * e0 DIVU_1     ca DIVU_2     00000000000000001100101111101000000xx0        Store inverted rs2 to yy. Prepare shift
 * e1 ORI_1      1d ORI_2      00000010000000000000000011101100001xx0        Q = RS1
 * e2 MUL_1      e8 MUL_2      00000010000000000000101001101100100001        Q <= rM[0] ? Q+rs2 : Q. Prepare shr/sar
 * e3 MUL_3      1a ANDI_1     00110010000000000000101111x01000xxxxx1        Transfer rM to rDee
 * e4 ANDI_0     1a ANDI_1     00000010000000000000111111101100010xx0 ANDI   And immediate. Q=~Iimm
 * e5 aF_SW_2    8e aF_SW_3    00110010000000000000101011001100100110        Q = 4
 * e6 StdIncPc   de Fetch      10110100000010001010110111000100100110  Fr11  IncPC, OpFetch
 * e7 aFault     1e aFault_1   00000000000000001111101011101000110000  err   Load access fault. Faulting adr to mtval
 * e8 MUL_2      e2 MUL_1      00100010000000000000111011101100001xx0        Shift Q and rM. Prepare read rs2
 * e9 IJT_3      c6 IJT_4      00010010000000000000110011101100100110        Construct Q = 1
 * ea MULHU_5    22 MULHU_6    00000010000000000000110011101100100000        Q <= rM[0] ? Q+Rjj : Q. Prepare read Ryy
 * eb LH_3       56 LH_4       00000010000000000000011111101100010xx0        q = ~mem[rs1+ofs]
 * ec AND_0      11 AND_1      00000010000000000000111111x01000xxxxx0 AND    And 
 * ed REMU_0     e0 DIVU_1     00100010000000000000111001x01000xxxxx0 REMU   Store dividend to rM. Prepare read divisor.Q=0
 * ee eILL0a     fe ILLe       00000010000000000000xxxx11x00x00xxxxx0 Illegal instruction seen
 * ef WFI_5      de Fetch      00110100000010001010110111000100100110        IncPC, OpFetch
 * f0 LBU_2      72 LBU_3      00000010000100000000101001101100001xx1        Repeat shr until shreg = 0 (0, 8 or 16 times)
 * f1 aFaulte    1e aFault_1   00000000000000001111101011101000110000  err   LBU Load access fault. Faulting adr to mtval
 * f2 SW_2       e6 StdIncPc   00000010000000000000001011x01000xxxxx0        Prepare read PC
 * f3 aF_SW      dd aF_SW_1    00000010000000000000xxxx11x00100xxxxx0  err   SW/SH/SB access fault. Rest to set SEL_O=4'hf
 * f4 Fetch2     12 eFetch3    00010000000000001011000111111000100000  Fr11  Update ttime. Update I. Q=immediate. Use dinx
 * f5 jFault     db jFault_1   00000000000000001111101011101000110000  err   Fetch access fault. Faulting adr to mtval
 * f6 WFI_1      fa WFI_2      00110010000000000000000011001100100110 WFI    To check offset
 * f7 EBREAK_1   ab EBREAK_2   00000000000000001111001011101000110000 EBREAK mepc = pc, store 0 to mtval
 * f8 BGEU       13 condb_2    00000000000000001100111011101000110000 BGEU   Conditional Branch. Offset to Ryy
 * f9 MULH_2     d9 MULH_3     00010000000000001000111011101000100110        Store 1 to Rjj. next read rs2, Q=0
 * fa WFI_2      45 WFI_3      00010010000000000000101011101100100110        Check offset
 * fb MULH_1     f9 MULH_2     00000000000000001100101011101000000xx0        Store ~rs1 to Ryy. Prep construct 1.
 * fc CSRRCI_0   49 CSRRW_1    00000000000000001100011011101000110000 CSRRCI Decoded CSR adr in yy
 * fd NMI_0      7e NMI_1      00000010000000000000001011x01000xxxxx0 NMI    Get current PC
 * fe ILLe       46 ILL_1      00000010000000000000001011x01000xxxxx0 Illegal
 * ff QINT_0     c7 QINT_1     00000010000000000000001011x01000xxxxx0 INT    Get current PC
 */
localparam u0_0 = 256'h30e6001000e208041886205a00a3205a18091007000420e600e620be09d22001;
localparam u0_1 = 256'h30b726d438e630a6303218e62041301320de00e64816261500142674001a00a3;
localparam u0_2 = 256'h30e650f708fb003e2630209600212096201d00270004303500e6213900e62052;
localparam u0_3 = 256'h083a0835090330493032093d08e6301348d72803083608de00de2086002b32e6;
localparam u0_4 = 256'h26e600fe089b003108b02066264b2066088f08472665102b00ea21bb260b2050;
localparam u0_5 = 256'h30da0970286a30493032085d309c09ba00a31857301e09eb30da095430da08e6;
localparam u0_6 = 256'h26cf101a089b0031087a306b00a308e6309308f240ef102b265826c808e600a3;
localparam u0_7 = 256'h00de089000de3049303208f226a830a9b0d5b0d52676307500de101a301e096e;
localparam u0_8 = 256'h308a2092088200292634268b30e6009c00de263409f01021208200a800de2085;
localparam u0_9 = 256'h08f2089f08600868304228b500fe30133093089a269428340895083426923034;
localparam u0_A = 256'h26c5003f00e0003f08aa203400c80078202e30d026af303a26e6011a26ce205e;
localparam u0_B = 256'h08c1081f18de3049084208b906c0301326bd00de309e00de00de26de00de26b2;
localparam u0_C = 256'h404f26aa0882002630e62cc220a52c6208cb1847106f10e126a226ca30e94888;
localparam u0_D = 256'hb0f4b0f430e53049269200910042301330a100fe20002692301e090630c92637;
localparam u0_E = 256'h26de00fe00e000111056202226c608e2301e26de268e101a011a21e8081d00ca;
localparam u0_F = 256'h00c70046007e304900f9264526d9301330ab26fa30db201200dd00e6301e0972;
localparam u1_0 = 256'h10ba03b203b203bb30ba23ab017b23ab017b01bb003110ba00b2837b02fb036b;
localparam u1_1 = 256'h32ba02b310ba82f9003910ba22ba33ba2b7900b2003b033b03fb67fb03bb03fb;
localparam u1_2 = 256'h10ba21ba029b03b0003aa3ab03bba3ab003b23ba003103c800b202bb10bab36b;
localparam u1_3 = 256'h03c803c8129b31ba0039129b10ba33ba343a12db12db2b79000030ba03fb10ba;
localparam u1_4 = 256'h02bb0030339a03b20eb983bb003b83bb02fb377b02bb03fb0039029b003b837b;
localparam u1_5 = 256'h3eb902fb32db31ba003932db33fa02fb023b023b3eba029b3eb902fb3eb912fa;
localparam u1_6 = 256'h003b01fb339a03b20b3b003a02bb10ba3cb80fb900b203fb02fb02db10ba02bb;
localparam u1_7 = 256'h0000343a000031ba00390b3902bb303a02fa00fa2b7100ba000001bb3eba029b;
localparam u1_8 = 256'h3eba38b002db03f23a7802bb10ba03f00000133002fb03fb02bb23ba0000036b;
localparam u1_9 = 256'h0739073b033a033a23fa32db003033ba3cb832db02f33a7836fa367838b03d3a;
localparam u1_A = 256'h003b03b0039203b036ba3a7002f202bb003b82f901bb03c810ba02f202b3b36b;
localparam u1_B = 256'h02fb02fb2b7931ba03fb33b9033b33ba033b0000003a000000002b71000002b3;
localparam u1_C = 256'h01b202b302db03f23d3a033b01b3033b343a377b003b23fa02fb02db32ba03bb;
localparam u1_D = 256'h22fa22fa3eba31ba38b802b203f233ba3eba00306fff38b83eba029b21ba00bb;
localparam u1_E = 256'h2b710030039203f201fb033b033b03bb3eba2b7102b303fb02f2029b003b32fa;
localparam u1_F = 256'h00b200b200b231ba32ba02bb23ba33ba3cba00333eba2c7e003100b23eba029b;
localparam u2_0 = 256'h00000080088000800000040000800400008000800080040000800490008a0580;
localparam u2_1 = 256'h00000c8000000080008000000400000005020080008004800080040000800080;
localparam u2_2 = 256'h0000000000800080048004000080040004800000008000800080008000000500;
localparam u2_3 = 256'h0080008000040000008000000800000000000004000001020000040000800000;
localparam u2_4 = 256'h0480008000000080002007810480078100820100048000800080008004800581;
localparam u2_5 = 256'h0000008a000400000080000000000c8000800080000000840000008a00000042;
localparam u2_6 = 256'h0480008000000080038000800080000000000000008000801480048000000080;
localparam u2_7 = 256'h0000000000000000008000000c80000000ca00802d0200800000008000000084;
localparam u2_8 = 256'h0000043018800080043004800000188000002c00008a00800480000000000580;
localparam u2_9 = 256'h00000380188018800800000400800000000000000c800030000000000c300030;
localparam u2_A = 256'h0480008008800080000004300880188004800081048000800c000c800c800500;
localparam u2_B = 256'h00820082010200000880000000800000048000000080000000000d0200000c80;
localparam u2_C = 256'h00800c8018800080003008800480088000000100008000001480048000000080;
localparam u2_D = 256'h004a004a00000000040000800880000000000080040004300000008400000480;
localparam u2_E = 256'h0d02008008800080008000800480088000002d020c8000800c80008000800000;
localparam u2_F = 256'h0080008000800000000004800400000000000c80000004000080008000000084;
