-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_ConvertBias_BN is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    Norm : IN STD_LOGIC_VECTOR (127 downto 0);
    Bias : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_norm_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_0_full_n : IN STD_LOGIC;
    fifo_norm_0_write : OUT STD_LOGIC;
    fifo_norm_1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_1_full_n : IN STD_LOGIC;
    fifo_norm_1_write : OUT STD_LOGIC;
    fifo_norm_2_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_2_full_n : IN STD_LOGIC;
    fifo_norm_2_write : OUT STD_LOGIC;
    fifo_norm_3_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_3_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_3_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_3_full_n : IN STD_LOGIC;
    fifo_norm_3_write : OUT STD_LOGIC;
    fifo_norm_4_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_4_full_n : IN STD_LOGIC;
    fifo_norm_4_write : OUT STD_LOGIC;
    fifo_norm_5_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_5_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_5_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_5_full_n : IN STD_LOGIC;
    fifo_norm_5_write : OUT STD_LOGIC;
    fifo_norm_6_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_6_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_6_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_6_full_n : IN STD_LOGIC;
    fifo_norm_6_write : OUT STD_LOGIC;
    fifo_norm_7_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_7_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_7_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_7_full_n : IN STD_LOGIC;
    fifo_norm_7_write : OUT STD_LOGIC;
    fifo_norm_8_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_8_full_n : IN STD_LOGIC;
    fifo_norm_8_write : OUT STD_LOGIC;
    fifo_norm_9_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_9_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_9_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_9_full_n : IN STD_LOGIC;
    fifo_norm_9_write : OUT STD_LOGIC;
    fifo_norm_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_10_full_n : IN STD_LOGIC;
    fifo_norm_10_write : OUT STD_LOGIC;
    fifo_norm_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_11_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_11_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_11_full_n : IN STD_LOGIC;
    fifo_norm_11_write : OUT STD_LOGIC;
    fifo_norm_12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_12_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_12_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_12_full_n : IN STD_LOGIC;
    fifo_norm_12_write : OUT STD_LOGIC;
    fifo_norm_13_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_13_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_13_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_13_full_n : IN STD_LOGIC;
    fifo_norm_13_write : OUT STD_LOGIC;
    fifo_norm_14_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_14_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_14_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_14_full_n : IN STD_LOGIC;
    fifo_norm_14_write : OUT STD_LOGIC;
    fifo_norm_15_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_15_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_15_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_15_full_n : IN STD_LOGIC;
    fifo_norm_15_write : OUT STD_LOGIC;
    fifo_norm_16_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_16_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_16_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_16_full_n : IN STD_LOGIC;
    fifo_norm_16_write : OUT STD_LOGIC;
    fifo_norm_17_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_17_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_17_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_17_full_n : IN STD_LOGIC;
    fifo_norm_17_write : OUT STD_LOGIC;
    fifo_norm_18_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_18_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_18_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_18_full_n : IN STD_LOGIC;
    fifo_norm_18_write : OUT STD_LOGIC;
    fifo_norm_19_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_19_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_19_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_19_full_n : IN STD_LOGIC;
    fifo_norm_19_write : OUT STD_LOGIC;
    fifo_norm_20_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_20_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_20_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_20_full_n : IN STD_LOGIC;
    fifo_norm_20_write : OUT STD_LOGIC;
    fifo_norm_21_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_21_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_21_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_21_full_n : IN STD_LOGIC;
    fifo_norm_21_write : OUT STD_LOGIC;
    fifo_norm_22_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_22_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_22_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_22_full_n : IN STD_LOGIC;
    fifo_norm_22_write : OUT STD_LOGIC;
    fifo_norm_23_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_23_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_23_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_23_full_n : IN STD_LOGIC;
    fifo_norm_23_write : OUT STD_LOGIC;
    fifo_norm_24_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_24_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_24_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_24_full_n : IN STD_LOGIC;
    fifo_norm_24_write : OUT STD_LOGIC;
    fifo_norm_25_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_25_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_25_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_25_full_n : IN STD_LOGIC;
    fifo_norm_25_write : OUT STD_LOGIC;
    fifo_norm_26_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_26_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_26_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_26_full_n : IN STD_LOGIC;
    fifo_norm_26_write : OUT STD_LOGIC;
    fifo_norm_27_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_27_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_27_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_27_full_n : IN STD_LOGIC;
    fifo_norm_27_write : OUT STD_LOGIC;
    fifo_norm_28_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_28_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_28_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_28_full_n : IN STD_LOGIC;
    fifo_norm_28_write : OUT STD_LOGIC;
    fifo_norm_29_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_29_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_29_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_29_full_n : IN STD_LOGIC;
    fifo_norm_29_write : OUT STD_LOGIC;
    fifo_norm_30_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_30_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_30_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_30_full_n : IN STD_LOGIC;
    fifo_norm_30_write : OUT STD_LOGIC;
    fifo_norm_31_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_31_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_31_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_31_full_n : IN STD_LOGIC;
    fifo_norm_31_write : OUT STD_LOGIC;
    fifo_norm_32_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_32_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_32_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_32_full_n : IN STD_LOGIC;
    fifo_norm_32_write : OUT STD_LOGIC;
    fifo_norm_33_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_33_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_33_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_33_full_n : IN STD_LOGIC;
    fifo_norm_33_write : OUT STD_LOGIC;
    fifo_norm_34_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_34_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_34_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_34_full_n : IN STD_LOGIC;
    fifo_norm_34_write : OUT STD_LOGIC;
    fifo_norm_35_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_35_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_35_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_35_full_n : IN STD_LOGIC;
    fifo_norm_35_write : OUT STD_LOGIC;
    fifo_norm_36_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_36_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_36_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_36_full_n : IN STD_LOGIC;
    fifo_norm_36_write : OUT STD_LOGIC;
    fifo_norm_37_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_37_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_37_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_37_full_n : IN STD_LOGIC;
    fifo_norm_37_write : OUT STD_LOGIC;
    fifo_norm_38_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_38_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_38_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_38_full_n : IN STD_LOGIC;
    fifo_norm_38_write : OUT STD_LOGIC;
    fifo_norm_39_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_39_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_39_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_39_full_n : IN STD_LOGIC;
    fifo_norm_39_write : OUT STD_LOGIC;
    fifo_norm_40_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_40_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_40_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_40_full_n : IN STD_LOGIC;
    fifo_norm_40_write : OUT STD_LOGIC;
    fifo_norm_41_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_41_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_41_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_41_full_n : IN STD_LOGIC;
    fifo_norm_41_write : OUT STD_LOGIC;
    fifo_norm_42_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_42_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_42_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_42_full_n : IN STD_LOGIC;
    fifo_norm_42_write : OUT STD_LOGIC;
    fifo_norm_43_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_43_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_43_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_43_full_n : IN STD_LOGIC;
    fifo_norm_43_write : OUT STD_LOGIC;
    fifo_norm_44_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_44_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_44_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_44_full_n : IN STD_LOGIC;
    fifo_norm_44_write : OUT STD_LOGIC;
    fifo_norm_45_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_45_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_45_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_45_full_n : IN STD_LOGIC;
    fifo_norm_45_write : OUT STD_LOGIC;
    fifo_norm_46_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_46_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_46_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_46_full_n : IN STD_LOGIC;
    fifo_norm_46_write : OUT STD_LOGIC;
    fifo_norm_47_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_47_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_47_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_47_full_n : IN STD_LOGIC;
    fifo_norm_47_write : OUT STD_LOGIC;
    fifo_norm_48_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_48_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_48_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_48_full_n : IN STD_LOGIC;
    fifo_norm_48_write : OUT STD_LOGIC;
    fifo_norm_49_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_49_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_49_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_49_full_n : IN STD_LOGIC;
    fifo_norm_49_write : OUT STD_LOGIC;
    fifo_norm_50_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_50_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_50_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_50_full_n : IN STD_LOGIC;
    fifo_norm_50_write : OUT STD_LOGIC;
    fifo_norm_51_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_51_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_51_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_51_full_n : IN STD_LOGIC;
    fifo_norm_51_write : OUT STD_LOGIC;
    fifo_norm_52_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_52_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_52_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_52_full_n : IN STD_LOGIC;
    fifo_norm_52_write : OUT STD_LOGIC;
    fifo_norm_53_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_53_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_53_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_53_full_n : IN STD_LOGIC;
    fifo_norm_53_write : OUT STD_LOGIC;
    fifo_norm_54_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_54_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_54_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_54_full_n : IN STD_LOGIC;
    fifo_norm_54_write : OUT STD_LOGIC;
    fifo_norm_55_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_55_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_55_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_55_full_n : IN STD_LOGIC;
    fifo_norm_55_write : OUT STD_LOGIC;
    fifo_norm_56_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_56_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_56_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_56_full_n : IN STD_LOGIC;
    fifo_norm_56_write : OUT STD_LOGIC;
    fifo_norm_57_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_57_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_57_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_57_full_n : IN STD_LOGIC;
    fifo_norm_57_write : OUT STD_LOGIC;
    fifo_norm_58_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_58_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_58_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_58_full_n : IN STD_LOGIC;
    fifo_norm_58_write : OUT STD_LOGIC;
    fifo_norm_59_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_59_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_59_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_59_full_n : IN STD_LOGIC;
    fifo_norm_59_write : OUT STD_LOGIC;
    fifo_norm_60_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_60_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_60_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_60_full_n : IN STD_LOGIC;
    fifo_norm_60_write : OUT STD_LOGIC;
    fifo_norm_61_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_61_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_61_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_61_full_n : IN STD_LOGIC;
    fifo_norm_61_write : OUT STD_LOGIC;
    fifo_norm_62_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_62_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_62_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_62_full_n : IN STD_LOGIC;
    fifo_norm_62_write : OUT STD_LOGIC;
    fifo_norm_63_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_63_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_63_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_63_full_n : IN STD_LOGIC;
    fifo_norm_63_write : OUT STD_LOGIC;
    fifo_norm_64_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_64_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_64_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_64_full_n : IN STD_LOGIC;
    fifo_norm_64_write : OUT STD_LOGIC;
    fifo_norm_65_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_65_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_65_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_65_full_n : IN STD_LOGIC;
    fifo_norm_65_write : OUT STD_LOGIC;
    fifo_norm_66_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_66_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_66_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_66_full_n : IN STD_LOGIC;
    fifo_norm_66_write : OUT STD_LOGIC;
    fifo_norm_67_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_67_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_67_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_67_full_n : IN STD_LOGIC;
    fifo_norm_67_write : OUT STD_LOGIC;
    fifo_norm_68_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_68_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_68_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_68_full_n : IN STD_LOGIC;
    fifo_norm_68_write : OUT STD_LOGIC;
    fifo_norm_69_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_69_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_69_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_69_full_n : IN STD_LOGIC;
    fifo_norm_69_write : OUT STD_LOGIC;
    fifo_norm_70_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_70_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_70_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_70_full_n : IN STD_LOGIC;
    fifo_norm_70_write : OUT STD_LOGIC;
    fifo_norm_71_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_71_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_71_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_71_full_n : IN STD_LOGIC;
    fifo_norm_71_write : OUT STD_LOGIC;
    fifo_norm_72_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_72_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_72_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_72_full_n : IN STD_LOGIC;
    fifo_norm_72_write : OUT STD_LOGIC;
    fifo_norm_73_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_73_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_73_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_73_full_n : IN STD_LOGIC;
    fifo_norm_73_write : OUT STD_LOGIC;
    fifo_norm_74_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_74_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_74_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_74_full_n : IN STD_LOGIC;
    fifo_norm_74_write : OUT STD_LOGIC;
    fifo_norm_75_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_75_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_75_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_75_full_n : IN STD_LOGIC;
    fifo_norm_75_write : OUT STD_LOGIC;
    fifo_norm_76_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_76_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_76_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_76_full_n : IN STD_LOGIC;
    fifo_norm_76_write : OUT STD_LOGIC;
    fifo_norm_77_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_77_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_77_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_77_full_n : IN STD_LOGIC;
    fifo_norm_77_write : OUT STD_LOGIC;
    fifo_norm_78_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_78_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_78_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_78_full_n : IN STD_LOGIC;
    fifo_norm_78_write : OUT STD_LOGIC;
    fifo_norm_79_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_79_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_79_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_79_full_n : IN STD_LOGIC;
    fifo_norm_79_write : OUT STD_LOGIC;
    fifo_norm_80_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_80_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_80_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_80_full_n : IN STD_LOGIC;
    fifo_norm_80_write : OUT STD_LOGIC;
    fifo_norm_81_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_81_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_81_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_81_full_n : IN STD_LOGIC;
    fifo_norm_81_write : OUT STD_LOGIC;
    fifo_norm_82_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_82_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_82_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_82_full_n : IN STD_LOGIC;
    fifo_norm_82_write : OUT STD_LOGIC;
    fifo_norm_83_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_83_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_83_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_83_full_n : IN STD_LOGIC;
    fifo_norm_83_write : OUT STD_LOGIC;
    fifo_norm_84_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_84_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_84_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_84_full_n : IN STD_LOGIC;
    fifo_norm_84_write : OUT STD_LOGIC;
    fifo_norm_85_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_85_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_85_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_85_full_n : IN STD_LOGIC;
    fifo_norm_85_write : OUT STD_LOGIC;
    fifo_norm_86_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_86_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_86_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_86_full_n : IN STD_LOGIC;
    fifo_norm_86_write : OUT STD_LOGIC;
    fifo_norm_87_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_87_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_87_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_87_full_n : IN STD_LOGIC;
    fifo_norm_87_write : OUT STD_LOGIC;
    fifo_norm_88_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_88_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_88_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_88_full_n : IN STD_LOGIC;
    fifo_norm_88_write : OUT STD_LOGIC;
    fifo_norm_89_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_89_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_89_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_89_full_n : IN STD_LOGIC;
    fifo_norm_89_write : OUT STD_LOGIC;
    fifo_norm_90_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_90_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_90_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_90_full_n : IN STD_LOGIC;
    fifo_norm_90_write : OUT STD_LOGIC;
    fifo_norm_91_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_91_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_91_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_91_full_n : IN STD_LOGIC;
    fifo_norm_91_write : OUT STD_LOGIC;
    fifo_norm_92_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_92_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_92_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_92_full_n : IN STD_LOGIC;
    fifo_norm_92_write : OUT STD_LOGIC;
    fifo_norm_93_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_93_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_93_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_93_full_n : IN STD_LOGIC;
    fifo_norm_93_write : OUT STD_LOGIC;
    fifo_norm_94_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_94_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_94_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_94_full_n : IN STD_LOGIC;
    fifo_norm_94_write : OUT STD_LOGIC;
    fifo_norm_95_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_95_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_95_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_95_full_n : IN STD_LOGIC;
    fifo_norm_95_write : OUT STD_LOGIC;
    fifo_norm_96_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_96_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_96_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_96_full_n : IN STD_LOGIC;
    fifo_norm_96_write : OUT STD_LOGIC;
    fifo_norm_97_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_97_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_97_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_97_full_n : IN STD_LOGIC;
    fifo_norm_97_write : OUT STD_LOGIC;
    fifo_norm_98_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_98_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_98_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_98_full_n : IN STD_LOGIC;
    fifo_norm_98_write : OUT STD_LOGIC;
    fifo_norm_99_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_99_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_99_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_99_full_n : IN STD_LOGIC;
    fifo_norm_99_write : OUT STD_LOGIC;
    fifo_norm_100_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_100_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_100_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_100_full_n : IN STD_LOGIC;
    fifo_norm_100_write : OUT STD_LOGIC;
    fifo_norm_101_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_101_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_101_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_101_full_n : IN STD_LOGIC;
    fifo_norm_101_write : OUT STD_LOGIC;
    fifo_norm_102_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_102_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_102_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_102_full_n : IN STD_LOGIC;
    fifo_norm_102_write : OUT STD_LOGIC;
    fifo_norm_103_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_103_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_103_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_103_full_n : IN STD_LOGIC;
    fifo_norm_103_write : OUT STD_LOGIC;
    fifo_norm_104_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_104_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_104_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_104_full_n : IN STD_LOGIC;
    fifo_norm_104_write : OUT STD_LOGIC;
    fifo_norm_105_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_105_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_105_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_105_full_n : IN STD_LOGIC;
    fifo_norm_105_write : OUT STD_LOGIC;
    fifo_norm_106_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_106_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_106_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_106_full_n : IN STD_LOGIC;
    fifo_norm_106_write : OUT STD_LOGIC;
    fifo_norm_107_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_107_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_107_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_107_full_n : IN STD_LOGIC;
    fifo_norm_107_write : OUT STD_LOGIC;
    fifo_norm_108_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_108_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_108_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_108_full_n : IN STD_LOGIC;
    fifo_norm_108_write : OUT STD_LOGIC;
    fifo_norm_109_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_109_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_109_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_109_full_n : IN STD_LOGIC;
    fifo_norm_109_write : OUT STD_LOGIC;
    fifo_norm_110_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_110_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_110_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_110_full_n : IN STD_LOGIC;
    fifo_norm_110_write : OUT STD_LOGIC;
    fifo_norm_111_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_111_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_111_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_111_full_n : IN STD_LOGIC;
    fifo_norm_111_write : OUT STD_LOGIC;
    fifo_norm_112_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_112_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_112_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_112_full_n : IN STD_LOGIC;
    fifo_norm_112_write : OUT STD_LOGIC;
    fifo_norm_113_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_113_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_113_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_113_full_n : IN STD_LOGIC;
    fifo_norm_113_write : OUT STD_LOGIC;
    fifo_norm_114_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_114_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_114_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_114_full_n : IN STD_LOGIC;
    fifo_norm_114_write : OUT STD_LOGIC;
    fifo_norm_115_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_115_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_115_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_115_full_n : IN STD_LOGIC;
    fifo_norm_115_write : OUT STD_LOGIC;
    fifo_norm_116_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_116_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_116_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_116_full_n : IN STD_LOGIC;
    fifo_norm_116_write : OUT STD_LOGIC;
    fifo_norm_117_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_117_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_117_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_117_full_n : IN STD_LOGIC;
    fifo_norm_117_write : OUT STD_LOGIC;
    fifo_norm_118_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_118_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_118_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_118_full_n : IN STD_LOGIC;
    fifo_norm_118_write : OUT STD_LOGIC;
    fifo_norm_119_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_119_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_119_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_119_full_n : IN STD_LOGIC;
    fifo_norm_119_write : OUT STD_LOGIC;
    fifo_norm_120_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_120_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_120_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_120_full_n : IN STD_LOGIC;
    fifo_norm_120_write : OUT STD_LOGIC;
    fifo_norm_121_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_121_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_121_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_121_full_n : IN STD_LOGIC;
    fifo_norm_121_write : OUT STD_LOGIC;
    fifo_norm_122_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_122_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_122_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_122_full_n : IN STD_LOGIC;
    fifo_norm_122_write : OUT STD_LOGIC;
    fifo_norm_123_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_123_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_123_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_123_full_n : IN STD_LOGIC;
    fifo_norm_123_write : OUT STD_LOGIC;
    fifo_norm_124_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_124_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_124_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_124_full_n : IN STD_LOGIC;
    fifo_norm_124_write : OUT STD_LOGIC;
    fifo_norm_125_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_125_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_125_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_125_full_n : IN STD_LOGIC;
    fifo_norm_125_write : OUT STD_LOGIC;
    fifo_norm_126_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_126_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_126_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_126_full_n : IN STD_LOGIC;
    fifo_norm_126_write : OUT STD_LOGIC;
    fifo_norm_127_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    fifo_norm_127_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_127_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_norm_127_full_n : IN STD_LOGIC;
    fifo_norm_127_write : OUT STD_LOGIC;
    fifo_bias_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_0_full_n : IN STD_LOGIC;
    fifo_bias_0_write : OUT STD_LOGIC;
    fifo_bias_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_1_full_n : IN STD_LOGIC;
    fifo_bias_1_write : OUT STD_LOGIC;
    fifo_bias_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_2_full_n : IN STD_LOGIC;
    fifo_bias_2_write : OUT STD_LOGIC;
    fifo_bias_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_3_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_3_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_3_full_n : IN STD_LOGIC;
    fifo_bias_3_write : OUT STD_LOGIC;
    fifo_bias_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_4_full_n : IN STD_LOGIC;
    fifo_bias_4_write : OUT STD_LOGIC;
    fifo_bias_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_5_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_5_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_5_full_n : IN STD_LOGIC;
    fifo_bias_5_write : OUT STD_LOGIC;
    fifo_bias_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_6_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_6_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_6_full_n : IN STD_LOGIC;
    fifo_bias_6_write : OUT STD_LOGIC;
    fifo_bias_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_7_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_7_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_7_full_n : IN STD_LOGIC;
    fifo_bias_7_write : OUT STD_LOGIC;
    fifo_bias_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_8_full_n : IN STD_LOGIC;
    fifo_bias_8_write : OUT STD_LOGIC;
    fifo_bias_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_9_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_9_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_9_full_n : IN STD_LOGIC;
    fifo_bias_9_write : OUT STD_LOGIC;
    fifo_bias_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_10_full_n : IN STD_LOGIC;
    fifo_bias_10_write : OUT STD_LOGIC;
    fifo_bias_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_11_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_11_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_11_full_n : IN STD_LOGIC;
    fifo_bias_11_write : OUT STD_LOGIC;
    fifo_bias_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_12_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_12_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_12_full_n : IN STD_LOGIC;
    fifo_bias_12_write : OUT STD_LOGIC;
    fifo_bias_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_13_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_13_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_13_full_n : IN STD_LOGIC;
    fifo_bias_13_write : OUT STD_LOGIC;
    fifo_bias_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_14_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_14_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_14_full_n : IN STD_LOGIC;
    fifo_bias_14_write : OUT STD_LOGIC;
    fifo_bias_15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_15_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_15_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_15_full_n : IN STD_LOGIC;
    fifo_bias_15_write : OUT STD_LOGIC;
    fifo_bias_16_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_16_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_16_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_16_full_n : IN STD_LOGIC;
    fifo_bias_16_write : OUT STD_LOGIC;
    fifo_bias_17_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_17_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_17_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_17_full_n : IN STD_LOGIC;
    fifo_bias_17_write : OUT STD_LOGIC;
    fifo_bias_18_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_18_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_18_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_18_full_n : IN STD_LOGIC;
    fifo_bias_18_write : OUT STD_LOGIC;
    fifo_bias_19_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_19_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_19_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_19_full_n : IN STD_LOGIC;
    fifo_bias_19_write : OUT STD_LOGIC;
    fifo_bias_20_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_20_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_20_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_20_full_n : IN STD_LOGIC;
    fifo_bias_20_write : OUT STD_LOGIC;
    fifo_bias_21_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_21_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_21_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_21_full_n : IN STD_LOGIC;
    fifo_bias_21_write : OUT STD_LOGIC;
    fifo_bias_22_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_22_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_22_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_22_full_n : IN STD_LOGIC;
    fifo_bias_22_write : OUT STD_LOGIC;
    fifo_bias_23_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_23_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_23_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_23_full_n : IN STD_LOGIC;
    fifo_bias_23_write : OUT STD_LOGIC;
    fifo_bias_24_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_24_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_24_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_24_full_n : IN STD_LOGIC;
    fifo_bias_24_write : OUT STD_LOGIC;
    fifo_bias_25_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_25_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_25_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_25_full_n : IN STD_LOGIC;
    fifo_bias_25_write : OUT STD_LOGIC;
    fifo_bias_26_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_26_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_26_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_26_full_n : IN STD_LOGIC;
    fifo_bias_26_write : OUT STD_LOGIC;
    fifo_bias_27_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_27_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_27_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_27_full_n : IN STD_LOGIC;
    fifo_bias_27_write : OUT STD_LOGIC;
    fifo_bias_28_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_28_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_28_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_28_full_n : IN STD_LOGIC;
    fifo_bias_28_write : OUT STD_LOGIC;
    fifo_bias_29_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_29_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_29_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_29_full_n : IN STD_LOGIC;
    fifo_bias_29_write : OUT STD_LOGIC;
    fifo_bias_30_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_30_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_30_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_30_full_n : IN STD_LOGIC;
    fifo_bias_30_write : OUT STD_LOGIC;
    fifo_bias_31_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_31_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_31_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_31_full_n : IN STD_LOGIC;
    fifo_bias_31_write : OUT STD_LOGIC;
    fifo_bias_32_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_32_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_32_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_32_full_n : IN STD_LOGIC;
    fifo_bias_32_write : OUT STD_LOGIC;
    fifo_bias_33_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_33_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_33_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_33_full_n : IN STD_LOGIC;
    fifo_bias_33_write : OUT STD_LOGIC;
    fifo_bias_34_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_34_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_34_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_34_full_n : IN STD_LOGIC;
    fifo_bias_34_write : OUT STD_LOGIC;
    fifo_bias_35_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_35_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_35_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_35_full_n : IN STD_LOGIC;
    fifo_bias_35_write : OUT STD_LOGIC;
    fifo_bias_36_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_36_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_36_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_36_full_n : IN STD_LOGIC;
    fifo_bias_36_write : OUT STD_LOGIC;
    fifo_bias_37_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_37_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_37_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_37_full_n : IN STD_LOGIC;
    fifo_bias_37_write : OUT STD_LOGIC;
    fifo_bias_38_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_38_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_38_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_38_full_n : IN STD_LOGIC;
    fifo_bias_38_write : OUT STD_LOGIC;
    fifo_bias_39_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_39_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_39_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_39_full_n : IN STD_LOGIC;
    fifo_bias_39_write : OUT STD_LOGIC;
    fifo_bias_40_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_40_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_40_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_40_full_n : IN STD_LOGIC;
    fifo_bias_40_write : OUT STD_LOGIC;
    fifo_bias_41_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_41_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_41_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_41_full_n : IN STD_LOGIC;
    fifo_bias_41_write : OUT STD_LOGIC;
    fifo_bias_42_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_42_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_42_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_42_full_n : IN STD_LOGIC;
    fifo_bias_42_write : OUT STD_LOGIC;
    fifo_bias_43_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_43_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_43_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_43_full_n : IN STD_LOGIC;
    fifo_bias_43_write : OUT STD_LOGIC;
    fifo_bias_44_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_44_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_44_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_44_full_n : IN STD_LOGIC;
    fifo_bias_44_write : OUT STD_LOGIC;
    fifo_bias_45_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_45_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_45_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_45_full_n : IN STD_LOGIC;
    fifo_bias_45_write : OUT STD_LOGIC;
    fifo_bias_46_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_46_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_46_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_46_full_n : IN STD_LOGIC;
    fifo_bias_46_write : OUT STD_LOGIC;
    fifo_bias_47_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_47_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_47_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_47_full_n : IN STD_LOGIC;
    fifo_bias_47_write : OUT STD_LOGIC;
    fifo_bias_48_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_48_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_48_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_48_full_n : IN STD_LOGIC;
    fifo_bias_48_write : OUT STD_LOGIC;
    fifo_bias_49_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_49_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_49_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_49_full_n : IN STD_LOGIC;
    fifo_bias_49_write : OUT STD_LOGIC;
    fifo_bias_50_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_50_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_50_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_50_full_n : IN STD_LOGIC;
    fifo_bias_50_write : OUT STD_LOGIC;
    fifo_bias_51_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_51_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_51_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_51_full_n : IN STD_LOGIC;
    fifo_bias_51_write : OUT STD_LOGIC;
    fifo_bias_52_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_52_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_52_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_52_full_n : IN STD_LOGIC;
    fifo_bias_52_write : OUT STD_LOGIC;
    fifo_bias_53_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_53_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_53_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_53_full_n : IN STD_LOGIC;
    fifo_bias_53_write : OUT STD_LOGIC;
    fifo_bias_54_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_54_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_54_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_54_full_n : IN STD_LOGIC;
    fifo_bias_54_write : OUT STD_LOGIC;
    fifo_bias_55_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_55_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_55_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_55_full_n : IN STD_LOGIC;
    fifo_bias_55_write : OUT STD_LOGIC;
    fifo_bias_56_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_56_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_56_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_56_full_n : IN STD_LOGIC;
    fifo_bias_56_write : OUT STD_LOGIC;
    fifo_bias_57_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_57_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_57_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_57_full_n : IN STD_LOGIC;
    fifo_bias_57_write : OUT STD_LOGIC;
    fifo_bias_58_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_58_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_58_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_58_full_n : IN STD_LOGIC;
    fifo_bias_58_write : OUT STD_LOGIC;
    fifo_bias_59_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_59_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_59_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_59_full_n : IN STD_LOGIC;
    fifo_bias_59_write : OUT STD_LOGIC;
    fifo_bias_60_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_60_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_60_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_60_full_n : IN STD_LOGIC;
    fifo_bias_60_write : OUT STD_LOGIC;
    fifo_bias_61_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_61_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_61_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_61_full_n : IN STD_LOGIC;
    fifo_bias_61_write : OUT STD_LOGIC;
    fifo_bias_62_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_62_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_62_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_62_full_n : IN STD_LOGIC;
    fifo_bias_62_write : OUT STD_LOGIC;
    fifo_bias_63_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_63_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_63_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_63_full_n : IN STD_LOGIC;
    fifo_bias_63_write : OUT STD_LOGIC;
    fifo_bias_64_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_64_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_64_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_64_full_n : IN STD_LOGIC;
    fifo_bias_64_write : OUT STD_LOGIC;
    fifo_bias_65_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_65_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_65_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_65_full_n : IN STD_LOGIC;
    fifo_bias_65_write : OUT STD_LOGIC;
    fifo_bias_66_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_66_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_66_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_66_full_n : IN STD_LOGIC;
    fifo_bias_66_write : OUT STD_LOGIC;
    fifo_bias_67_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_67_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_67_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_67_full_n : IN STD_LOGIC;
    fifo_bias_67_write : OUT STD_LOGIC;
    fifo_bias_68_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_68_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_68_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_68_full_n : IN STD_LOGIC;
    fifo_bias_68_write : OUT STD_LOGIC;
    fifo_bias_69_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_69_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_69_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_69_full_n : IN STD_LOGIC;
    fifo_bias_69_write : OUT STD_LOGIC;
    fifo_bias_70_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_70_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_70_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_70_full_n : IN STD_LOGIC;
    fifo_bias_70_write : OUT STD_LOGIC;
    fifo_bias_71_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_71_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_71_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_71_full_n : IN STD_LOGIC;
    fifo_bias_71_write : OUT STD_LOGIC;
    fifo_bias_72_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_72_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_72_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_72_full_n : IN STD_LOGIC;
    fifo_bias_72_write : OUT STD_LOGIC;
    fifo_bias_73_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_73_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_73_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_73_full_n : IN STD_LOGIC;
    fifo_bias_73_write : OUT STD_LOGIC;
    fifo_bias_74_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_74_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_74_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_74_full_n : IN STD_LOGIC;
    fifo_bias_74_write : OUT STD_LOGIC;
    fifo_bias_75_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_75_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_75_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_75_full_n : IN STD_LOGIC;
    fifo_bias_75_write : OUT STD_LOGIC;
    fifo_bias_76_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_76_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_76_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_76_full_n : IN STD_LOGIC;
    fifo_bias_76_write : OUT STD_LOGIC;
    fifo_bias_77_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_77_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_77_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_77_full_n : IN STD_LOGIC;
    fifo_bias_77_write : OUT STD_LOGIC;
    fifo_bias_78_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_78_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_78_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_78_full_n : IN STD_LOGIC;
    fifo_bias_78_write : OUT STD_LOGIC;
    fifo_bias_79_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_79_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_79_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_79_full_n : IN STD_LOGIC;
    fifo_bias_79_write : OUT STD_LOGIC;
    fifo_bias_80_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_80_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_80_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_80_full_n : IN STD_LOGIC;
    fifo_bias_80_write : OUT STD_LOGIC;
    fifo_bias_81_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_81_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_81_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_81_full_n : IN STD_LOGIC;
    fifo_bias_81_write : OUT STD_LOGIC;
    fifo_bias_82_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_82_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_82_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_82_full_n : IN STD_LOGIC;
    fifo_bias_82_write : OUT STD_LOGIC;
    fifo_bias_83_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_83_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_83_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_83_full_n : IN STD_LOGIC;
    fifo_bias_83_write : OUT STD_LOGIC;
    fifo_bias_84_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_84_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_84_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_84_full_n : IN STD_LOGIC;
    fifo_bias_84_write : OUT STD_LOGIC;
    fifo_bias_85_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_85_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_85_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_85_full_n : IN STD_LOGIC;
    fifo_bias_85_write : OUT STD_LOGIC;
    fifo_bias_86_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_86_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_86_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_86_full_n : IN STD_LOGIC;
    fifo_bias_86_write : OUT STD_LOGIC;
    fifo_bias_87_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_87_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_87_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_87_full_n : IN STD_LOGIC;
    fifo_bias_87_write : OUT STD_LOGIC;
    fifo_bias_88_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_88_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_88_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_88_full_n : IN STD_LOGIC;
    fifo_bias_88_write : OUT STD_LOGIC;
    fifo_bias_89_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_89_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_89_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_89_full_n : IN STD_LOGIC;
    fifo_bias_89_write : OUT STD_LOGIC;
    fifo_bias_90_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_90_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_90_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_90_full_n : IN STD_LOGIC;
    fifo_bias_90_write : OUT STD_LOGIC;
    fifo_bias_91_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_91_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_91_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_91_full_n : IN STD_LOGIC;
    fifo_bias_91_write : OUT STD_LOGIC;
    fifo_bias_92_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_92_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_92_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_92_full_n : IN STD_LOGIC;
    fifo_bias_92_write : OUT STD_LOGIC;
    fifo_bias_93_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_93_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_93_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_93_full_n : IN STD_LOGIC;
    fifo_bias_93_write : OUT STD_LOGIC;
    fifo_bias_94_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_94_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_94_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_94_full_n : IN STD_LOGIC;
    fifo_bias_94_write : OUT STD_LOGIC;
    fifo_bias_95_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_95_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_95_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_95_full_n : IN STD_LOGIC;
    fifo_bias_95_write : OUT STD_LOGIC;
    fifo_bias_96_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_96_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_96_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_96_full_n : IN STD_LOGIC;
    fifo_bias_96_write : OUT STD_LOGIC;
    fifo_bias_97_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_97_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_97_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_97_full_n : IN STD_LOGIC;
    fifo_bias_97_write : OUT STD_LOGIC;
    fifo_bias_98_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_98_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_98_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_98_full_n : IN STD_LOGIC;
    fifo_bias_98_write : OUT STD_LOGIC;
    fifo_bias_99_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_99_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_99_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_99_full_n : IN STD_LOGIC;
    fifo_bias_99_write : OUT STD_LOGIC;
    fifo_bias_100_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_100_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_100_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_100_full_n : IN STD_LOGIC;
    fifo_bias_100_write : OUT STD_LOGIC;
    fifo_bias_101_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_101_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_101_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_101_full_n : IN STD_LOGIC;
    fifo_bias_101_write : OUT STD_LOGIC;
    fifo_bias_102_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_102_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_102_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_102_full_n : IN STD_LOGIC;
    fifo_bias_102_write : OUT STD_LOGIC;
    fifo_bias_103_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_103_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_103_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_103_full_n : IN STD_LOGIC;
    fifo_bias_103_write : OUT STD_LOGIC;
    fifo_bias_104_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_104_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_104_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_104_full_n : IN STD_LOGIC;
    fifo_bias_104_write : OUT STD_LOGIC;
    fifo_bias_105_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_105_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_105_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_105_full_n : IN STD_LOGIC;
    fifo_bias_105_write : OUT STD_LOGIC;
    fifo_bias_106_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_106_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_106_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_106_full_n : IN STD_LOGIC;
    fifo_bias_106_write : OUT STD_LOGIC;
    fifo_bias_107_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_107_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_107_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_107_full_n : IN STD_LOGIC;
    fifo_bias_107_write : OUT STD_LOGIC;
    fifo_bias_108_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_108_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_108_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_108_full_n : IN STD_LOGIC;
    fifo_bias_108_write : OUT STD_LOGIC;
    fifo_bias_109_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_109_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_109_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_109_full_n : IN STD_LOGIC;
    fifo_bias_109_write : OUT STD_LOGIC;
    fifo_bias_110_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_110_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_110_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_110_full_n : IN STD_LOGIC;
    fifo_bias_110_write : OUT STD_LOGIC;
    fifo_bias_111_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_111_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_111_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_111_full_n : IN STD_LOGIC;
    fifo_bias_111_write : OUT STD_LOGIC;
    fifo_bias_112_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_112_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_112_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_112_full_n : IN STD_LOGIC;
    fifo_bias_112_write : OUT STD_LOGIC;
    fifo_bias_113_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_113_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_113_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_113_full_n : IN STD_LOGIC;
    fifo_bias_113_write : OUT STD_LOGIC;
    fifo_bias_114_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_114_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_114_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_114_full_n : IN STD_LOGIC;
    fifo_bias_114_write : OUT STD_LOGIC;
    fifo_bias_115_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_115_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_115_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_115_full_n : IN STD_LOGIC;
    fifo_bias_115_write : OUT STD_LOGIC;
    fifo_bias_116_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_116_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_116_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_116_full_n : IN STD_LOGIC;
    fifo_bias_116_write : OUT STD_LOGIC;
    fifo_bias_117_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_117_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_117_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_117_full_n : IN STD_LOGIC;
    fifo_bias_117_write : OUT STD_LOGIC;
    fifo_bias_118_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_118_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_118_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_118_full_n : IN STD_LOGIC;
    fifo_bias_118_write : OUT STD_LOGIC;
    fifo_bias_119_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_119_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_119_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_119_full_n : IN STD_LOGIC;
    fifo_bias_119_write : OUT STD_LOGIC;
    fifo_bias_120_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_120_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_120_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_120_full_n : IN STD_LOGIC;
    fifo_bias_120_write : OUT STD_LOGIC;
    fifo_bias_121_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_121_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_121_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_121_full_n : IN STD_LOGIC;
    fifo_bias_121_write : OUT STD_LOGIC;
    fifo_bias_122_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_122_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_122_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_122_full_n : IN STD_LOGIC;
    fifo_bias_122_write : OUT STD_LOGIC;
    fifo_bias_123_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_123_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_123_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_123_full_n : IN STD_LOGIC;
    fifo_bias_123_write : OUT STD_LOGIC;
    fifo_bias_124_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_124_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_124_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_124_full_n : IN STD_LOGIC;
    fifo_bias_124_write : OUT STD_LOGIC;
    fifo_bias_125_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_125_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_125_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_125_full_n : IN STD_LOGIC;
    fifo_bias_125_write : OUT STD_LOGIC;
    fifo_bias_126_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_126_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_126_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_126_full_n : IN STD_LOGIC;
    fifo_bias_126_write : OUT STD_LOGIC;
    fifo_bias_127_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_bias_127_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_127_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    fifo_bias_127_full_n : IN STD_LOGIC;
    fifo_bias_127_write : OUT STD_LOGIC;
    M : IN STD_LOGIC_VECTOR (31 downto 0);
    mode : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of top_ConvertBias_BN is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal mode_read_read_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_done : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_idle : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_ready : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_126_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_126_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_126_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_126_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_125_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_125_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_125_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_125_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_124_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_124_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_124_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_124_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_123_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_123_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_123_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_123_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_122_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_122_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_122_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_122_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_121_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_121_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_121_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_121_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_120_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_120_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_120_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_120_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_119_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_119_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_119_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_119_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_118_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_118_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_118_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_118_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_117_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_117_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_117_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_117_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_116_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_116_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_116_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_116_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_115_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_115_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_115_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_115_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_114_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_114_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_114_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_114_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_113_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_113_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_113_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_113_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_112_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_112_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_112_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_112_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_111_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_111_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_111_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_111_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_110_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_110_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_110_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_110_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_109_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_109_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_109_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_109_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_108_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_108_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_108_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_108_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_107_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_107_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_107_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_107_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_106_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_106_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_106_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_106_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_105_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_105_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_105_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_105_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_104_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_104_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_104_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_104_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_103_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_103_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_103_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_103_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_102_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_102_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_102_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_102_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_101_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_101_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_101_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_101_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_100_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_100_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_100_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_100_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_99_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_99_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_99_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_99_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_98_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_98_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_98_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_98_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_97_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_97_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_97_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_97_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_96_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_96_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_96_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_96_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_95_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_95_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_95_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_95_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_94_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_94_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_94_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_94_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_93_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_93_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_93_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_93_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_92_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_92_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_92_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_92_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_91_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_91_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_91_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_91_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_90_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_90_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_90_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_90_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_89_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_89_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_89_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_89_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_88_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_88_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_88_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_88_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_87_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_87_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_87_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_87_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_86_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_86_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_86_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_86_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_85_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_85_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_85_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_85_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_84_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_84_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_84_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_84_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_83_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_83_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_83_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_83_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_82_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_82_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_82_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_82_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_81_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_81_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_81_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_81_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_80_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_80_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_80_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_80_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_79_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_79_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_79_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_79_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_78_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_78_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_78_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_78_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_77_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_77_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_77_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_77_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_76_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_76_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_76_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_76_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_75_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_75_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_75_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_75_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_74_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_74_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_74_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_74_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_73_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_73_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_73_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_73_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_72_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_72_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_72_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_72_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_71_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_71_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_71_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_71_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_70_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_70_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_70_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_70_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_69_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_69_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_69_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_69_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_68_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_68_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_68_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_68_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_67_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_67_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_67_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_67_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_66_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_66_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_66_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_66_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_65_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_65_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_65_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_65_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_64_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_64_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_64_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_64_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_63_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_63_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_63_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_63_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_62_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_62_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_62_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_62_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_61_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_61_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_61_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_61_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_60_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_60_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_60_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_60_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_59_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_59_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_59_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_59_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_58_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_58_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_58_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_58_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_57_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_57_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_57_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_57_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_56_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_56_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_56_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_56_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_55_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_55_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_55_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_55_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_54_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_54_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_54_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_54_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_53_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_53_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_53_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_53_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_52_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_52_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_52_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_52_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_51_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_51_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_51_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_51_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_50_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_50_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_50_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_50_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_49_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_49_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_49_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_49_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_48_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_48_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_48_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_48_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_47_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_47_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_47_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_47_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_46_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_46_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_46_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_46_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_45_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_45_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_45_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_45_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_44_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_44_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_44_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_44_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_43_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_43_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_43_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_43_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_42_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_42_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_42_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_42_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_41_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_41_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_41_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_41_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_40_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_40_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_40_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_40_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_39_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_39_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_39_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_39_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_38_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_38_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_38_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_38_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_37_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_37_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_37_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_37_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_36_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_36_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_36_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_36_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_35_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_35_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_35_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_35_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_34_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_34_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_34_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_34_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_33_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_33_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_33_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_33_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_32_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_32_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_32_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_32_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_31_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_31_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_31_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_31_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_30_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_30_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_30_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_30_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_29_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_29_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_29_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_29_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_28_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_28_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_28_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_28_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_27_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_27_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_27_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_27_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_26_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_26_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_26_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_26_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_25_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_25_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_25_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_25_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_24_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_24_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_24_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_24_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_23_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_23_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_23_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_23_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_22_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_22_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_22_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_22_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_21_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_21_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_21_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_21_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_20_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_20_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_20_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_20_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_19_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_19_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_19_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_19_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_18_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_18_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_18_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_18_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_17_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_17_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_17_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_17_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_16_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_16_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_16_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_16_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_15_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_15_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_15_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_15_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_14_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_14_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_14_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_14_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_13_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_13_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_13_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_13_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_12_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_12_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_12_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_12_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_11_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_11_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_11_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_11_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_10_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_10_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_10_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_9_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_9_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_9_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_9_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_8_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_8_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_8_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_7_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_7_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_7_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_6_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_6_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_6_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_5_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_5_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_5_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_4_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_4_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_4_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_3_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_3_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_3_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_2_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_2_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_2_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_1_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_1_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_1_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_0_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_0_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_0_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_127_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_127_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_127_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_127_write : STD_LOGIC;
    signal grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fifo_norm_126_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_126_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_126_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_126_full_n : IN STD_LOGIC;
        fifo_norm_126_write : OUT STD_LOGIC;
        fifo_bias_126_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_126_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_126_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_126_full_n : IN STD_LOGIC;
        fifo_bias_126_write : OUT STD_LOGIC;
        fifo_norm_125_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_125_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_125_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_125_full_n : IN STD_LOGIC;
        fifo_norm_125_write : OUT STD_LOGIC;
        fifo_bias_125_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_125_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_125_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_125_full_n : IN STD_LOGIC;
        fifo_bias_125_write : OUT STD_LOGIC;
        fifo_norm_124_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_124_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_124_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_124_full_n : IN STD_LOGIC;
        fifo_norm_124_write : OUT STD_LOGIC;
        fifo_bias_124_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_124_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_124_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_124_full_n : IN STD_LOGIC;
        fifo_bias_124_write : OUT STD_LOGIC;
        fifo_norm_123_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_123_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_123_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_123_full_n : IN STD_LOGIC;
        fifo_norm_123_write : OUT STD_LOGIC;
        fifo_bias_123_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_123_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_123_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_123_full_n : IN STD_LOGIC;
        fifo_bias_123_write : OUT STD_LOGIC;
        fifo_norm_122_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_122_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_122_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_122_full_n : IN STD_LOGIC;
        fifo_norm_122_write : OUT STD_LOGIC;
        fifo_bias_122_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_122_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_122_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_122_full_n : IN STD_LOGIC;
        fifo_bias_122_write : OUT STD_LOGIC;
        fifo_norm_121_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_121_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_121_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_121_full_n : IN STD_LOGIC;
        fifo_norm_121_write : OUT STD_LOGIC;
        fifo_bias_121_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_121_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_121_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_121_full_n : IN STD_LOGIC;
        fifo_bias_121_write : OUT STD_LOGIC;
        fifo_norm_120_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_120_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_120_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_120_full_n : IN STD_LOGIC;
        fifo_norm_120_write : OUT STD_LOGIC;
        fifo_bias_120_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_120_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_120_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_120_full_n : IN STD_LOGIC;
        fifo_bias_120_write : OUT STD_LOGIC;
        fifo_norm_119_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_119_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_119_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_119_full_n : IN STD_LOGIC;
        fifo_norm_119_write : OUT STD_LOGIC;
        fifo_bias_119_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_119_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_119_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_119_full_n : IN STD_LOGIC;
        fifo_bias_119_write : OUT STD_LOGIC;
        fifo_norm_118_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_118_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_118_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_118_full_n : IN STD_LOGIC;
        fifo_norm_118_write : OUT STD_LOGIC;
        fifo_bias_118_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_118_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_118_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_118_full_n : IN STD_LOGIC;
        fifo_bias_118_write : OUT STD_LOGIC;
        fifo_norm_117_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_117_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_117_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_117_full_n : IN STD_LOGIC;
        fifo_norm_117_write : OUT STD_LOGIC;
        fifo_bias_117_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_117_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_117_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_117_full_n : IN STD_LOGIC;
        fifo_bias_117_write : OUT STD_LOGIC;
        fifo_norm_116_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_116_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_116_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_116_full_n : IN STD_LOGIC;
        fifo_norm_116_write : OUT STD_LOGIC;
        fifo_bias_116_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_116_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_116_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_116_full_n : IN STD_LOGIC;
        fifo_bias_116_write : OUT STD_LOGIC;
        fifo_norm_115_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_115_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_115_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_115_full_n : IN STD_LOGIC;
        fifo_norm_115_write : OUT STD_LOGIC;
        fifo_bias_115_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_115_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_115_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_115_full_n : IN STD_LOGIC;
        fifo_bias_115_write : OUT STD_LOGIC;
        fifo_norm_114_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_114_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_114_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_114_full_n : IN STD_LOGIC;
        fifo_norm_114_write : OUT STD_LOGIC;
        fifo_bias_114_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_114_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_114_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_114_full_n : IN STD_LOGIC;
        fifo_bias_114_write : OUT STD_LOGIC;
        fifo_norm_113_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_113_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_113_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_113_full_n : IN STD_LOGIC;
        fifo_norm_113_write : OUT STD_LOGIC;
        fifo_bias_113_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_113_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_113_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_113_full_n : IN STD_LOGIC;
        fifo_bias_113_write : OUT STD_LOGIC;
        fifo_norm_112_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_112_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_112_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_112_full_n : IN STD_LOGIC;
        fifo_norm_112_write : OUT STD_LOGIC;
        fifo_bias_112_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_112_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_112_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_112_full_n : IN STD_LOGIC;
        fifo_bias_112_write : OUT STD_LOGIC;
        fifo_norm_111_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_111_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_111_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_111_full_n : IN STD_LOGIC;
        fifo_norm_111_write : OUT STD_LOGIC;
        fifo_bias_111_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_111_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_111_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_111_full_n : IN STD_LOGIC;
        fifo_bias_111_write : OUT STD_LOGIC;
        fifo_norm_110_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_110_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_110_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_110_full_n : IN STD_LOGIC;
        fifo_norm_110_write : OUT STD_LOGIC;
        fifo_bias_110_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_110_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_110_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_110_full_n : IN STD_LOGIC;
        fifo_bias_110_write : OUT STD_LOGIC;
        fifo_norm_109_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_109_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_109_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_109_full_n : IN STD_LOGIC;
        fifo_norm_109_write : OUT STD_LOGIC;
        fifo_bias_109_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_109_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_109_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_109_full_n : IN STD_LOGIC;
        fifo_bias_109_write : OUT STD_LOGIC;
        fifo_norm_108_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_108_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_108_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_108_full_n : IN STD_LOGIC;
        fifo_norm_108_write : OUT STD_LOGIC;
        fifo_bias_108_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_108_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_108_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_108_full_n : IN STD_LOGIC;
        fifo_bias_108_write : OUT STD_LOGIC;
        fifo_norm_107_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_107_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_107_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_107_full_n : IN STD_LOGIC;
        fifo_norm_107_write : OUT STD_LOGIC;
        fifo_bias_107_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_107_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_107_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_107_full_n : IN STD_LOGIC;
        fifo_bias_107_write : OUT STD_LOGIC;
        fifo_norm_106_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_106_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_106_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_106_full_n : IN STD_LOGIC;
        fifo_norm_106_write : OUT STD_LOGIC;
        fifo_bias_106_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_106_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_106_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_106_full_n : IN STD_LOGIC;
        fifo_bias_106_write : OUT STD_LOGIC;
        fifo_norm_105_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_105_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_105_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_105_full_n : IN STD_LOGIC;
        fifo_norm_105_write : OUT STD_LOGIC;
        fifo_bias_105_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_105_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_105_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_105_full_n : IN STD_LOGIC;
        fifo_bias_105_write : OUT STD_LOGIC;
        fifo_norm_104_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_104_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_104_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_104_full_n : IN STD_LOGIC;
        fifo_norm_104_write : OUT STD_LOGIC;
        fifo_bias_104_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_104_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_104_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_104_full_n : IN STD_LOGIC;
        fifo_bias_104_write : OUT STD_LOGIC;
        fifo_norm_103_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_103_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_103_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_103_full_n : IN STD_LOGIC;
        fifo_norm_103_write : OUT STD_LOGIC;
        fifo_bias_103_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_103_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_103_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_103_full_n : IN STD_LOGIC;
        fifo_bias_103_write : OUT STD_LOGIC;
        fifo_norm_102_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_102_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_102_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_102_full_n : IN STD_LOGIC;
        fifo_norm_102_write : OUT STD_LOGIC;
        fifo_bias_102_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_102_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_102_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_102_full_n : IN STD_LOGIC;
        fifo_bias_102_write : OUT STD_LOGIC;
        fifo_norm_101_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_101_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_101_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_101_full_n : IN STD_LOGIC;
        fifo_norm_101_write : OUT STD_LOGIC;
        fifo_bias_101_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_101_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_101_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_101_full_n : IN STD_LOGIC;
        fifo_bias_101_write : OUT STD_LOGIC;
        fifo_norm_100_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_100_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_100_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_100_full_n : IN STD_LOGIC;
        fifo_norm_100_write : OUT STD_LOGIC;
        fifo_bias_100_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_100_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_100_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_100_full_n : IN STD_LOGIC;
        fifo_bias_100_write : OUT STD_LOGIC;
        fifo_norm_99_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_99_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_99_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_99_full_n : IN STD_LOGIC;
        fifo_norm_99_write : OUT STD_LOGIC;
        fifo_bias_99_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_99_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_99_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_99_full_n : IN STD_LOGIC;
        fifo_bias_99_write : OUT STD_LOGIC;
        fifo_norm_98_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_98_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_98_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_98_full_n : IN STD_LOGIC;
        fifo_norm_98_write : OUT STD_LOGIC;
        fifo_bias_98_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_98_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_98_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_98_full_n : IN STD_LOGIC;
        fifo_bias_98_write : OUT STD_LOGIC;
        fifo_norm_97_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_97_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_97_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_97_full_n : IN STD_LOGIC;
        fifo_norm_97_write : OUT STD_LOGIC;
        fifo_bias_97_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_97_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_97_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_97_full_n : IN STD_LOGIC;
        fifo_bias_97_write : OUT STD_LOGIC;
        fifo_norm_96_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_96_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_96_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_96_full_n : IN STD_LOGIC;
        fifo_norm_96_write : OUT STD_LOGIC;
        fifo_bias_96_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_96_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_96_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_96_full_n : IN STD_LOGIC;
        fifo_bias_96_write : OUT STD_LOGIC;
        fifo_norm_95_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_95_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_95_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_95_full_n : IN STD_LOGIC;
        fifo_norm_95_write : OUT STD_LOGIC;
        fifo_bias_95_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_95_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_95_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_95_full_n : IN STD_LOGIC;
        fifo_bias_95_write : OUT STD_LOGIC;
        fifo_norm_94_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_94_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_94_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_94_full_n : IN STD_LOGIC;
        fifo_norm_94_write : OUT STD_LOGIC;
        fifo_bias_94_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_94_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_94_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_94_full_n : IN STD_LOGIC;
        fifo_bias_94_write : OUT STD_LOGIC;
        fifo_norm_93_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_93_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_93_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_93_full_n : IN STD_LOGIC;
        fifo_norm_93_write : OUT STD_LOGIC;
        fifo_bias_93_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_93_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_93_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_93_full_n : IN STD_LOGIC;
        fifo_bias_93_write : OUT STD_LOGIC;
        fifo_norm_92_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_92_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_92_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_92_full_n : IN STD_LOGIC;
        fifo_norm_92_write : OUT STD_LOGIC;
        fifo_bias_92_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_92_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_92_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_92_full_n : IN STD_LOGIC;
        fifo_bias_92_write : OUT STD_LOGIC;
        fifo_norm_91_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_91_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_91_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_91_full_n : IN STD_LOGIC;
        fifo_norm_91_write : OUT STD_LOGIC;
        fifo_bias_91_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_91_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_91_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_91_full_n : IN STD_LOGIC;
        fifo_bias_91_write : OUT STD_LOGIC;
        fifo_norm_90_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_90_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_90_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_90_full_n : IN STD_LOGIC;
        fifo_norm_90_write : OUT STD_LOGIC;
        fifo_bias_90_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_90_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_90_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_90_full_n : IN STD_LOGIC;
        fifo_bias_90_write : OUT STD_LOGIC;
        fifo_norm_89_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_89_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_89_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_89_full_n : IN STD_LOGIC;
        fifo_norm_89_write : OUT STD_LOGIC;
        fifo_bias_89_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_89_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_89_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_89_full_n : IN STD_LOGIC;
        fifo_bias_89_write : OUT STD_LOGIC;
        fifo_norm_88_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_88_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_88_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_88_full_n : IN STD_LOGIC;
        fifo_norm_88_write : OUT STD_LOGIC;
        fifo_bias_88_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_88_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_88_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_88_full_n : IN STD_LOGIC;
        fifo_bias_88_write : OUT STD_LOGIC;
        fifo_norm_87_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_87_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_87_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_87_full_n : IN STD_LOGIC;
        fifo_norm_87_write : OUT STD_LOGIC;
        fifo_bias_87_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_87_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_87_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_87_full_n : IN STD_LOGIC;
        fifo_bias_87_write : OUT STD_LOGIC;
        fifo_norm_86_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_86_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_86_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_86_full_n : IN STD_LOGIC;
        fifo_norm_86_write : OUT STD_LOGIC;
        fifo_bias_86_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_86_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_86_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_86_full_n : IN STD_LOGIC;
        fifo_bias_86_write : OUT STD_LOGIC;
        fifo_norm_85_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_85_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_85_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_85_full_n : IN STD_LOGIC;
        fifo_norm_85_write : OUT STD_LOGIC;
        fifo_bias_85_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_85_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_85_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_85_full_n : IN STD_LOGIC;
        fifo_bias_85_write : OUT STD_LOGIC;
        fifo_norm_84_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_84_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_84_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_84_full_n : IN STD_LOGIC;
        fifo_norm_84_write : OUT STD_LOGIC;
        fifo_bias_84_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_84_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_84_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_84_full_n : IN STD_LOGIC;
        fifo_bias_84_write : OUT STD_LOGIC;
        fifo_norm_83_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_83_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_83_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_83_full_n : IN STD_LOGIC;
        fifo_norm_83_write : OUT STD_LOGIC;
        fifo_bias_83_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_83_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_83_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_83_full_n : IN STD_LOGIC;
        fifo_bias_83_write : OUT STD_LOGIC;
        fifo_norm_82_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_82_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_82_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_82_full_n : IN STD_LOGIC;
        fifo_norm_82_write : OUT STD_LOGIC;
        fifo_bias_82_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_82_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_82_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_82_full_n : IN STD_LOGIC;
        fifo_bias_82_write : OUT STD_LOGIC;
        fifo_norm_81_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_81_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_81_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_81_full_n : IN STD_LOGIC;
        fifo_norm_81_write : OUT STD_LOGIC;
        fifo_bias_81_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_81_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_81_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_81_full_n : IN STD_LOGIC;
        fifo_bias_81_write : OUT STD_LOGIC;
        fifo_norm_80_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_80_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_80_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_80_full_n : IN STD_LOGIC;
        fifo_norm_80_write : OUT STD_LOGIC;
        fifo_bias_80_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_80_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_80_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_80_full_n : IN STD_LOGIC;
        fifo_bias_80_write : OUT STD_LOGIC;
        fifo_norm_79_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_79_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_79_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_79_full_n : IN STD_LOGIC;
        fifo_norm_79_write : OUT STD_LOGIC;
        fifo_bias_79_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_79_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_79_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_79_full_n : IN STD_LOGIC;
        fifo_bias_79_write : OUT STD_LOGIC;
        fifo_norm_78_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_78_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_78_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_78_full_n : IN STD_LOGIC;
        fifo_norm_78_write : OUT STD_LOGIC;
        fifo_bias_78_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_78_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_78_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_78_full_n : IN STD_LOGIC;
        fifo_bias_78_write : OUT STD_LOGIC;
        fifo_norm_77_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_77_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_77_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_77_full_n : IN STD_LOGIC;
        fifo_norm_77_write : OUT STD_LOGIC;
        fifo_bias_77_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_77_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_77_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_77_full_n : IN STD_LOGIC;
        fifo_bias_77_write : OUT STD_LOGIC;
        fifo_norm_76_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_76_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_76_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_76_full_n : IN STD_LOGIC;
        fifo_norm_76_write : OUT STD_LOGIC;
        fifo_bias_76_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_76_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_76_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_76_full_n : IN STD_LOGIC;
        fifo_bias_76_write : OUT STD_LOGIC;
        fifo_norm_75_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_75_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_75_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_75_full_n : IN STD_LOGIC;
        fifo_norm_75_write : OUT STD_LOGIC;
        fifo_bias_75_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_75_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_75_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_75_full_n : IN STD_LOGIC;
        fifo_bias_75_write : OUT STD_LOGIC;
        fifo_norm_74_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_74_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_74_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_74_full_n : IN STD_LOGIC;
        fifo_norm_74_write : OUT STD_LOGIC;
        fifo_bias_74_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_74_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_74_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_74_full_n : IN STD_LOGIC;
        fifo_bias_74_write : OUT STD_LOGIC;
        fifo_norm_73_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_73_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_73_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_73_full_n : IN STD_LOGIC;
        fifo_norm_73_write : OUT STD_LOGIC;
        fifo_bias_73_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_73_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_73_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_73_full_n : IN STD_LOGIC;
        fifo_bias_73_write : OUT STD_LOGIC;
        fifo_norm_72_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_72_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_72_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_72_full_n : IN STD_LOGIC;
        fifo_norm_72_write : OUT STD_LOGIC;
        fifo_bias_72_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_72_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_72_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_72_full_n : IN STD_LOGIC;
        fifo_bias_72_write : OUT STD_LOGIC;
        fifo_norm_71_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_71_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_71_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_71_full_n : IN STD_LOGIC;
        fifo_norm_71_write : OUT STD_LOGIC;
        fifo_bias_71_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_71_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_71_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_71_full_n : IN STD_LOGIC;
        fifo_bias_71_write : OUT STD_LOGIC;
        fifo_norm_70_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_70_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_70_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_70_full_n : IN STD_LOGIC;
        fifo_norm_70_write : OUT STD_LOGIC;
        fifo_bias_70_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_70_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_70_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_70_full_n : IN STD_LOGIC;
        fifo_bias_70_write : OUT STD_LOGIC;
        fifo_norm_69_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_69_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_69_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_69_full_n : IN STD_LOGIC;
        fifo_norm_69_write : OUT STD_LOGIC;
        fifo_bias_69_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_69_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_69_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_69_full_n : IN STD_LOGIC;
        fifo_bias_69_write : OUT STD_LOGIC;
        fifo_norm_68_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_68_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_68_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_68_full_n : IN STD_LOGIC;
        fifo_norm_68_write : OUT STD_LOGIC;
        fifo_bias_68_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_68_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_68_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_68_full_n : IN STD_LOGIC;
        fifo_bias_68_write : OUT STD_LOGIC;
        fifo_norm_67_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_67_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_67_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_67_full_n : IN STD_LOGIC;
        fifo_norm_67_write : OUT STD_LOGIC;
        fifo_bias_67_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_67_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_67_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_67_full_n : IN STD_LOGIC;
        fifo_bias_67_write : OUT STD_LOGIC;
        fifo_norm_66_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_66_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_66_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_66_full_n : IN STD_LOGIC;
        fifo_norm_66_write : OUT STD_LOGIC;
        fifo_bias_66_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_66_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_66_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_66_full_n : IN STD_LOGIC;
        fifo_bias_66_write : OUT STD_LOGIC;
        fifo_norm_65_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_65_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_65_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_65_full_n : IN STD_LOGIC;
        fifo_norm_65_write : OUT STD_LOGIC;
        fifo_bias_65_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_65_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_65_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_65_full_n : IN STD_LOGIC;
        fifo_bias_65_write : OUT STD_LOGIC;
        fifo_norm_64_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_64_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_64_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_64_full_n : IN STD_LOGIC;
        fifo_norm_64_write : OUT STD_LOGIC;
        fifo_bias_64_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_64_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_64_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_64_full_n : IN STD_LOGIC;
        fifo_bias_64_write : OUT STD_LOGIC;
        fifo_norm_63_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_63_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_63_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_63_full_n : IN STD_LOGIC;
        fifo_norm_63_write : OUT STD_LOGIC;
        fifo_bias_63_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_63_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_63_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_63_full_n : IN STD_LOGIC;
        fifo_bias_63_write : OUT STD_LOGIC;
        fifo_norm_62_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_62_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_62_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_62_full_n : IN STD_LOGIC;
        fifo_norm_62_write : OUT STD_LOGIC;
        fifo_bias_62_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_62_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_62_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_62_full_n : IN STD_LOGIC;
        fifo_bias_62_write : OUT STD_LOGIC;
        fifo_norm_61_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_61_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_61_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_61_full_n : IN STD_LOGIC;
        fifo_norm_61_write : OUT STD_LOGIC;
        fifo_bias_61_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_61_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_61_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_61_full_n : IN STD_LOGIC;
        fifo_bias_61_write : OUT STD_LOGIC;
        fifo_norm_60_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_60_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_60_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_60_full_n : IN STD_LOGIC;
        fifo_norm_60_write : OUT STD_LOGIC;
        fifo_bias_60_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_60_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_60_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_60_full_n : IN STD_LOGIC;
        fifo_bias_60_write : OUT STD_LOGIC;
        fifo_norm_59_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_59_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_59_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_59_full_n : IN STD_LOGIC;
        fifo_norm_59_write : OUT STD_LOGIC;
        fifo_bias_59_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_59_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_59_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_59_full_n : IN STD_LOGIC;
        fifo_bias_59_write : OUT STD_LOGIC;
        fifo_norm_58_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_58_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_58_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_58_full_n : IN STD_LOGIC;
        fifo_norm_58_write : OUT STD_LOGIC;
        fifo_bias_58_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_58_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_58_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_58_full_n : IN STD_LOGIC;
        fifo_bias_58_write : OUT STD_LOGIC;
        fifo_norm_57_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_57_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_57_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_57_full_n : IN STD_LOGIC;
        fifo_norm_57_write : OUT STD_LOGIC;
        fifo_bias_57_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_57_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_57_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_57_full_n : IN STD_LOGIC;
        fifo_bias_57_write : OUT STD_LOGIC;
        fifo_norm_56_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_56_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_56_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_56_full_n : IN STD_LOGIC;
        fifo_norm_56_write : OUT STD_LOGIC;
        fifo_bias_56_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_56_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_56_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_56_full_n : IN STD_LOGIC;
        fifo_bias_56_write : OUT STD_LOGIC;
        fifo_norm_55_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_55_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_55_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_55_full_n : IN STD_LOGIC;
        fifo_norm_55_write : OUT STD_LOGIC;
        fifo_bias_55_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_55_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_55_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_55_full_n : IN STD_LOGIC;
        fifo_bias_55_write : OUT STD_LOGIC;
        fifo_norm_54_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_54_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_54_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_54_full_n : IN STD_LOGIC;
        fifo_norm_54_write : OUT STD_LOGIC;
        fifo_bias_54_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_54_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_54_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_54_full_n : IN STD_LOGIC;
        fifo_bias_54_write : OUT STD_LOGIC;
        fifo_norm_53_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_53_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_53_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_53_full_n : IN STD_LOGIC;
        fifo_norm_53_write : OUT STD_LOGIC;
        fifo_bias_53_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_53_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_53_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_53_full_n : IN STD_LOGIC;
        fifo_bias_53_write : OUT STD_LOGIC;
        fifo_norm_52_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_52_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_52_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_52_full_n : IN STD_LOGIC;
        fifo_norm_52_write : OUT STD_LOGIC;
        fifo_bias_52_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_52_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_52_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_52_full_n : IN STD_LOGIC;
        fifo_bias_52_write : OUT STD_LOGIC;
        fifo_norm_51_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_51_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_51_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_51_full_n : IN STD_LOGIC;
        fifo_norm_51_write : OUT STD_LOGIC;
        fifo_bias_51_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_51_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_51_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_51_full_n : IN STD_LOGIC;
        fifo_bias_51_write : OUT STD_LOGIC;
        fifo_norm_50_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_50_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_50_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_50_full_n : IN STD_LOGIC;
        fifo_norm_50_write : OUT STD_LOGIC;
        fifo_bias_50_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_50_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_50_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_50_full_n : IN STD_LOGIC;
        fifo_bias_50_write : OUT STD_LOGIC;
        fifo_norm_49_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_49_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_49_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_49_full_n : IN STD_LOGIC;
        fifo_norm_49_write : OUT STD_LOGIC;
        fifo_bias_49_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_49_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_49_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_49_full_n : IN STD_LOGIC;
        fifo_bias_49_write : OUT STD_LOGIC;
        fifo_norm_48_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_48_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_48_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_48_full_n : IN STD_LOGIC;
        fifo_norm_48_write : OUT STD_LOGIC;
        fifo_bias_48_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_48_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_48_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_48_full_n : IN STD_LOGIC;
        fifo_bias_48_write : OUT STD_LOGIC;
        fifo_norm_47_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_47_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_47_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_47_full_n : IN STD_LOGIC;
        fifo_norm_47_write : OUT STD_LOGIC;
        fifo_bias_47_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_47_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_47_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_47_full_n : IN STD_LOGIC;
        fifo_bias_47_write : OUT STD_LOGIC;
        fifo_norm_46_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_46_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_46_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_46_full_n : IN STD_LOGIC;
        fifo_norm_46_write : OUT STD_LOGIC;
        fifo_bias_46_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_46_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_46_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_46_full_n : IN STD_LOGIC;
        fifo_bias_46_write : OUT STD_LOGIC;
        fifo_norm_45_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_45_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_45_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_45_full_n : IN STD_LOGIC;
        fifo_norm_45_write : OUT STD_LOGIC;
        fifo_bias_45_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_45_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_45_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_45_full_n : IN STD_LOGIC;
        fifo_bias_45_write : OUT STD_LOGIC;
        fifo_norm_44_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_44_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_44_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_44_full_n : IN STD_LOGIC;
        fifo_norm_44_write : OUT STD_LOGIC;
        fifo_bias_44_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_44_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_44_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_44_full_n : IN STD_LOGIC;
        fifo_bias_44_write : OUT STD_LOGIC;
        fifo_norm_43_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_43_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_43_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_43_full_n : IN STD_LOGIC;
        fifo_norm_43_write : OUT STD_LOGIC;
        fifo_bias_43_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_43_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_43_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_43_full_n : IN STD_LOGIC;
        fifo_bias_43_write : OUT STD_LOGIC;
        fifo_norm_42_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_42_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_42_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_42_full_n : IN STD_LOGIC;
        fifo_norm_42_write : OUT STD_LOGIC;
        fifo_bias_42_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_42_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_42_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_42_full_n : IN STD_LOGIC;
        fifo_bias_42_write : OUT STD_LOGIC;
        fifo_norm_41_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_41_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_41_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_41_full_n : IN STD_LOGIC;
        fifo_norm_41_write : OUT STD_LOGIC;
        fifo_bias_41_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_41_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_41_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_41_full_n : IN STD_LOGIC;
        fifo_bias_41_write : OUT STD_LOGIC;
        fifo_norm_40_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_40_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_40_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_40_full_n : IN STD_LOGIC;
        fifo_norm_40_write : OUT STD_LOGIC;
        fifo_bias_40_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_40_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_40_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_40_full_n : IN STD_LOGIC;
        fifo_bias_40_write : OUT STD_LOGIC;
        fifo_norm_39_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_39_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_39_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_39_full_n : IN STD_LOGIC;
        fifo_norm_39_write : OUT STD_LOGIC;
        fifo_bias_39_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_39_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_39_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_39_full_n : IN STD_LOGIC;
        fifo_bias_39_write : OUT STD_LOGIC;
        fifo_norm_38_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_38_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_38_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_38_full_n : IN STD_LOGIC;
        fifo_norm_38_write : OUT STD_LOGIC;
        fifo_bias_38_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_38_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_38_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_38_full_n : IN STD_LOGIC;
        fifo_bias_38_write : OUT STD_LOGIC;
        fifo_norm_37_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_37_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_37_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_37_full_n : IN STD_LOGIC;
        fifo_norm_37_write : OUT STD_LOGIC;
        fifo_bias_37_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_37_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_37_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_37_full_n : IN STD_LOGIC;
        fifo_bias_37_write : OUT STD_LOGIC;
        fifo_norm_36_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_36_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_36_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_36_full_n : IN STD_LOGIC;
        fifo_norm_36_write : OUT STD_LOGIC;
        fifo_bias_36_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_36_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_36_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_36_full_n : IN STD_LOGIC;
        fifo_bias_36_write : OUT STD_LOGIC;
        fifo_norm_35_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_35_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_35_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_35_full_n : IN STD_LOGIC;
        fifo_norm_35_write : OUT STD_LOGIC;
        fifo_bias_35_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_35_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_35_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_35_full_n : IN STD_LOGIC;
        fifo_bias_35_write : OUT STD_LOGIC;
        fifo_norm_34_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_34_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_34_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_34_full_n : IN STD_LOGIC;
        fifo_norm_34_write : OUT STD_LOGIC;
        fifo_bias_34_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_34_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_34_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_34_full_n : IN STD_LOGIC;
        fifo_bias_34_write : OUT STD_LOGIC;
        fifo_norm_33_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_33_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_33_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_33_full_n : IN STD_LOGIC;
        fifo_norm_33_write : OUT STD_LOGIC;
        fifo_bias_33_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_33_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_33_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_33_full_n : IN STD_LOGIC;
        fifo_bias_33_write : OUT STD_LOGIC;
        fifo_norm_32_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_32_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_32_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_32_full_n : IN STD_LOGIC;
        fifo_norm_32_write : OUT STD_LOGIC;
        fifo_bias_32_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_32_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_32_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_32_full_n : IN STD_LOGIC;
        fifo_bias_32_write : OUT STD_LOGIC;
        fifo_norm_31_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_31_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_31_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_31_full_n : IN STD_LOGIC;
        fifo_norm_31_write : OUT STD_LOGIC;
        fifo_bias_31_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_31_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_31_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_31_full_n : IN STD_LOGIC;
        fifo_bias_31_write : OUT STD_LOGIC;
        fifo_norm_30_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_30_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_30_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_30_full_n : IN STD_LOGIC;
        fifo_norm_30_write : OUT STD_LOGIC;
        fifo_bias_30_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_30_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_30_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_30_full_n : IN STD_LOGIC;
        fifo_bias_30_write : OUT STD_LOGIC;
        fifo_norm_29_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_29_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_29_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_29_full_n : IN STD_LOGIC;
        fifo_norm_29_write : OUT STD_LOGIC;
        fifo_bias_29_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_29_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_29_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_29_full_n : IN STD_LOGIC;
        fifo_bias_29_write : OUT STD_LOGIC;
        fifo_norm_28_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_28_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_28_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_28_full_n : IN STD_LOGIC;
        fifo_norm_28_write : OUT STD_LOGIC;
        fifo_bias_28_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_28_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_28_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_28_full_n : IN STD_LOGIC;
        fifo_bias_28_write : OUT STD_LOGIC;
        fifo_norm_27_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_27_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_27_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_27_full_n : IN STD_LOGIC;
        fifo_norm_27_write : OUT STD_LOGIC;
        fifo_bias_27_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_27_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_27_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_27_full_n : IN STD_LOGIC;
        fifo_bias_27_write : OUT STD_LOGIC;
        fifo_norm_26_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_26_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_26_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_26_full_n : IN STD_LOGIC;
        fifo_norm_26_write : OUT STD_LOGIC;
        fifo_bias_26_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_26_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_26_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_26_full_n : IN STD_LOGIC;
        fifo_bias_26_write : OUT STD_LOGIC;
        fifo_norm_25_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_25_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_25_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_25_full_n : IN STD_LOGIC;
        fifo_norm_25_write : OUT STD_LOGIC;
        fifo_bias_25_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_25_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_25_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_25_full_n : IN STD_LOGIC;
        fifo_bias_25_write : OUT STD_LOGIC;
        fifo_norm_24_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_24_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_24_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_24_full_n : IN STD_LOGIC;
        fifo_norm_24_write : OUT STD_LOGIC;
        fifo_bias_24_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_24_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_24_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_24_full_n : IN STD_LOGIC;
        fifo_bias_24_write : OUT STD_LOGIC;
        fifo_norm_23_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_23_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_23_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_23_full_n : IN STD_LOGIC;
        fifo_norm_23_write : OUT STD_LOGIC;
        fifo_bias_23_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_23_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_23_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_23_full_n : IN STD_LOGIC;
        fifo_bias_23_write : OUT STD_LOGIC;
        fifo_norm_22_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_22_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_22_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_22_full_n : IN STD_LOGIC;
        fifo_norm_22_write : OUT STD_LOGIC;
        fifo_bias_22_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_22_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_22_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_22_full_n : IN STD_LOGIC;
        fifo_bias_22_write : OUT STD_LOGIC;
        fifo_norm_21_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_21_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_21_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_21_full_n : IN STD_LOGIC;
        fifo_norm_21_write : OUT STD_LOGIC;
        fifo_bias_21_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_21_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_21_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_21_full_n : IN STD_LOGIC;
        fifo_bias_21_write : OUT STD_LOGIC;
        fifo_norm_20_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_20_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_20_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_20_full_n : IN STD_LOGIC;
        fifo_norm_20_write : OUT STD_LOGIC;
        fifo_bias_20_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_20_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_20_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_20_full_n : IN STD_LOGIC;
        fifo_bias_20_write : OUT STD_LOGIC;
        fifo_norm_19_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_19_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_19_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_19_full_n : IN STD_LOGIC;
        fifo_norm_19_write : OUT STD_LOGIC;
        fifo_bias_19_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_19_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_19_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_19_full_n : IN STD_LOGIC;
        fifo_bias_19_write : OUT STD_LOGIC;
        fifo_norm_18_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_18_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_18_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_18_full_n : IN STD_LOGIC;
        fifo_norm_18_write : OUT STD_LOGIC;
        fifo_bias_18_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_18_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_18_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_18_full_n : IN STD_LOGIC;
        fifo_bias_18_write : OUT STD_LOGIC;
        fifo_norm_17_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_17_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_17_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_17_full_n : IN STD_LOGIC;
        fifo_norm_17_write : OUT STD_LOGIC;
        fifo_bias_17_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_17_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_17_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_17_full_n : IN STD_LOGIC;
        fifo_bias_17_write : OUT STD_LOGIC;
        fifo_norm_16_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_16_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_16_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_16_full_n : IN STD_LOGIC;
        fifo_norm_16_write : OUT STD_LOGIC;
        fifo_bias_16_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_16_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_16_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_16_full_n : IN STD_LOGIC;
        fifo_bias_16_write : OUT STD_LOGIC;
        fifo_norm_15_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_15_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_15_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_15_full_n : IN STD_LOGIC;
        fifo_norm_15_write : OUT STD_LOGIC;
        fifo_bias_15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_15_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_15_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_15_full_n : IN STD_LOGIC;
        fifo_bias_15_write : OUT STD_LOGIC;
        fifo_norm_14_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_14_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_14_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_14_full_n : IN STD_LOGIC;
        fifo_norm_14_write : OUT STD_LOGIC;
        fifo_bias_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_14_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_14_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_14_full_n : IN STD_LOGIC;
        fifo_bias_14_write : OUT STD_LOGIC;
        fifo_norm_13_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_13_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_13_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_13_full_n : IN STD_LOGIC;
        fifo_norm_13_write : OUT STD_LOGIC;
        fifo_bias_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_13_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_13_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_13_full_n : IN STD_LOGIC;
        fifo_bias_13_write : OUT STD_LOGIC;
        fifo_norm_12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_12_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_12_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_12_full_n : IN STD_LOGIC;
        fifo_norm_12_write : OUT STD_LOGIC;
        fifo_bias_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_12_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_12_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_12_full_n : IN STD_LOGIC;
        fifo_bias_12_write : OUT STD_LOGIC;
        fifo_norm_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_11_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_11_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_11_full_n : IN STD_LOGIC;
        fifo_norm_11_write : OUT STD_LOGIC;
        fifo_bias_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_11_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_11_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_11_full_n : IN STD_LOGIC;
        fifo_bias_11_write : OUT STD_LOGIC;
        fifo_norm_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_10_full_n : IN STD_LOGIC;
        fifo_norm_10_write : OUT STD_LOGIC;
        fifo_bias_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_10_full_n : IN STD_LOGIC;
        fifo_bias_10_write : OUT STD_LOGIC;
        fifo_norm_9_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_9_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_9_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_9_full_n : IN STD_LOGIC;
        fifo_norm_9_write : OUT STD_LOGIC;
        fifo_bias_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_9_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_9_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_9_full_n : IN STD_LOGIC;
        fifo_bias_9_write : OUT STD_LOGIC;
        fifo_norm_8_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_8_full_n : IN STD_LOGIC;
        fifo_norm_8_write : OUT STD_LOGIC;
        fifo_bias_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_8_full_n : IN STD_LOGIC;
        fifo_bias_8_write : OUT STD_LOGIC;
        fifo_norm_7_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_7_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_7_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_7_full_n : IN STD_LOGIC;
        fifo_norm_7_write : OUT STD_LOGIC;
        fifo_bias_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_7_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_7_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_7_full_n : IN STD_LOGIC;
        fifo_bias_7_write : OUT STD_LOGIC;
        fifo_norm_6_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_6_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_6_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_6_full_n : IN STD_LOGIC;
        fifo_norm_6_write : OUT STD_LOGIC;
        fifo_bias_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_6_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_6_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_6_full_n : IN STD_LOGIC;
        fifo_bias_6_write : OUT STD_LOGIC;
        fifo_norm_5_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_5_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_5_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_5_full_n : IN STD_LOGIC;
        fifo_norm_5_write : OUT STD_LOGIC;
        fifo_bias_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_5_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_5_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_5_full_n : IN STD_LOGIC;
        fifo_bias_5_write : OUT STD_LOGIC;
        fifo_norm_4_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_4_full_n : IN STD_LOGIC;
        fifo_norm_4_write : OUT STD_LOGIC;
        fifo_bias_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_4_full_n : IN STD_LOGIC;
        fifo_bias_4_write : OUT STD_LOGIC;
        fifo_norm_3_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_3_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_3_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_3_full_n : IN STD_LOGIC;
        fifo_norm_3_write : OUT STD_LOGIC;
        fifo_bias_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_3_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_3_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_3_full_n : IN STD_LOGIC;
        fifo_bias_3_write : OUT STD_LOGIC;
        fifo_norm_2_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_2_full_n : IN STD_LOGIC;
        fifo_norm_2_write : OUT STD_LOGIC;
        fifo_bias_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_2_full_n : IN STD_LOGIC;
        fifo_bias_2_write : OUT STD_LOGIC;
        fifo_norm_1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_1_full_n : IN STD_LOGIC;
        fifo_norm_1_write : OUT STD_LOGIC;
        fifo_bias_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_1_full_n : IN STD_LOGIC;
        fifo_bias_1_write : OUT STD_LOGIC;
        fifo_norm_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_0_full_n : IN STD_LOGIC;
        fifo_norm_0_write : OUT STD_LOGIC;
        fifo_bias_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_0_full_n : IN STD_LOGIC;
        fifo_bias_0_write : OUT STD_LOGIC;
        fifo_norm_127_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        fifo_norm_127_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_127_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_norm_127_full_n : IN STD_LOGIC;
        fifo_norm_127_write : OUT STD_LOGIC;
        fifo_bias_127_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_bias_127_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_127_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        fifo_bias_127_full_n : IN STD_LOGIC;
        fifo_bias_127_write : OUT STD_LOGIC;
        M : IN STD_LOGIC_VECTOR (31 downto 0);
        Norm_load : IN STD_LOGIC_VECTOR (127 downto 0);
        Bias_load : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566 : component top_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start,
        ap_done => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_done,
        ap_idle => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_idle,
        ap_ready => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_ready,
        fifo_norm_126_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_126_din,
        fifo_norm_126_num_data_valid => ap_const_lv2_0,
        fifo_norm_126_fifo_cap => ap_const_lv2_0,
        fifo_norm_126_full_n => fifo_norm_126_full_n,
        fifo_norm_126_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_126_write,
        fifo_bias_126_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_126_din,
        fifo_bias_126_num_data_valid => ap_const_lv2_0,
        fifo_bias_126_fifo_cap => ap_const_lv2_0,
        fifo_bias_126_full_n => fifo_bias_126_full_n,
        fifo_bias_126_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_126_write,
        fifo_norm_125_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_125_din,
        fifo_norm_125_num_data_valid => ap_const_lv2_0,
        fifo_norm_125_fifo_cap => ap_const_lv2_0,
        fifo_norm_125_full_n => fifo_norm_125_full_n,
        fifo_norm_125_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_125_write,
        fifo_bias_125_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_125_din,
        fifo_bias_125_num_data_valid => ap_const_lv2_0,
        fifo_bias_125_fifo_cap => ap_const_lv2_0,
        fifo_bias_125_full_n => fifo_bias_125_full_n,
        fifo_bias_125_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_125_write,
        fifo_norm_124_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_124_din,
        fifo_norm_124_num_data_valid => ap_const_lv2_0,
        fifo_norm_124_fifo_cap => ap_const_lv2_0,
        fifo_norm_124_full_n => fifo_norm_124_full_n,
        fifo_norm_124_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_124_write,
        fifo_bias_124_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_124_din,
        fifo_bias_124_num_data_valid => ap_const_lv2_0,
        fifo_bias_124_fifo_cap => ap_const_lv2_0,
        fifo_bias_124_full_n => fifo_bias_124_full_n,
        fifo_bias_124_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_124_write,
        fifo_norm_123_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_123_din,
        fifo_norm_123_num_data_valid => ap_const_lv2_0,
        fifo_norm_123_fifo_cap => ap_const_lv2_0,
        fifo_norm_123_full_n => fifo_norm_123_full_n,
        fifo_norm_123_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_123_write,
        fifo_bias_123_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_123_din,
        fifo_bias_123_num_data_valid => ap_const_lv2_0,
        fifo_bias_123_fifo_cap => ap_const_lv2_0,
        fifo_bias_123_full_n => fifo_bias_123_full_n,
        fifo_bias_123_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_123_write,
        fifo_norm_122_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_122_din,
        fifo_norm_122_num_data_valid => ap_const_lv2_0,
        fifo_norm_122_fifo_cap => ap_const_lv2_0,
        fifo_norm_122_full_n => fifo_norm_122_full_n,
        fifo_norm_122_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_122_write,
        fifo_bias_122_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_122_din,
        fifo_bias_122_num_data_valid => ap_const_lv2_0,
        fifo_bias_122_fifo_cap => ap_const_lv2_0,
        fifo_bias_122_full_n => fifo_bias_122_full_n,
        fifo_bias_122_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_122_write,
        fifo_norm_121_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_121_din,
        fifo_norm_121_num_data_valid => ap_const_lv2_0,
        fifo_norm_121_fifo_cap => ap_const_lv2_0,
        fifo_norm_121_full_n => fifo_norm_121_full_n,
        fifo_norm_121_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_121_write,
        fifo_bias_121_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_121_din,
        fifo_bias_121_num_data_valid => ap_const_lv2_0,
        fifo_bias_121_fifo_cap => ap_const_lv2_0,
        fifo_bias_121_full_n => fifo_bias_121_full_n,
        fifo_bias_121_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_121_write,
        fifo_norm_120_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_120_din,
        fifo_norm_120_num_data_valid => ap_const_lv2_0,
        fifo_norm_120_fifo_cap => ap_const_lv2_0,
        fifo_norm_120_full_n => fifo_norm_120_full_n,
        fifo_norm_120_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_120_write,
        fifo_bias_120_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_120_din,
        fifo_bias_120_num_data_valid => ap_const_lv2_0,
        fifo_bias_120_fifo_cap => ap_const_lv2_0,
        fifo_bias_120_full_n => fifo_bias_120_full_n,
        fifo_bias_120_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_120_write,
        fifo_norm_119_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_119_din,
        fifo_norm_119_num_data_valid => ap_const_lv2_0,
        fifo_norm_119_fifo_cap => ap_const_lv2_0,
        fifo_norm_119_full_n => fifo_norm_119_full_n,
        fifo_norm_119_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_119_write,
        fifo_bias_119_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_119_din,
        fifo_bias_119_num_data_valid => ap_const_lv2_0,
        fifo_bias_119_fifo_cap => ap_const_lv2_0,
        fifo_bias_119_full_n => fifo_bias_119_full_n,
        fifo_bias_119_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_119_write,
        fifo_norm_118_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_118_din,
        fifo_norm_118_num_data_valid => ap_const_lv2_0,
        fifo_norm_118_fifo_cap => ap_const_lv2_0,
        fifo_norm_118_full_n => fifo_norm_118_full_n,
        fifo_norm_118_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_118_write,
        fifo_bias_118_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_118_din,
        fifo_bias_118_num_data_valid => ap_const_lv2_0,
        fifo_bias_118_fifo_cap => ap_const_lv2_0,
        fifo_bias_118_full_n => fifo_bias_118_full_n,
        fifo_bias_118_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_118_write,
        fifo_norm_117_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_117_din,
        fifo_norm_117_num_data_valid => ap_const_lv2_0,
        fifo_norm_117_fifo_cap => ap_const_lv2_0,
        fifo_norm_117_full_n => fifo_norm_117_full_n,
        fifo_norm_117_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_117_write,
        fifo_bias_117_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_117_din,
        fifo_bias_117_num_data_valid => ap_const_lv2_0,
        fifo_bias_117_fifo_cap => ap_const_lv2_0,
        fifo_bias_117_full_n => fifo_bias_117_full_n,
        fifo_bias_117_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_117_write,
        fifo_norm_116_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_116_din,
        fifo_norm_116_num_data_valid => ap_const_lv2_0,
        fifo_norm_116_fifo_cap => ap_const_lv2_0,
        fifo_norm_116_full_n => fifo_norm_116_full_n,
        fifo_norm_116_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_116_write,
        fifo_bias_116_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_116_din,
        fifo_bias_116_num_data_valid => ap_const_lv2_0,
        fifo_bias_116_fifo_cap => ap_const_lv2_0,
        fifo_bias_116_full_n => fifo_bias_116_full_n,
        fifo_bias_116_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_116_write,
        fifo_norm_115_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_115_din,
        fifo_norm_115_num_data_valid => ap_const_lv2_0,
        fifo_norm_115_fifo_cap => ap_const_lv2_0,
        fifo_norm_115_full_n => fifo_norm_115_full_n,
        fifo_norm_115_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_115_write,
        fifo_bias_115_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_115_din,
        fifo_bias_115_num_data_valid => ap_const_lv2_0,
        fifo_bias_115_fifo_cap => ap_const_lv2_0,
        fifo_bias_115_full_n => fifo_bias_115_full_n,
        fifo_bias_115_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_115_write,
        fifo_norm_114_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_114_din,
        fifo_norm_114_num_data_valid => ap_const_lv2_0,
        fifo_norm_114_fifo_cap => ap_const_lv2_0,
        fifo_norm_114_full_n => fifo_norm_114_full_n,
        fifo_norm_114_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_114_write,
        fifo_bias_114_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_114_din,
        fifo_bias_114_num_data_valid => ap_const_lv2_0,
        fifo_bias_114_fifo_cap => ap_const_lv2_0,
        fifo_bias_114_full_n => fifo_bias_114_full_n,
        fifo_bias_114_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_114_write,
        fifo_norm_113_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_113_din,
        fifo_norm_113_num_data_valid => ap_const_lv2_0,
        fifo_norm_113_fifo_cap => ap_const_lv2_0,
        fifo_norm_113_full_n => fifo_norm_113_full_n,
        fifo_norm_113_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_113_write,
        fifo_bias_113_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_113_din,
        fifo_bias_113_num_data_valid => ap_const_lv2_0,
        fifo_bias_113_fifo_cap => ap_const_lv2_0,
        fifo_bias_113_full_n => fifo_bias_113_full_n,
        fifo_bias_113_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_113_write,
        fifo_norm_112_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_112_din,
        fifo_norm_112_num_data_valid => ap_const_lv2_0,
        fifo_norm_112_fifo_cap => ap_const_lv2_0,
        fifo_norm_112_full_n => fifo_norm_112_full_n,
        fifo_norm_112_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_112_write,
        fifo_bias_112_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_112_din,
        fifo_bias_112_num_data_valid => ap_const_lv2_0,
        fifo_bias_112_fifo_cap => ap_const_lv2_0,
        fifo_bias_112_full_n => fifo_bias_112_full_n,
        fifo_bias_112_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_112_write,
        fifo_norm_111_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_111_din,
        fifo_norm_111_num_data_valid => ap_const_lv2_0,
        fifo_norm_111_fifo_cap => ap_const_lv2_0,
        fifo_norm_111_full_n => fifo_norm_111_full_n,
        fifo_norm_111_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_111_write,
        fifo_bias_111_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_111_din,
        fifo_bias_111_num_data_valid => ap_const_lv2_0,
        fifo_bias_111_fifo_cap => ap_const_lv2_0,
        fifo_bias_111_full_n => fifo_bias_111_full_n,
        fifo_bias_111_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_111_write,
        fifo_norm_110_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_110_din,
        fifo_norm_110_num_data_valid => ap_const_lv2_0,
        fifo_norm_110_fifo_cap => ap_const_lv2_0,
        fifo_norm_110_full_n => fifo_norm_110_full_n,
        fifo_norm_110_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_110_write,
        fifo_bias_110_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_110_din,
        fifo_bias_110_num_data_valid => ap_const_lv2_0,
        fifo_bias_110_fifo_cap => ap_const_lv2_0,
        fifo_bias_110_full_n => fifo_bias_110_full_n,
        fifo_bias_110_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_110_write,
        fifo_norm_109_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_109_din,
        fifo_norm_109_num_data_valid => ap_const_lv2_0,
        fifo_norm_109_fifo_cap => ap_const_lv2_0,
        fifo_norm_109_full_n => fifo_norm_109_full_n,
        fifo_norm_109_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_109_write,
        fifo_bias_109_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_109_din,
        fifo_bias_109_num_data_valid => ap_const_lv2_0,
        fifo_bias_109_fifo_cap => ap_const_lv2_0,
        fifo_bias_109_full_n => fifo_bias_109_full_n,
        fifo_bias_109_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_109_write,
        fifo_norm_108_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_108_din,
        fifo_norm_108_num_data_valid => ap_const_lv2_0,
        fifo_norm_108_fifo_cap => ap_const_lv2_0,
        fifo_norm_108_full_n => fifo_norm_108_full_n,
        fifo_norm_108_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_108_write,
        fifo_bias_108_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_108_din,
        fifo_bias_108_num_data_valid => ap_const_lv2_0,
        fifo_bias_108_fifo_cap => ap_const_lv2_0,
        fifo_bias_108_full_n => fifo_bias_108_full_n,
        fifo_bias_108_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_108_write,
        fifo_norm_107_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_107_din,
        fifo_norm_107_num_data_valid => ap_const_lv2_0,
        fifo_norm_107_fifo_cap => ap_const_lv2_0,
        fifo_norm_107_full_n => fifo_norm_107_full_n,
        fifo_norm_107_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_107_write,
        fifo_bias_107_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_107_din,
        fifo_bias_107_num_data_valid => ap_const_lv2_0,
        fifo_bias_107_fifo_cap => ap_const_lv2_0,
        fifo_bias_107_full_n => fifo_bias_107_full_n,
        fifo_bias_107_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_107_write,
        fifo_norm_106_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_106_din,
        fifo_norm_106_num_data_valid => ap_const_lv2_0,
        fifo_norm_106_fifo_cap => ap_const_lv2_0,
        fifo_norm_106_full_n => fifo_norm_106_full_n,
        fifo_norm_106_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_106_write,
        fifo_bias_106_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_106_din,
        fifo_bias_106_num_data_valid => ap_const_lv2_0,
        fifo_bias_106_fifo_cap => ap_const_lv2_0,
        fifo_bias_106_full_n => fifo_bias_106_full_n,
        fifo_bias_106_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_106_write,
        fifo_norm_105_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_105_din,
        fifo_norm_105_num_data_valid => ap_const_lv2_0,
        fifo_norm_105_fifo_cap => ap_const_lv2_0,
        fifo_norm_105_full_n => fifo_norm_105_full_n,
        fifo_norm_105_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_105_write,
        fifo_bias_105_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_105_din,
        fifo_bias_105_num_data_valid => ap_const_lv2_0,
        fifo_bias_105_fifo_cap => ap_const_lv2_0,
        fifo_bias_105_full_n => fifo_bias_105_full_n,
        fifo_bias_105_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_105_write,
        fifo_norm_104_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_104_din,
        fifo_norm_104_num_data_valid => ap_const_lv2_0,
        fifo_norm_104_fifo_cap => ap_const_lv2_0,
        fifo_norm_104_full_n => fifo_norm_104_full_n,
        fifo_norm_104_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_104_write,
        fifo_bias_104_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_104_din,
        fifo_bias_104_num_data_valid => ap_const_lv2_0,
        fifo_bias_104_fifo_cap => ap_const_lv2_0,
        fifo_bias_104_full_n => fifo_bias_104_full_n,
        fifo_bias_104_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_104_write,
        fifo_norm_103_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_103_din,
        fifo_norm_103_num_data_valid => ap_const_lv2_0,
        fifo_norm_103_fifo_cap => ap_const_lv2_0,
        fifo_norm_103_full_n => fifo_norm_103_full_n,
        fifo_norm_103_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_103_write,
        fifo_bias_103_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_103_din,
        fifo_bias_103_num_data_valid => ap_const_lv2_0,
        fifo_bias_103_fifo_cap => ap_const_lv2_0,
        fifo_bias_103_full_n => fifo_bias_103_full_n,
        fifo_bias_103_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_103_write,
        fifo_norm_102_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_102_din,
        fifo_norm_102_num_data_valid => ap_const_lv2_0,
        fifo_norm_102_fifo_cap => ap_const_lv2_0,
        fifo_norm_102_full_n => fifo_norm_102_full_n,
        fifo_norm_102_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_102_write,
        fifo_bias_102_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_102_din,
        fifo_bias_102_num_data_valid => ap_const_lv2_0,
        fifo_bias_102_fifo_cap => ap_const_lv2_0,
        fifo_bias_102_full_n => fifo_bias_102_full_n,
        fifo_bias_102_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_102_write,
        fifo_norm_101_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_101_din,
        fifo_norm_101_num_data_valid => ap_const_lv2_0,
        fifo_norm_101_fifo_cap => ap_const_lv2_0,
        fifo_norm_101_full_n => fifo_norm_101_full_n,
        fifo_norm_101_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_101_write,
        fifo_bias_101_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_101_din,
        fifo_bias_101_num_data_valid => ap_const_lv2_0,
        fifo_bias_101_fifo_cap => ap_const_lv2_0,
        fifo_bias_101_full_n => fifo_bias_101_full_n,
        fifo_bias_101_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_101_write,
        fifo_norm_100_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_100_din,
        fifo_norm_100_num_data_valid => ap_const_lv2_0,
        fifo_norm_100_fifo_cap => ap_const_lv2_0,
        fifo_norm_100_full_n => fifo_norm_100_full_n,
        fifo_norm_100_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_100_write,
        fifo_bias_100_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_100_din,
        fifo_bias_100_num_data_valid => ap_const_lv2_0,
        fifo_bias_100_fifo_cap => ap_const_lv2_0,
        fifo_bias_100_full_n => fifo_bias_100_full_n,
        fifo_bias_100_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_100_write,
        fifo_norm_99_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_99_din,
        fifo_norm_99_num_data_valid => ap_const_lv2_0,
        fifo_norm_99_fifo_cap => ap_const_lv2_0,
        fifo_norm_99_full_n => fifo_norm_99_full_n,
        fifo_norm_99_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_99_write,
        fifo_bias_99_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_99_din,
        fifo_bias_99_num_data_valid => ap_const_lv2_0,
        fifo_bias_99_fifo_cap => ap_const_lv2_0,
        fifo_bias_99_full_n => fifo_bias_99_full_n,
        fifo_bias_99_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_99_write,
        fifo_norm_98_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_98_din,
        fifo_norm_98_num_data_valid => ap_const_lv2_0,
        fifo_norm_98_fifo_cap => ap_const_lv2_0,
        fifo_norm_98_full_n => fifo_norm_98_full_n,
        fifo_norm_98_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_98_write,
        fifo_bias_98_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_98_din,
        fifo_bias_98_num_data_valid => ap_const_lv2_0,
        fifo_bias_98_fifo_cap => ap_const_lv2_0,
        fifo_bias_98_full_n => fifo_bias_98_full_n,
        fifo_bias_98_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_98_write,
        fifo_norm_97_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_97_din,
        fifo_norm_97_num_data_valid => ap_const_lv2_0,
        fifo_norm_97_fifo_cap => ap_const_lv2_0,
        fifo_norm_97_full_n => fifo_norm_97_full_n,
        fifo_norm_97_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_97_write,
        fifo_bias_97_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_97_din,
        fifo_bias_97_num_data_valid => ap_const_lv2_0,
        fifo_bias_97_fifo_cap => ap_const_lv2_0,
        fifo_bias_97_full_n => fifo_bias_97_full_n,
        fifo_bias_97_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_97_write,
        fifo_norm_96_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_96_din,
        fifo_norm_96_num_data_valid => ap_const_lv2_0,
        fifo_norm_96_fifo_cap => ap_const_lv2_0,
        fifo_norm_96_full_n => fifo_norm_96_full_n,
        fifo_norm_96_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_96_write,
        fifo_bias_96_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_96_din,
        fifo_bias_96_num_data_valid => ap_const_lv2_0,
        fifo_bias_96_fifo_cap => ap_const_lv2_0,
        fifo_bias_96_full_n => fifo_bias_96_full_n,
        fifo_bias_96_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_96_write,
        fifo_norm_95_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_95_din,
        fifo_norm_95_num_data_valid => ap_const_lv2_0,
        fifo_norm_95_fifo_cap => ap_const_lv2_0,
        fifo_norm_95_full_n => fifo_norm_95_full_n,
        fifo_norm_95_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_95_write,
        fifo_bias_95_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_95_din,
        fifo_bias_95_num_data_valid => ap_const_lv2_0,
        fifo_bias_95_fifo_cap => ap_const_lv2_0,
        fifo_bias_95_full_n => fifo_bias_95_full_n,
        fifo_bias_95_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_95_write,
        fifo_norm_94_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_94_din,
        fifo_norm_94_num_data_valid => ap_const_lv2_0,
        fifo_norm_94_fifo_cap => ap_const_lv2_0,
        fifo_norm_94_full_n => fifo_norm_94_full_n,
        fifo_norm_94_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_94_write,
        fifo_bias_94_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_94_din,
        fifo_bias_94_num_data_valid => ap_const_lv2_0,
        fifo_bias_94_fifo_cap => ap_const_lv2_0,
        fifo_bias_94_full_n => fifo_bias_94_full_n,
        fifo_bias_94_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_94_write,
        fifo_norm_93_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_93_din,
        fifo_norm_93_num_data_valid => ap_const_lv2_0,
        fifo_norm_93_fifo_cap => ap_const_lv2_0,
        fifo_norm_93_full_n => fifo_norm_93_full_n,
        fifo_norm_93_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_93_write,
        fifo_bias_93_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_93_din,
        fifo_bias_93_num_data_valid => ap_const_lv2_0,
        fifo_bias_93_fifo_cap => ap_const_lv2_0,
        fifo_bias_93_full_n => fifo_bias_93_full_n,
        fifo_bias_93_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_93_write,
        fifo_norm_92_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_92_din,
        fifo_norm_92_num_data_valid => ap_const_lv2_0,
        fifo_norm_92_fifo_cap => ap_const_lv2_0,
        fifo_norm_92_full_n => fifo_norm_92_full_n,
        fifo_norm_92_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_92_write,
        fifo_bias_92_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_92_din,
        fifo_bias_92_num_data_valid => ap_const_lv2_0,
        fifo_bias_92_fifo_cap => ap_const_lv2_0,
        fifo_bias_92_full_n => fifo_bias_92_full_n,
        fifo_bias_92_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_92_write,
        fifo_norm_91_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_91_din,
        fifo_norm_91_num_data_valid => ap_const_lv2_0,
        fifo_norm_91_fifo_cap => ap_const_lv2_0,
        fifo_norm_91_full_n => fifo_norm_91_full_n,
        fifo_norm_91_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_91_write,
        fifo_bias_91_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_91_din,
        fifo_bias_91_num_data_valid => ap_const_lv2_0,
        fifo_bias_91_fifo_cap => ap_const_lv2_0,
        fifo_bias_91_full_n => fifo_bias_91_full_n,
        fifo_bias_91_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_91_write,
        fifo_norm_90_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_90_din,
        fifo_norm_90_num_data_valid => ap_const_lv2_0,
        fifo_norm_90_fifo_cap => ap_const_lv2_0,
        fifo_norm_90_full_n => fifo_norm_90_full_n,
        fifo_norm_90_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_90_write,
        fifo_bias_90_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_90_din,
        fifo_bias_90_num_data_valid => ap_const_lv2_0,
        fifo_bias_90_fifo_cap => ap_const_lv2_0,
        fifo_bias_90_full_n => fifo_bias_90_full_n,
        fifo_bias_90_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_90_write,
        fifo_norm_89_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_89_din,
        fifo_norm_89_num_data_valid => ap_const_lv2_0,
        fifo_norm_89_fifo_cap => ap_const_lv2_0,
        fifo_norm_89_full_n => fifo_norm_89_full_n,
        fifo_norm_89_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_89_write,
        fifo_bias_89_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_89_din,
        fifo_bias_89_num_data_valid => ap_const_lv2_0,
        fifo_bias_89_fifo_cap => ap_const_lv2_0,
        fifo_bias_89_full_n => fifo_bias_89_full_n,
        fifo_bias_89_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_89_write,
        fifo_norm_88_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_88_din,
        fifo_norm_88_num_data_valid => ap_const_lv2_0,
        fifo_norm_88_fifo_cap => ap_const_lv2_0,
        fifo_norm_88_full_n => fifo_norm_88_full_n,
        fifo_norm_88_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_88_write,
        fifo_bias_88_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_88_din,
        fifo_bias_88_num_data_valid => ap_const_lv2_0,
        fifo_bias_88_fifo_cap => ap_const_lv2_0,
        fifo_bias_88_full_n => fifo_bias_88_full_n,
        fifo_bias_88_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_88_write,
        fifo_norm_87_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_87_din,
        fifo_norm_87_num_data_valid => ap_const_lv2_0,
        fifo_norm_87_fifo_cap => ap_const_lv2_0,
        fifo_norm_87_full_n => fifo_norm_87_full_n,
        fifo_norm_87_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_87_write,
        fifo_bias_87_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_87_din,
        fifo_bias_87_num_data_valid => ap_const_lv2_0,
        fifo_bias_87_fifo_cap => ap_const_lv2_0,
        fifo_bias_87_full_n => fifo_bias_87_full_n,
        fifo_bias_87_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_87_write,
        fifo_norm_86_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_86_din,
        fifo_norm_86_num_data_valid => ap_const_lv2_0,
        fifo_norm_86_fifo_cap => ap_const_lv2_0,
        fifo_norm_86_full_n => fifo_norm_86_full_n,
        fifo_norm_86_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_86_write,
        fifo_bias_86_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_86_din,
        fifo_bias_86_num_data_valid => ap_const_lv2_0,
        fifo_bias_86_fifo_cap => ap_const_lv2_0,
        fifo_bias_86_full_n => fifo_bias_86_full_n,
        fifo_bias_86_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_86_write,
        fifo_norm_85_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_85_din,
        fifo_norm_85_num_data_valid => ap_const_lv2_0,
        fifo_norm_85_fifo_cap => ap_const_lv2_0,
        fifo_norm_85_full_n => fifo_norm_85_full_n,
        fifo_norm_85_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_85_write,
        fifo_bias_85_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_85_din,
        fifo_bias_85_num_data_valid => ap_const_lv2_0,
        fifo_bias_85_fifo_cap => ap_const_lv2_0,
        fifo_bias_85_full_n => fifo_bias_85_full_n,
        fifo_bias_85_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_85_write,
        fifo_norm_84_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_84_din,
        fifo_norm_84_num_data_valid => ap_const_lv2_0,
        fifo_norm_84_fifo_cap => ap_const_lv2_0,
        fifo_norm_84_full_n => fifo_norm_84_full_n,
        fifo_norm_84_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_84_write,
        fifo_bias_84_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_84_din,
        fifo_bias_84_num_data_valid => ap_const_lv2_0,
        fifo_bias_84_fifo_cap => ap_const_lv2_0,
        fifo_bias_84_full_n => fifo_bias_84_full_n,
        fifo_bias_84_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_84_write,
        fifo_norm_83_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_83_din,
        fifo_norm_83_num_data_valid => ap_const_lv2_0,
        fifo_norm_83_fifo_cap => ap_const_lv2_0,
        fifo_norm_83_full_n => fifo_norm_83_full_n,
        fifo_norm_83_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_83_write,
        fifo_bias_83_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_83_din,
        fifo_bias_83_num_data_valid => ap_const_lv2_0,
        fifo_bias_83_fifo_cap => ap_const_lv2_0,
        fifo_bias_83_full_n => fifo_bias_83_full_n,
        fifo_bias_83_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_83_write,
        fifo_norm_82_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_82_din,
        fifo_norm_82_num_data_valid => ap_const_lv2_0,
        fifo_norm_82_fifo_cap => ap_const_lv2_0,
        fifo_norm_82_full_n => fifo_norm_82_full_n,
        fifo_norm_82_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_82_write,
        fifo_bias_82_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_82_din,
        fifo_bias_82_num_data_valid => ap_const_lv2_0,
        fifo_bias_82_fifo_cap => ap_const_lv2_0,
        fifo_bias_82_full_n => fifo_bias_82_full_n,
        fifo_bias_82_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_82_write,
        fifo_norm_81_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_81_din,
        fifo_norm_81_num_data_valid => ap_const_lv2_0,
        fifo_norm_81_fifo_cap => ap_const_lv2_0,
        fifo_norm_81_full_n => fifo_norm_81_full_n,
        fifo_norm_81_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_81_write,
        fifo_bias_81_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_81_din,
        fifo_bias_81_num_data_valid => ap_const_lv2_0,
        fifo_bias_81_fifo_cap => ap_const_lv2_0,
        fifo_bias_81_full_n => fifo_bias_81_full_n,
        fifo_bias_81_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_81_write,
        fifo_norm_80_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_80_din,
        fifo_norm_80_num_data_valid => ap_const_lv2_0,
        fifo_norm_80_fifo_cap => ap_const_lv2_0,
        fifo_norm_80_full_n => fifo_norm_80_full_n,
        fifo_norm_80_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_80_write,
        fifo_bias_80_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_80_din,
        fifo_bias_80_num_data_valid => ap_const_lv2_0,
        fifo_bias_80_fifo_cap => ap_const_lv2_0,
        fifo_bias_80_full_n => fifo_bias_80_full_n,
        fifo_bias_80_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_80_write,
        fifo_norm_79_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_79_din,
        fifo_norm_79_num_data_valid => ap_const_lv2_0,
        fifo_norm_79_fifo_cap => ap_const_lv2_0,
        fifo_norm_79_full_n => fifo_norm_79_full_n,
        fifo_norm_79_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_79_write,
        fifo_bias_79_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_79_din,
        fifo_bias_79_num_data_valid => ap_const_lv2_0,
        fifo_bias_79_fifo_cap => ap_const_lv2_0,
        fifo_bias_79_full_n => fifo_bias_79_full_n,
        fifo_bias_79_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_79_write,
        fifo_norm_78_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_78_din,
        fifo_norm_78_num_data_valid => ap_const_lv2_0,
        fifo_norm_78_fifo_cap => ap_const_lv2_0,
        fifo_norm_78_full_n => fifo_norm_78_full_n,
        fifo_norm_78_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_78_write,
        fifo_bias_78_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_78_din,
        fifo_bias_78_num_data_valid => ap_const_lv2_0,
        fifo_bias_78_fifo_cap => ap_const_lv2_0,
        fifo_bias_78_full_n => fifo_bias_78_full_n,
        fifo_bias_78_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_78_write,
        fifo_norm_77_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_77_din,
        fifo_norm_77_num_data_valid => ap_const_lv2_0,
        fifo_norm_77_fifo_cap => ap_const_lv2_0,
        fifo_norm_77_full_n => fifo_norm_77_full_n,
        fifo_norm_77_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_77_write,
        fifo_bias_77_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_77_din,
        fifo_bias_77_num_data_valid => ap_const_lv2_0,
        fifo_bias_77_fifo_cap => ap_const_lv2_0,
        fifo_bias_77_full_n => fifo_bias_77_full_n,
        fifo_bias_77_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_77_write,
        fifo_norm_76_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_76_din,
        fifo_norm_76_num_data_valid => ap_const_lv2_0,
        fifo_norm_76_fifo_cap => ap_const_lv2_0,
        fifo_norm_76_full_n => fifo_norm_76_full_n,
        fifo_norm_76_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_76_write,
        fifo_bias_76_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_76_din,
        fifo_bias_76_num_data_valid => ap_const_lv2_0,
        fifo_bias_76_fifo_cap => ap_const_lv2_0,
        fifo_bias_76_full_n => fifo_bias_76_full_n,
        fifo_bias_76_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_76_write,
        fifo_norm_75_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_75_din,
        fifo_norm_75_num_data_valid => ap_const_lv2_0,
        fifo_norm_75_fifo_cap => ap_const_lv2_0,
        fifo_norm_75_full_n => fifo_norm_75_full_n,
        fifo_norm_75_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_75_write,
        fifo_bias_75_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_75_din,
        fifo_bias_75_num_data_valid => ap_const_lv2_0,
        fifo_bias_75_fifo_cap => ap_const_lv2_0,
        fifo_bias_75_full_n => fifo_bias_75_full_n,
        fifo_bias_75_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_75_write,
        fifo_norm_74_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_74_din,
        fifo_norm_74_num_data_valid => ap_const_lv2_0,
        fifo_norm_74_fifo_cap => ap_const_lv2_0,
        fifo_norm_74_full_n => fifo_norm_74_full_n,
        fifo_norm_74_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_74_write,
        fifo_bias_74_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_74_din,
        fifo_bias_74_num_data_valid => ap_const_lv2_0,
        fifo_bias_74_fifo_cap => ap_const_lv2_0,
        fifo_bias_74_full_n => fifo_bias_74_full_n,
        fifo_bias_74_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_74_write,
        fifo_norm_73_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_73_din,
        fifo_norm_73_num_data_valid => ap_const_lv2_0,
        fifo_norm_73_fifo_cap => ap_const_lv2_0,
        fifo_norm_73_full_n => fifo_norm_73_full_n,
        fifo_norm_73_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_73_write,
        fifo_bias_73_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_73_din,
        fifo_bias_73_num_data_valid => ap_const_lv2_0,
        fifo_bias_73_fifo_cap => ap_const_lv2_0,
        fifo_bias_73_full_n => fifo_bias_73_full_n,
        fifo_bias_73_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_73_write,
        fifo_norm_72_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_72_din,
        fifo_norm_72_num_data_valid => ap_const_lv2_0,
        fifo_norm_72_fifo_cap => ap_const_lv2_0,
        fifo_norm_72_full_n => fifo_norm_72_full_n,
        fifo_norm_72_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_72_write,
        fifo_bias_72_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_72_din,
        fifo_bias_72_num_data_valid => ap_const_lv2_0,
        fifo_bias_72_fifo_cap => ap_const_lv2_0,
        fifo_bias_72_full_n => fifo_bias_72_full_n,
        fifo_bias_72_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_72_write,
        fifo_norm_71_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_71_din,
        fifo_norm_71_num_data_valid => ap_const_lv2_0,
        fifo_norm_71_fifo_cap => ap_const_lv2_0,
        fifo_norm_71_full_n => fifo_norm_71_full_n,
        fifo_norm_71_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_71_write,
        fifo_bias_71_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_71_din,
        fifo_bias_71_num_data_valid => ap_const_lv2_0,
        fifo_bias_71_fifo_cap => ap_const_lv2_0,
        fifo_bias_71_full_n => fifo_bias_71_full_n,
        fifo_bias_71_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_71_write,
        fifo_norm_70_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_70_din,
        fifo_norm_70_num_data_valid => ap_const_lv2_0,
        fifo_norm_70_fifo_cap => ap_const_lv2_0,
        fifo_norm_70_full_n => fifo_norm_70_full_n,
        fifo_norm_70_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_70_write,
        fifo_bias_70_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_70_din,
        fifo_bias_70_num_data_valid => ap_const_lv2_0,
        fifo_bias_70_fifo_cap => ap_const_lv2_0,
        fifo_bias_70_full_n => fifo_bias_70_full_n,
        fifo_bias_70_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_70_write,
        fifo_norm_69_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_69_din,
        fifo_norm_69_num_data_valid => ap_const_lv2_0,
        fifo_norm_69_fifo_cap => ap_const_lv2_0,
        fifo_norm_69_full_n => fifo_norm_69_full_n,
        fifo_norm_69_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_69_write,
        fifo_bias_69_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_69_din,
        fifo_bias_69_num_data_valid => ap_const_lv2_0,
        fifo_bias_69_fifo_cap => ap_const_lv2_0,
        fifo_bias_69_full_n => fifo_bias_69_full_n,
        fifo_bias_69_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_69_write,
        fifo_norm_68_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_68_din,
        fifo_norm_68_num_data_valid => ap_const_lv2_0,
        fifo_norm_68_fifo_cap => ap_const_lv2_0,
        fifo_norm_68_full_n => fifo_norm_68_full_n,
        fifo_norm_68_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_68_write,
        fifo_bias_68_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_68_din,
        fifo_bias_68_num_data_valid => ap_const_lv2_0,
        fifo_bias_68_fifo_cap => ap_const_lv2_0,
        fifo_bias_68_full_n => fifo_bias_68_full_n,
        fifo_bias_68_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_68_write,
        fifo_norm_67_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_67_din,
        fifo_norm_67_num_data_valid => ap_const_lv2_0,
        fifo_norm_67_fifo_cap => ap_const_lv2_0,
        fifo_norm_67_full_n => fifo_norm_67_full_n,
        fifo_norm_67_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_67_write,
        fifo_bias_67_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_67_din,
        fifo_bias_67_num_data_valid => ap_const_lv2_0,
        fifo_bias_67_fifo_cap => ap_const_lv2_0,
        fifo_bias_67_full_n => fifo_bias_67_full_n,
        fifo_bias_67_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_67_write,
        fifo_norm_66_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_66_din,
        fifo_norm_66_num_data_valid => ap_const_lv2_0,
        fifo_norm_66_fifo_cap => ap_const_lv2_0,
        fifo_norm_66_full_n => fifo_norm_66_full_n,
        fifo_norm_66_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_66_write,
        fifo_bias_66_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_66_din,
        fifo_bias_66_num_data_valid => ap_const_lv2_0,
        fifo_bias_66_fifo_cap => ap_const_lv2_0,
        fifo_bias_66_full_n => fifo_bias_66_full_n,
        fifo_bias_66_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_66_write,
        fifo_norm_65_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_65_din,
        fifo_norm_65_num_data_valid => ap_const_lv2_0,
        fifo_norm_65_fifo_cap => ap_const_lv2_0,
        fifo_norm_65_full_n => fifo_norm_65_full_n,
        fifo_norm_65_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_65_write,
        fifo_bias_65_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_65_din,
        fifo_bias_65_num_data_valid => ap_const_lv2_0,
        fifo_bias_65_fifo_cap => ap_const_lv2_0,
        fifo_bias_65_full_n => fifo_bias_65_full_n,
        fifo_bias_65_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_65_write,
        fifo_norm_64_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_64_din,
        fifo_norm_64_num_data_valid => ap_const_lv2_0,
        fifo_norm_64_fifo_cap => ap_const_lv2_0,
        fifo_norm_64_full_n => fifo_norm_64_full_n,
        fifo_norm_64_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_64_write,
        fifo_bias_64_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_64_din,
        fifo_bias_64_num_data_valid => ap_const_lv2_0,
        fifo_bias_64_fifo_cap => ap_const_lv2_0,
        fifo_bias_64_full_n => fifo_bias_64_full_n,
        fifo_bias_64_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_64_write,
        fifo_norm_63_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_63_din,
        fifo_norm_63_num_data_valid => ap_const_lv2_0,
        fifo_norm_63_fifo_cap => ap_const_lv2_0,
        fifo_norm_63_full_n => fifo_norm_63_full_n,
        fifo_norm_63_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_63_write,
        fifo_bias_63_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_63_din,
        fifo_bias_63_num_data_valid => ap_const_lv2_0,
        fifo_bias_63_fifo_cap => ap_const_lv2_0,
        fifo_bias_63_full_n => fifo_bias_63_full_n,
        fifo_bias_63_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_63_write,
        fifo_norm_62_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_62_din,
        fifo_norm_62_num_data_valid => ap_const_lv2_0,
        fifo_norm_62_fifo_cap => ap_const_lv2_0,
        fifo_norm_62_full_n => fifo_norm_62_full_n,
        fifo_norm_62_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_62_write,
        fifo_bias_62_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_62_din,
        fifo_bias_62_num_data_valid => ap_const_lv2_0,
        fifo_bias_62_fifo_cap => ap_const_lv2_0,
        fifo_bias_62_full_n => fifo_bias_62_full_n,
        fifo_bias_62_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_62_write,
        fifo_norm_61_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_61_din,
        fifo_norm_61_num_data_valid => ap_const_lv2_0,
        fifo_norm_61_fifo_cap => ap_const_lv2_0,
        fifo_norm_61_full_n => fifo_norm_61_full_n,
        fifo_norm_61_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_61_write,
        fifo_bias_61_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_61_din,
        fifo_bias_61_num_data_valid => ap_const_lv2_0,
        fifo_bias_61_fifo_cap => ap_const_lv2_0,
        fifo_bias_61_full_n => fifo_bias_61_full_n,
        fifo_bias_61_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_61_write,
        fifo_norm_60_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_60_din,
        fifo_norm_60_num_data_valid => ap_const_lv2_0,
        fifo_norm_60_fifo_cap => ap_const_lv2_0,
        fifo_norm_60_full_n => fifo_norm_60_full_n,
        fifo_norm_60_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_60_write,
        fifo_bias_60_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_60_din,
        fifo_bias_60_num_data_valid => ap_const_lv2_0,
        fifo_bias_60_fifo_cap => ap_const_lv2_0,
        fifo_bias_60_full_n => fifo_bias_60_full_n,
        fifo_bias_60_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_60_write,
        fifo_norm_59_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_59_din,
        fifo_norm_59_num_data_valid => ap_const_lv2_0,
        fifo_norm_59_fifo_cap => ap_const_lv2_0,
        fifo_norm_59_full_n => fifo_norm_59_full_n,
        fifo_norm_59_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_59_write,
        fifo_bias_59_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_59_din,
        fifo_bias_59_num_data_valid => ap_const_lv2_0,
        fifo_bias_59_fifo_cap => ap_const_lv2_0,
        fifo_bias_59_full_n => fifo_bias_59_full_n,
        fifo_bias_59_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_59_write,
        fifo_norm_58_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_58_din,
        fifo_norm_58_num_data_valid => ap_const_lv2_0,
        fifo_norm_58_fifo_cap => ap_const_lv2_0,
        fifo_norm_58_full_n => fifo_norm_58_full_n,
        fifo_norm_58_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_58_write,
        fifo_bias_58_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_58_din,
        fifo_bias_58_num_data_valid => ap_const_lv2_0,
        fifo_bias_58_fifo_cap => ap_const_lv2_0,
        fifo_bias_58_full_n => fifo_bias_58_full_n,
        fifo_bias_58_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_58_write,
        fifo_norm_57_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_57_din,
        fifo_norm_57_num_data_valid => ap_const_lv2_0,
        fifo_norm_57_fifo_cap => ap_const_lv2_0,
        fifo_norm_57_full_n => fifo_norm_57_full_n,
        fifo_norm_57_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_57_write,
        fifo_bias_57_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_57_din,
        fifo_bias_57_num_data_valid => ap_const_lv2_0,
        fifo_bias_57_fifo_cap => ap_const_lv2_0,
        fifo_bias_57_full_n => fifo_bias_57_full_n,
        fifo_bias_57_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_57_write,
        fifo_norm_56_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_56_din,
        fifo_norm_56_num_data_valid => ap_const_lv2_0,
        fifo_norm_56_fifo_cap => ap_const_lv2_0,
        fifo_norm_56_full_n => fifo_norm_56_full_n,
        fifo_norm_56_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_56_write,
        fifo_bias_56_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_56_din,
        fifo_bias_56_num_data_valid => ap_const_lv2_0,
        fifo_bias_56_fifo_cap => ap_const_lv2_0,
        fifo_bias_56_full_n => fifo_bias_56_full_n,
        fifo_bias_56_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_56_write,
        fifo_norm_55_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_55_din,
        fifo_norm_55_num_data_valid => ap_const_lv2_0,
        fifo_norm_55_fifo_cap => ap_const_lv2_0,
        fifo_norm_55_full_n => fifo_norm_55_full_n,
        fifo_norm_55_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_55_write,
        fifo_bias_55_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_55_din,
        fifo_bias_55_num_data_valid => ap_const_lv2_0,
        fifo_bias_55_fifo_cap => ap_const_lv2_0,
        fifo_bias_55_full_n => fifo_bias_55_full_n,
        fifo_bias_55_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_55_write,
        fifo_norm_54_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_54_din,
        fifo_norm_54_num_data_valid => ap_const_lv2_0,
        fifo_norm_54_fifo_cap => ap_const_lv2_0,
        fifo_norm_54_full_n => fifo_norm_54_full_n,
        fifo_norm_54_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_54_write,
        fifo_bias_54_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_54_din,
        fifo_bias_54_num_data_valid => ap_const_lv2_0,
        fifo_bias_54_fifo_cap => ap_const_lv2_0,
        fifo_bias_54_full_n => fifo_bias_54_full_n,
        fifo_bias_54_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_54_write,
        fifo_norm_53_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_53_din,
        fifo_norm_53_num_data_valid => ap_const_lv2_0,
        fifo_norm_53_fifo_cap => ap_const_lv2_0,
        fifo_norm_53_full_n => fifo_norm_53_full_n,
        fifo_norm_53_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_53_write,
        fifo_bias_53_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_53_din,
        fifo_bias_53_num_data_valid => ap_const_lv2_0,
        fifo_bias_53_fifo_cap => ap_const_lv2_0,
        fifo_bias_53_full_n => fifo_bias_53_full_n,
        fifo_bias_53_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_53_write,
        fifo_norm_52_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_52_din,
        fifo_norm_52_num_data_valid => ap_const_lv2_0,
        fifo_norm_52_fifo_cap => ap_const_lv2_0,
        fifo_norm_52_full_n => fifo_norm_52_full_n,
        fifo_norm_52_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_52_write,
        fifo_bias_52_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_52_din,
        fifo_bias_52_num_data_valid => ap_const_lv2_0,
        fifo_bias_52_fifo_cap => ap_const_lv2_0,
        fifo_bias_52_full_n => fifo_bias_52_full_n,
        fifo_bias_52_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_52_write,
        fifo_norm_51_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_51_din,
        fifo_norm_51_num_data_valid => ap_const_lv2_0,
        fifo_norm_51_fifo_cap => ap_const_lv2_0,
        fifo_norm_51_full_n => fifo_norm_51_full_n,
        fifo_norm_51_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_51_write,
        fifo_bias_51_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_51_din,
        fifo_bias_51_num_data_valid => ap_const_lv2_0,
        fifo_bias_51_fifo_cap => ap_const_lv2_0,
        fifo_bias_51_full_n => fifo_bias_51_full_n,
        fifo_bias_51_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_51_write,
        fifo_norm_50_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_50_din,
        fifo_norm_50_num_data_valid => ap_const_lv2_0,
        fifo_norm_50_fifo_cap => ap_const_lv2_0,
        fifo_norm_50_full_n => fifo_norm_50_full_n,
        fifo_norm_50_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_50_write,
        fifo_bias_50_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_50_din,
        fifo_bias_50_num_data_valid => ap_const_lv2_0,
        fifo_bias_50_fifo_cap => ap_const_lv2_0,
        fifo_bias_50_full_n => fifo_bias_50_full_n,
        fifo_bias_50_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_50_write,
        fifo_norm_49_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_49_din,
        fifo_norm_49_num_data_valid => ap_const_lv2_0,
        fifo_norm_49_fifo_cap => ap_const_lv2_0,
        fifo_norm_49_full_n => fifo_norm_49_full_n,
        fifo_norm_49_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_49_write,
        fifo_bias_49_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_49_din,
        fifo_bias_49_num_data_valid => ap_const_lv2_0,
        fifo_bias_49_fifo_cap => ap_const_lv2_0,
        fifo_bias_49_full_n => fifo_bias_49_full_n,
        fifo_bias_49_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_49_write,
        fifo_norm_48_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_48_din,
        fifo_norm_48_num_data_valid => ap_const_lv2_0,
        fifo_norm_48_fifo_cap => ap_const_lv2_0,
        fifo_norm_48_full_n => fifo_norm_48_full_n,
        fifo_norm_48_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_48_write,
        fifo_bias_48_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_48_din,
        fifo_bias_48_num_data_valid => ap_const_lv2_0,
        fifo_bias_48_fifo_cap => ap_const_lv2_0,
        fifo_bias_48_full_n => fifo_bias_48_full_n,
        fifo_bias_48_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_48_write,
        fifo_norm_47_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_47_din,
        fifo_norm_47_num_data_valid => ap_const_lv2_0,
        fifo_norm_47_fifo_cap => ap_const_lv2_0,
        fifo_norm_47_full_n => fifo_norm_47_full_n,
        fifo_norm_47_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_47_write,
        fifo_bias_47_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_47_din,
        fifo_bias_47_num_data_valid => ap_const_lv2_0,
        fifo_bias_47_fifo_cap => ap_const_lv2_0,
        fifo_bias_47_full_n => fifo_bias_47_full_n,
        fifo_bias_47_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_47_write,
        fifo_norm_46_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_46_din,
        fifo_norm_46_num_data_valid => ap_const_lv2_0,
        fifo_norm_46_fifo_cap => ap_const_lv2_0,
        fifo_norm_46_full_n => fifo_norm_46_full_n,
        fifo_norm_46_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_46_write,
        fifo_bias_46_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_46_din,
        fifo_bias_46_num_data_valid => ap_const_lv2_0,
        fifo_bias_46_fifo_cap => ap_const_lv2_0,
        fifo_bias_46_full_n => fifo_bias_46_full_n,
        fifo_bias_46_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_46_write,
        fifo_norm_45_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_45_din,
        fifo_norm_45_num_data_valid => ap_const_lv2_0,
        fifo_norm_45_fifo_cap => ap_const_lv2_0,
        fifo_norm_45_full_n => fifo_norm_45_full_n,
        fifo_norm_45_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_45_write,
        fifo_bias_45_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_45_din,
        fifo_bias_45_num_data_valid => ap_const_lv2_0,
        fifo_bias_45_fifo_cap => ap_const_lv2_0,
        fifo_bias_45_full_n => fifo_bias_45_full_n,
        fifo_bias_45_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_45_write,
        fifo_norm_44_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_44_din,
        fifo_norm_44_num_data_valid => ap_const_lv2_0,
        fifo_norm_44_fifo_cap => ap_const_lv2_0,
        fifo_norm_44_full_n => fifo_norm_44_full_n,
        fifo_norm_44_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_44_write,
        fifo_bias_44_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_44_din,
        fifo_bias_44_num_data_valid => ap_const_lv2_0,
        fifo_bias_44_fifo_cap => ap_const_lv2_0,
        fifo_bias_44_full_n => fifo_bias_44_full_n,
        fifo_bias_44_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_44_write,
        fifo_norm_43_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_43_din,
        fifo_norm_43_num_data_valid => ap_const_lv2_0,
        fifo_norm_43_fifo_cap => ap_const_lv2_0,
        fifo_norm_43_full_n => fifo_norm_43_full_n,
        fifo_norm_43_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_43_write,
        fifo_bias_43_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_43_din,
        fifo_bias_43_num_data_valid => ap_const_lv2_0,
        fifo_bias_43_fifo_cap => ap_const_lv2_0,
        fifo_bias_43_full_n => fifo_bias_43_full_n,
        fifo_bias_43_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_43_write,
        fifo_norm_42_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_42_din,
        fifo_norm_42_num_data_valid => ap_const_lv2_0,
        fifo_norm_42_fifo_cap => ap_const_lv2_0,
        fifo_norm_42_full_n => fifo_norm_42_full_n,
        fifo_norm_42_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_42_write,
        fifo_bias_42_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_42_din,
        fifo_bias_42_num_data_valid => ap_const_lv2_0,
        fifo_bias_42_fifo_cap => ap_const_lv2_0,
        fifo_bias_42_full_n => fifo_bias_42_full_n,
        fifo_bias_42_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_42_write,
        fifo_norm_41_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_41_din,
        fifo_norm_41_num_data_valid => ap_const_lv2_0,
        fifo_norm_41_fifo_cap => ap_const_lv2_0,
        fifo_norm_41_full_n => fifo_norm_41_full_n,
        fifo_norm_41_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_41_write,
        fifo_bias_41_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_41_din,
        fifo_bias_41_num_data_valid => ap_const_lv2_0,
        fifo_bias_41_fifo_cap => ap_const_lv2_0,
        fifo_bias_41_full_n => fifo_bias_41_full_n,
        fifo_bias_41_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_41_write,
        fifo_norm_40_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_40_din,
        fifo_norm_40_num_data_valid => ap_const_lv2_0,
        fifo_norm_40_fifo_cap => ap_const_lv2_0,
        fifo_norm_40_full_n => fifo_norm_40_full_n,
        fifo_norm_40_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_40_write,
        fifo_bias_40_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_40_din,
        fifo_bias_40_num_data_valid => ap_const_lv2_0,
        fifo_bias_40_fifo_cap => ap_const_lv2_0,
        fifo_bias_40_full_n => fifo_bias_40_full_n,
        fifo_bias_40_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_40_write,
        fifo_norm_39_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_39_din,
        fifo_norm_39_num_data_valid => ap_const_lv2_0,
        fifo_norm_39_fifo_cap => ap_const_lv2_0,
        fifo_norm_39_full_n => fifo_norm_39_full_n,
        fifo_norm_39_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_39_write,
        fifo_bias_39_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_39_din,
        fifo_bias_39_num_data_valid => ap_const_lv2_0,
        fifo_bias_39_fifo_cap => ap_const_lv2_0,
        fifo_bias_39_full_n => fifo_bias_39_full_n,
        fifo_bias_39_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_39_write,
        fifo_norm_38_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_38_din,
        fifo_norm_38_num_data_valid => ap_const_lv2_0,
        fifo_norm_38_fifo_cap => ap_const_lv2_0,
        fifo_norm_38_full_n => fifo_norm_38_full_n,
        fifo_norm_38_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_38_write,
        fifo_bias_38_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_38_din,
        fifo_bias_38_num_data_valid => ap_const_lv2_0,
        fifo_bias_38_fifo_cap => ap_const_lv2_0,
        fifo_bias_38_full_n => fifo_bias_38_full_n,
        fifo_bias_38_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_38_write,
        fifo_norm_37_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_37_din,
        fifo_norm_37_num_data_valid => ap_const_lv2_0,
        fifo_norm_37_fifo_cap => ap_const_lv2_0,
        fifo_norm_37_full_n => fifo_norm_37_full_n,
        fifo_norm_37_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_37_write,
        fifo_bias_37_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_37_din,
        fifo_bias_37_num_data_valid => ap_const_lv2_0,
        fifo_bias_37_fifo_cap => ap_const_lv2_0,
        fifo_bias_37_full_n => fifo_bias_37_full_n,
        fifo_bias_37_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_37_write,
        fifo_norm_36_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_36_din,
        fifo_norm_36_num_data_valid => ap_const_lv2_0,
        fifo_norm_36_fifo_cap => ap_const_lv2_0,
        fifo_norm_36_full_n => fifo_norm_36_full_n,
        fifo_norm_36_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_36_write,
        fifo_bias_36_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_36_din,
        fifo_bias_36_num_data_valid => ap_const_lv2_0,
        fifo_bias_36_fifo_cap => ap_const_lv2_0,
        fifo_bias_36_full_n => fifo_bias_36_full_n,
        fifo_bias_36_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_36_write,
        fifo_norm_35_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_35_din,
        fifo_norm_35_num_data_valid => ap_const_lv2_0,
        fifo_norm_35_fifo_cap => ap_const_lv2_0,
        fifo_norm_35_full_n => fifo_norm_35_full_n,
        fifo_norm_35_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_35_write,
        fifo_bias_35_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_35_din,
        fifo_bias_35_num_data_valid => ap_const_lv2_0,
        fifo_bias_35_fifo_cap => ap_const_lv2_0,
        fifo_bias_35_full_n => fifo_bias_35_full_n,
        fifo_bias_35_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_35_write,
        fifo_norm_34_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_34_din,
        fifo_norm_34_num_data_valid => ap_const_lv2_0,
        fifo_norm_34_fifo_cap => ap_const_lv2_0,
        fifo_norm_34_full_n => fifo_norm_34_full_n,
        fifo_norm_34_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_34_write,
        fifo_bias_34_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_34_din,
        fifo_bias_34_num_data_valid => ap_const_lv2_0,
        fifo_bias_34_fifo_cap => ap_const_lv2_0,
        fifo_bias_34_full_n => fifo_bias_34_full_n,
        fifo_bias_34_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_34_write,
        fifo_norm_33_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_33_din,
        fifo_norm_33_num_data_valid => ap_const_lv2_0,
        fifo_norm_33_fifo_cap => ap_const_lv2_0,
        fifo_norm_33_full_n => fifo_norm_33_full_n,
        fifo_norm_33_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_33_write,
        fifo_bias_33_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_33_din,
        fifo_bias_33_num_data_valid => ap_const_lv2_0,
        fifo_bias_33_fifo_cap => ap_const_lv2_0,
        fifo_bias_33_full_n => fifo_bias_33_full_n,
        fifo_bias_33_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_33_write,
        fifo_norm_32_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_32_din,
        fifo_norm_32_num_data_valid => ap_const_lv2_0,
        fifo_norm_32_fifo_cap => ap_const_lv2_0,
        fifo_norm_32_full_n => fifo_norm_32_full_n,
        fifo_norm_32_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_32_write,
        fifo_bias_32_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_32_din,
        fifo_bias_32_num_data_valid => ap_const_lv2_0,
        fifo_bias_32_fifo_cap => ap_const_lv2_0,
        fifo_bias_32_full_n => fifo_bias_32_full_n,
        fifo_bias_32_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_32_write,
        fifo_norm_31_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_31_din,
        fifo_norm_31_num_data_valid => ap_const_lv2_0,
        fifo_norm_31_fifo_cap => ap_const_lv2_0,
        fifo_norm_31_full_n => fifo_norm_31_full_n,
        fifo_norm_31_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_31_write,
        fifo_bias_31_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_31_din,
        fifo_bias_31_num_data_valid => ap_const_lv2_0,
        fifo_bias_31_fifo_cap => ap_const_lv2_0,
        fifo_bias_31_full_n => fifo_bias_31_full_n,
        fifo_bias_31_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_31_write,
        fifo_norm_30_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_30_din,
        fifo_norm_30_num_data_valid => ap_const_lv2_0,
        fifo_norm_30_fifo_cap => ap_const_lv2_0,
        fifo_norm_30_full_n => fifo_norm_30_full_n,
        fifo_norm_30_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_30_write,
        fifo_bias_30_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_30_din,
        fifo_bias_30_num_data_valid => ap_const_lv2_0,
        fifo_bias_30_fifo_cap => ap_const_lv2_0,
        fifo_bias_30_full_n => fifo_bias_30_full_n,
        fifo_bias_30_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_30_write,
        fifo_norm_29_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_29_din,
        fifo_norm_29_num_data_valid => ap_const_lv2_0,
        fifo_norm_29_fifo_cap => ap_const_lv2_0,
        fifo_norm_29_full_n => fifo_norm_29_full_n,
        fifo_norm_29_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_29_write,
        fifo_bias_29_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_29_din,
        fifo_bias_29_num_data_valid => ap_const_lv2_0,
        fifo_bias_29_fifo_cap => ap_const_lv2_0,
        fifo_bias_29_full_n => fifo_bias_29_full_n,
        fifo_bias_29_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_29_write,
        fifo_norm_28_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_28_din,
        fifo_norm_28_num_data_valid => ap_const_lv2_0,
        fifo_norm_28_fifo_cap => ap_const_lv2_0,
        fifo_norm_28_full_n => fifo_norm_28_full_n,
        fifo_norm_28_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_28_write,
        fifo_bias_28_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_28_din,
        fifo_bias_28_num_data_valid => ap_const_lv2_0,
        fifo_bias_28_fifo_cap => ap_const_lv2_0,
        fifo_bias_28_full_n => fifo_bias_28_full_n,
        fifo_bias_28_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_28_write,
        fifo_norm_27_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_27_din,
        fifo_norm_27_num_data_valid => ap_const_lv2_0,
        fifo_norm_27_fifo_cap => ap_const_lv2_0,
        fifo_norm_27_full_n => fifo_norm_27_full_n,
        fifo_norm_27_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_27_write,
        fifo_bias_27_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_27_din,
        fifo_bias_27_num_data_valid => ap_const_lv2_0,
        fifo_bias_27_fifo_cap => ap_const_lv2_0,
        fifo_bias_27_full_n => fifo_bias_27_full_n,
        fifo_bias_27_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_27_write,
        fifo_norm_26_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_26_din,
        fifo_norm_26_num_data_valid => ap_const_lv2_0,
        fifo_norm_26_fifo_cap => ap_const_lv2_0,
        fifo_norm_26_full_n => fifo_norm_26_full_n,
        fifo_norm_26_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_26_write,
        fifo_bias_26_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_26_din,
        fifo_bias_26_num_data_valid => ap_const_lv2_0,
        fifo_bias_26_fifo_cap => ap_const_lv2_0,
        fifo_bias_26_full_n => fifo_bias_26_full_n,
        fifo_bias_26_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_26_write,
        fifo_norm_25_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_25_din,
        fifo_norm_25_num_data_valid => ap_const_lv2_0,
        fifo_norm_25_fifo_cap => ap_const_lv2_0,
        fifo_norm_25_full_n => fifo_norm_25_full_n,
        fifo_norm_25_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_25_write,
        fifo_bias_25_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_25_din,
        fifo_bias_25_num_data_valid => ap_const_lv2_0,
        fifo_bias_25_fifo_cap => ap_const_lv2_0,
        fifo_bias_25_full_n => fifo_bias_25_full_n,
        fifo_bias_25_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_25_write,
        fifo_norm_24_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_24_din,
        fifo_norm_24_num_data_valid => ap_const_lv2_0,
        fifo_norm_24_fifo_cap => ap_const_lv2_0,
        fifo_norm_24_full_n => fifo_norm_24_full_n,
        fifo_norm_24_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_24_write,
        fifo_bias_24_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_24_din,
        fifo_bias_24_num_data_valid => ap_const_lv2_0,
        fifo_bias_24_fifo_cap => ap_const_lv2_0,
        fifo_bias_24_full_n => fifo_bias_24_full_n,
        fifo_bias_24_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_24_write,
        fifo_norm_23_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_23_din,
        fifo_norm_23_num_data_valid => ap_const_lv2_0,
        fifo_norm_23_fifo_cap => ap_const_lv2_0,
        fifo_norm_23_full_n => fifo_norm_23_full_n,
        fifo_norm_23_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_23_write,
        fifo_bias_23_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_23_din,
        fifo_bias_23_num_data_valid => ap_const_lv2_0,
        fifo_bias_23_fifo_cap => ap_const_lv2_0,
        fifo_bias_23_full_n => fifo_bias_23_full_n,
        fifo_bias_23_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_23_write,
        fifo_norm_22_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_22_din,
        fifo_norm_22_num_data_valid => ap_const_lv2_0,
        fifo_norm_22_fifo_cap => ap_const_lv2_0,
        fifo_norm_22_full_n => fifo_norm_22_full_n,
        fifo_norm_22_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_22_write,
        fifo_bias_22_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_22_din,
        fifo_bias_22_num_data_valid => ap_const_lv2_0,
        fifo_bias_22_fifo_cap => ap_const_lv2_0,
        fifo_bias_22_full_n => fifo_bias_22_full_n,
        fifo_bias_22_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_22_write,
        fifo_norm_21_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_21_din,
        fifo_norm_21_num_data_valid => ap_const_lv2_0,
        fifo_norm_21_fifo_cap => ap_const_lv2_0,
        fifo_norm_21_full_n => fifo_norm_21_full_n,
        fifo_norm_21_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_21_write,
        fifo_bias_21_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_21_din,
        fifo_bias_21_num_data_valid => ap_const_lv2_0,
        fifo_bias_21_fifo_cap => ap_const_lv2_0,
        fifo_bias_21_full_n => fifo_bias_21_full_n,
        fifo_bias_21_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_21_write,
        fifo_norm_20_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_20_din,
        fifo_norm_20_num_data_valid => ap_const_lv2_0,
        fifo_norm_20_fifo_cap => ap_const_lv2_0,
        fifo_norm_20_full_n => fifo_norm_20_full_n,
        fifo_norm_20_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_20_write,
        fifo_bias_20_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_20_din,
        fifo_bias_20_num_data_valid => ap_const_lv2_0,
        fifo_bias_20_fifo_cap => ap_const_lv2_0,
        fifo_bias_20_full_n => fifo_bias_20_full_n,
        fifo_bias_20_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_20_write,
        fifo_norm_19_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_19_din,
        fifo_norm_19_num_data_valid => ap_const_lv2_0,
        fifo_norm_19_fifo_cap => ap_const_lv2_0,
        fifo_norm_19_full_n => fifo_norm_19_full_n,
        fifo_norm_19_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_19_write,
        fifo_bias_19_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_19_din,
        fifo_bias_19_num_data_valid => ap_const_lv2_0,
        fifo_bias_19_fifo_cap => ap_const_lv2_0,
        fifo_bias_19_full_n => fifo_bias_19_full_n,
        fifo_bias_19_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_19_write,
        fifo_norm_18_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_18_din,
        fifo_norm_18_num_data_valid => ap_const_lv2_0,
        fifo_norm_18_fifo_cap => ap_const_lv2_0,
        fifo_norm_18_full_n => fifo_norm_18_full_n,
        fifo_norm_18_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_18_write,
        fifo_bias_18_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_18_din,
        fifo_bias_18_num_data_valid => ap_const_lv2_0,
        fifo_bias_18_fifo_cap => ap_const_lv2_0,
        fifo_bias_18_full_n => fifo_bias_18_full_n,
        fifo_bias_18_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_18_write,
        fifo_norm_17_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_17_din,
        fifo_norm_17_num_data_valid => ap_const_lv2_0,
        fifo_norm_17_fifo_cap => ap_const_lv2_0,
        fifo_norm_17_full_n => fifo_norm_17_full_n,
        fifo_norm_17_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_17_write,
        fifo_bias_17_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_17_din,
        fifo_bias_17_num_data_valid => ap_const_lv2_0,
        fifo_bias_17_fifo_cap => ap_const_lv2_0,
        fifo_bias_17_full_n => fifo_bias_17_full_n,
        fifo_bias_17_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_17_write,
        fifo_norm_16_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_16_din,
        fifo_norm_16_num_data_valid => ap_const_lv2_0,
        fifo_norm_16_fifo_cap => ap_const_lv2_0,
        fifo_norm_16_full_n => fifo_norm_16_full_n,
        fifo_norm_16_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_16_write,
        fifo_bias_16_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_16_din,
        fifo_bias_16_num_data_valid => ap_const_lv2_0,
        fifo_bias_16_fifo_cap => ap_const_lv2_0,
        fifo_bias_16_full_n => fifo_bias_16_full_n,
        fifo_bias_16_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_16_write,
        fifo_norm_15_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_15_din,
        fifo_norm_15_num_data_valid => ap_const_lv2_0,
        fifo_norm_15_fifo_cap => ap_const_lv2_0,
        fifo_norm_15_full_n => fifo_norm_15_full_n,
        fifo_norm_15_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_15_write,
        fifo_bias_15_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_15_din,
        fifo_bias_15_num_data_valid => ap_const_lv2_0,
        fifo_bias_15_fifo_cap => ap_const_lv2_0,
        fifo_bias_15_full_n => fifo_bias_15_full_n,
        fifo_bias_15_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_15_write,
        fifo_norm_14_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_14_din,
        fifo_norm_14_num_data_valid => ap_const_lv2_0,
        fifo_norm_14_fifo_cap => ap_const_lv2_0,
        fifo_norm_14_full_n => fifo_norm_14_full_n,
        fifo_norm_14_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_14_write,
        fifo_bias_14_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_14_din,
        fifo_bias_14_num_data_valid => ap_const_lv2_0,
        fifo_bias_14_fifo_cap => ap_const_lv2_0,
        fifo_bias_14_full_n => fifo_bias_14_full_n,
        fifo_bias_14_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_14_write,
        fifo_norm_13_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_13_din,
        fifo_norm_13_num_data_valid => ap_const_lv2_0,
        fifo_norm_13_fifo_cap => ap_const_lv2_0,
        fifo_norm_13_full_n => fifo_norm_13_full_n,
        fifo_norm_13_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_13_write,
        fifo_bias_13_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_13_din,
        fifo_bias_13_num_data_valid => ap_const_lv2_0,
        fifo_bias_13_fifo_cap => ap_const_lv2_0,
        fifo_bias_13_full_n => fifo_bias_13_full_n,
        fifo_bias_13_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_13_write,
        fifo_norm_12_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_12_din,
        fifo_norm_12_num_data_valid => ap_const_lv2_0,
        fifo_norm_12_fifo_cap => ap_const_lv2_0,
        fifo_norm_12_full_n => fifo_norm_12_full_n,
        fifo_norm_12_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_12_write,
        fifo_bias_12_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_12_din,
        fifo_bias_12_num_data_valid => ap_const_lv2_0,
        fifo_bias_12_fifo_cap => ap_const_lv2_0,
        fifo_bias_12_full_n => fifo_bias_12_full_n,
        fifo_bias_12_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_12_write,
        fifo_norm_11_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_11_din,
        fifo_norm_11_num_data_valid => ap_const_lv2_0,
        fifo_norm_11_fifo_cap => ap_const_lv2_0,
        fifo_norm_11_full_n => fifo_norm_11_full_n,
        fifo_norm_11_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_11_write,
        fifo_bias_11_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_11_din,
        fifo_bias_11_num_data_valid => ap_const_lv2_0,
        fifo_bias_11_fifo_cap => ap_const_lv2_0,
        fifo_bias_11_full_n => fifo_bias_11_full_n,
        fifo_bias_11_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_11_write,
        fifo_norm_10_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_10_din,
        fifo_norm_10_num_data_valid => ap_const_lv2_0,
        fifo_norm_10_fifo_cap => ap_const_lv2_0,
        fifo_norm_10_full_n => fifo_norm_10_full_n,
        fifo_norm_10_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_10_write,
        fifo_bias_10_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_10_din,
        fifo_bias_10_num_data_valid => ap_const_lv2_0,
        fifo_bias_10_fifo_cap => ap_const_lv2_0,
        fifo_bias_10_full_n => fifo_bias_10_full_n,
        fifo_bias_10_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_10_write,
        fifo_norm_9_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_9_din,
        fifo_norm_9_num_data_valid => ap_const_lv2_0,
        fifo_norm_9_fifo_cap => ap_const_lv2_0,
        fifo_norm_9_full_n => fifo_norm_9_full_n,
        fifo_norm_9_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_9_write,
        fifo_bias_9_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_9_din,
        fifo_bias_9_num_data_valid => ap_const_lv2_0,
        fifo_bias_9_fifo_cap => ap_const_lv2_0,
        fifo_bias_9_full_n => fifo_bias_9_full_n,
        fifo_bias_9_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_9_write,
        fifo_norm_8_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_8_din,
        fifo_norm_8_num_data_valid => ap_const_lv2_0,
        fifo_norm_8_fifo_cap => ap_const_lv2_0,
        fifo_norm_8_full_n => fifo_norm_8_full_n,
        fifo_norm_8_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_8_write,
        fifo_bias_8_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_8_din,
        fifo_bias_8_num_data_valid => ap_const_lv2_0,
        fifo_bias_8_fifo_cap => ap_const_lv2_0,
        fifo_bias_8_full_n => fifo_bias_8_full_n,
        fifo_bias_8_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_8_write,
        fifo_norm_7_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_7_din,
        fifo_norm_7_num_data_valid => ap_const_lv2_0,
        fifo_norm_7_fifo_cap => ap_const_lv2_0,
        fifo_norm_7_full_n => fifo_norm_7_full_n,
        fifo_norm_7_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_7_write,
        fifo_bias_7_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_7_din,
        fifo_bias_7_num_data_valid => ap_const_lv2_0,
        fifo_bias_7_fifo_cap => ap_const_lv2_0,
        fifo_bias_7_full_n => fifo_bias_7_full_n,
        fifo_bias_7_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_7_write,
        fifo_norm_6_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_6_din,
        fifo_norm_6_num_data_valid => ap_const_lv2_0,
        fifo_norm_6_fifo_cap => ap_const_lv2_0,
        fifo_norm_6_full_n => fifo_norm_6_full_n,
        fifo_norm_6_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_6_write,
        fifo_bias_6_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_6_din,
        fifo_bias_6_num_data_valid => ap_const_lv2_0,
        fifo_bias_6_fifo_cap => ap_const_lv2_0,
        fifo_bias_6_full_n => fifo_bias_6_full_n,
        fifo_bias_6_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_6_write,
        fifo_norm_5_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_5_din,
        fifo_norm_5_num_data_valid => ap_const_lv2_0,
        fifo_norm_5_fifo_cap => ap_const_lv2_0,
        fifo_norm_5_full_n => fifo_norm_5_full_n,
        fifo_norm_5_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_5_write,
        fifo_bias_5_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_5_din,
        fifo_bias_5_num_data_valid => ap_const_lv2_0,
        fifo_bias_5_fifo_cap => ap_const_lv2_0,
        fifo_bias_5_full_n => fifo_bias_5_full_n,
        fifo_bias_5_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_5_write,
        fifo_norm_4_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_4_din,
        fifo_norm_4_num_data_valid => ap_const_lv2_0,
        fifo_norm_4_fifo_cap => ap_const_lv2_0,
        fifo_norm_4_full_n => fifo_norm_4_full_n,
        fifo_norm_4_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_4_write,
        fifo_bias_4_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_4_din,
        fifo_bias_4_num_data_valid => ap_const_lv2_0,
        fifo_bias_4_fifo_cap => ap_const_lv2_0,
        fifo_bias_4_full_n => fifo_bias_4_full_n,
        fifo_bias_4_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_4_write,
        fifo_norm_3_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_3_din,
        fifo_norm_3_num_data_valid => ap_const_lv2_0,
        fifo_norm_3_fifo_cap => ap_const_lv2_0,
        fifo_norm_3_full_n => fifo_norm_3_full_n,
        fifo_norm_3_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_3_write,
        fifo_bias_3_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_3_din,
        fifo_bias_3_num_data_valid => ap_const_lv2_0,
        fifo_bias_3_fifo_cap => ap_const_lv2_0,
        fifo_bias_3_full_n => fifo_bias_3_full_n,
        fifo_bias_3_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_3_write,
        fifo_norm_2_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_2_din,
        fifo_norm_2_num_data_valid => ap_const_lv2_0,
        fifo_norm_2_fifo_cap => ap_const_lv2_0,
        fifo_norm_2_full_n => fifo_norm_2_full_n,
        fifo_norm_2_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_2_write,
        fifo_bias_2_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_2_din,
        fifo_bias_2_num_data_valid => ap_const_lv2_0,
        fifo_bias_2_fifo_cap => ap_const_lv2_0,
        fifo_bias_2_full_n => fifo_bias_2_full_n,
        fifo_bias_2_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_2_write,
        fifo_norm_1_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_1_din,
        fifo_norm_1_num_data_valid => ap_const_lv2_0,
        fifo_norm_1_fifo_cap => ap_const_lv2_0,
        fifo_norm_1_full_n => fifo_norm_1_full_n,
        fifo_norm_1_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_1_write,
        fifo_bias_1_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_1_din,
        fifo_bias_1_num_data_valid => ap_const_lv2_0,
        fifo_bias_1_fifo_cap => ap_const_lv2_0,
        fifo_bias_1_full_n => fifo_bias_1_full_n,
        fifo_bias_1_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_1_write,
        fifo_norm_0_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_0_din,
        fifo_norm_0_num_data_valid => ap_const_lv2_0,
        fifo_norm_0_fifo_cap => ap_const_lv2_0,
        fifo_norm_0_full_n => fifo_norm_0_full_n,
        fifo_norm_0_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_0_write,
        fifo_bias_0_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_0_din,
        fifo_bias_0_num_data_valid => ap_const_lv2_0,
        fifo_bias_0_fifo_cap => ap_const_lv2_0,
        fifo_bias_0_full_n => fifo_bias_0_full_n,
        fifo_bias_0_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_0_write,
        fifo_norm_127_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_127_din,
        fifo_norm_127_num_data_valid => ap_const_lv2_0,
        fifo_norm_127_fifo_cap => ap_const_lv2_0,
        fifo_norm_127_full_n => fifo_norm_127_full_n,
        fifo_norm_127_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_127_write,
        fifo_bias_127_din => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_127_din,
        fifo_bias_127_num_data_valid => ap_const_lv2_0,
        fifo_bias_127_fifo_cap => ap_const_lv2_0,
        fifo_bias_127_full_n => fifo_bias_127_full_n,
        fifo_bias_127_write => grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_127_write,
        M => M,
        Norm_load => Norm,
        Bias_load => Bias);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_ready = ap_const_logic_1)) then 
                    grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, mode, mode_read_read_fu_542_p2, ap_block_state1, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1) and (mode_read_read_fu_542_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1) and (mode = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_done = ap_const_logic_0) and (mode = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    fifo_bias_0_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_0_din;

    fifo_bias_0_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_0_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_0_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_0_write;
        else 
            fifo_bias_0_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_100_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_100_din;

    fifo_bias_100_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_100_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_100_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_100_write;
        else 
            fifo_bias_100_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_101_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_101_din;

    fifo_bias_101_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_101_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_101_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_101_write;
        else 
            fifo_bias_101_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_102_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_102_din;

    fifo_bias_102_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_102_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_102_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_102_write;
        else 
            fifo_bias_102_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_103_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_103_din;

    fifo_bias_103_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_103_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_103_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_103_write;
        else 
            fifo_bias_103_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_104_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_104_din;

    fifo_bias_104_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_104_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_104_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_104_write;
        else 
            fifo_bias_104_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_105_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_105_din;

    fifo_bias_105_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_105_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_105_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_105_write;
        else 
            fifo_bias_105_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_106_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_106_din;

    fifo_bias_106_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_106_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_106_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_106_write;
        else 
            fifo_bias_106_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_107_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_107_din;

    fifo_bias_107_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_107_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_107_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_107_write;
        else 
            fifo_bias_107_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_108_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_108_din;

    fifo_bias_108_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_108_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_108_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_108_write;
        else 
            fifo_bias_108_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_109_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_109_din;

    fifo_bias_109_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_109_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_109_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_109_write;
        else 
            fifo_bias_109_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_10_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_10_din;

    fifo_bias_10_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_10_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_10_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_10_write;
        else 
            fifo_bias_10_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_110_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_110_din;

    fifo_bias_110_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_110_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_110_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_110_write;
        else 
            fifo_bias_110_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_111_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_111_din;

    fifo_bias_111_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_111_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_111_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_111_write;
        else 
            fifo_bias_111_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_112_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_112_din;

    fifo_bias_112_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_112_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_112_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_112_write;
        else 
            fifo_bias_112_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_113_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_113_din;

    fifo_bias_113_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_113_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_113_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_113_write;
        else 
            fifo_bias_113_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_114_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_114_din;

    fifo_bias_114_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_114_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_114_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_114_write;
        else 
            fifo_bias_114_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_115_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_115_din;

    fifo_bias_115_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_115_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_115_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_115_write;
        else 
            fifo_bias_115_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_116_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_116_din;

    fifo_bias_116_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_116_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_116_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_116_write;
        else 
            fifo_bias_116_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_117_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_117_din;

    fifo_bias_117_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_117_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_117_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_117_write;
        else 
            fifo_bias_117_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_118_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_118_din;

    fifo_bias_118_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_118_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_118_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_118_write;
        else 
            fifo_bias_118_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_119_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_119_din;

    fifo_bias_119_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_119_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_119_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_119_write;
        else 
            fifo_bias_119_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_11_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_11_din;

    fifo_bias_11_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_11_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_11_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_11_write;
        else 
            fifo_bias_11_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_120_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_120_din;

    fifo_bias_120_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_120_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_120_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_120_write;
        else 
            fifo_bias_120_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_121_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_121_din;

    fifo_bias_121_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_121_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_121_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_121_write;
        else 
            fifo_bias_121_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_122_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_122_din;

    fifo_bias_122_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_122_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_122_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_122_write;
        else 
            fifo_bias_122_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_123_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_123_din;

    fifo_bias_123_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_123_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_123_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_123_write;
        else 
            fifo_bias_123_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_124_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_124_din;

    fifo_bias_124_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_124_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_124_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_124_write;
        else 
            fifo_bias_124_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_125_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_125_din;

    fifo_bias_125_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_125_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_125_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_125_write;
        else 
            fifo_bias_125_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_126_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_126_din;

    fifo_bias_126_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_126_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_126_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_126_write;
        else 
            fifo_bias_126_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_127_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_127_din;

    fifo_bias_127_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_127_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_127_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_127_write;
        else 
            fifo_bias_127_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_12_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_12_din;

    fifo_bias_12_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_12_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_12_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_12_write;
        else 
            fifo_bias_12_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_13_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_13_din;

    fifo_bias_13_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_13_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_13_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_13_write;
        else 
            fifo_bias_13_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_14_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_14_din;

    fifo_bias_14_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_14_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_14_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_14_write;
        else 
            fifo_bias_14_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_15_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_15_din;

    fifo_bias_15_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_15_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_15_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_15_write;
        else 
            fifo_bias_15_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_16_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_16_din;

    fifo_bias_16_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_16_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_16_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_16_write;
        else 
            fifo_bias_16_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_17_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_17_din;

    fifo_bias_17_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_17_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_17_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_17_write;
        else 
            fifo_bias_17_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_18_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_18_din;

    fifo_bias_18_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_18_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_18_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_18_write;
        else 
            fifo_bias_18_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_19_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_19_din;

    fifo_bias_19_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_19_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_19_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_19_write;
        else 
            fifo_bias_19_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_1_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_1_din;

    fifo_bias_1_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_1_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_1_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_1_write;
        else 
            fifo_bias_1_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_20_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_20_din;

    fifo_bias_20_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_20_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_20_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_20_write;
        else 
            fifo_bias_20_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_21_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_21_din;

    fifo_bias_21_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_21_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_21_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_21_write;
        else 
            fifo_bias_21_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_22_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_22_din;

    fifo_bias_22_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_22_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_22_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_22_write;
        else 
            fifo_bias_22_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_23_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_23_din;

    fifo_bias_23_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_23_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_23_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_23_write;
        else 
            fifo_bias_23_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_24_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_24_din;

    fifo_bias_24_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_24_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_24_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_24_write;
        else 
            fifo_bias_24_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_25_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_25_din;

    fifo_bias_25_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_25_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_25_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_25_write;
        else 
            fifo_bias_25_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_26_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_26_din;

    fifo_bias_26_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_26_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_26_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_26_write;
        else 
            fifo_bias_26_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_27_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_27_din;

    fifo_bias_27_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_27_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_27_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_27_write;
        else 
            fifo_bias_27_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_28_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_28_din;

    fifo_bias_28_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_28_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_28_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_28_write;
        else 
            fifo_bias_28_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_29_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_29_din;

    fifo_bias_29_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_29_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_29_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_29_write;
        else 
            fifo_bias_29_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_2_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_2_din;

    fifo_bias_2_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_2_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_2_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_2_write;
        else 
            fifo_bias_2_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_30_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_30_din;

    fifo_bias_30_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_30_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_30_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_30_write;
        else 
            fifo_bias_30_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_31_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_31_din;

    fifo_bias_31_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_31_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_31_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_31_write;
        else 
            fifo_bias_31_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_32_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_32_din;

    fifo_bias_32_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_32_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_32_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_32_write;
        else 
            fifo_bias_32_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_33_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_33_din;

    fifo_bias_33_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_33_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_33_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_33_write;
        else 
            fifo_bias_33_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_34_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_34_din;

    fifo_bias_34_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_34_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_34_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_34_write;
        else 
            fifo_bias_34_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_35_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_35_din;

    fifo_bias_35_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_35_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_35_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_35_write;
        else 
            fifo_bias_35_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_36_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_36_din;

    fifo_bias_36_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_36_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_36_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_36_write;
        else 
            fifo_bias_36_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_37_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_37_din;

    fifo_bias_37_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_37_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_37_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_37_write;
        else 
            fifo_bias_37_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_38_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_38_din;

    fifo_bias_38_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_38_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_38_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_38_write;
        else 
            fifo_bias_38_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_39_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_39_din;

    fifo_bias_39_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_39_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_39_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_39_write;
        else 
            fifo_bias_39_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_3_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_3_din;

    fifo_bias_3_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_3_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_3_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_3_write;
        else 
            fifo_bias_3_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_40_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_40_din;

    fifo_bias_40_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_40_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_40_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_40_write;
        else 
            fifo_bias_40_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_41_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_41_din;

    fifo_bias_41_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_41_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_41_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_41_write;
        else 
            fifo_bias_41_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_42_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_42_din;

    fifo_bias_42_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_42_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_42_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_42_write;
        else 
            fifo_bias_42_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_43_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_43_din;

    fifo_bias_43_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_43_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_43_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_43_write;
        else 
            fifo_bias_43_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_44_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_44_din;

    fifo_bias_44_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_44_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_44_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_44_write;
        else 
            fifo_bias_44_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_45_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_45_din;

    fifo_bias_45_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_45_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_45_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_45_write;
        else 
            fifo_bias_45_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_46_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_46_din;

    fifo_bias_46_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_46_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_46_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_46_write;
        else 
            fifo_bias_46_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_47_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_47_din;

    fifo_bias_47_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_47_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_47_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_47_write;
        else 
            fifo_bias_47_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_48_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_48_din;

    fifo_bias_48_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_48_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_48_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_48_write;
        else 
            fifo_bias_48_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_49_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_49_din;

    fifo_bias_49_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_49_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_49_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_49_write;
        else 
            fifo_bias_49_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_4_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_4_din;

    fifo_bias_4_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_4_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_4_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_4_write;
        else 
            fifo_bias_4_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_50_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_50_din;

    fifo_bias_50_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_50_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_50_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_50_write;
        else 
            fifo_bias_50_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_51_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_51_din;

    fifo_bias_51_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_51_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_51_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_51_write;
        else 
            fifo_bias_51_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_52_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_52_din;

    fifo_bias_52_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_52_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_52_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_52_write;
        else 
            fifo_bias_52_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_53_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_53_din;

    fifo_bias_53_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_53_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_53_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_53_write;
        else 
            fifo_bias_53_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_54_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_54_din;

    fifo_bias_54_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_54_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_54_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_54_write;
        else 
            fifo_bias_54_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_55_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_55_din;

    fifo_bias_55_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_55_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_55_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_55_write;
        else 
            fifo_bias_55_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_56_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_56_din;

    fifo_bias_56_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_56_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_56_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_56_write;
        else 
            fifo_bias_56_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_57_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_57_din;

    fifo_bias_57_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_57_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_57_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_57_write;
        else 
            fifo_bias_57_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_58_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_58_din;

    fifo_bias_58_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_58_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_58_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_58_write;
        else 
            fifo_bias_58_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_59_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_59_din;

    fifo_bias_59_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_59_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_59_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_59_write;
        else 
            fifo_bias_59_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_5_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_5_din;

    fifo_bias_5_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_5_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_5_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_5_write;
        else 
            fifo_bias_5_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_60_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_60_din;

    fifo_bias_60_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_60_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_60_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_60_write;
        else 
            fifo_bias_60_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_61_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_61_din;

    fifo_bias_61_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_61_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_61_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_61_write;
        else 
            fifo_bias_61_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_62_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_62_din;

    fifo_bias_62_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_62_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_62_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_62_write;
        else 
            fifo_bias_62_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_63_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_63_din;

    fifo_bias_63_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_63_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_63_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_63_write;
        else 
            fifo_bias_63_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_64_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_64_din;

    fifo_bias_64_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_64_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_64_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_64_write;
        else 
            fifo_bias_64_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_65_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_65_din;

    fifo_bias_65_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_65_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_65_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_65_write;
        else 
            fifo_bias_65_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_66_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_66_din;

    fifo_bias_66_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_66_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_66_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_66_write;
        else 
            fifo_bias_66_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_67_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_67_din;

    fifo_bias_67_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_67_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_67_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_67_write;
        else 
            fifo_bias_67_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_68_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_68_din;

    fifo_bias_68_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_68_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_68_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_68_write;
        else 
            fifo_bias_68_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_69_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_69_din;

    fifo_bias_69_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_69_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_69_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_69_write;
        else 
            fifo_bias_69_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_6_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_6_din;

    fifo_bias_6_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_6_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_6_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_6_write;
        else 
            fifo_bias_6_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_70_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_70_din;

    fifo_bias_70_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_70_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_70_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_70_write;
        else 
            fifo_bias_70_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_71_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_71_din;

    fifo_bias_71_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_71_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_71_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_71_write;
        else 
            fifo_bias_71_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_72_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_72_din;

    fifo_bias_72_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_72_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_72_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_72_write;
        else 
            fifo_bias_72_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_73_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_73_din;

    fifo_bias_73_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_73_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_73_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_73_write;
        else 
            fifo_bias_73_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_74_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_74_din;

    fifo_bias_74_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_74_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_74_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_74_write;
        else 
            fifo_bias_74_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_75_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_75_din;

    fifo_bias_75_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_75_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_75_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_75_write;
        else 
            fifo_bias_75_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_76_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_76_din;

    fifo_bias_76_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_76_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_76_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_76_write;
        else 
            fifo_bias_76_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_77_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_77_din;

    fifo_bias_77_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_77_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_77_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_77_write;
        else 
            fifo_bias_77_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_78_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_78_din;

    fifo_bias_78_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_78_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_78_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_78_write;
        else 
            fifo_bias_78_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_79_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_79_din;

    fifo_bias_79_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_79_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_79_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_79_write;
        else 
            fifo_bias_79_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_7_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_7_din;

    fifo_bias_7_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_7_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_7_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_7_write;
        else 
            fifo_bias_7_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_80_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_80_din;

    fifo_bias_80_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_80_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_80_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_80_write;
        else 
            fifo_bias_80_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_81_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_81_din;

    fifo_bias_81_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_81_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_81_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_81_write;
        else 
            fifo_bias_81_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_82_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_82_din;

    fifo_bias_82_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_82_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_82_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_82_write;
        else 
            fifo_bias_82_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_83_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_83_din;

    fifo_bias_83_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_83_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_83_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_83_write;
        else 
            fifo_bias_83_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_84_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_84_din;

    fifo_bias_84_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_84_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_84_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_84_write;
        else 
            fifo_bias_84_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_85_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_85_din;

    fifo_bias_85_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_85_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_85_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_85_write;
        else 
            fifo_bias_85_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_86_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_86_din;

    fifo_bias_86_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_86_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_86_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_86_write;
        else 
            fifo_bias_86_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_87_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_87_din;

    fifo_bias_87_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_87_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_87_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_87_write;
        else 
            fifo_bias_87_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_88_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_88_din;

    fifo_bias_88_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_88_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_88_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_88_write;
        else 
            fifo_bias_88_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_89_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_89_din;

    fifo_bias_89_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_89_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_89_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_89_write;
        else 
            fifo_bias_89_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_8_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_8_din;

    fifo_bias_8_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_8_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_8_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_8_write;
        else 
            fifo_bias_8_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_90_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_90_din;

    fifo_bias_90_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_90_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_90_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_90_write;
        else 
            fifo_bias_90_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_91_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_91_din;

    fifo_bias_91_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_91_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_91_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_91_write;
        else 
            fifo_bias_91_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_92_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_92_din;

    fifo_bias_92_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_92_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_92_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_92_write;
        else 
            fifo_bias_92_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_93_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_93_din;

    fifo_bias_93_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_93_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_93_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_93_write;
        else 
            fifo_bias_93_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_94_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_94_din;

    fifo_bias_94_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_94_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_94_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_94_write;
        else 
            fifo_bias_94_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_95_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_95_din;

    fifo_bias_95_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_95_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_95_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_95_write;
        else 
            fifo_bias_95_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_96_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_96_din;

    fifo_bias_96_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_96_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_96_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_96_write;
        else 
            fifo_bias_96_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_97_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_97_din;

    fifo_bias_97_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_97_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_97_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_97_write;
        else 
            fifo_bias_97_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_98_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_98_din;

    fifo_bias_98_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_98_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_98_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_98_write;
        else 
            fifo_bias_98_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_99_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_99_din;

    fifo_bias_99_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_99_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_99_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_99_write;
        else 
            fifo_bias_99_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_bias_9_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_9_din;

    fifo_bias_9_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_9_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_bias_9_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_bias_9_write;
        else 
            fifo_bias_9_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_0_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_0_din;

    fifo_norm_0_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_0_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_0_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_0_write;
        else 
            fifo_norm_0_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_100_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_100_din;

    fifo_norm_100_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_100_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_100_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_100_write;
        else 
            fifo_norm_100_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_101_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_101_din;

    fifo_norm_101_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_101_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_101_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_101_write;
        else 
            fifo_norm_101_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_102_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_102_din;

    fifo_norm_102_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_102_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_102_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_102_write;
        else 
            fifo_norm_102_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_103_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_103_din;

    fifo_norm_103_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_103_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_103_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_103_write;
        else 
            fifo_norm_103_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_104_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_104_din;

    fifo_norm_104_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_104_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_104_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_104_write;
        else 
            fifo_norm_104_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_105_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_105_din;

    fifo_norm_105_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_105_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_105_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_105_write;
        else 
            fifo_norm_105_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_106_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_106_din;

    fifo_norm_106_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_106_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_106_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_106_write;
        else 
            fifo_norm_106_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_107_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_107_din;

    fifo_norm_107_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_107_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_107_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_107_write;
        else 
            fifo_norm_107_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_108_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_108_din;

    fifo_norm_108_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_108_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_108_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_108_write;
        else 
            fifo_norm_108_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_109_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_109_din;

    fifo_norm_109_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_109_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_109_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_109_write;
        else 
            fifo_norm_109_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_10_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_10_din;

    fifo_norm_10_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_10_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_10_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_10_write;
        else 
            fifo_norm_10_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_110_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_110_din;

    fifo_norm_110_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_110_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_110_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_110_write;
        else 
            fifo_norm_110_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_111_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_111_din;

    fifo_norm_111_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_111_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_111_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_111_write;
        else 
            fifo_norm_111_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_112_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_112_din;

    fifo_norm_112_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_112_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_112_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_112_write;
        else 
            fifo_norm_112_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_113_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_113_din;

    fifo_norm_113_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_113_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_113_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_113_write;
        else 
            fifo_norm_113_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_114_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_114_din;

    fifo_norm_114_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_114_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_114_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_114_write;
        else 
            fifo_norm_114_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_115_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_115_din;

    fifo_norm_115_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_115_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_115_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_115_write;
        else 
            fifo_norm_115_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_116_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_116_din;

    fifo_norm_116_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_116_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_116_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_116_write;
        else 
            fifo_norm_116_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_117_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_117_din;

    fifo_norm_117_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_117_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_117_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_117_write;
        else 
            fifo_norm_117_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_118_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_118_din;

    fifo_norm_118_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_118_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_118_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_118_write;
        else 
            fifo_norm_118_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_119_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_119_din;

    fifo_norm_119_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_119_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_119_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_119_write;
        else 
            fifo_norm_119_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_11_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_11_din;

    fifo_norm_11_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_11_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_11_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_11_write;
        else 
            fifo_norm_11_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_120_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_120_din;

    fifo_norm_120_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_120_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_120_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_120_write;
        else 
            fifo_norm_120_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_121_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_121_din;

    fifo_norm_121_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_121_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_121_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_121_write;
        else 
            fifo_norm_121_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_122_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_122_din;

    fifo_norm_122_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_122_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_122_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_122_write;
        else 
            fifo_norm_122_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_123_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_123_din;

    fifo_norm_123_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_123_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_123_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_123_write;
        else 
            fifo_norm_123_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_124_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_124_din;

    fifo_norm_124_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_124_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_124_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_124_write;
        else 
            fifo_norm_124_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_125_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_125_din;

    fifo_norm_125_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_125_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_125_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_125_write;
        else 
            fifo_norm_125_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_126_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_126_din;

    fifo_norm_126_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_126_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_126_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_126_write;
        else 
            fifo_norm_126_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_127_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_127_din;

    fifo_norm_127_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_127_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_127_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_127_write;
        else 
            fifo_norm_127_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_12_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_12_din;

    fifo_norm_12_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_12_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_12_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_12_write;
        else 
            fifo_norm_12_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_13_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_13_din;

    fifo_norm_13_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_13_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_13_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_13_write;
        else 
            fifo_norm_13_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_14_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_14_din;

    fifo_norm_14_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_14_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_14_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_14_write;
        else 
            fifo_norm_14_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_15_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_15_din;

    fifo_norm_15_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_15_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_15_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_15_write;
        else 
            fifo_norm_15_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_16_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_16_din;

    fifo_norm_16_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_16_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_16_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_16_write;
        else 
            fifo_norm_16_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_17_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_17_din;

    fifo_norm_17_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_17_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_17_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_17_write;
        else 
            fifo_norm_17_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_18_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_18_din;

    fifo_norm_18_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_18_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_18_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_18_write;
        else 
            fifo_norm_18_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_19_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_19_din;

    fifo_norm_19_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_19_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_19_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_19_write;
        else 
            fifo_norm_19_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_1_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_1_din;

    fifo_norm_1_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_1_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_1_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_1_write;
        else 
            fifo_norm_1_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_20_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_20_din;

    fifo_norm_20_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_20_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_20_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_20_write;
        else 
            fifo_norm_20_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_21_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_21_din;

    fifo_norm_21_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_21_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_21_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_21_write;
        else 
            fifo_norm_21_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_22_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_22_din;

    fifo_norm_22_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_22_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_22_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_22_write;
        else 
            fifo_norm_22_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_23_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_23_din;

    fifo_norm_23_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_23_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_23_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_23_write;
        else 
            fifo_norm_23_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_24_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_24_din;

    fifo_norm_24_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_24_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_24_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_24_write;
        else 
            fifo_norm_24_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_25_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_25_din;

    fifo_norm_25_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_25_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_25_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_25_write;
        else 
            fifo_norm_25_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_26_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_26_din;

    fifo_norm_26_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_26_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_26_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_26_write;
        else 
            fifo_norm_26_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_27_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_27_din;

    fifo_norm_27_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_27_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_27_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_27_write;
        else 
            fifo_norm_27_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_28_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_28_din;

    fifo_norm_28_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_28_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_28_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_28_write;
        else 
            fifo_norm_28_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_29_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_29_din;

    fifo_norm_29_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_29_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_29_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_29_write;
        else 
            fifo_norm_29_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_2_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_2_din;

    fifo_norm_2_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_2_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_2_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_2_write;
        else 
            fifo_norm_2_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_30_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_30_din;

    fifo_norm_30_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_30_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_30_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_30_write;
        else 
            fifo_norm_30_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_31_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_31_din;

    fifo_norm_31_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_31_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_31_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_31_write;
        else 
            fifo_norm_31_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_32_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_32_din;

    fifo_norm_32_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_32_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_32_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_32_write;
        else 
            fifo_norm_32_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_33_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_33_din;

    fifo_norm_33_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_33_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_33_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_33_write;
        else 
            fifo_norm_33_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_34_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_34_din;

    fifo_norm_34_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_34_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_34_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_34_write;
        else 
            fifo_norm_34_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_35_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_35_din;

    fifo_norm_35_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_35_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_35_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_35_write;
        else 
            fifo_norm_35_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_36_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_36_din;

    fifo_norm_36_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_36_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_36_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_36_write;
        else 
            fifo_norm_36_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_37_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_37_din;

    fifo_norm_37_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_37_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_37_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_37_write;
        else 
            fifo_norm_37_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_38_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_38_din;

    fifo_norm_38_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_38_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_38_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_38_write;
        else 
            fifo_norm_38_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_39_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_39_din;

    fifo_norm_39_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_39_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_39_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_39_write;
        else 
            fifo_norm_39_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_3_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_3_din;

    fifo_norm_3_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_3_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_3_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_3_write;
        else 
            fifo_norm_3_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_40_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_40_din;

    fifo_norm_40_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_40_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_40_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_40_write;
        else 
            fifo_norm_40_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_41_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_41_din;

    fifo_norm_41_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_41_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_41_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_41_write;
        else 
            fifo_norm_41_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_42_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_42_din;

    fifo_norm_42_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_42_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_42_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_42_write;
        else 
            fifo_norm_42_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_43_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_43_din;

    fifo_norm_43_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_43_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_43_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_43_write;
        else 
            fifo_norm_43_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_44_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_44_din;

    fifo_norm_44_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_44_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_44_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_44_write;
        else 
            fifo_norm_44_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_45_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_45_din;

    fifo_norm_45_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_45_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_45_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_45_write;
        else 
            fifo_norm_45_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_46_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_46_din;

    fifo_norm_46_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_46_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_46_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_46_write;
        else 
            fifo_norm_46_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_47_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_47_din;

    fifo_norm_47_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_47_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_47_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_47_write;
        else 
            fifo_norm_47_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_48_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_48_din;

    fifo_norm_48_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_48_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_48_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_48_write;
        else 
            fifo_norm_48_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_49_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_49_din;

    fifo_norm_49_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_49_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_49_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_49_write;
        else 
            fifo_norm_49_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_4_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_4_din;

    fifo_norm_4_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_4_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_4_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_4_write;
        else 
            fifo_norm_4_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_50_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_50_din;

    fifo_norm_50_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_50_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_50_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_50_write;
        else 
            fifo_norm_50_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_51_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_51_din;

    fifo_norm_51_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_51_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_51_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_51_write;
        else 
            fifo_norm_51_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_52_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_52_din;

    fifo_norm_52_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_52_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_52_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_52_write;
        else 
            fifo_norm_52_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_53_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_53_din;

    fifo_norm_53_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_53_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_53_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_53_write;
        else 
            fifo_norm_53_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_54_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_54_din;

    fifo_norm_54_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_54_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_54_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_54_write;
        else 
            fifo_norm_54_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_55_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_55_din;

    fifo_norm_55_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_55_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_55_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_55_write;
        else 
            fifo_norm_55_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_56_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_56_din;

    fifo_norm_56_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_56_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_56_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_56_write;
        else 
            fifo_norm_56_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_57_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_57_din;

    fifo_norm_57_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_57_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_57_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_57_write;
        else 
            fifo_norm_57_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_58_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_58_din;

    fifo_norm_58_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_58_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_58_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_58_write;
        else 
            fifo_norm_58_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_59_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_59_din;

    fifo_norm_59_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_59_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_59_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_59_write;
        else 
            fifo_norm_59_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_5_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_5_din;

    fifo_norm_5_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_5_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_5_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_5_write;
        else 
            fifo_norm_5_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_60_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_60_din;

    fifo_norm_60_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_60_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_60_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_60_write;
        else 
            fifo_norm_60_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_61_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_61_din;

    fifo_norm_61_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_61_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_61_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_61_write;
        else 
            fifo_norm_61_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_62_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_62_din;

    fifo_norm_62_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_62_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_62_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_62_write;
        else 
            fifo_norm_62_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_63_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_63_din;

    fifo_norm_63_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_63_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_63_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_63_write;
        else 
            fifo_norm_63_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_64_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_64_din;

    fifo_norm_64_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_64_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_64_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_64_write;
        else 
            fifo_norm_64_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_65_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_65_din;

    fifo_norm_65_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_65_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_65_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_65_write;
        else 
            fifo_norm_65_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_66_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_66_din;

    fifo_norm_66_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_66_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_66_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_66_write;
        else 
            fifo_norm_66_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_67_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_67_din;

    fifo_norm_67_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_67_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_67_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_67_write;
        else 
            fifo_norm_67_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_68_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_68_din;

    fifo_norm_68_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_68_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_68_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_68_write;
        else 
            fifo_norm_68_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_69_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_69_din;

    fifo_norm_69_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_69_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_69_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_69_write;
        else 
            fifo_norm_69_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_6_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_6_din;

    fifo_norm_6_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_6_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_6_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_6_write;
        else 
            fifo_norm_6_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_70_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_70_din;

    fifo_norm_70_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_70_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_70_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_70_write;
        else 
            fifo_norm_70_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_71_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_71_din;

    fifo_norm_71_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_71_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_71_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_71_write;
        else 
            fifo_norm_71_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_72_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_72_din;

    fifo_norm_72_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_72_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_72_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_72_write;
        else 
            fifo_norm_72_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_73_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_73_din;

    fifo_norm_73_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_73_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_73_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_73_write;
        else 
            fifo_norm_73_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_74_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_74_din;

    fifo_norm_74_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_74_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_74_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_74_write;
        else 
            fifo_norm_74_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_75_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_75_din;

    fifo_norm_75_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_75_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_75_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_75_write;
        else 
            fifo_norm_75_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_76_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_76_din;

    fifo_norm_76_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_76_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_76_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_76_write;
        else 
            fifo_norm_76_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_77_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_77_din;

    fifo_norm_77_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_77_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_77_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_77_write;
        else 
            fifo_norm_77_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_78_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_78_din;

    fifo_norm_78_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_78_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_78_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_78_write;
        else 
            fifo_norm_78_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_79_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_79_din;

    fifo_norm_79_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_79_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_79_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_79_write;
        else 
            fifo_norm_79_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_7_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_7_din;

    fifo_norm_7_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_7_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_7_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_7_write;
        else 
            fifo_norm_7_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_80_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_80_din;

    fifo_norm_80_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_80_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_80_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_80_write;
        else 
            fifo_norm_80_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_81_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_81_din;

    fifo_norm_81_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_81_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_81_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_81_write;
        else 
            fifo_norm_81_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_82_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_82_din;

    fifo_norm_82_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_82_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_82_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_82_write;
        else 
            fifo_norm_82_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_83_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_83_din;

    fifo_norm_83_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_83_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_83_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_83_write;
        else 
            fifo_norm_83_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_84_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_84_din;

    fifo_norm_84_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_84_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_84_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_84_write;
        else 
            fifo_norm_84_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_85_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_85_din;

    fifo_norm_85_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_85_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_85_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_85_write;
        else 
            fifo_norm_85_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_86_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_86_din;

    fifo_norm_86_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_86_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_86_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_86_write;
        else 
            fifo_norm_86_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_87_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_87_din;

    fifo_norm_87_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_87_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_87_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_87_write;
        else 
            fifo_norm_87_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_88_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_88_din;

    fifo_norm_88_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_88_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_88_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_88_write;
        else 
            fifo_norm_88_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_89_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_89_din;

    fifo_norm_89_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_89_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_89_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_89_write;
        else 
            fifo_norm_89_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_8_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_8_din;

    fifo_norm_8_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_8_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_8_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_8_write;
        else 
            fifo_norm_8_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_90_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_90_din;

    fifo_norm_90_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_90_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_90_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_90_write;
        else 
            fifo_norm_90_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_91_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_91_din;

    fifo_norm_91_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_91_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_91_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_91_write;
        else 
            fifo_norm_91_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_92_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_92_din;

    fifo_norm_92_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_92_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_92_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_92_write;
        else 
            fifo_norm_92_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_93_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_93_din;

    fifo_norm_93_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_93_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_93_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_93_write;
        else 
            fifo_norm_93_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_94_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_94_din;

    fifo_norm_94_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_94_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_94_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_94_write;
        else 
            fifo_norm_94_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_95_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_95_din;

    fifo_norm_95_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_95_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_95_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_95_write;
        else 
            fifo_norm_95_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_96_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_96_din;

    fifo_norm_96_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_96_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_96_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_96_write;
        else 
            fifo_norm_96_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_97_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_97_din;

    fifo_norm_97_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_97_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_97_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_97_write;
        else 
            fifo_norm_97_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_98_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_98_din;

    fifo_norm_98_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_98_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_98_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_98_write;
        else 
            fifo_norm_98_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_99_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_99_din;

    fifo_norm_99_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_99_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_99_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_99_write;
        else 
            fifo_norm_99_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_norm_9_din <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_9_din;

    fifo_norm_9_write_assign_proc : process(mode, grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_9_write, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (mode = ap_const_lv1_1))) then 
            fifo_norm_9_write <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_fifo_norm_9_write;
        else 
            fifo_norm_9_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start <= grp_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1_fu_566_ap_start_reg;

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    mode_read_read_fu_542_p2 <= mode;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
