Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/ISE_Project_File/Serial_PWM_1.1/test_isim_beh.exe -prj C:/ISE_Project_File/Serial_PWM_1.1/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/ISE_Project_File/Serial_PWM_1.1/SW_GEN.v" into library work
Analyzing Verilog file "C:/ISE_Project_File/Serial_PWM_1.1/META_STABLE.v" into library work
Analyzing Verilog file "C:/ISE_Project_File/Serial_PWM_1.1/EN_GEN.v" into library work
Analyzing Verilog file "C:/ISE_Project_File/Serial_PWM_1.1/SIO.v" into library work
Analyzing Verilog file "C:/ISE_Project_File/Serial_PWM_1.1/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module META_STABLE
Compiling module EN_GEN
Compiling module SW_GEN
Compiling module SIO_default
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/ISE_Project_File/Serial_PWM_1.1/test_isim_beh.exe
Fuse Memory Usage: 28192 KB
Fuse CPU Usage: 530 ms
