<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_system_ila_2_1_synth_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_system_ila_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_MyAcc_0_0_synth_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_MyAcc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_1_1_synth_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_system_ila_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_0_1_synth_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_system_ila_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_3_1_synth_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_system_ila_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_4_1_synth_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_system_ila_4_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_system_ila_5_1_synth_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_system_ila_5_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_system_ila_2_1_synth_1"/>
		<Parent Id="design_1_MyAcc_0_0_synth_1"/>
		<Parent Id="design_1_system_ila_1_1_synth_1"/>
		<Parent Id="design_1_system_ila_0_1_synth_1"/>
		<Parent Id="design_1_system_ila_3_1_synth_1"/>
		<Parent Id="design_1_system_ila_4_1_synth_1"/>
		<Parent Id="design_1_system_ila_5_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_system_ila_2_1_synth_1"/>
		<Parent Id="design_1_MyAcc_0_0_synth_1"/>
		<Parent Id="design_1_system_ila_1_1_synth_1"/>
		<Parent Id="design_1_system_ila_0_1_synth_1"/>
		<Parent Id="design_1_system_ila_3_1_synth_1"/>
		<Parent Id="design_1_system_ila_4_1_synth_1"/>
		<Parent Id="design_1_system_ila_5_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

