[14:08:56.896] <TB3>     INFO: *** Welcome to pxar ***
[14:08:56.896] <TB3>     INFO: *** Today: 2016/03/03
[14:08:56.903] <TB3>     INFO: *** Version: b2a7-dirty
[14:08:56.903] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:56.903] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:56.904] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//defaultMaskFile.dat
[14:08:56.904] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters_C15.dat
[14:08:56.982] <TB3>     INFO:         clk: 4
[14:08:56.982] <TB3>     INFO:         ctr: 4
[14:08:56.982] <TB3>     INFO:         sda: 19
[14:08:56.982] <TB3>     INFO:         tin: 9
[14:08:56.982] <TB3>     INFO:         level: 15
[14:08:56.982] <TB3>     INFO:         triggerdelay: 0
[14:08:56.982] <TB3>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[14:08:56.982] <TB3>     INFO: Log level: DEBUG
[14:08:56.990] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:08:56.001] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:08:57.004] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:08:57.008] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:08:58.566] <TB3>     INFO: DUT info: 
[14:08:58.566] <TB3>     INFO: The DUT currently contains the following objects:
[14:08:58.566] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:08:58.566] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:08:58.566] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:08:58.566] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:08:58.566] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.566] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.567] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.567] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.567] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:08:58.567] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:58.568] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:08:58.569] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:58.570] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:58.581] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33210368
[14:08:58.581] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x20d8940
[14:08:58.581] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1ead7e0
[14:08:58.581] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbeadd94010
[14:08:58.581] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbeb3fff510
[14:08:58.581] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33275904 fPxarMemory = 0x7fbeadd94010
[14:08:58.582] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[14:08:58.583] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[14:08:58.583] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.5 C
[14:08:58.583] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:08:58.983] <TB3>     INFO: enter 'restricted' command line mode
[14:08:58.983] <TB3>     INFO: enter test to run
[14:08:58.983] <TB3>     INFO:   test: FPIXTest no parameter change
[14:08:58.983] <TB3>     INFO:   running: fpixtest
[14:08:58.984] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:08:58.987] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:08:58.987] <TB3>     INFO: ######################################################################
[14:08:58.987] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:08:58.987] <TB3>     INFO: ######################################################################
[14:08:58.991] <TB3>     INFO: ######################################################################
[14:08:58.991] <TB3>     INFO: PixTestPretest::doTest()
[14:08:58.991] <TB3>     INFO: ######################################################################
[14:08:58.995] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:58.995] <TB3>     INFO:    PixTestPretest::programROC() 
[14:08:58.995] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:17.012] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:09:17.012] <TB3>     INFO: IA differences per ROC:  16.9 17.7 17.7 17.7 16.9 16.9 19.3 18.5 18.5 19.3 17.7 19.3 16.9 17.7 19.3 19.3
[14:09:17.081] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:17.081] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:09:17.081] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:17.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[14:09:17.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1688 mA
[14:09:17.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.5687 mA
[14:09:17.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.5687 mA
[14:09:17.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 23.7688 mA
[14:09:17.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  86 Ia 24.5687 mA
[14:09:17.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 23.7688 mA
[14:09:17.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  85 Ia 23.7688 mA
[14:09:17.991] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  86 Ia 24.5687 mA
[14:09:18.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 23.7688 mA
[14:09:18.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 24.5687 mA
[14:09:18.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  83 Ia 23.7688 mA
[14:09:18.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 23.7688 mA
[14:09:18.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.7688 mA
[14:09:18.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.7688 mA
[14:09:18.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.5687 mA
[14:09:18.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  78 Ia 23.7688 mA
[14:09:18.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  79 Ia 23.7688 mA
[14:09:18.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 24.5687 mA
[14:09:19.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  78 Ia 23.7688 mA
[14:09:19.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  79 Ia 24.5687 mA
[14:09:19.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  77 Ia 22.9688 mA
[14:09:19.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  83 Ia 24.5687 mA
[14:09:19.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  81 Ia 24.5687 mA
[14:09:19.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 23.7688 mA
[14:09:19.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9688 mA
[14:09:19.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.5687 mA
[14:09:19.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  82 Ia 24.5687 mA
[14:09:20.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  80 Ia 23.7688 mA
[14:09:20.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  81 Ia 24.5687 mA
[14:09:20.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 22.9688 mA
[14:09:20.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  85 Ia 24.5687 mA
[14:09:20.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 24.5687 mA
[14:09:20.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  81 Ia 24.5687 mA
[14:09:20.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  79 Ia 23.7688 mA
[14:09:20.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  80 Ia 24.5687 mA
[14:09:20.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  78 Ia 22.9688 mA
[14:09:20.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[14:09:21.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 25.3687 mA
[14:09:21.120] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  77 Ia 23.7688 mA
[14:09:21.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  78 Ia 22.9688 mA
[14:09:21.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 25.3687 mA
[14:09:21.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  77 Ia 22.9688 mA
[14:09:21.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  83 Ia 24.5687 mA
[14:09:21.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  81 Ia 24.5687 mA
[14:09:21.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  79 Ia 23.7688 mA
[14:09:21.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 24.5687 mA
[14:09:21.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 23.7688 mA
[14:09:22.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  79 Ia 23.7688 mA
[14:09:22.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1688 mA
[14:09:22.230] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 24.5687 mA
[14:09:22.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 24.5687 mA
[14:09:22.431] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 24.5687 mA
[14:09:22.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  83 Ia 23.7688 mA
[14:09:22.633] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 23.7688 mA
[14:09:22.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  85 Ia 24.5687 mA
[14:09:22.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 23.7688 mA
[14:09:22.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 23.7688 mA
[14:09:23.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 24.5687 mA
[14:09:23.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  83 Ia 23.7688 mA
[14:09:23.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 24.5687 mA
[14:09:23.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[14:09:23.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.5687 mA
[14:09:23.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 24.5687 mA
[14:09:23.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 24.5687 mA
[14:09:23.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.7688 mA
[14:09:23.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 23.7688 mA
[14:09:23.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 23.7688 mA
[14:09:24.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  86 Ia 24.5687 mA
[14:09:24.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 23.7688 mA
[14:09:24.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 24.5687 mA
[14:09:24.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 23.7688 mA
[14:09:24.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  84 Ia 23.7688 mA
[14:09:24.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.5687 mA
[14:09:24.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  76 Ia 23.7688 mA
[14:09:24.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  77 Ia 24.5687 mA
[14:09:24.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  75 Ia 23.7688 mA
[14:09:24.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  76 Ia 23.7688 mA
[14:09:25.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  77 Ia 24.5687 mA
[14:09:25.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  75 Ia 23.7688 mA
[14:09:25.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  76 Ia 23.7688 mA
[14:09:25.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  77 Ia 24.5687 mA
[14:09:25.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 23.7688 mA
[14:09:25.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.7688 mA
[14:09:25.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.7688 mA
[14:09:25.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.7688 mA
[14:09:25.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.7688 mA
[14:09:25.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.5687 mA
[14:09:26.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.7688 mA
[14:09:26.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 23.7688 mA
[14:09:26.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 24.5687 mA
[14:09:26.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 23.7688 mA
[14:09:26.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 23.7688 mA
[14:09:26.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  80 Ia 24.5687 mA
[14:09:26.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[14:09:26.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 24.5687 mA
[14:09:26.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 22.9688 mA
[14:09:26.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.7688 mA
[14:09:27.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  79 Ia 24.5687 mA
[14:09:27.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  77 Ia 23.7688 mA
[14:09:27.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  78 Ia 24.5687 mA
[14:09:27.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 23.7688 mA
[14:09:27.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  77 Ia 24.5687 mA
[14:09:27.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  75 Ia 23.7688 mA
[14:09:27.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  76 Ia 23.7688 mA
[14:09:27.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  77 Ia 23.7688 mA
[14:09:27.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  78 Ia 24.5687 mA
[14:09:27.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  76 Ia 23.7688 mA
[14:09:28.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 23.7688 mA
[14:09:28.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.5687 mA
[14:09:28.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  76 Ia 23.7688 mA
[14:09:28.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  77 Ia 23.7688 mA
[14:09:28.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  78 Ia 24.5687 mA
[14:09:28.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  76 Ia 23.7688 mA
[14:09:28.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  77 Ia 24.5687 mA
[14:09:28.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  75 Ia 23.7688 mA
[14:09:28.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  76 Ia 23.7688 mA
[14:09:28.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  77 Ia 24.5687 mA
[14:09:29.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  75 Ia 23.7688 mA
[14:09:29.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  76 Ia 23.7688 mA
[14:09:29.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.7688 mA
[14:09:29.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[14:09:29.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.5687 mA
[14:09:29.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 24.5687 mA
[14:09:29.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  80 Ia 23.7688 mA
[14:09:29.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  81 Ia 23.7688 mA
[14:09:29.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  82 Ia 24.5687 mA
[14:09:29.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 23.7688 mA
[14:09:30.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 24.5687 mA
[14:09:30.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  79 Ia 23.7688 mA
[14:09:30.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  80 Ia 24.5687 mA
[14:09:30.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  78 Ia 22.9688 mA
[14:09:30.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  84 Ia 24.5687 mA
[14:09:30.602] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.5687 mA
[14:09:30.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  76 Ia 24.5687 mA
[14:09:30.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  74 Ia 23.7688 mA
[14:09:30.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  75 Ia 24.5687 mA
[14:09:31.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  73 Ia 23.7688 mA
[14:09:31.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  74 Ia 24.5687 mA
[14:09:31.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  72 Ia 23.7688 mA
[14:09:31.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  73 Ia 23.7688 mA
[14:09:31.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  74 Ia 23.7688 mA
[14:09:31.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  75 Ia 24.5687 mA
[14:09:31.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  73 Ia 23.7688 mA
[14:09:31.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  74 Ia 23.7688 mA
[14:09:31.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1688 mA
[14:09:31.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 24.5687 mA
[14:09:32.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  87 Ia 24.5687 mA
[14:09:32.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 24.5687 mA
[14:09:32.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  83 Ia 24.5687 mA
[14:09:32.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  81 Ia 23.7688 mA
[14:09:32.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  82 Ia 23.7688 mA
[14:09:32.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  83 Ia 24.5687 mA
[14:09:32.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  81 Ia 23.7688 mA
[14:09:32.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  82 Ia 23.7688 mA
[14:09:32.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 23.7688 mA
[14:09:32.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  84 Ia 24.5687 mA
[14:09:33.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9688 mA
[14:09:33.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.5687 mA
[14:09:33.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  82 Ia 24.5687 mA
[14:09:33.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  80 Ia 24.5687 mA
[14:09:33.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 22.9688 mA
[14:09:33.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  84 Ia 24.5687 mA
[14:09:33.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  82 Ia 24.5687 mA
[14:09:33.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  80 Ia 24.5687 mA
[14:09:33.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 22.9688 mA
[14:09:33.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  84 Ia 24.5687 mA
[14:09:34.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  82 Ia 24.5687 mA
[14:09:34.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  80 Ia 24.5687 mA
[14:09:34.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.7688 mA
[14:09:34.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 24.5687 mA
[14:09:34.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  77 Ia 23.7688 mA
[14:09:34.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 24.5687 mA
[14:09:34.637] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  76 Ia 23.7688 mA
[14:09:34.738] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  77 Ia 23.7688 mA
[14:09:34.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 23.7688 mA
[14:09:34.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  79 Ia 24.5687 mA
[14:09:35.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  77 Ia 23.7688 mA
[14:09:35.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  78 Ia 23.7688 mA
[14:09:35.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  79 Ia 24.5687 mA
[14:09:35.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 23.7688 mA
[14:09:35.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[14:09:35.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 24.5687 mA
[14:09:35.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  74 Ia 23.7688 mA
[14:09:35.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  75 Ia 24.5687 mA
[14:09:35.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  73 Ia 23.7688 mA
[14:09:35.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  74 Ia 23.7688 mA
[14:09:36.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  75 Ia 24.5687 mA
[14:09:36.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  73 Ia 23.7688 mA
[14:09:36.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  74 Ia 23.7688 mA
[14:09:36.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 24.5687 mA
[14:09:36.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  73 Ia 23.7688 mA
[14:09:36.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  74 Ia 23.7688 mA
[14:09:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[14:09:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[14:09:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[14:09:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[14:09:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[14:09:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[14:09:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[14:09:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[14:09:36.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[14:09:36.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[14:09:36.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[14:09:36.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  74
[14:09:36.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  84
[14:09:36.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[14:09:36.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[14:09:36.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[14:09:38.409] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[14:09:38.409] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  18.5  18.5
[14:09:38.439] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:38.439] <TB3>     INFO:    PixTestPretest::findTiming() 
[14:09:38.439] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:38.439] <TB3>     INFO: PixTestCmd::init()
[14:09:38.439] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:09:39.036] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:11:10.801] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:11:10.831] <TB3>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[14:11:10.831] <TB3>     INFO: (success/tries = 100/100), width = 3
[14:11:10.831] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[14:11:10.831] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[14:11:10.831] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[14:11:10.831] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:11:10.831] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:11:10.834] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:10.834] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:11:10.834] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:10.972] <TB3>     INFO: Expecting 231680 events.
[14:11:15.582] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:11:15.586] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:11:18.239] <TB3>     INFO: 231680 events read in total (6551ms).
[14:11:18.244] <TB3>     INFO: Test took 7407ms.
[14:11:18.579] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 70 and Delta(CalDel) = 63
[14:11:18.583] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:11:18.586] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:11:18.590] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 61
[14:11:18.594] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:11:18.598] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 76 and Delta(CalDel) = 64
[14:11:18.601] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 101 and Delta(CalDel) = 60
[14:11:18.606] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:11:18.610] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 64
[14:11:18.613] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 85 and Delta(CalDel) = 63
[14:11:18.617] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 97 and Delta(CalDel) = 60
[14:11:18.620] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 61
[14:11:18.624] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 90 and Delta(CalDel) = 62
[14:11:18.627] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 106 and Delta(CalDel) = 62
[14:11:18.631] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 60
[14:11:18.634] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 111 and Delta(CalDel) = 58
[14:11:18.678] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:11:18.714] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:18.714] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:11:18.714] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:18.850] <TB3>     INFO: Expecting 231680 events.
[14:11:27.077] <TB3>     INFO: 231680 events read in total (7512ms).
[14:11:27.082] <TB3>     INFO: Test took 8364ms.
[14:11:27.104] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[14:11:27.423] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[14:11:27.427] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[14:11:27.431] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29.5
[14:11:27.435] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:11:27.438] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32
[14:11:27.442] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29
[14:11:27.445] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[14:11:27.449] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[14:11:27.453] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[14:11:27.457] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[14:11:27.461] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[14:11:27.464] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:11:27.468] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[14:11:27.472] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[14:11:27.475] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[14:11:27.509] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:27.509] <TB3>     INFO: CalDel:      146   130   140   119   143   153   119   140   131   142   132   139   143   138   133   121
[14:11:27.509] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:11:27.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:27.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:27.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:27.514] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:27.514] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:27.514] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:27.514] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:27.515] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:27.515] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:27.515] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:27.515] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:27.515] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:27.515] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:27.515] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:27.515] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:27.516] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:27.516] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:27.516] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:27.516] <TB3>     INFO: PixTestPretest::doTest() done, duration: 148 seconds
[14:11:27.516] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:27.575] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:11:27.575] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:11:27.578] <TB3>     INFO: ######################################################################
[14:11:27.578] <TB3>     INFO: PixTestAlive::doTest()
[14:11:27.578] <TB3>     INFO: ######################################################################
[14:11:27.581] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:27.581] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:27.581] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:27.582] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:27.928] <TB3>     INFO: Expecting 41600 events.
[14:11:32.003] <TB3>     INFO: 41600 events read in total (3360ms).
[14:11:32.004] <TB3>     INFO: Test took 4422ms.
[14:11:32.012] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:32.012] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:11:32.012] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:11:32.386] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:11:32.386] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:32.386] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:32.389] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:32.389] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:32.389] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:32.390] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:32.734] <TB3>     INFO: Expecting 41600 events.
[14:11:35.687] <TB3>     INFO: 41600 events read in total (2238ms).
[14:11:35.687] <TB3>     INFO: Test took 3297ms.
[14:11:35.687] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:35.687] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:11:35.687] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:11:35.688] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:11:36.096] <TB3>     INFO: PixTestAlive::maskTest() done
[14:11:36.097] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:36.100] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:36.100] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:36.100] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:36.101] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:36.451] <TB3>     INFO: Expecting 41600 events.
[14:11:40.500] <TB3>     INFO: 41600 events read in total (3334ms).
[14:11:40.501] <TB3>     INFO: Test took 4400ms.
[14:11:40.509] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:40.509] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:11:40.509] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:11:40.883] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:11:40.883] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:40.883] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:11:40.883] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:11:40.891] <TB3>     INFO: ######################################################################
[14:11:40.891] <TB3>     INFO: PixTestTrim::doTest()
[14:11:40.891] <TB3>     INFO: ######################################################################
[14:11:40.894] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:40.894] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:11:40.894] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:40.974] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:11:40.974] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:11:41.019] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:41.019] <TB3>     INFO:     run 1 of 1
[14:11:41.019] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:41.366] <TB3>     INFO: Expecting 5025280 events.
[14:12:26.071] <TB3>     INFO: 1382776 events read in total (43990ms).
[14:13:10.020] <TB3>     INFO: 2750544 events read in total (87939ms).
[14:13:53.671] <TB3>     INFO: 4128752 events read in total (131591ms).
[14:14:21.272] <TB3>     INFO: 5025280 events read in total (159191ms).
[14:14:21.319] <TB3>     INFO: Test took 160300ms.
[14:14:21.381] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:21.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:22.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:24.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:25.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:26.959] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:28.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:29.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:30.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:32.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:33.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:35.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:36.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:37.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:39.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:40.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:41.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:43.327] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279142400
[14:14:43.331] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9419 minThrLimit = 83.9329 minThrNLimit = 104.299 -> result = 83.9419 -> 83
[14:14:43.332] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4032 minThrLimit = 91.3765 minThrNLimit = 117.771 -> result = 91.4032 -> 91
[14:14:43.332] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7328 minThrLimit = 89.6877 minThrNLimit = 116.16 -> result = 89.7328 -> 89
[14:14:43.332] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0948 minThrLimit = 98.0523 minThrNLimit = 127.831 -> result = 98.0948 -> 98
[14:14:43.333] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0812 minThrLimit = 89.0554 minThrNLimit = 110.807 -> result = 89.0812 -> 89
[14:14:43.333] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8701 minThrLimit = 90.8176 minThrNLimit = 108.518 -> result = 90.8701 -> 90
[14:14:43.334] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.782 minThrLimit = 101.71 minThrNLimit = 129.776 -> result = 101.782 -> 101
[14:14:43.334] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4935 minThrLimit = 96.4812 minThrNLimit = 119.428 -> result = 96.4935 -> 96
[14:14:43.334] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.644 minThrLimit = 101.633 minThrNLimit = 128.051 -> result = 101.644 -> 101
[14:14:43.335] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9803 minThrLimit = 86.9802 minThrNLimit = 112.628 -> result = 86.9803 -> 86
[14:14:43.335] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.302 minThrLimit = 93.2621 minThrNLimit = 120.613 -> result = 93.302 -> 93
[14:14:43.336] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9842 minThrLimit = 90.9817 minThrNLimit = 115.325 -> result = 90.9842 -> 90
[14:14:43.336] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9886 minThrLimit = 87.9684 minThrNLimit = 112.173 -> result = 87.9886 -> 87
[14:14:43.336] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9348 minThrLimit = 97.9137 minThrNLimit = 124.778 -> result = 97.9348 -> 97
[14:14:43.337] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6188 minThrLimit = 97.5938 minThrNLimit = 123.645 -> result = 97.6188 -> 97
[14:14:43.337] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7604 minThrLimit = 97.7595 minThrNLimit = 121.137 -> result = 97.7604 -> 97
[14:14:43.337] <TB3>     INFO: ROC 0 VthrComp = 83
[14:14:43.337] <TB3>     INFO: ROC 1 VthrComp = 91
[14:14:43.338] <TB3>     INFO: ROC 2 VthrComp = 89
[14:14:43.338] <TB3>     INFO: ROC 3 VthrComp = 98
[14:14:43.338] <TB3>     INFO: ROC 4 VthrComp = 89
[14:14:43.338] <TB3>     INFO: ROC 5 VthrComp = 90
[14:14:43.339] <TB3>     INFO: ROC 6 VthrComp = 101
[14:14:43.339] <TB3>     INFO: ROC 7 VthrComp = 96
[14:14:43.339] <TB3>     INFO: ROC 8 VthrComp = 101
[14:14:43.339] <TB3>     INFO: ROC 9 VthrComp = 86
[14:14:43.339] <TB3>     INFO: ROC 10 VthrComp = 93
[14:14:43.340] <TB3>     INFO: ROC 11 VthrComp = 90
[14:14:43.340] <TB3>     INFO: ROC 12 VthrComp = 87
[14:14:43.340] <TB3>     INFO: ROC 13 VthrComp = 97
[14:14:43.340] <TB3>     INFO: ROC 14 VthrComp = 97
[14:14:43.340] <TB3>     INFO: ROC 15 VthrComp = 97
[14:14:43.340] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:14:43.340] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:14:43.352] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:43.352] <TB3>     INFO:     run 1 of 1
[14:14:43.352] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:43.695] <TB3>     INFO: Expecting 5025280 events.
[14:15:19.783] <TB3>     INFO: 885032 events read in total (35373ms).
[14:15:55.298] <TB3>     INFO: 1767704 events read in total (70888ms).
[14:16:30.510] <TB3>     INFO: 2649136 events read in total (106100ms).
[14:17:05.393] <TB3>     INFO: 3522248 events read in total (140983ms).
[14:17:39.868] <TB3>     INFO: 4390192 events read in total (175458ms).
[14:18:05.053] <TB3>     INFO: 5025280 events read in total (200643ms).
[14:18:05.126] <TB3>     INFO: Test took 201774ms.
[14:18:05.301] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:05.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:07.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:08.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:10.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:12.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:13.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:15.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:17.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:18.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:20.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:21.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:23.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:25.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:26.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:28.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:29.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:31.615] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232058880
[14:18:31.618] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.6196 for pixel 17/17 mean/min/max = 46.6283/32.4434/60.8133
[14:18:31.618] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.8575 for pixel 0/8 mean/min/max = 46.0693/32.2411/59.8976
[14:18:31.619] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.8501 for pixel 4/6 mean/min/max = 45.3889/33.7845/56.9932
[14:18:31.619] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1487 for pixel 7/5 mean/min/max = 44.0256/31.3682/56.6829
[14:18:31.620] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.4048 for pixel 6/2 mean/min/max = 46.2701/32.9611/59.5791
[14:18:31.620] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.6176 for pixel 23/3 mean/min/max = 47.0607/34.2992/59.8222
[14:18:31.620] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.7855 for pixel 23/15 mean/min/max = 44.3513/32.6789/56.0237
[14:18:31.621] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.4996 for pixel 2/2 mean/min/max = 45.4574/32.3432/58.5715
[14:18:31.621] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.8454 for pixel 7/75 mean/min/max = 43.9709/32.0513/55.8904
[14:18:31.621] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.8165 for pixel 0/27 mean/min/max = 44.235/33.1834/55.2865
[14:18:31.622] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.9724 for pixel 23/3 mean/min/max = 44.4354/32.7057/56.1652
[14:18:31.622] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.3546 for pixel 16/15 mean/min/max = 44.8729/34.3799/55.3659
[14:18:31.622] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.7944 for pixel 10/4 mean/min/max = 44.6536/32.4349/56.8724
[14:18:31.623] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.9632 for pixel 21/3 mean/min/max = 44.832/32.5603/57.1037
[14:18:31.623] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.1172 for pixel 5/25 mean/min/max = 44.4324/32.4017/56.4632
[14:18:31.623] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.7934 for pixel 10/5 mean/min/max = 44.967/32.1197/57.8144
[14:18:31.624] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:31.756] <TB3>     INFO: Expecting 411648 events.
[14:18:39.441] <TB3>     INFO: 411648 events read in total (6970ms).
[14:18:39.447] <TB3>     INFO: Expecting 411648 events.
[14:18:47.082] <TB3>     INFO: 411648 events read in total (6968ms).
[14:18:47.091] <TB3>     INFO: Expecting 411648 events.
[14:18:54.727] <TB3>     INFO: 411648 events read in total (6974ms).
[14:18:54.740] <TB3>     INFO: Expecting 411648 events.
[14:19:02.346] <TB3>     INFO: 411648 events read in total (6949ms).
[14:19:02.361] <TB3>     INFO: Expecting 411648 events.
[14:19:09.989] <TB3>     INFO: 411648 events read in total (6976ms).
[14:19:10.005] <TB3>     INFO: Expecting 411648 events.
[14:19:17.606] <TB3>     INFO: 411648 events read in total (6944ms).
[14:19:17.624] <TB3>     INFO: Expecting 411648 events.
[14:19:25.272] <TB3>     INFO: 411648 events read in total (6990ms).
[14:19:25.294] <TB3>     INFO: Expecting 411648 events.
[14:19:32.908] <TB3>     INFO: 411648 events read in total (6964ms).
[14:19:32.932] <TB3>     INFO: Expecting 411648 events.
[14:19:40.616] <TB3>     INFO: 411648 events read in total (7035ms).
[14:19:40.643] <TB3>     INFO: Expecting 411648 events.
[14:19:48.250] <TB3>     INFO: 411648 events read in total (6966ms).
[14:19:48.278] <TB3>     INFO: Expecting 411648 events.
[14:19:55.962] <TB3>     INFO: 411648 events read in total (7041ms).
[14:19:55.995] <TB3>     INFO: Expecting 411648 events.
[14:20:03.623] <TB3>     INFO: 411648 events read in total (6992ms).
[14:20:03.659] <TB3>     INFO: Expecting 411648 events.
[14:20:11.314] <TB3>     INFO: 411648 events read in total (7019ms).
[14:20:11.352] <TB3>     INFO: Expecting 411648 events.
[14:20:19.007] <TB3>     INFO: 411648 events read in total (7024ms).
[14:20:19.048] <TB3>     INFO: Expecting 411648 events.
[14:20:26.647] <TB3>     INFO: 411648 events read in total (6970ms).
[14:20:26.691] <TB3>     INFO: Expecting 411648 events.
[14:20:34.267] <TB3>     INFO: 411648 events read in total (6944ms).
[14:20:34.312] <TB3>     INFO: Test took 122688ms.
[14:20:34.816] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2646 < 35 for itrim = 111; old thr = 33.9015 ... break
[14:20:34.854] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6293 < 35 for itrim = 112; old thr = 33.9306 ... break
[14:20:34.889] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 111; old thr = 34.4255 ... break
[14:20:34.933] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.466 < 35 for itrim+1 = 102; old thr = 34.9108 ... break
[14:20:34.965] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0059 < 35 for itrim = 105; old thr = 34.1436 ... break
[14:20:34.990] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4932 < 35 for itrim = 99; old thr = 34.2833 ... break
[14:20:35.032] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4731 < 35 for itrim = 106; old thr = 32.7823 ... break
[14:20:35.067] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9171 < 35 for itrim+1 = 105; old thr = 34.5985 ... break
[14:20:35.109] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0843 < 35 for itrim = 117; old thr = 34.2733 ... break
[14:20:35.145] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2046 < 35 for itrim = 93; old thr = 34.3918 ... break
[14:20:35.193] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5929 < 35 for itrim+1 = 101; old thr = 34.5052 ... break
[14:20:35.236] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1699 < 35 for itrim = 103; old thr = 33.7711 ... break
[14:20:35.282] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1636 < 35 for itrim = 122; old thr = 34.642 ... break
[14:20:35.325] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0386 < 35 for itrim = 104; old thr = 34.13 ... break
[14:20:35.364] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2687 < 35 for itrim = 95; old thr = 33.9892 ... break
[14:20:35.403] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1027 < 35 for itrim = 116; old thr = 34.5127 ... break
[14:20:35.479] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:20:35.489] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:35.489] <TB3>     INFO:     run 1 of 1
[14:20:35.489] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:35.837] <TB3>     INFO: Expecting 5025280 events.
[14:21:11.268] <TB3>     INFO: 870888 events read in total (34716ms).
[14:21:46.067] <TB3>     INFO: 1739440 events read in total (69515ms).
[14:22:21.082] <TB3>     INFO: 2607152 events read in total (104530ms).
[14:22:55.721] <TB3>     INFO: 3465904 events read in total (139169ms).
[14:23:30.056] <TB3>     INFO: 4319712 events read in total (173504ms).
[14:23:58.225] <TB3>     INFO: 5025280 events read in total (201673ms).
[14:23:58.306] <TB3>     INFO: Test took 202818ms.
[14:23:58.493] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:58.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:00.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:01.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:03.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:04.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:06.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:08.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:09.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:11.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:12.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:14.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:15.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:17.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:18.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:20.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:21.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:23.260] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258514944
[14:24:23.262] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.532828 .. 49.818768
[14:24:23.336] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:24:23.347] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:23.347] <TB3>     INFO:     run 1 of 1
[14:24:23.347] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:23.693] <TB3>     INFO: Expecting 1963520 events.
[14:25:04.393] <TB3>     INFO: 1167696 events read in total (39985ms).
[14:25:31.948] <TB3>     INFO: 1963520 events read in total (67540ms).
[14:25:31.971] <TB3>     INFO: Test took 68625ms.
[14:25:32.014] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:32.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:33.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:34.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:35.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:36.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:37.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:38.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:39.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:40.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:41.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:42.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:43.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:44.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:45.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:46.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:47.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:48.600] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233541632
[14:25:48.683] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.242676 .. 44.420681
[14:25:48.756] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:25:48.766] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:48.766] <TB3>     INFO:     run 1 of 1
[14:25:48.767] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:49.111] <TB3>     INFO: Expecting 1564160 events.
[14:26:28.920] <TB3>     INFO: 1153928 events read in total (39094ms).
[14:26:43.742] <TB3>     INFO: 1564160 events read in total (53916ms).
[14:26:43.755] <TB3>     INFO: Test took 54988ms.
[14:26:43.788] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:43.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:44.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:45.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:46.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:47.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:48.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:49.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:50.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:51.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:52.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:53.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:54.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:55.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:56.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:57.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:58.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:59.067] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257515520
[14:26:59.150] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.530145 .. 41.564228
[14:26:59.226] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:26:59.236] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:59.236] <TB3>     INFO:     run 1 of 1
[14:26:59.236] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:59.579] <TB3>     INFO: Expecting 1331200 events.
[14:27:39.379] <TB3>     INFO: 1157976 events read in total (39085ms).
[14:27:45.897] <TB3>     INFO: 1331200 events read in total (45603ms).
[14:27:45.909] <TB3>     INFO: Test took 46673ms.
[14:27:45.937] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:45.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:46.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:47.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:48.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:49.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:50.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:51.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:52.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:53.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:54.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:55.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:56.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:57.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:58.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:59.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:00.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:00.954] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233541632
[14:28:01.035] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.685875 .. 41.564228
[14:28:01.109] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:28:01.119] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:01.119] <TB3>     INFO:     run 1 of 1
[14:28:01.120] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:01.462] <TB3>     INFO: Expecting 1231360 events.
[14:28:41.341] <TB3>     INFO: 1127968 events read in total (39164ms).
[14:28:45.468] <TB3>     INFO: 1231360 events read in total (43291ms).
[14:28:45.479] <TB3>     INFO: Test took 44359ms.
[14:28:45.509] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:45.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:46.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:47.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:48.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:49.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:50.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:51.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:52.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:52.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:53.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:54.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:55.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:56.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:57.685] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:58.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:59.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:00.583] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311418880
[14:29:00.668] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:29:00.668] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:29:00.679] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:00.679] <TB3>     INFO:     run 1 of 1
[14:29:00.679] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:01.026] <TB3>     INFO: Expecting 1364480 events.
[14:29:39.609] <TB3>     INFO: 1075128 events read in total (37868ms).
[14:29:50.613] <TB3>     INFO: 1364480 events read in total (48872ms).
[14:29:50.627] <TB3>     INFO: Test took 49948ms.
[14:29:50.666] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:50.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:51.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:52.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:53.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:54.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:55.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:56.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:57.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:58.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:59.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:00.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:01.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:02.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:03.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:04.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:05.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:06.588] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233541632
[14:30:06.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C0.dat
[14:30:06.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C1.dat
[14:30:06.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C2.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C3.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C4.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C5.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C6.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C7.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C8.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C9.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C10.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C11.dat
[14:30:06.623] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C12.dat
[14:30:06.624] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C13.dat
[14:30:06.624] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C14.dat
[14:30:06.624] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C15.dat
[14:30:06.624] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C0.dat
[14:30:06.632] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C1.dat
[14:30:06.639] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C2.dat
[14:30:06.646] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C3.dat
[14:30:06.653] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C4.dat
[14:30:06.660] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C5.dat
[14:30:06.667] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C6.dat
[14:30:06.674] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C7.dat
[14:30:06.680] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C8.dat
[14:30:06.687] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C9.dat
[14:30:06.694] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C10.dat
[14:30:06.701] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C11.dat
[14:30:06.708] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C12.dat
[14:30:06.715] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C13.dat
[14:30:06.722] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C14.dat
[14:30:06.729] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//trimParameters35_C15.dat
[14:30:06.735] <TB3>     INFO: PixTestTrim::trimTest() done
[14:30:06.736] <TB3>     INFO: vtrim:     111 112 111 102 105  99 106 105 117  93 101 103 122 104  95 116 
[14:30:06.736] <TB3>     INFO: vthrcomp:   83  91  89  98  89  90 101  96 101  86  93  90  87  97  97  97 
[14:30:06.736] <TB3>     INFO: vcal mean:  34.95  35.01  34.99  34.95  34.98  34.98  35.00  34.98  34.97  35.00  34.98  35.01  34.98  34.96  34.98  34.96 
[14:30:06.736] <TB3>     INFO: vcal RMS:    0.86   0.80   0.77   0.82   0.84   0.89   0.83   0.84   0.82   0.77   0.81   0.78   0.79   0.83   0.82   0.86 
[14:30:06.736] <TB3>     INFO: bits mean:   9.55   9.07   9.29   9.78   9.32   8.98  10.10   9.48  10.18   9.39   9.68   9.51  10.00   9.75   9.76   9.84 
[14:30:06.736] <TB3>     INFO: bits RMS:    2.56   2.82   2.58   2.77   2.62   2.54   2.48   2.70   2.48   2.68   2.56   2.43   2.49   2.60   2.68   2.57 
[14:30:06.747] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:06.747] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:30:06.747] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:06.750] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:30:06.750] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:30:06.761] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:06.761] <TB3>     INFO:     run 1 of 1
[14:30:06.761] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:07.105] <TB3>     INFO: Expecting 4160000 events.
[14:30:53.653] <TB3>     INFO: 1125520 events read in total (45833ms).
[14:31:39.006] <TB3>     INFO: 2238325 events read in total (91186ms).
[14:32:23.980] <TB3>     INFO: 3339540 events read in total (136160ms).
[14:32:57.177] <TB3>     INFO: 4160000 events read in total (169357ms).
[14:32:57.238] <TB3>     INFO: Test took 170477ms.
[14:32:57.374] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:57.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:59.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:01.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:03.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:05.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:07.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:09.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:11.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:13.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:15.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:17.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:19.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:21.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:22.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:24.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:26.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:28.755] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254930944
[14:33:28.756] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:33:28.830] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:33:28.830] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:33:28.840] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:28.840] <TB3>     INFO:     run 1 of 1
[14:33:28.840] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:29.184] <TB3>     INFO: Expecting 3411200 events.
[14:34:17.492] <TB3>     INFO: 1197500 events read in total (47593ms).
[14:35:04.638] <TB3>     INFO: 2374500 events read in total (94739ms).
[14:35:45.477] <TB3>     INFO: 3411200 events read in total (135579ms).
[14:35:45.538] <TB3>     INFO: Test took 136698ms.
[14:35:45.644] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:45.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:47.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:49.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:51.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:52.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:54.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:56.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:57.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:59.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:01.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:03.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:04.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:06.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:08.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:09.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:11.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:13.407] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273887232
[14:36:13.408] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:36:13.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:36:13.481] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:36:13.492] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:13.492] <TB3>     INFO:     run 1 of 1
[14:36:13.492] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:13.836] <TB3>     INFO: Expecting 3182400 events.
[14:37:03.349] <TB3>     INFO: 1249020 events read in total (48798ms).
[14:37:50.570] <TB3>     INFO: 2469955 events read in total (96019ms).
[14:38:17.846] <TB3>     INFO: 3182400 events read in total (123295ms).
[14:38:17.883] <TB3>     INFO: Test took 124391ms.
[14:38:17.965] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:18.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:19.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:21.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:23.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:24.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:26.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:28.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:29.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:31.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:32.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:34.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:36.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:37.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:39.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:41.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:42.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:44.423] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253014016
[14:38:44.424] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:38:44.499] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:38:44.499] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:38:44.509] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:44.509] <TB3>     INFO:     run 1 of 1
[14:38:44.509] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:44.854] <TB3>     INFO: Expecting 3161600 events.
[14:39:34.383] <TB3>     INFO: 1253905 events read in total (48814ms).
[14:40:21.707] <TB3>     INFO: 2478760 events read in total (96138ms).
[14:40:48.222] <TB3>     INFO: 3161600 events read in total (122653ms).
[14:40:48.272] <TB3>     INFO: Test took 123764ms.
[14:40:48.358] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:48.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:50.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:51.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:53.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:55.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:56.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:58.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:00.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:01.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:03.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:04.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:06.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:08.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:09.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:11.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:13.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:14.829] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287793152
[14:41:14.830] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:41:14.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:41:14.904] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:41:14.916] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:14.916] <TB3>     INFO:     run 1 of 1
[14:41:14.916] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:15.260] <TB3>     INFO: Expecting 3161600 events.
[14:42:04.656] <TB3>     INFO: 1253595 events read in total (48681ms).
[14:42:52.446] <TB3>     INFO: 2477510 events read in total (96471ms).
[14:43:19.106] <TB3>     INFO: 3161600 events read in total (123132ms).
[14:43:19.154] <TB3>     INFO: Test took 124239ms.
[14:43:19.240] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:19.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:21.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:22.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:24.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:25.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:27.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:29.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:30.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:32.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:34.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:35.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:37.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:39.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:40.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:42.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:43.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:45.609] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271155200
[14:43:45.610] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.5817, thr difference RMS: 1.45999
[14:43:45.610] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.4017, thr difference RMS: 1.50622
[14:43:45.610] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.92998, thr difference RMS: 1.33309
[14:43:45.610] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.56566, thr difference RMS: 1.63977
[14:43:45.610] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.53144, thr difference RMS: 1.47505
[14:43:45.611] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.01326, thr difference RMS: 1.68655
[14:43:45.611] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.94299, thr difference RMS: 1.8911
[14:43:45.611] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.10803, thr difference RMS: 1.70665
[14:43:45.611] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.73378, thr difference RMS: 1.64334
[14:43:45.611] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.95727, thr difference RMS: 1.30899
[14:43:45.612] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.7601, thr difference RMS: 1.32304
[14:43:45.612] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.12378, thr difference RMS: 1.29356
[14:43:45.612] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.94854, thr difference RMS: 1.24477
[14:43:45.612] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.69375, thr difference RMS: 1.65553
[14:43:45.612] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.82802, thr difference RMS: 1.72726
[14:43:45.613] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.68364, thr difference RMS: 1.56979
[14:43:45.613] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.5263, thr difference RMS: 1.44996
[14:43:45.613] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.34488, thr difference RMS: 1.53528
[14:43:45.613] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.75557, thr difference RMS: 1.32812
[14:43:45.613] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.48878, thr difference RMS: 1.60556
[14:43:45.614] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.52792, thr difference RMS: 1.49218
[14:43:45.614] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.97794, thr difference RMS: 1.65818
[14:43:45.614] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.95941, thr difference RMS: 1.86433
[14:43:45.614] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.06748, thr difference RMS: 1.70293
[14:43:45.614] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.65981, thr difference RMS: 1.60023
[14:43:45.615] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.95642, thr difference RMS: 1.29288
[14:43:45.615] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.68189, thr difference RMS: 1.32704
[14:43:45.615] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.09509, thr difference RMS: 1.285
[14:43:45.615] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.88452, thr difference RMS: 1.24695
[14:43:45.616] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.65599, thr difference RMS: 1.63402
[14:43:45.616] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.951, thr difference RMS: 1.71438
[14:43:45.616] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.64078, thr difference RMS: 1.56504
[14:43:45.616] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.59591, thr difference RMS: 1.4467
[14:43:45.616] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.29685, thr difference RMS: 1.50207
[14:43:45.617] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.6441, thr difference RMS: 1.33155
[14:43:45.617] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.46479, thr difference RMS: 1.58552
[14:43:45.617] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.6241, thr difference RMS: 1.45593
[14:43:45.617] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.07288, thr difference RMS: 1.66246
[14:43:45.617] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.03911, thr difference RMS: 1.84289
[14:43:45.618] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.12899, thr difference RMS: 1.68041
[14:43:45.618] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.65822, thr difference RMS: 1.61083
[14:43:45.618] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.02101, thr difference RMS: 1.28548
[14:43:45.618] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.75173, thr difference RMS: 1.31838
[14:43:45.618] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.08256, thr difference RMS: 1.30841
[14:43:45.619] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.83218, thr difference RMS: 1.22392
[14:43:45.619] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.70646, thr difference RMS: 1.65169
[14:43:45.619] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.15909, thr difference RMS: 1.71195
[14:43:45.619] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.66947, thr difference RMS: 1.53391
[14:43:45.619] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.73937, thr difference RMS: 1.45091
[14:43:45.620] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.30901, thr difference RMS: 1.4941
[14:43:45.620] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.59687, thr difference RMS: 1.34808
[14:43:45.620] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.49198, thr difference RMS: 1.59191
[14:43:45.620] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.78853, thr difference RMS: 1.47343
[14:43:45.620] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.22742, thr difference RMS: 1.63929
[14:43:45.621] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.07501, thr difference RMS: 1.83271
[14:43:45.621] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.22529, thr difference RMS: 1.65345
[14:43:45.621] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.70168, thr difference RMS: 1.60538
[14:43:45.621] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.16909, thr difference RMS: 1.26774
[14:43:45.621] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.76142, thr difference RMS: 1.3156
[14:43:45.622] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.0276, thr difference RMS: 1.28795
[14:43:45.622] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.83345, thr difference RMS: 1.21975
[14:43:45.622] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.79299, thr difference RMS: 1.62242
[14:43:45.622] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.44452, thr difference RMS: 1.68228
[14:43:45.622] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.68975, thr difference RMS: 1.52015
[14:43:45.726] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:43:45.729] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1924 seconds
[14:43:45.729] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:43:46.430] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:43:46.430] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:43:46.432] <TB3>     INFO: ######################################################################
[14:43:46.432] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:43:46.433] <TB3>     INFO: ######################################################################
[14:43:46.433] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:46.433] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:43:46.433] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:46.433] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:43:46.444] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:43:46.444] <TB3>     INFO:     run 1 of 1
[14:43:46.445] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:46.789] <TB3>     INFO: Expecting 59072000 events.
[14:44:15.667] <TB3>     INFO: 1072800 events read in total (28163ms).
[14:44:43.793] <TB3>     INFO: 2141000 events read in total (56289ms).
[14:45:11.919] <TB3>     INFO: 3209400 events read in total (84415ms).
[14:45:40.140] <TB3>     INFO: 4282000 events read in total (112636ms).
[14:46:08.250] <TB3>     INFO: 5351200 events read in total (140746ms).
[14:46:36.413] <TB3>     INFO: 6422400 events read in total (168909ms).
[14:47:04.488] <TB3>     INFO: 7493000 events read in total (196984ms).
[14:47:32.701] <TB3>     INFO: 8561200 events read in total (225197ms).
[14:48:00.880] <TB3>     INFO: 9631600 events read in total (253376ms).
[14:48:29.070] <TB3>     INFO: 10702400 events read in total (281566ms).
[14:48:57.213] <TB3>     INFO: 11771000 events read in total (309709ms).
[14:49:25.274] <TB3>     INFO: 12843000 events read in total (337770ms).
[14:49:53.385] <TB3>     INFO: 13911600 events read in total (365881ms).
[14:50:21.530] <TB3>     INFO: 14980400 events read in total (394026ms).
[14:50:49.655] <TB3>     INFO: 16053800 events read in total (422151ms).
[14:51:17.859] <TB3>     INFO: 17122600 events read in total (450355ms).
[14:51:46.010] <TB3>     INFO: 18192400 events read in total (478506ms).
[14:52:14.085] <TB3>     INFO: 19263000 events read in total (506581ms).
[14:52:42.257] <TB3>     INFO: 20331600 events read in total (534753ms).
[14:53:10.289] <TB3>     INFO: 21400400 events read in total (562785ms).
[14:53:38.510] <TB3>     INFO: 22473200 events read in total (591006ms).
[14:54:06.660] <TB3>     INFO: 23541600 events read in total (619156ms).
[14:54:34.740] <TB3>     INFO: 24611200 events read in total (647236ms).
[14:55:02.836] <TB3>     INFO: 25682000 events read in total (675332ms).
[14:55:31.017] <TB3>     INFO: 26751000 events read in total (703513ms).
[14:55:59.160] <TB3>     INFO: 27822600 events read in total (731656ms).
[14:56:27.256] <TB3>     INFO: 28893200 events read in total (759752ms).
[14:56:55.404] <TB3>     INFO: 29961600 events read in total (787900ms).
[14:57:23.572] <TB3>     INFO: 31033000 events read in total (816068ms).
[14:57:51.699] <TB3>     INFO: 32102200 events read in total (844195ms).
[14:58:19.850] <TB3>     INFO: 33171600 events read in total (872346ms).
[14:58:48.017] <TB3>     INFO: 34244200 events read in total (900513ms).
[14:59:16.148] <TB3>     INFO: 35312600 events read in total (928644ms).
[14:59:44.214] <TB3>     INFO: 36381200 events read in total (956710ms).
[15:00:12.381] <TB3>     INFO: 37453400 events read in total (984877ms).
[15:00:40.565] <TB3>     INFO: 38522000 events read in total (1013061ms).
[15:01:08.631] <TB3>     INFO: 39592000 events read in total (1041127ms).
[15:01:36.842] <TB3>     INFO: 40662400 events read in total (1069338ms).
[15:02:04.921] <TB3>     INFO: 41730400 events read in total (1097417ms).
[15:02:33.068] <TB3>     INFO: 42798800 events read in total (1125564ms).
[15:03:01.126] <TB3>     INFO: 43870800 events read in total (1153622ms).
[15:03:29.270] <TB3>     INFO: 44939200 events read in total (1181766ms).
[15:03:57.380] <TB3>     INFO: 46006800 events read in total (1209876ms).
[15:04:25.531] <TB3>     INFO: 47077400 events read in total (1238027ms).
[15:04:53.676] <TB3>     INFO: 48147200 events read in total (1266172ms).
[15:05:21.849] <TB3>     INFO: 49215400 events read in total (1294345ms).
[15:05:49.937] <TB3>     INFO: 50284800 events read in total (1322433ms).
[15:06:18.073] <TB3>     INFO: 51354800 events read in total (1350569ms).
[15:06:46.201] <TB3>     INFO: 52423200 events read in total (1378697ms).
[15:07:14.386] <TB3>     INFO: 53492000 events read in total (1406882ms).
[15:07:42.524] <TB3>     INFO: 54564400 events read in total (1435020ms).
[15:08:10.659] <TB3>     INFO: 55632800 events read in total (1463155ms).
[15:08:38.822] <TB3>     INFO: 56700600 events read in total (1491318ms).
[15:09:07.068] <TB3>     INFO: 57772000 events read in total (1519564ms).
[15:09:34.424] <TB3>     INFO: 58841200 events read in total (1546920ms).
[15:09:40.619] <TB3>     INFO: 59072000 events read in total (1553115ms).
[15:09:40.641] <TB3>     INFO: Test took 1554196ms.
[15:09:40.703] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:40.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:40.829] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:42.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:42.017] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:43.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:43.171] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:44.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:44.396] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:45.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:45.561] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:46.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:46.771] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:47.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:47.984] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:49.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:49.250] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:50.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:50.447] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:51.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:51.621] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:52.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:52.768] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:53.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:53.914] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:55.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:55.080] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:56.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:56.246] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:57.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:57.380] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:58.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:58.548] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:09:59.725] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 450985984
[15:09:59.756] <TB3>     INFO: PixTestScurves::scurves() done 
[15:09:59.756] <TB3>     INFO: Vcal mean:  35.09  35.13  35.14  35.07  35.13  35.20  35.10  35.11  35.09  35.07  35.07  35.05  35.09  35.12  35.10  35.09 
[15:09:59.756] <TB3>     INFO: Vcal RMS:    0.76   0.67   0.65   0.69   0.72   0.76   0.71   0.72   0.72   0.62   0.67   0.63   0.67   0.69   0.70   0.74 
[15:09:59.757] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:09:59.829] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:09:59.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:09:59.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:09:59.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:09:59.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:09:59.829] <TB3>     INFO: ######################################################################
[15:09:59.829] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:09:59.829] <TB3>     INFO: ######################################################################
[15:09:59.833] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:10:00.175] <TB3>     INFO: Expecting 41600 events.
[15:10:04.283] <TB3>     INFO: 41600 events read in total (3380ms).
[15:10:04.285] <TB3>     INFO: Test took 4452ms.
[15:10:04.293] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:04.293] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:10:04.293] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:10:04.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:10:04.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:10:04.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:10:04.301] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:10:04.640] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:04.989] <TB3>     INFO: Expecting 41600 events.
[15:10:09.140] <TB3>     INFO: 41600 events read in total (3436ms).
[15:10:09.140] <TB3>     INFO: Test took 4500ms.
[15:10:09.148] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:09.148] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:10:09.148] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:10:09.153] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.451
[15:10:09.153] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:10:09.153] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.016
[15:10:09.153] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,33] phvalue 169
[15:10:09.153] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.063
[15:10:09.153] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 198
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.933
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 158
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.222
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 193
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.176
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [34 ,6] phvalue 164
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.177
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.517
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 170
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.306
[15:10:09.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.12
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.048
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 184
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.064
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 161
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.223
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 177
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.634
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 161
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.595
[15:10:09.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 169
[15:10:09.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.709
[15:10:09.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[15:10:09.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:10:09.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:10:09.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:10:09.243] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:09.588] <TB3>     INFO: Expecting 41600 events.
[15:10:13.744] <TB3>     INFO: 41600 events read in total (3441ms).
[15:10:13.745] <TB3>     INFO: Test took 4502ms.
[15:10:13.753] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:13.753] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:10:13.753] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:10:13.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 42minph_roc = 13
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.825
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 78
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0326
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 66
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.543
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 101
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.4189
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 51
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.7805
[15:10:13.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 82
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.716
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 56
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9045
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 68
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.537
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 66
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7292
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0036
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 65
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2193
[15:10:13.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.1175
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 58
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.858
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 69
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.0992
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 47
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9846
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 62
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5273
[15:10:13.760] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 70
[15:10:13.761] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 0 0
[15:10:14.170] <TB3>     INFO: Expecting 2560 events.
[15:10:15.129] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:15.129] <TB3>     INFO: Test took 1368ms.
[15:10:15.129] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:15.130] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 1 1
[15:10:15.638] <TB3>     INFO: Expecting 2560 events.
[15:10:16.595] <TB3>     INFO: 2560 events read in total (242ms).
[15:10:16.595] <TB3>     INFO: Test took 1465ms.
[15:10:16.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:16.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 2 2
[15:10:17.103] <TB3>     INFO: Expecting 2560 events.
[15:10:18.063] <TB3>     INFO: 2560 events read in total (245ms).
[15:10:18.063] <TB3>     INFO: Test took 1468ms.
[15:10:18.063] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:18.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 3 3
[15:10:18.571] <TB3>     INFO: Expecting 2560 events.
[15:10:19.530] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:19.530] <TB3>     INFO: Test took 1466ms.
[15:10:19.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:19.532] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 4 4
[15:10:20.039] <TB3>     INFO: Expecting 2560 events.
[15:10:20.998] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:20.998] <TB3>     INFO: Test took 1466ms.
[15:10:20.998] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:20.998] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[15:10:21.506] <TB3>     INFO: Expecting 2560 events.
[15:10:22.464] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:22.464] <TB3>     INFO: Test took 1466ms.
[15:10:22.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:22.464] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 6 6
[15:10:22.972] <TB3>     INFO: Expecting 2560 events.
[15:10:23.930] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:23.930] <TB3>     INFO: Test took 1466ms.
[15:10:23.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:23.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[15:10:24.438] <TB3>     INFO: Expecting 2560 events.
[15:10:25.395] <TB3>     INFO: 2560 events read in total (242ms).
[15:10:25.395] <TB3>     INFO: Test took 1465ms.
[15:10:25.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:25.396] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[15:10:25.903] <TB3>     INFO: Expecting 2560 events.
[15:10:26.862] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:26.862] <TB3>     INFO: Test took 1466ms.
[15:10:26.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:26.863] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[15:10:27.370] <TB3>     INFO: Expecting 2560 events.
[15:10:28.328] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:28.330] <TB3>     INFO: Test took 1467ms.
[15:10:28.342] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:28.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:10:28.837] <TB3>     INFO: Expecting 2560 events.
[15:10:29.796] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:29.797] <TB3>     INFO: Test took 1454ms.
[15:10:29.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:29.797] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 11 11
[15:10:30.306] <TB3>     INFO: Expecting 2560 events.
[15:10:31.265] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:31.265] <TB3>     INFO: Test took 1468ms.
[15:10:31.265] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:31.266] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[15:10:31.774] <TB3>     INFO: Expecting 2560 events.
[15:10:32.733] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:32.734] <TB3>     INFO: Test took 1468ms.
[15:10:32.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:32.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 13 13
[15:10:33.241] <TB3>     INFO: Expecting 2560 events.
[15:10:34.201] <TB3>     INFO: 2560 events read in total (245ms).
[15:10:34.201] <TB3>     INFO: Test took 1467ms.
[15:10:34.201] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:34.201] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 14 14
[15:10:34.709] <TB3>     INFO: Expecting 2560 events.
[15:10:35.667] <TB3>     INFO: 2560 events read in total (243ms).
[15:10:35.668] <TB3>     INFO: Test took 1467ms.
[15:10:35.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:35.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 15 15
[15:10:36.175] <TB3>     INFO: Expecting 2560 events.
[15:10:37.134] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:37.134] <TB3>     INFO: Test took 1466ms.
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:10:37.135] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:10:37.139] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:37.644] <TB3>     INFO: Expecting 655360 events.
[15:10:49.389] <TB3>     INFO: 655360 events read in total (11030ms).
[15:10:49.400] <TB3>     INFO: Expecting 655360 events.
[15:11:00.995] <TB3>     INFO: 655360 events read in total (11029ms).
[15:11:01.010] <TB3>     INFO: Expecting 655360 events.
[15:11:12.620] <TB3>     INFO: 655360 events read in total (11044ms).
[15:11:12.640] <TB3>     INFO: Expecting 655360 events.
[15:11:24.269] <TB3>     INFO: 655360 events read in total (11070ms).
[15:11:24.293] <TB3>     INFO: Expecting 655360 events.
[15:11:35.902] <TB3>     INFO: 655360 events read in total (11052ms).
[15:11:35.929] <TB3>     INFO: Expecting 655360 events.
[15:11:47.561] <TB3>     INFO: 655360 events read in total (11076ms).
[15:11:47.593] <TB3>     INFO: Expecting 655360 events.
[15:11:59.187] <TB3>     INFO: 655360 events read in total (11046ms).
[15:11:59.224] <TB3>     INFO: Expecting 655360 events.
[15:12:10.766] <TB3>     INFO: 655360 events read in total (11005ms).
[15:12:10.807] <TB3>     INFO: Expecting 655360 events.
[15:12:22.427] <TB3>     INFO: 655360 events read in total (11087ms).
[15:12:22.473] <TB3>     INFO: Expecting 655360 events.
[15:12:34.132] <TB3>     INFO: 655360 events read in total (11126ms).
[15:12:34.181] <TB3>     INFO: Expecting 655360 events.
[15:12:45.796] <TB3>     INFO: 655360 events read in total (11081ms).
[15:12:45.850] <TB3>     INFO: Expecting 655360 events.
[15:12:57.454] <TB3>     INFO: 655360 events read in total (11077ms).
[15:12:57.517] <TB3>     INFO: Expecting 655360 events.
[15:13:09.132] <TB3>     INFO: 655360 events read in total (11089ms).
[15:13:09.194] <TB3>     INFO: Expecting 655360 events.
[15:13:20.775] <TB3>     INFO: 655360 events read in total (11055ms).
[15:13:20.841] <TB3>     INFO: Expecting 655360 events.
[15:13:32.500] <TB3>     INFO: 655360 events read in total (11134ms).
[15:13:32.573] <TB3>     INFO: Expecting 655360 events.
[15:13:44.211] <TB3>     INFO: 655360 events read in total (11111ms).
[15:13:44.290] <TB3>     INFO: Test took 187151ms.
[15:13:44.383] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:44.691] <TB3>     INFO: Expecting 655360 events.
[15:13:56.449] <TB3>     INFO: 655360 events read in total (11043ms).
[15:13:56.460] <TB3>     INFO: Expecting 655360 events.
[15:14:08.072] <TB3>     INFO: 655360 events read in total (11043ms).
[15:14:08.087] <TB3>     INFO: Expecting 655360 events.
[15:14:19.682] <TB3>     INFO: 655360 events read in total (11029ms).
[15:14:19.701] <TB3>     INFO: Expecting 655360 events.
[15:14:31.285] <TB3>     INFO: 655360 events read in total (11021ms).
[15:14:31.309] <TB3>     INFO: Expecting 655360 events.
[15:14:42.926] <TB3>     INFO: 655360 events read in total (11061ms).
[15:14:42.956] <TB3>     INFO: Expecting 655360 events.
[15:14:54.572] <TB3>     INFO: 655360 events read in total (11064ms).
[15:14:54.604] <TB3>     INFO: Expecting 655360 events.
[15:15:06.210] <TB3>     INFO: 655360 events read in total (11058ms).
[15:15:06.255] <TB3>     INFO: Expecting 655360 events.
[15:15:17.849] <TB3>     INFO: 655360 events read in total (11062ms).
[15:15:17.892] <TB3>     INFO: Expecting 655360 events.
[15:15:29.563] <TB3>     INFO: 655360 events read in total (11135ms).
[15:15:29.607] <TB3>     INFO: Expecting 655360 events.
[15:15:41.248] <TB3>     INFO: 655360 events read in total (11105ms).
[15:15:41.298] <TB3>     INFO: Expecting 655360 events.
[15:15:52.946] <TB3>     INFO: 655360 events read in total (11119ms).
[15:15:52.999] <TB3>     INFO: Expecting 655360 events.
[15:16:04.631] <TB3>     INFO: 655360 events read in total (11106ms).
[15:16:04.687] <TB3>     INFO: Expecting 655360 events.
[15:16:16.280] <TB3>     INFO: 655360 events read in total (11066ms).
[15:16:16.352] <TB3>     INFO: Expecting 655360 events.
[15:16:27.949] <TB3>     INFO: 655360 events read in total (11070ms).
[15:16:28.021] <TB3>     INFO: Expecting 655360 events.
[15:16:39.694] <TB3>     INFO: 655360 events read in total (11146ms).
[15:16:39.770] <TB3>     INFO: Expecting 655360 events.
[15:16:51.450] <TB3>     INFO: 655360 events read in total (11153ms).
[15:16:51.532] <TB3>     INFO: Test took 187149ms.
[15:16:51.713] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.714] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:16:51.714] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.715] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:16:51.715] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.715] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:16:51.715] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:16:51.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:16:51.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:16:51.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:16:51.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:16:51.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:16:51.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:16:51.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:16:51.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:16:51.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:16:51.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:16:51.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:16:51.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:16:51.721] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:16:51.721] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.730] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.739] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.747] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.754] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.762] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.769] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.777] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.784] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.791] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.798] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.806] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.813] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.820] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.828] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.836] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:16:51.844] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:16:51.852] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:16:51.865] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:16:51.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C0.dat
[15:16:51.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C1.dat
[15:16:51.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C2.dat
[15:16:51.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C3.dat
[15:16:51.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C4.dat
[15:16:51.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C5.dat
[15:16:51.896] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C6.dat
[15:16:51.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C7.dat
[15:16:51.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C8.dat
[15:16:51.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C9.dat
[15:16:51.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C10.dat
[15:16:51.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C11.dat
[15:16:51.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C12.dat
[15:16:51.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C13.dat
[15:16:51.897] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C14.dat
[15:16:51.898] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//dacParameters35_C15.dat
[15:16:52.250] <TB3>     INFO: Expecting 41600 events.
[15:16:56.088] <TB3>     INFO: 41600 events read in total (3123ms).
[15:16:56.088] <TB3>     INFO: Test took 4188ms.
[15:16:56.742] <TB3>     INFO: Expecting 41600 events.
[15:17:00.588] <TB3>     INFO: 41600 events read in total (3132ms).
[15:17:00.589] <TB3>     INFO: Test took 4194ms.
[15:17:01.244] <TB3>     INFO: Expecting 41600 events.
[15:17:05.079] <TB3>     INFO: 41600 events read in total (3120ms).
[15:17:05.079] <TB3>     INFO: Test took 4182ms.
[15:17:05.387] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:05.519] <TB3>     INFO: Expecting 2560 events.
[15:17:06.479] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:06.480] <TB3>     INFO: Test took 1093ms.
[15:17:06.482] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:06.988] <TB3>     INFO: Expecting 2560 events.
[15:17:07.949] <TB3>     INFO: 2560 events read in total (246ms).
[15:17:07.949] <TB3>     INFO: Test took 1467ms.
[15:17:07.951] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:08.458] <TB3>     INFO: Expecting 2560 events.
[15:17:09.418] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:09.419] <TB3>     INFO: Test took 1468ms.
[15:17:09.422] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:09.927] <TB3>     INFO: Expecting 2560 events.
[15:17:10.888] <TB3>     INFO: 2560 events read in total (246ms).
[15:17:10.888] <TB3>     INFO: Test took 1466ms.
[15:17:10.890] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:11.397] <TB3>     INFO: Expecting 2560 events.
[15:17:12.357] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:12.358] <TB3>     INFO: Test took 1468ms.
[15:17:12.360] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:12.866] <TB3>     INFO: Expecting 2560 events.
[15:17:13.826] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:13.827] <TB3>     INFO: Test took 1467ms.
[15:17:13.829] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:14.335] <TB3>     INFO: Expecting 2560 events.
[15:17:15.296] <TB3>     INFO: 2560 events read in total (246ms).
[15:17:15.297] <TB3>     INFO: Test took 1468ms.
[15:17:15.300] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:15.805] <TB3>     INFO: Expecting 2560 events.
[15:17:16.765] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:16.765] <TB3>     INFO: Test took 1465ms.
[15:17:16.768] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:17.274] <TB3>     INFO: Expecting 2560 events.
[15:17:18.234] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:18.235] <TB3>     INFO: Test took 1467ms.
[15:17:18.237] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:18.743] <TB3>     INFO: Expecting 2560 events.
[15:17:19.703] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:19.703] <TB3>     INFO: Test took 1466ms.
[15:17:19.706] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:20.212] <TB3>     INFO: Expecting 2560 events.
[15:17:21.172] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:21.172] <TB3>     INFO: Test took 1466ms.
[15:17:21.175] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:21.681] <TB3>     INFO: Expecting 2560 events.
[15:17:22.641] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:22.641] <TB3>     INFO: Test took 1466ms.
[15:17:22.645] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:23.150] <TB3>     INFO: Expecting 2560 events.
[15:17:24.109] <TB3>     INFO: 2560 events read in total (244ms).
[15:17:24.110] <TB3>     INFO: Test took 1466ms.
[15:17:24.112] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:24.619] <TB3>     INFO: Expecting 2560 events.
[15:17:25.579] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:25.580] <TB3>     INFO: Test took 1468ms.
[15:17:25.582] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:26.088] <TB3>     INFO: Expecting 2560 events.
[15:17:27.048] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:27.048] <TB3>     INFO: Test took 1466ms.
[15:17:27.051] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:27.557] <TB3>     INFO: Expecting 2560 events.
[15:17:28.518] <TB3>     INFO: 2560 events read in total (246ms).
[15:17:28.519] <TB3>     INFO: Test took 1468ms.
[15:17:28.521] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:29.027] <TB3>     INFO: Expecting 2560 events.
[15:17:29.988] <TB3>     INFO: 2560 events read in total (246ms).
[15:17:29.989] <TB3>     INFO: Test took 1468ms.
[15:17:29.991] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:30.497] <TB3>     INFO: Expecting 2560 events.
[15:17:31.458] <TB3>     INFO: 2560 events read in total (246ms).
[15:17:31.458] <TB3>     INFO: Test took 1467ms.
[15:17:31.460] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:31.966] <TB3>     INFO: Expecting 2560 events.
[15:17:32.926] <TB3>     INFO: 2560 events read in total (244ms).
[15:17:32.927] <TB3>     INFO: Test took 1467ms.
[15:17:32.930] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:33.436] <TB3>     INFO: Expecting 2560 events.
[15:17:34.396] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:34.397] <TB3>     INFO: Test took 1467ms.
[15:17:34.400] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:34.905] <TB3>     INFO: Expecting 2560 events.
[15:17:35.865] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:35.865] <TB3>     INFO: Test took 1465ms.
[15:17:35.868] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:36.374] <TB3>     INFO: Expecting 2560 events.
[15:17:37.334] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:37.335] <TB3>     INFO: Test took 1468ms.
[15:17:37.338] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:37.843] <TB3>     INFO: Expecting 2560 events.
[15:17:38.803] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:38.804] <TB3>     INFO: Test took 1466ms.
[15:17:38.806] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:39.312] <TB3>     INFO: Expecting 2560 events.
[15:17:40.273] <TB3>     INFO: 2560 events read in total (246ms).
[15:17:40.274] <TB3>     INFO: Test took 1468ms.
[15:17:40.277] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:40.782] <TB3>     INFO: Expecting 2560 events.
[15:17:41.745] <TB3>     INFO: 2560 events read in total (248ms).
[15:17:41.746] <TB3>     INFO: Test took 1469ms.
[15:17:41.748] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:42.255] <TB3>     INFO: Expecting 2560 events.
[15:17:43.214] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:43.215] <TB3>     INFO: Test took 1467ms.
[15:17:43.217] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:43.724] <TB3>     INFO: Expecting 2560 events.
[15:17:44.684] <TB3>     INFO: 2560 events read in total (246ms).
[15:17:44.684] <TB3>     INFO: Test took 1467ms.
[15:17:44.686] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:45.193] <TB3>     INFO: Expecting 2560 events.
[15:17:46.155] <TB3>     INFO: 2560 events read in total (247ms).
[15:17:46.155] <TB3>     INFO: Test took 1469ms.
[15:17:46.158] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:46.664] <TB3>     INFO: Expecting 2560 events.
[15:17:47.624] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:47.624] <TB3>     INFO: Test took 1467ms.
[15:17:47.627] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:48.133] <TB3>     INFO: Expecting 2560 events.
[15:17:49.092] <TB3>     INFO: 2560 events read in total (244ms).
[15:17:49.093] <TB3>     INFO: Test took 1467ms.
[15:17:49.095] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:49.601] <TB3>     INFO: Expecting 2560 events.
[15:17:50.561] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:50.561] <TB3>     INFO: Test took 1466ms.
[15:17:50.564] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:51.070] <TB3>     INFO: Expecting 2560 events.
[15:17:52.030] <TB3>     INFO: 2560 events read in total (245ms).
[15:17:52.031] <TB3>     INFO: Test took 1468ms.
[15:17:53.057] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:17:53.057] <TB3>     INFO: PH scale (per ROC):    75  78  82  80  89  74  80  75  82  83  85  80  85  80  80  74
[15:17:53.058] <TB3>     INFO: PH offset (per ROC):  174 180 150 193 163 191 177 182 175 176 167 187 175 194 182 178
[15:17:53.237] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:17:53.240] <TB3>     INFO: ######################################################################
[15:17:53.240] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:17:53.240] <TB3>     INFO: ######################################################################
[15:17:53.240] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:17:53.251] <TB3>     INFO: scanning low vcal = 10
[15:17:53.594] <TB3>     INFO: Expecting 41600 events.
[15:17:57.318] <TB3>     INFO: 41600 events read in total (3009ms).
[15:17:57.319] <TB3>     INFO: Test took 4068ms.
[15:17:57.320] <TB3>     INFO: scanning low vcal = 20
[15:17:57.827] <TB3>     INFO: Expecting 41600 events.
[15:18:01.553] <TB3>     INFO: 41600 events read in total (3011ms).
[15:18:01.553] <TB3>     INFO: Test took 4233ms.
[15:18:01.556] <TB3>     INFO: scanning low vcal = 30
[15:18:02.062] <TB3>     INFO: Expecting 41600 events.
[15:18:05.797] <TB3>     INFO: 41600 events read in total (3020ms).
[15:18:05.798] <TB3>     INFO: Test took 4242ms.
[15:18:05.799] <TB3>     INFO: scanning low vcal = 40
[15:18:06.302] <TB3>     INFO: Expecting 41600 events.
[15:18:10.557] <TB3>     INFO: 41600 events read in total (3540ms).
[15:18:10.559] <TB3>     INFO: Test took 4760ms.
[15:18:10.562] <TB3>     INFO: scanning low vcal = 50
[15:18:10.983] <TB3>     INFO: Expecting 41600 events.
[15:18:15.254] <TB3>     INFO: 41600 events read in total (3556ms).
[15:18:15.254] <TB3>     INFO: Test took 4692ms.
[15:18:15.258] <TB3>     INFO: scanning low vcal = 60
[15:18:15.679] <TB3>     INFO: Expecting 41600 events.
[15:18:19.941] <TB3>     INFO: 41600 events read in total (3547ms).
[15:18:19.942] <TB3>     INFO: Test took 4684ms.
[15:18:19.945] <TB3>     INFO: scanning low vcal = 70
[15:18:20.365] <TB3>     INFO: Expecting 41600 events.
[15:18:24.635] <TB3>     INFO: 41600 events read in total (3555ms).
[15:18:24.635] <TB3>     INFO: Test took 4690ms.
[15:18:24.638] <TB3>     INFO: scanning low vcal = 80
[15:18:25.059] <TB3>     INFO: Expecting 41600 events.
[15:18:29.332] <TB3>     INFO: 41600 events read in total (3559ms).
[15:18:29.333] <TB3>     INFO: Test took 4695ms.
[15:18:29.336] <TB3>     INFO: scanning low vcal = 90
[15:18:29.758] <TB3>     INFO: Expecting 41600 events.
[15:18:34.023] <TB3>     INFO: 41600 events read in total (3550ms).
[15:18:34.024] <TB3>     INFO: Test took 4688ms.
[15:18:34.027] <TB3>     INFO: scanning low vcal = 100
[15:18:34.452] <TB3>     INFO: Expecting 41600 events.
[15:18:38.861] <TB3>     INFO: 41600 events read in total (3694ms).
[15:18:38.862] <TB3>     INFO: Test took 4835ms.
[15:18:38.866] <TB3>     INFO: scanning low vcal = 110
[15:18:39.286] <TB3>     INFO: Expecting 41600 events.
[15:18:43.540] <TB3>     INFO: 41600 events read in total (3539ms).
[15:18:43.540] <TB3>     INFO: Test took 4674ms.
[15:18:43.543] <TB3>     INFO: scanning low vcal = 120
[15:18:43.968] <TB3>     INFO: Expecting 41600 events.
[15:18:48.233] <TB3>     INFO: 41600 events read in total (3550ms).
[15:18:48.234] <TB3>     INFO: Test took 4691ms.
[15:18:48.236] <TB3>     INFO: scanning low vcal = 130
[15:18:48.658] <TB3>     INFO: Expecting 41600 events.
[15:18:52.920] <TB3>     INFO: 41600 events read in total (3547ms).
[15:18:52.921] <TB3>     INFO: Test took 4685ms.
[15:18:52.924] <TB3>     INFO: scanning low vcal = 140
[15:18:53.347] <TB3>     INFO: Expecting 41600 events.
[15:18:57.608] <TB3>     INFO: 41600 events read in total (3546ms).
[15:18:57.609] <TB3>     INFO: Test took 4685ms.
[15:18:57.612] <TB3>     INFO: scanning low vcal = 150
[15:18:58.034] <TB3>     INFO: Expecting 41600 events.
[15:19:02.304] <TB3>     INFO: 41600 events read in total (3556ms).
[15:19:02.305] <TB3>     INFO: Test took 4693ms.
[15:19:02.308] <TB3>     INFO: scanning low vcal = 160
[15:19:02.729] <TB3>     INFO: Expecting 41600 events.
[15:19:06.995] <TB3>     INFO: 41600 events read in total (3551ms).
[15:19:06.996] <TB3>     INFO: Test took 4688ms.
[15:19:06.998] <TB3>     INFO: scanning low vcal = 170
[15:19:07.420] <TB3>     INFO: Expecting 41600 events.
[15:19:11.687] <TB3>     INFO: 41600 events read in total (3552ms).
[15:19:11.687] <TB3>     INFO: Test took 4689ms.
[15:19:11.691] <TB3>     INFO: scanning low vcal = 180
[15:19:12.108] <TB3>     INFO: Expecting 41600 events.
[15:19:16.366] <TB3>     INFO: 41600 events read in total (3543ms).
[15:19:16.367] <TB3>     INFO: Test took 4675ms.
[15:19:16.369] <TB3>     INFO: scanning low vcal = 190
[15:19:16.792] <TB3>     INFO: Expecting 41600 events.
[15:19:21.053] <TB3>     INFO: 41600 events read in total (3547ms).
[15:19:21.054] <TB3>     INFO: Test took 4684ms.
[15:19:21.057] <TB3>     INFO: scanning low vcal = 200
[15:19:21.477] <TB3>     INFO: Expecting 41600 events.
[15:19:25.741] <TB3>     INFO: 41600 events read in total (3549ms).
[15:19:25.741] <TB3>     INFO: Test took 4684ms.
[15:19:25.744] <TB3>     INFO: scanning low vcal = 210
[15:19:26.164] <TB3>     INFO: Expecting 41600 events.
[15:19:30.423] <TB3>     INFO: 41600 events read in total (3544ms).
[15:19:30.424] <TB3>     INFO: Test took 4680ms.
[15:19:30.426] <TB3>     INFO: scanning low vcal = 220
[15:19:30.850] <TB3>     INFO: Expecting 41600 events.
[15:19:35.103] <TB3>     INFO: 41600 events read in total (3538ms).
[15:19:35.104] <TB3>     INFO: Test took 4677ms.
[15:19:35.108] <TB3>     INFO: scanning low vcal = 230
[15:19:35.531] <TB3>     INFO: Expecting 41600 events.
[15:19:39.803] <TB3>     INFO: 41600 events read in total (3557ms).
[15:19:39.804] <TB3>     INFO: Test took 4696ms.
[15:19:39.807] <TB3>     INFO: scanning low vcal = 240
[15:19:40.227] <TB3>     INFO: Expecting 41600 events.
[15:19:44.482] <TB3>     INFO: 41600 events read in total (3540ms).
[15:19:44.482] <TB3>     INFO: Test took 4675ms.
[15:19:44.485] <TB3>     INFO: scanning low vcal = 250
[15:19:44.904] <TB3>     INFO: Expecting 41600 events.
[15:19:49.175] <TB3>     INFO: 41600 events read in total (3555ms).
[15:19:49.176] <TB3>     INFO: Test took 4691ms.
[15:19:49.180] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:19:49.602] <TB3>     INFO: Expecting 41600 events.
[15:19:53.831] <TB3>     INFO: 41600 events read in total (3514ms).
[15:19:53.832] <TB3>     INFO: Test took 4652ms.
[15:19:53.836] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:19:54.260] <TB3>     INFO: Expecting 41600 events.
[15:19:58.484] <TB3>     INFO: 41600 events read in total (3509ms).
[15:19:58.485] <TB3>     INFO: Test took 4648ms.
[15:19:58.490] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:19:58.913] <TB3>     INFO: Expecting 41600 events.
[15:20:03.150] <TB3>     INFO: 41600 events read in total (3522ms).
[15:20:03.151] <TB3>     INFO: Test took 4660ms.
[15:20:03.154] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:20:03.578] <TB3>     INFO: Expecting 41600 events.
[15:20:07.810] <TB3>     INFO: 41600 events read in total (3517ms).
[15:20:07.811] <TB3>     INFO: Test took 4657ms.
[15:20:07.819] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:20:08.238] <TB3>     INFO: Expecting 41600 events.
[15:20:12.488] <TB3>     INFO: 41600 events read in total (3535ms).
[15:20:12.489] <TB3>     INFO: Test took 4670ms.
[15:20:13.068] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:20:13.071] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:20:13.071] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:20:13.071] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:20:13.072] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:20:13.072] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:20:13.072] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:20:13.072] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:20:13.072] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:20:13.072] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:20:13.073] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:20:13.073] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:20:13.073] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:20:13.073] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:20:13.073] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:20:13.073] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:20:13.073] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:20:55.264] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:20:55.264] <TB3>     INFO: non-linearity mean:  0.957 0.958 0.955 0.961 0.959 0.961 0.958 0.959 0.961 0.953 0.960 0.958 0.963 0.959 0.961 0.966
[15:20:55.264] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.005 0.005 0.006 0.006 0.006 0.005 0.007 0.006 0.006 0.005 0.005 0.005 0.005
[15:20:55.264] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:20:55.287] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:20:55.309] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:20:55.331] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:20:55.354] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:20:55.376] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:20:55.399] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:20:55.421] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:20:55.443] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:20:55.466] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:20:55.488] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:20:55.510] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:20:55.533] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:20:55.555] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:20:55.577] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:20:55.600] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-2-25_FPIXTest-17C-Nebraska-160303-1405_2016-03-03_14h06m_1457035612//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:20:55.622] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 182 seconds
[15:20:55.622] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:20:55.629] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:20:55.629] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:20:55.632] <TB3>     INFO: ######################################################################
[15:20:55.632] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:20:55.632] <TB3>     INFO: ######################################################################
[15:20:55.634] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:20:55.644] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:20:55.644] <TB3>     INFO:     run 1 of 1
[15:20:55.644] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:55.987] <TB3>     INFO: Expecting 3120000 events.
[15:21:45.686] <TB3>     INFO: 1260065 events read in total (48984ms).
[15:22:34.686] <TB3>     INFO: 2516520 events read in total (97984ms).
[15:22:57.873] <TB3>     INFO: 3120000 events read in total (121172ms).
[15:22:57.920] <TB3>     INFO: Test took 122277ms.
[15:22:58.002] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:58.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:22:59.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:01.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:03.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:04.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:06.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:07.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:09.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:10.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:12.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:13.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:15.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:16.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:18.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:19.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:21.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:22.786] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437436416
[15:23:22.818] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:23:22.818] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 68.5379, RMS = 2.36258
[15:23:22.818] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 81
[15:23:22.818] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:23:22.818] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 66.9916, RMS = 2.49793
[15:23:22.818] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 80
[15:23:22.819] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:23:22.819] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.6075, RMS = 0.884828
[15:23:22.819] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:23:22.819] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:23:22.819] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.7343, RMS = 0.928935
[15:23:22.819] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:23:22.820] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:23:22.820] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.4746, RMS = 1.22849
[15:23:22.820] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:23:22.820] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:23:22.820] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.4098, RMS = 1.46678
[15:23:22.820] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:23:22.821] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:23:22.821] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.8954, RMS = 1.6994
[15:23:22.821] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:23:22.821] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:23:22.821] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.4265, RMS = 1.69751
[15:23:22.821] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:23:22.822] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:23:22.822] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.0125, RMS = 2.31396
[15:23:22.822] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:23:22.822] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:23:22.822] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 73.4268, RMS = 2.25941
[15:23:22.822] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:23:22.823] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:23:22.823] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 64.3226, RMS = 2.36088
[15:23:22.823] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 77
[15:23:22.823] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:23:22.823] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 64.1953, RMS = 2.26265
[15:23:22.823] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 76
[15:23:22.824] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:23:22.824] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 87.317, RMS = 2.43833
[15:23:22.824] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 100
[15:23:22.824] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:23:22.824] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 88.9597, RMS = 2.2352
[15:23:22.824] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 101
[15:23:22.825] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:23:22.825] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.1507, RMS = 1.7187
[15:23:22.825] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[15:23:22.825] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:23:22.825] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.117, RMS = 1.75255
[15:23:22.825] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:23:22.826] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:23:22.826] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.5349, RMS = 2.45101
[15:23:22.826] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 97
[15:23:22.826] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:23:22.826] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.3282, RMS = 2.54248
[15:23:22.826] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 97
[15:23:22.827] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:23:22.827] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.8158, RMS = 2.24877
[15:23:22.827] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:23:22.827] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:23:22.827] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.177, RMS = 2.30177
[15:23:22.827] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:23:22.828] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:23:22.828] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.8476, RMS = 0.961534
[15:23:22.828] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:23:22.829] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:23:22.829] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.0618, RMS = 1.07434
[15:23:22.829] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:23:22.829] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:23:22.830] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.073, RMS = 1.7051
[15:23:22.830] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:23:22.830] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:23:22.830] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 73.5124, RMS = 1.84797
[15:23:22.830] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:23:22.831] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:23:22.831] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.7849, RMS = 1.23863
[15:23:22.831] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:23:22.831] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:23:22.831] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.0882, RMS = 1.13722
[15:23:22.831] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:23:22.832] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:23:22.832] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.3594, RMS = 1.28643
[15:23:22.832] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[15:23:22.832] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:23:22.832] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.4309, RMS = 1.28194
[15:23:22.832] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:23:22.833] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:23:22.833] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.8472, RMS = 1.40422
[15:23:22.833] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:23:22.833] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:23:22.833] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.5041, RMS = 1.17285
[15:23:22.833] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:23:22.834] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:23:22.834] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.9948, RMS = 1.29273
[15:23:22.834] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:23:22.834] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:23:22.834] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.0389, RMS = 1.21441
[15:23:22.834] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:23:22.837] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:23:22.837] <TB3>     INFO: number of dead bumps (per ROC):     0    3    0    1    0    0    0    0    0    0    0    0    0    1    0    1
[15:23:22.837] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:23:22.934] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:23:22.934] <TB3>     INFO: enter test to run
[15:23:22.934] <TB3>     INFO:   test:  no parameter change
[15:23:22.935] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 379.4mA
[15:23:22.936] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:23:22.936] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[15:23:22.936] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:23:23.425] <TB3>    QUIET: Connection to board 24 closed.
[15:23:23.426] <TB3>     INFO: pXar: this is the end, my friend
[15:23:23.426] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
