Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Xilinx/Computer Architecture Lab/Project/CTL/CTL_Test_isim_beh.exe -prj E:/Xilinx/Computer Architecture Lab/Project/CTL/CTL_Test_beh.prj work.CTL_Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/CTL/CTL.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/CTL/CTL_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity CTL [ctl_default]
Compiling architecture behavior of entity ctl_test
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable E:/Xilinx/Computer Architecture Lab/Project/CTL/CTL_Test_isim_beh.exe
Fuse Memory Usage: 30052 KB
Fuse CPU Usage: 343 ms
