Analysis & Synthesis report for CPU
Wed Dec 11 16:51:13 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Register:regX
 13. Parameter Settings for User Entity Instance: Register:regY
 14. Parameter Settings for User Entity Instance: Register:regZ
 15. Parameter Settings for User Entity Instance: ULA:blockULA
 16. Parameter Settings for User Entity Instance: UC:blockUC
 17. Parameter Settings for User Entity Instance: Memory:blockMemory
 18. Port Connectivity Checks: "Memory:blockMemory"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Dec 11 16:51:13 2019         ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name               ; CPU                                           ;
; Top-level Entity Name       ; CPU                                           ;
; Family                      ; MAX II                                        ;
; Total logic elements        ; 48                                            ;
; Total pins                  ; 36                                            ;
; Total virtual pins          ; 0                                             ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                 ;
+-----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPU                ; CPU                ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                  ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                              ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+
; Register.v                       ; yes             ; User Verilog HDL File  ; E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Register.v ;
; Memory.v                         ; yes             ; User Verilog HDL File  ; E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/Memory.v   ;
; ULA.v                            ; yes             ; User Verilog HDL File  ; E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/ULA.v      ;
; UC.v                             ; yes             ; User Verilog HDL File  ; E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/UC.v       ;
; CPU.v                            ; yes             ; User Verilog HDL File  ; E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/CPU.v      ;
; PC.v                             ; yes             ; User Verilog HDL File  ; E:/Users/jvsl2/Desktop/SegundoProjetoSD-master/PC.v       ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 48    ;
;     -- Combinational with no register       ; 33    ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 15    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 16    ;
;     -- 3 input functions                    ; 22    ;
;     -- 2 input functions                    ; 10    ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 45    ;
;     -- arithmetic mode                      ; 3     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 15    ;
; Total logic cells in carry chains           ; 4     ;
; I/O pins                                    ; 36    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 15    ;
; Total fan-out                               ; 202   ;
; Average fan-out                             ; 2.40  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                      ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name     ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------+--------------+
; |CPU                       ; 48 (0)      ; 15           ; 0          ; 36   ; 0            ; 33 (0)       ; 0 (0)             ; 15 (0)           ; 4 (0)           ; 0 (0)      ; |CPU                    ; work         ;
;    |Memory:blockMemory|    ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPU|Memory:blockMemory ; work         ;
;    |PC:blockPC|            ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |CPU|PC:blockPC         ; work         ;
;    |Register:regX|         ; 4 (4)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |CPU|Register:regX      ; work         ;
;    |Register:regY|         ; 6 (6)       ; 4            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |CPU|Register:regY      ; work         ;
;    |Register:regZ|         ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |CPU|Register:regZ      ; work         ;
;    |UC:blockUC|            ; 13 (13)     ; 0            ; 0          ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |CPU|UC:blockUC         ; work         ;
;    |ULA:blockULA|          ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |CPU|ULA:blockULA       ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+-----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------+------------------------+
; UC:blockUC|tULA                                     ; UC:blockUC|Decoder0     ; yes                    ;
; UC:blockUC|tX[0]                                    ; UC:blockUC|Decoder0     ; yes                    ;
; UC:blockUC|tX[1]                                    ; UC:blockUC|Decoder0     ; yes                    ;
; UC:blockUC|tY[0]                                    ; UC:blockUC|Decoder0     ; yes                    ;
; UC:blockUC|tY[1]                                    ; UC:blockUC|Decoder0     ; yes                    ;
; UC:blockUC|tZ[0]                                    ; UC:blockUC|Decoder0     ; yes                    ;
; UC:blockUC|tZ[1]                                    ; UC:blockUC|Decoder0     ; yes                    ;
; Memory:blockMemory|value[1]                         ; Memory:blockMemory|Mux5 ; yes                    ;
; Memory:blockMemory|value[2]                         ; Memory:blockMemory|Mux5 ; yes                    ;
; Memory:blockMemory|func[0]                          ; Memory:blockMemory|Mux5 ; yes                    ;
; Memory:blockMemory|func[1]                          ; Memory:blockMemory|Mux5 ; yes                    ;
; Memory:blockMemory|func[2]                          ; Memory:blockMemory|Mux5 ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                         ;                        ;
+-----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Register:regX|out[3]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 15    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPU|Register:regY|out[0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPU|Register:regZ|out[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:regX ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; HOLD           ; 00    ; Unsigned Binary                   ;
; LOAD           ; 01    ; Unsigned Binary                   ;
; SHIFTR         ; 10    ; Unsigned Binary                   ;
; RESET          ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:regY ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; HOLD           ; 00    ; Unsigned Binary                   ;
; LOAD           ; 01    ; Unsigned Binary                   ;
; SHIFTR         ; 10    ; Unsigned Binary                   ;
; RESET          ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:regZ ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; HOLD           ; 00    ; Unsigned Binary                   ;
; LOAD           ; 01    ; Unsigned Binary                   ;
; SHIFTR         ; 10    ; Unsigned Binary                   ;
; RESET          ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:blockULA ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DC             ; 0     ; Unsigned Binary                  ;
; ADD            ; 1     ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: UC:blockUC ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; CLR            ; 0000  ; Unsigned Binary                ;
; LD1            ; 0001  ; Unsigned Binary                ;
; LD2            ; 0010  ; Unsigned Binary                ;
; LD3            ; 0011  ; Unsigned Binary                ;
; DIV            ; 0100  ; Unsigned Binary                ;
; RES            ; 0101  ; Unsigned Binary                ;
; DIS            ; 0110  ; Unsigned Binary                ;
; HOLD           ; 00    ; Unsigned Binary                ;
; LOAD           ; 01    ; Unsigned Binary                ;
; SHIFTR         ; 10    ; Unsigned Binary                ;
; RESET          ; 11    ; Unsigned Binary                ;
; DC             ; 0     ; Unsigned Binary                ;
; ADD            ; 1     ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:blockMemory ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; A              ; 4     ; Signed Integer                         ;
; B              ; 2     ; Signed Integer                         ;
; CLR            ; 0000  ; Unsigned Binary                        ;
; LD1            ; 0001  ; Unsigned Binary                        ;
; LD2            ; 0010  ; Unsigned Binary                        ;
; LD3            ; 0011  ; Unsigned Binary                        ;
; DIV            ; 0100  ; Unsigned Binary                        ;
; RES            ; 0101  ; Unsigned Binary                        ;
; DIS            ; 0110  ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:blockMemory"                                                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; func ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Dec 11 16:51:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file register.v
    Info: Found entity 1: Register
Info: Found 1 design units, including 1 entities, in source file memory.v
    Info: Found entity 1: Memory
Info: Found 1 design units, including 1 entities, in source file ula.v
    Info: Found entity 1: ULA
Info: Found 1 design units, including 1 entities, in source file uc.v
    Info: Found entity 1: UC
Info: Found 1 design units, including 1 entities, in source file cpu.v
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: PC
Info: Elaborating entity "CPU" for the top level hierarchy
Info: Elaborating entity "Register" for hierarchy "Register:regX"
Info: Elaborating entity "ULA" for hierarchy "ULA:blockULA"
Info: Elaborating entity "UC" for hierarchy "UC:blockUC"
Warning (10270): Verilog HDL Case Statement warning at UC.v(20): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at UC.v(20): inferring latch(es) for variable "tX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at UC.v(20): inferring latch(es) for variable "tY", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at UC.v(20): inferring latch(es) for variable "tZ", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at UC.v(20): inferring latch(es) for variable "tULA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "tULA" at UC.v(20)
Info (10041): Inferred latch for "tZ[0]" at UC.v(20)
Info (10041): Inferred latch for "tZ[1]" at UC.v(20)
Info (10041): Inferred latch for "tY[0]" at UC.v(20)
Info (10041): Inferred latch for "tY[1]" at UC.v(20)
Info (10041): Inferred latch for "tX[0]" at UC.v(20)
Info (10041): Inferred latch for "tX[1]" at UC.v(20)
Info: Elaborating entity "PC" for hierarchy "PC:blockPC"
Warning (10230): Verilog HDL assignment warning at PC.v(7): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "Memory" for hierarchy "Memory:blockMemory"
Warning (10230): Verilog HDL assignment warning at Memory.v(19): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Memory.v(24): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Memory.v(25): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Memory.v(29): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Memory.v(30): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Memory.v(34): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Memory.v(39): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Memory.v(44): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Memory.v(49): truncated value with size 4 to match size of target (3)
Warning (10270): Verilog HDL Case Statement warning at Memory.v(16): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Memory.v(15): inferring latch(es) for variable "func", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Memory.v(15): inferring latch(es) for variable "value", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "value[0]" at Memory.v(15)
Info (10041): Inferred latch for "value[1]" at Memory.v(15)
Info (10041): Inferred latch for "value[2]" at Memory.v(15)
Info (10041): Inferred latch for "value[3]" at Memory.v(15)
Info (10041): Inferred latch for "func[0]" at Memory.v(15)
Info (10041): Inferred latch for "func[1]" at Memory.v(15)
Info (10041): Inferred latch for "func[2]" at Memory.v(15)
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "memoryFunction[3]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "memoryFunction[3]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "memoryFunction[3]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "memoryFunction[3]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "memoryFunction[3]" is missing source, defaulting to GND
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "UC:blockUC|tZ[1]" merged with LATCH primitive "UC:blockUC|tX[1]"
Warning: Latch UC:blockUC|tULA has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory|func[1]
Warning: Latch UC:blockUC|tX[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory|func[2]
Warning: Latch UC:blockUC|tX[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory|func[0]
Warning: Latch UC:blockUC|tY[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory|func[2]
Warning: Latch UC:blockUC|tY[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory|func[0]
Warning: Latch UC:blockUC|tZ[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Memory:blockMemory|func[1]
Warning: Latch Memory:blockMemory|value[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC|out[1]
Warning: Latch Memory:blockMemory|value[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC|out[1]
Warning: Latch Memory:blockMemory|func[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC|out[0]
Warning: Latch Memory:blockMemory|func[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC|out[1]
Warning: Latch Memory:blockMemory|func[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal PC:blockPC|out[2]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "outX[3]" is stuck at GND
    Warning (13410): Pin "memoryValue[0]" is stuck at GND
    Warning (13410): Pin "memoryValue[3]" is stuck at GND
    Warning (13410): Pin "memoryFunction[3]" is stuck at GND
Info: Implemented 84 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 35 output pins
    Info: Implemented 48 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Wed Dec 11 16:51:13 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


