MIPS SB001
"SyncdWR Fre SyncdWR Fre"
Cycle=Fre SyncdWR Fre SyncdWR
Relax=SyncdWR
Safe=Fre
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=SyncdWR Fre SyncdWR Fre
{
0:r2=x; 0:r4=y; 
1:r2=y; 1:r4=x; 
}
 P0           | P1           ;
 li r1,1      | li r1,1      ;
 sw  r1,0(r2) | sw  r1,0(r2) ;
 sync         | sync         ;
 lw  r3,0(r4) | lw  r3,0(r4) ;
exists
(0:r3=0 /\ 1:r3=0)
