/// Auto-generated register definitions for PF
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::pf {

// ============================================================================
// PF - Processor features
// Base Address: 0xE000ED78
// ============================================================================

/// PF Register Structure
struct PF_Registers {

    /// Cache Level ID register
    /// Offset: 0x0000
    /// Reset value: 0x09000003
    /// Access: read-only
    volatile uint32_t CLIDR;

    /// Cache Type register
    /// Offset: 0x0004
    /// Reset value: 0x8303C003
    /// Access: read-only
    volatile uint32_t CTR;

    /// Cache Size ID register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCSIDR;
};

static_assert(sizeof(PF_Registers) >= 12, "PF_Registers size mismatch");

/// PF peripheral instance
inline PF_Registers* PF() {
    return reinterpret_cast<PF_Registers*>(0xE000ED78);
}

}  // namespace alloy::hal::st::stm32f7::pf
