`include "interface.sv"
`include "test.sv"

module half_adder (
input logic a,
input logic b,
output logic sum,
output logic carry
);
assign sum = a ^ b;
assign carry = a & b;
endmodule



module top;
intf i_intf();
test t1(i_intf);
half_adder dut (
.a (i_intf.a),
.b (i_intf.b),
.sum (i_intf.sum),
.carry (i_intf.carry)
);

initial begin
$dumpfile("dump.vcd");
$dumpvars;
end
endmodule
