Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 14:24:56 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                                             -0.0104     -0.0104

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0206      1.0700    0.0000     -0.0104 r    (46.65,17.42)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0406      1.0500    0.0850      0.0746 f    (46.40,17.42)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0102
  U300/I (INVD1BWP16P90CPD)                                                                               0.0406      1.0700    0.0015      0.0761 f    (50.74,16.85)
  U300/ZN (INVD1BWP16P90CPD)                                                                              0.0366      1.0500    0.0360      0.1121 r    (50.81,16.84)
  n387 (net)                                                                           8      0.0085
  U253/A1 (NR2SKPBD1BWP16P90CPD)                                                                          0.0367      1.0700    0.0009      0.1130 r    (48.67,15.75)
  U253/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0264      1.0500    0.0300      0.1431 f    (48.70,15.70)
  n214 (net)                                                                           2      0.0023
  U254/I (INVD1BWP16P90CPD)                                                                               0.0264      1.0700    0.0002      0.1433 f    (48.31,12.82)
  U254/ZN (INVD1BWP16P90CPD)                                                                              0.0122      1.0500    0.0147      0.1580 r    (48.38,12.82)
  n195 (net)                                                                           2      0.0017
  U255/A1 (NR2SKPBD1BWP16P90CPD)                                                                          0.0122      1.0700    0.0001      0.1581 r    (49.81,12.77)
  U255/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0416      1.0500    0.0291      0.1872 f    (49.78,12.82)
  n209 (net)                                                                           4      0.0039
  U278/I (INVD1BWP16P90CPD)                                                                               0.0416      1.0700    0.0003      0.1875 f    (52.18,11.66)
  U278/ZN (INVD1BWP16P90CPD)                                                                              0.0343      1.0500    0.0353      0.2228 r    (52.25,11.67)
  n212 (net)                                                                           5      0.0079
  U279/B2 (IND3D1BWP16P90CPD)                                                                             0.0343      1.0700    0.0001      0.2229 r    (52.36,12.27)
  U279/ZN (IND3D1BWP16P90CPD)                                                                             0.0208      1.0500    0.0230      0.2459 f    (52.34,12.24)
  n141 (net)                                                                           1      0.0009
  U280/A3 (NR3D1BWP16P90CPD)                                                                              0.0208      1.0700    0.0001      0.2460 f    (54.70,12.24)
  U280/ZN (NR3D1BWP16P90CPD)                                                                              0.0158      1.0500    0.0198      0.2657 r    (54.85,12.26)
  n144 (net)                                                                           1      0.0011
  U281/B (AOI21D1BWP16P90CPD)                                                                             0.0158      1.0700    0.0001      0.2658 r    (55.15,10.51)
  U281/ZN (AOI21D1BWP16P90CPD)                                                                            0.0168      1.0500    0.0120      0.2778 f    (55.16,10.46)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPDLVT)                                                      0.0168      1.0700    0.0001      0.2779 f    (58.57,9.90)      s, n
  data arrival time                                                                                                                         0.2779

  clock clock (fall edge)                                                                                                       0.6400      0.6400
  clock network delay (propagated)                                                                                             -0.0149      0.6251
  clock reconvergence pessimism                                                                                                 0.0044      0.6295
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPDLVT)                                                    0.0210      0.9300    0.0000      0.6295 f    (60.24,9.94)      s, n
  clock uncertainty                                                                                                            -0.0300      0.5995
  duty cycle clock jitter                                                                                                      -0.0090      0.5905
  library setup time                                                                                                  1.0000   -0.0086      0.5819
  data required time                                                                                                                        0.5819
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5819
  data arrival time                                                                                                                        -0.2779
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.3039



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0053      1.0500    0.0009      0.5009 r    (61.75,13.65)
  tdi (net)                                                                            1      0.0009
  FTB_1__42/I (CKBD1BWP16P90CPD)                                                                          0.0053      1.0700    0.0001      0.5010 r    (60.51,14.54)     s
  FTB_1__42/Z (CKBD1BWP16P90CPD)                                                                          0.0063      1.0500    0.0132      0.5142 r    (60.36,14.54)     s
  net_net_126 (net)                                                                    1      0.0008
  BINV_R_175/I (INVD1BWP16P90CPDULVT)                                                                     0.0063      1.0700    0.0000      0.5142 r    (59.92,14.54)
  BINV_R_175/ZN (INVD1BWP16P90CPDULVT)                                                                    0.0287      1.0500    0.0206      0.5348 f    (59.99,14.54)
  BUF_net_133 (net)                                                                    2      0.0099
  BINV_R_173/I (CKND1BWP16P90CPD)                                                                         0.0287      1.0700    0.0007      0.5355 f    (55.75,15.12)
  BINV_R_173/ZN (CKND1BWP16P90CPD)                                                                        0.0460      1.0500    0.0394      0.5748 r    (55.68,15.12)
  BUF_net_131 (net)                                                                    6      0.0116
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                                    0.0459      1.0700    0.0010      0.5758 r    (59.20,18.00)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                                    0.0251      1.0500    0.0313      0.6071 r    (59.99,18.00)     s
  dbg_datm_si[0] (net)                                                                 1      0.1003
  dbg_datm_si[0] (out)                                                                                    0.0259      1.0700    0.0060      0.6131 r    (61.75,17.01)
  data arrival time                                                                                                                         0.6131

  clock clock (rise edge)                                                                                                       1.2800      1.2800
  clock network delay (ideal)                                                                                                   0.0000      1.2800
  clock reconvergence pessimism                                                                                                 0.0000      1.2800
  clock uncertainty                                                                                                            -0.0300      1.2500
  cycle clock jitter                                                                                                           -0.0070      1.2430
  output external delay                                                                                                        -0.5000      0.7430
  data required time                                                                                                                        0.7430
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.7430
  data arrival time                                                                                                                        -0.6131
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.1299



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                     0.0058      1.0500    0.0018      0.5018 f    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                 1      0.0016
  U266/C2 (AOI222D1BWP16P90CPDLVT)                                                                        0.0058      1.0700    0.0003      0.5020 f    (55.42,13.88)
  U266/ZN (AOI222D1BWP16P90CPDLVT)                                                                        0.0259      1.0500    0.0233      0.5253 r    (55.84,13.95)
  n133 (net)                                                                           1      0.0011
  U267/A2 (NR2D1BWP16P90CPD)                                                                              0.0259      1.0700    0.0015      0.5268 r    (54.07,14.54)
  U267/ZN (NR2D1BWP16P90CPD)                                                                              0.0112      1.0500    0.0149      0.5417 f    (54.19,14.54)
  n143 (net)                                                                           1      0.0011
  U280/A1 (NR3D1BWP16P90CPD)                                                                              0.0112      1.0700    0.0003      0.5420 f    (54.88,12.24)
  U280/ZN (NR3D1BWP16P90CPD)                                                                              0.0158      1.0500    0.0146      0.5567 r    (54.85,12.26)
  n144 (net)                                                                           1      0.0011
  U281/B (AOI21D1BWP16P90CPD)                                                                             0.0158      1.0700    0.0001      0.5568 r    (55.15,10.51)
  U281/ZN (AOI21D1BWP16P90CPD)                                                                            0.0168      1.0500    0.0120      0.5688 f    (55.16,10.46)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPDLVT)                                                      0.0168      1.0700    0.0001      0.5689 f    (58.57,9.90)      s, n
  data arrival time                                                                                                                         0.5689

  clock clock (fall edge)                                                                                                       0.6400      0.6400
  clock network delay (propagated)                                                                                             -0.0149      0.6251
  clock reconvergence pessimism                                                                                                 0.0000      0.6251
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPDLVT)                                                    0.0210      0.9300    0.0000      0.6251 f    (60.24,9.94)      s, n
  clock uncertainty                                                                                                            -0.0300      0.5951
  duty cycle clock jitter                                                                                                      -0.0090      0.5861
  library setup time                                                                                                  1.0000   -0.0086      0.5774
  data required time                                                                                                                        0.5774
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5774
  data arrival time                                                                                                                        -0.5689
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0085



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.6400      0.6400
  clock network delay (propagated)                                                                                             -0.0102      0.6298

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPDLVT)                                                    0.0212      1.0700    0.0000      0.6298 f    (60.24,9.94)      s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD1BWP16P90CPDLVT)                                                      0.0177      1.0500    0.0659      0.6958 r    (59.99,9.94)      s, n
  n397 (net)                                                                           1      0.0039
  ZINV_37_inst_1214/I (INVD6BWP16P90CPD)                                                                  0.0177      1.0700    0.0002      0.6960 r    (59.45,8.78)
  ZINV_37_inst_1214/ZN (INVD6BWP16P90CPD)                                                                 0.0099      1.0500    0.0121      0.7081 f    (59.54,8.78)
  ZINV_37_0 (net)                                                                      1      0.0095
  ZINV_28_f_inst_1213/I (CKND14BWP16P90CPDLVT)                                                            0.0099      1.0700    0.0012      0.7093 f    (59.92,13.39)
  ZINV_28_f_inst_1213/ZN (CKND14BWP16P90CPDLVT)                                                           0.0263      1.0500    0.0200      0.7294 r    (59.91,13.39)
  tdo (net)                                                                            1      0.1004
  tdo (out)                                                                                               0.0277      1.0700    0.0081      0.7374 r    (61.75,11.97)
  data arrival time                                                                                                                         0.7374

  clock clock (rise edge)                                                                                                       1.2800      1.2800
  clock network delay (ideal)                                                                                                   0.0000      1.2800
  clock reconvergence pessimism                                                                                                 0.0000      1.2800
  clock uncertainty                                                                                                            -0.0300      1.2500
  duty cycle clock jitter                                                                                                      -0.0090      1.2410
  output external delay                                                                                                        -0.5000      0.7410
  data required time                                                                                                                        0.7410
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.7410
  data arrival time                                                                                                                        -0.7374
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0035


1
