
Traffic_Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fc8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080030d4  080030d4  000040d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030f8  080030f8  000050cc  2**0
                  CONTENTS
  4 .ARM          00000000  080030f8  080030f8  000050cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030f8  080030f8  000050cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030f8  080030f8  000040f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030fc  080030fc  000040fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  08003100  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  200000cc  080031cc  000050cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  080031cc  00005190  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000050cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009425  00000000  00000000  000050f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020b5  00000000  00000000  0000e51a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  000105d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000888  00000000  00000000  00011110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001709d  00000000  00000000  00011998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e063  00000000  00000000  00028a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008292a  00000000  00000000  00036a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b93c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ba4  00000000  00000000  000b9408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000bbfac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000cc 	.word	0x200000cc
 8000128:	00000000 	.word	0x00000000
 800012c:	080030bc 	.word	0x080030bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d0 	.word	0x200000d0
 8000148:	080030bc 	.word	0x080030bc

0800014c <isButtonPressed>:
        500,
        BTN2_GPIO_Port,
        BTN2_Pin
    }
};
int isButtonPressed(struct ButtonStruct* button){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button -> isPressed){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	691b      	ldr	r3, [r3, #16]
 8000158:	2b00      	cmp	r3, #0
 800015a:	d004      	beq.n	8000166 <isButtonPressed+0x1a>
		 button -> isPressed = 0;
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	2200      	movs	r2, #0
 8000160:	611a      	str	r2, [r3, #16]
		return 1;
 8000162:	2301      	movs	r3, #1
 8000164:	e000      	b.n	8000168 <isButtonPressed+0x1c>

	}
	return 0;
 8000166:	2300      	movs	r3, #0
}
 8000168:	4618      	mov	r0, r3
 800016a:	370c      	adds	r7, #12
 800016c:	46bd      	mov	sp, r7
 800016e:	bc80      	pop	{r7}
 8000170:	4770      	bx	lr

08000172 <isLongPressed>:
int isLongPressed(struct ButtonStruct* button){
 8000172:	b480      	push	{r7}
 8000174:	b083      	sub	sp, #12
 8000176:	af00      	add	r7, sp, #0
 8000178:	6078      	str	r0, [r7, #4]
	if(button -> isLongPressed){
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	695b      	ldr	r3, [r3, #20]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d004      	beq.n	800018c <isLongPressed+0x1a>
		 button -> isLongPressed = 0;
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	2200      	movs	r2, #0
 8000186:	615a      	str	r2, [r3, #20]
		 return 1;
 8000188:	2301      	movs	r3, #1
 800018a:	e000      	b.n	800018e <isLongPressed+0x1c>
	}
	return 0;
 800018c:	2300      	movs	r3, #0
}
 800018e:	4618      	mov	r0, r3
 8000190:	370c      	adds	r7, #12
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr

08000198 <resetButton>:

void resetButton(struct ButtonStruct* button){
 8000198:	b480      	push	{r7}
 800019a:	b083      	sub	sp, #12
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
	button -> isPressed = 0;
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	2200      	movs	r2, #0
 80001a4:	611a      	str	r2, [r3, #16]
	button -> isLongPressed = 0;
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2200      	movs	r2, #0
 80001aa:	615a      	str	r2, [r3, #20]
}
 80001ac:	bf00      	nop
 80001ae:	370c      	adds	r7, #12
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bc80      	pop	{r7}
 80001b4:	4770      	bx	lr

080001b6 <getKeyInput>:
void getKeyInput(struct ButtonStruct* button){
 80001b6:	b580      	push	{r7, lr}
 80001b8:	b082      	sub	sp, #8
 80001ba:	af00      	add	r7, sp, #0
 80001bc:	6078      	str	r0, [r7, #4]
	button -> keyButton[2] = button -> keyButton[1];
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	685a      	ldr	r2, [r3, #4]
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	609a      	str	r2, [r3, #8]
	button -> keyButton[1] = button -> keyButton[0];
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	681a      	ldr	r2, [r3, #0]
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	605a      	str	r2, [r3, #4]
	button -> keyButton[0] = HAL_GPIO_ReadPin(button -> PORT, button -> PIN);
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	69da      	ldr	r2, [r3, #28]
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	8c1b      	ldrh	r3, [r3, #32]
 80001d6:	4619      	mov	r1, r3
 80001d8:	4610      	mov	r0, r2
 80001da:	f001 ff41 	bl	8002060 <HAL_GPIO_ReadPin>
 80001de:	4603      	mov	r3, r0
 80001e0:	461a      	mov	r2, r3
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	601a      	str	r2, [r3, #0]

	if(button -> keyButton[0] == button -> keyButton[1] && button -> keyButton[1] == button -> keyButton[2]){
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	681a      	ldr	r2, [r3, #0]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	685b      	ldr	r3, [r3, #4]
 80001ee:	429a      	cmp	r2, r3
 80001f0:	d12f      	bne.n	8000252 <getKeyInput+0x9c>
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	685a      	ldr	r2, [r3, #4]
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	689b      	ldr	r3, [r3, #8]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d129      	bne.n	8000252 <getKeyInput+0x9c>
		if(button -> keyButton[2] != button -> keyButton[3]){
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	689a      	ldr	r2, [r3, #8]
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	68db      	ldr	r3, [r3, #12]
 8000206:	429a      	cmp	r2, r3
 8000208:	d00f      	beq.n	800022a <getKeyInput+0x74>
			button -> keyButton[3] = button -> keyButton[2];
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	689a      	ldr	r2, [r3, #8]
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	60da      	str	r2, [r3, #12]
			if(button -> keyButton[3] == PRESSED_STATE){
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	68db      	ldr	r3, [r3, #12]
 8000216:	2b00      	cmp	r3, #0
 8000218:	d11b      	bne.n	8000252 <getKeyInput+0x9c>
				button -> timeOutLongPressed = 500;
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000220:	619a      	str	r2, [r3, #24]
				button -> isPressed = 1;
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2201      	movs	r2, #1
 8000226:	611a      	str	r2, [r3, #16]
					}
				}

			}
	}
}
 8000228:	e013      	b.n	8000252 <getKeyInput+0x9c>
				button -> timeOutLongPressed --;
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	699b      	ldr	r3, [r3, #24]
 800022e:	1e5a      	subs	r2, r3, #1
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	619a      	str	r2, [r3, #24]
				if(button -> timeOutLongPressed <= 0){
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	699b      	ldr	r3, [r3, #24]
 8000238:	2b00      	cmp	r3, #0
 800023a:	dc0a      	bgt.n	8000252 <getKeyInput+0x9c>
					button -> timeOutLongPressed = 500;
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000242:	619a      	str	r2, [r3, #24]
					if(button -> keyButton[3] == PRESSED_STATE){
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d102      	bne.n	8000252 <getKeyInput+0x9c>
						button -> isLongPressed = 1;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2201      	movs	r2, #1
 8000250:	615a      	str	r2, [r3, #20]
}
 8000252:	bf00      	nop
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
	...

0800025c <button_scan_all>:

void button_scan_all(){
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_BUTTONS; ++i){
 8000262:	2300      	movs	r3, #0
 8000264:	607b      	str	r3, [r7, #4]
 8000266:	e00c      	b.n	8000282 <button_scan_all+0x26>
		getKeyInput(&BTN[i]);
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	4613      	mov	r3, r2
 800026c:	00db      	lsls	r3, r3, #3
 800026e:	4413      	add	r3, r2
 8000270:	009b      	lsls	r3, r3, #2
 8000272:	4a08      	ldr	r2, [pc, #32]	@ (8000294 <button_scan_all+0x38>)
 8000274:	4413      	add	r3, r2
 8000276:	4618      	mov	r0, r3
 8000278:	f7ff ff9d 	bl	80001b6 <getKeyInput>
	for(int i = 0; i < NUM_BUTTONS; ++i){
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	3301      	adds	r3, #1
 8000280:	607b      	str	r3, [r7, #4]
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2b04      	cmp	r3, #4
 8000286:	ddef      	ble.n	8000268 <button_scan_all+0xc>
	}
}
 8000288:	bf00      	nop
 800028a:	bf00      	nop
 800028c:	3708      	adds	r7, #8
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	20000000 	.word	0x20000000

08000298 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b086      	sub	sp, #24
 800029c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800029e:	f107 0308 	add.w	r3, r7, #8
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	605a      	str	r2, [r3, #4]
 80002a8:	609a      	str	r2, [r3, #8]
 80002aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ac:	4b28      	ldr	r3, [pc, #160]	@ (8000350 <MX_GPIO_Init+0xb8>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a27      	ldr	r2, [pc, #156]	@ (8000350 <MX_GPIO_Init+0xb8>)
 80002b2:	f043 0304 	orr.w	r3, r3, #4
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b25      	ldr	r3, [pc, #148]	@ (8000350 <MX_GPIO_Init+0xb8>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0304 	and.w	r3, r3, #4
 80002c0:	607b      	str	r3, [r7, #4]
 80002c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002c4:	4b22      	ldr	r3, [pc, #136]	@ (8000350 <MX_GPIO_Init+0xb8>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a21      	ldr	r2, [pc, #132]	@ (8000350 <MX_GPIO_Init+0xb8>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000350 <MX_GPIO_Init+0xb8>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0308 	and.w	r3, r3, #8
 80002d8:	603b      	str	r3, [r7, #0]
 80002da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Signal_Pin|GRE0_Pin|YEL0_Pin|RED0_Pin
 80002dc:	2200      	movs	r2, #0
 80002de:	f640 71fe 	movw	r1, #4094	@ 0xffe
 80002e2:	481c      	ldr	r0, [pc, #112]	@ (8000354 <MX_GPIO_Init+0xbc>)
 80002e4:	f001 fed3 	bl	800208e <HAL_GPIO_WritePin>
                          |GRE1_Pin|YEL1_Pin|RED1_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 80002e8:	2200      	movs	r2, #0
 80002ea:	21ff      	movs	r1, #255	@ 0xff
 80002ec:	481a      	ldr	r0, [pc, #104]	@ (8000358 <MX_GPIO_Init+0xc0>)
 80002ee:	f001 fece 	bl	800208e <HAL_GPIO_WritePin>
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin|SEG_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_RED_Signal_Pin|GRE0_Pin|YEL0_Pin|RED0_Pin
 80002f2:	f640 73fe 	movw	r3, #4094	@ 0xffe
 80002f6:	60bb      	str	r3, [r7, #8]
                          |GRE1_Pin|YEL1_Pin|RED1_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f8:	2301      	movs	r3, #1
 80002fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000300:	2302      	movs	r3, #2
 8000302:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000304:	f107 0308 	add.w	r3, r7, #8
 8000308:	4619      	mov	r1, r3
 800030a:	4812      	ldr	r0, [pc, #72]	@ (8000354 <MX_GPIO_Init+0xbc>)
 800030c:	f001 fd2c 	bl	8001d68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 8000310:	23ff      	movs	r3, #255	@ 0xff
 8000312:	60bb      	str	r3, [r7, #8]
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin|SEG_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000314:	2301      	movs	r3, #1
 8000316:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000318:	2300      	movs	r3, #0
 800031a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800031c:	2302      	movs	r3, #2
 800031e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000320:	f107 0308 	add.w	r3, r7, #8
 8000324:	4619      	mov	r1, r3
 8000326:	480c      	ldr	r0, [pc, #48]	@ (8000358 <MX_GPIO_Init+0xc0>)
 8000328:	f001 fd1e 	bl	8001d68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BTN0_Pin|BTN1_Pin|BTN2_Pin;
 800032c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000330:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000332:	2300      	movs	r3, #0
 8000334:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000336:	2300      	movs	r3, #0
 8000338:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800033a:	f107 0308 	add.w	r3, r7, #8
 800033e:	4619      	mov	r1, r3
 8000340:	4805      	ldr	r0, [pc, #20]	@ (8000358 <MX_GPIO_Init+0xc0>)
 8000342:	f001 fd11 	bl	8001d68 <HAL_GPIO_Init>

}
 8000346:	bf00      	nop
 8000348:	3718      	adds	r7, #24
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	40021000 	.word	0x40021000
 8000354:	40010800 	.word	0x40010800
 8000358:	40010c00 	.word	0x40010c00

0800035c <disable_led7_seg>:
uint8_t counter_way1 = 0;

uint8_t buffer_time[4];
uint8_t led_7seg_index = 0;

void disable_led7_seg(){
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000360:	2200      	movs	r2, #0
 8000362:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000366:	480b      	ldr	r0, [pc, #44]	@ (8000394 <disable_led7_seg+0x38>)
 8000368:	f001 fe91 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 800036c:	2200      	movs	r2, #0
 800036e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000372:	4808      	ldr	r0, [pc, #32]	@ (8000394 <disable_led7_seg+0x38>)
 8000374:	f001 fe8b 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8000378:	2200      	movs	r2, #0
 800037a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800037e:	4805      	ldr	r0, [pc, #20]	@ (8000394 <disable_led7_seg+0x38>)
 8000380:	f001 fe85 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000384:	2200      	movs	r2, #0
 8000386:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800038a:	4802      	ldr	r0, [pc, #8]	@ (8000394 <disable_led7_seg+0x38>)
 800038c:	f001 fe7f 	bl	800208e <HAL_GPIO_WritePin>
}
 8000390:	bf00      	nop
 8000392:	bd80      	pop	{r7, pc}
 8000394:	40010800 	.word	0x40010800

08000398 <enable_led7_seg>:
void enable_led7_seg(int idx){
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]

	switch (idx) {
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2b03      	cmp	r3, #3
 80003a4:	d86e      	bhi.n	8000484 <enable_led7_seg+0xec>
 80003a6:	a201      	add	r2, pc, #4	@ (adr r2, 80003ac <enable_led7_seg+0x14>)
 80003a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ac:	080003bd 	.word	0x080003bd
 80003b0:	080003ef 	.word	0x080003ef
 80003b4:	08000421 	.word	0x08000421
 80003b8:	08000453 	.word	0x08000453
		case 0:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, ENABLE);
 80003bc:	2201      	movs	r2, #1
 80003be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003c2:	4833      	ldr	r0, [pc, #204]	@ (8000490 <enable_led7_seg+0xf8>)
 80003c4:	f001 fe63 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, DISABLE);
 80003c8:	2200      	movs	r2, #0
 80003ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003ce:	4830      	ldr	r0, [pc, #192]	@ (8000490 <enable_led7_seg+0xf8>)
 80003d0:	f001 fe5d 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, DISABLE);
 80003d4:	2200      	movs	r2, #0
 80003d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003da:	482d      	ldr	r0, [pc, #180]	@ (8000490 <enable_led7_seg+0xf8>)
 80003dc:	f001 fe57 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, DISABLE);
 80003e0:	2200      	movs	r2, #0
 80003e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80003e6:	482a      	ldr	r0, [pc, #168]	@ (8000490 <enable_led7_seg+0xf8>)
 80003e8:	f001 fe51 	bl	800208e <HAL_GPIO_WritePin>
			break;
 80003ec:	e04b      	b.n	8000486 <enable_led7_seg+0xee>
		case 1:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, DISABLE);
 80003ee:	2200      	movs	r2, #0
 80003f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003f4:	4826      	ldr	r0, [pc, #152]	@ (8000490 <enable_led7_seg+0xf8>)
 80003f6:	f001 fe4a 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, ENABLE);
 80003fa:	2201      	movs	r2, #1
 80003fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000400:	4823      	ldr	r0, [pc, #140]	@ (8000490 <enable_led7_seg+0xf8>)
 8000402:	f001 fe44 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, DISABLE);
 8000406:	2200      	movs	r2, #0
 8000408:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800040c:	4820      	ldr	r0, [pc, #128]	@ (8000490 <enable_led7_seg+0xf8>)
 800040e:	f001 fe3e 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, DISABLE);
 8000412:	2200      	movs	r2, #0
 8000414:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000418:	481d      	ldr	r0, [pc, #116]	@ (8000490 <enable_led7_seg+0xf8>)
 800041a:	f001 fe38 	bl	800208e <HAL_GPIO_WritePin>
			break;
 800041e:	e032      	b.n	8000486 <enable_led7_seg+0xee>
		case 2:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, DISABLE);
 8000420:	2200      	movs	r2, #0
 8000422:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000426:	481a      	ldr	r0, [pc, #104]	@ (8000490 <enable_led7_seg+0xf8>)
 8000428:	f001 fe31 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, DISABLE);
 800042c:	2200      	movs	r2, #0
 800042e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000432:	4817      	ldr	r0, [pc, #92]	@ (8000490 <enable_led7_seg+0xf8>)
 8000434:	f001 fe2b 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, ENABLE);
 8000438:	2201      	movs	r2, #1
 800043a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800043e:	4814      	ldr	r0, [pc, #80]	@ (8000490 <enable_led7_seg+0xf8>)
 8000440:	f001 fe25 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, DISABLE);
 8000444:	2200      	movs	r2, #0
 8000446:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800044a:	4811      	ldr	r0, [pc, #68]	@ (8000490 <enable_led7_seg+0xf8>)
 800044c:	f001 fe1f 	bl	800208e <HAL_GPIO_WritePin>
			break;
 8000450:	e019      	b.n	8000486 <enable_led7_seg+0xee>
		case 3:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, DISABLE);
 8000452:	2200      	movs	r2, #0
 8000454:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000458:	480d      	ldr	r0, [pc, #52]	@ (8000490 <enable_led7_seg+0xf8>)
 800045a:	f001 fe18 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, DISABLE);
 800045e:	2200      	movs	r2, #0
 8000460:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000464:	480a      	ldr	r0, [pc, #40]	@ (8000490 <enable_led7_seg+0xf8>)
 8000466:	f001 fe12 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, DISABLE);
 800046a:	2200      	movs	r2, #0
 800046c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000470:	4807      	ldr	r0, [pc, #28]	@ (8000490 <enable_led7_seg+0xf8>)
 8000472:	f001 fe0c 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, ENABLE);
 8000476:	2201      	movs	r2, #1
 8000478:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800047c:	4804      	ldr	r0, [pc, #16]	@ (8000490 <enable_led7_seg+0xf8>)
 800047e:	f001 fe06 	bl	800208e <HAL_GPIO_WritePin>
			break;
 8000482:	e000      	b.n	8000486 <enable_led7_seg+0xee>
		default:
			break;
 8000484:	bf00      	nop
	}
}
 8000486:	bf00      	nop
 8000488:	3708      	adds	r7, #8
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	40010800 	.word	0x40010800

08000494 <update_led7_seg_buffer>:
void update_led7_seg_buffer(){
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
	buffer_time[0]= counter_way0 /10;
 8000498:	4b18      	ldr	r3, [pc, #96]	@ (80004fc <update_led7_seg_buffer+0x68>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	4a18      	ldr	r2, [pc, #96]	@ (8000500 <update_led7_seg_buffer+0x6c>)
 800049e:	fba2 2303 	umull	r2, r3, r2, r3
 80004a2:	08db      	lsrs	r3, r3, #3
 80004a4:	b2da      	uxtb	r2, r3
 80004a6:	4b17      	ldr	r3, [pc, #92]	@ (8000504 <update_led7_seg_buffer+0x70>)
 80004a8:	701a      	strb	r2, [r3, #0]
	buffer_time[1] = counter_way0 %10;
 80004aa:	4b14      	ldr	r3, [pc, #80]	@ (80004fc <update_led7_seg_buffer+0x68>)
 80004ac:	781a      	ldrb	r2, [r3, #0]
 80004ae:	4b14      	ldr	r3, [pc, #80]	@ (8000500 <update_led7_seg_buffer+0x6c>)
 80004b0:	fba3 1302 	umull	r1, r3, r3, r2
 80004b4:	08d9      	lsrs	r1, r3, #3
 80004b6:	460b      	mov	r3, r1
 80004b8:	009b      	lsls	r3, r3, #2
 80004ba:	440b      	add	r3, r1
 80004bc:	005b      	lsls	r3, r3, #1
 80004be:	1ad3      	subs	r3, r2, r3
 80004c0:	b2da      	uxtb	r2, r3
 80004c2:	4b10      	ldr	r3, [pc, #64]	@ (8000504 <update_led7_seg_buffer+0x70>)
 80004c4:	705a      	strb	r2, [r3, #1]
	buffer_time[2] = counter_way1/10;
 80004c6:	4b10      	ldr	r3, [pc, #64]	@ (8000508 <update_led7_seg_buffer+0x74>)
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	4a0d      	ldr	r2, [pc, #52]	@ (8000500 <update_led7_seg_buffer+0x6c>)
 80004cc:	fba2 2303 	umull	r2, r3, r2, r3
 80004d0:	08db      	lsrs	r3, r3, #3
 80004d2:	b2da      	uxtb	r2, r3
 80004d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000504 <update_led7_seg_buffer+0x70>)
 80004d6:	709a      	strb	r2, [r3, #2]
	buffer_time[3] = counter_way1%10;
 80004d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000508 <update_led7_seg_buffer+0x74>)
 80004da:	781a      	ldrb	r2, [r3, #0]
 80004dc:	4b08      	ldr	r3, [pc, #32]	@ (8000500 <update_led7_seg_buffer+0x6c>)
 80004de:	fba3 1302 	umull	r1, r3, r3, r2
 80004e2:	08d9      	lsrs	r1, r3, #3
 80004e4:	460b      	mov	r3, r1
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	440b      	add	r3, r1
 80004ea:	005b      	lsls	r3, r3, #1
 80004ec:	1ad3      	subs	r3, r2, r3
 80004ee:	b2da      	uxtb	r2, r3
 80004f0:	4b04      	ldr	r3, [pc, #16]	@ (8000504 <update_led7_seg_buffer+0x70>)
 80004f2:	70da      	strb	r2, [r3, #3]
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bc80      	pop	{r7}
 80004fa:	4770      	bx	lr
 80004fc:	200000e8 	.word	0x200000e8
 8000500:	cccccccd 	.word	0xcccccccd
 8000504:	200000ec 	.word	0x200000ec
 8000508:	200000e9 	.word	0x200000e9

0800050c <display_4digits>:

void display_4digits(){
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
	switch(led_7seg_index){
 8000510:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <display_4digits+0x64>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2b03      	cmp	r3, #3
 8000516:	d827      	bhi.n	8000568 <display_4digits+0x5c>
 8000518:	a201      	add	r2, pc, #4	@ (adr r2, 8000520 <display_4digits+0x14>)
 800051a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800051e:	bf00      	nop
 8000520:	08000531 	.word	0x08000531
 8000524:	0800053f 	.word	0x0800053f
 8000528:	0800054d 	.word	0x0800054d
 800052c:	0800055b 	.word	0x0800055b
	case 0:
		display_a_digits(0);
 8000530:	2000      	movs	r0, #0
 8000532:	f000 f81f 	bl	8000574 <display_a_digits>
		led_7seg_index = 1;
 8000536:	4b0e      	ldr	r3, [pc, #56]	@ (8000570 <display_4digits+0x64>)
 8000538:	2201      	movs	r2, #1
 800053a:	701a      	strb	r2, [r3, #0]
		break;
 800053c:	e015      	b.n	800056a <display_4digits+0x5e>
	case 1:
		display_a_digits(1);
 800053e:	2001      	movs	r0, #1
 8000540:	f000 f818 	bl	8000574 <display_a_digits>
		led_7seg_index= 2;
 8000544:	4b0a      	ldr	r3, [pc, #40]	@ (8000570 <display_4digits+0x64>)
 8000546:	2202      	movs	r2, #2
 8000548:	701a      	strb	r2, [r3, #0]
		break;
 800054a:	e00e      	b.n	800056a <display_4digits+0x5e>
	case 2:
		display_a_digits(2);
 800054c:	2002      	movs	r0, #2
 800054e:	f000 f811 	bl	8000574 <display_a_digits>
		led_7seg_index = 3;
 8000552:	4b07      	ldr	r3, [pc, #28]	@ (8000570 <display_4digits+0x64>)
 8000554:	2203      	movs	r2, #3
 8000556:	701a      	strb	r2, [r3, #0]
		break;
 8000558:	e007      	b.n	800056a <display_4digits+0x5e>
	case 3:

		display_a_digits(3);
 800055a:	2003      	movs	r0, #3
 800055c:	f000 f80a 	bl	8000574 <display_a_digits>
		led_7seg_index = 0;
 8000560:	4b03      	ldr	r3, [pc, #12]	@ (8000570 <display_4digits+0x64>)
 8000562:	2200      	movs	r2, #0
 8000564:	701a      	strb	r2, [r3, #0]
		break;
 8000566:	e000      	b.n	800056a <display_4digits+0x5e>
	default:
		break;
 8000568:	bf00      	nop
	}

}
 800056a:	bf00      	nop
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	200000f0 	.word	0x200000f0

08000574 <display_a_digits>:
void display_a_digits(int idx){
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	disable_led7_seg();
 800057c:	f7ff feee 	bl	800035c <disable_led7_seg>
	display_number(buffer_time[idx]);
 8000580:	4a06      	ldr	r2, [pc, #24]	@ (800059c <display_a_digits+0x28>)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4413      	add	r3, r2
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	4618      	mov	r0, r3
 800058a:	f000 f809 	bl	80005a0 <display_number>
	enable_led7_seg(idx);
 800058e:	6878      	ldr	r0, [r7, #4]
 8000590:	f7ff ff02 	bl	8000398 <enable_led7_seg>

}
 8000594:	bf00      	nop
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	200000ec 	.word	0x200000ec

080005a0 <display_number>:
//0-A, 1-B, 2-C, 3- D, 4- E, 5-F, 6-G
void display_number(int num){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	switch (num) {
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2b09      	cmp	r3, #9
 80005ac:	f200 81b4 	bhi.w	8000918 <display_number+0x378>
 80005b0:	a201      	add	r2, pc, #4	@ (adr r2, 80005b8 <display_number+0x18>)
 80005b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b6:	bf00      	nop
 80005b8:	080005e1 	.word	0x080005e1
 80005bc:	08000633 	.word	0x08000633
 80005c0:	08000685 	.word	0x08000685
 80005c4:	080006d7 	.word	0x080006d7
 80005c8:	08000729 	.word	0x08000729
 80005cc:	0800077b 	.word	0x0800077b
 80005d0:	080007cd 	.word	0x080007cd
 80005d4:	0800081f 	.word	0x0800081f
 80005d8:	08000871 	.word	0x08000871
 80005dc:	080008c3 	.word	0x080008c3
		case 0:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2101      	movs	r1, #1
 80005e4:	48cb      	ldr	r0, [pc, #812]	@ (8000914 <display_number+0x374>)
 80005e6:	f001 fd52 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2102      	movs	r1, #2
 80005ee:	48c9      	ldr	r0, [pc, #804]	@ (8000914 <display_number+0x374>)
 80005f0:	f001 fd4d 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 80005f4:	2200      	movs	r2, #0
 80005f6:	2104      	movs	r1, #4
 80005f8:	48c6      	ldr	r0, [pc, #792]	@ (8000914 <display_number+0x374>)
 80005fa:	f001 fd48 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80005fe:	2200      	movs	r2, #0
 8000600:	2108      	movs	r1, #8
 8000602:	48c4      	ldr	r0, [pc, #784]	@ (8000914 <display_number+0x374>)
 8000604:	f001 fd43 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 8000608:	2200      	movs	r2, #0
 800060a:	2110      	movs	r1, #16
 800060c:	48c1      	ldr	r0, [pc, #772]	@ (8000914 <display_number+0x374>)
 800060e:	f001 fd3e 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 8000612:	2200      	movs	r2, #0
 8000614:	2120      	movs	r1, #32
 8000616:	48bf      	ldr	r0, [pc, #764]	@ (8000914 <display_number+0x374>)
 8000618:	f001 fd39 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, OFF);
 800061c:	2201      	movs	r2, #1
 800061e:	2140      	movs	r1, #64	@ 0x40
 8000620:	48bc      	ldr	r0, [pc, #752]	@ (8000914 <display_number+0x374>)
 8000622:	f001 fd34 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000626:	2201      	movs	r2, #1
 8000628:	2180      	movs	r1, #128	@ 0x80
 800062a:	48ba      	ldr	r0, [pc, #744]	@ (8000914 <display_number+0x374>)
 800062c:	f001 fd2f 	bl	800208e <HAL_GPIO_WritePin>
			break;
 8000630:	e19b      	b.n	800096a <display_number+0x3ca>
		case 1:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, OFF);
 8000632:	2201      	movs	r2, #1
 8000634:	2101      	movs	r1, #1
 8000636:	48b7      	ldr	r0, [pc, #732]	@ (8000914 <display_number+0x374>)
 8000638:	f001 fd29 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 800063c:	2200      	movs	r2, #0
 800063e:	2102      	movs	r1, #2
 8000640:	48b4      	ldr	r0, [pc, #720]	@ (8000914 <display_number+0x374>)
 8000642:	f001 fd24 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 8000646:	2200      	movs	r2, #0
 8000648:	2104      	movs	r1, #4
 800064a:	48b2      	ldr	r0, [pc, #712]	@ (8000914 <display_number+0x374>)
 800064c:	f001 fd1f 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, OFF);
 8000650:	2201      	movs	r2, #1
 8000652:	2108      	movs	r1, #8
 8000654:	48af      	ldr	r0, [pc, #700]	@ (8000914 <display_number+0x374>)
 8000656:	f001 fd1a 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 800065a:	2201      	movs	r2, #1
 800065c:	2110      	movs	r1, #16
 800065e:	48ad      	ldr	r0, [pc, #692]	@ (8000914 <display_number+0x374>)
 8000660:	f001 fd15 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, OFF);
 8000664:	2201      	movs	r2, #1
 8000666:	2120      	movs	r1, #32
 8000668:	48aa      	ldr	r0, [pc, #680]	@ (8000914 <display_number+0x374>)
 800066a:	f001 fd10 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, OFF);
 800066e:	2201      	movs	r2, #1
 8000670:	2140      	movs	r1, #64	@ 0x40
 8000672:	48a8      	ldr	r0, [pc, #672]	@ (8000914 <display_number+0x374>)
 8000674:	f001 fd0b 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000678:	2201      	movs	r2, #1
 800067a:	2180      	movs	r1, #128	@ 0x80
 800067c:	48a5      	ldr	r0, [pc, #660]	@ (8000914 <display_number+0x374>)
 800067e:	f001 fd06 	bl	800208e <HAL_GPIO_WritePin>
			break;
 8000682:	e172      	b.n	800096a <display_number+0x3ca>
		case 2:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 8000684:	2200      	movs	r2, #0
 8000686:	2101      	movs	r1, #1
 8000688:	48a2      	ldr	r0, [pc, #648]	@ (8000914 <display_number+0x374>)
 800068a:	f001 fd00 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 800068e:	2200      	movs	r2, #0
 8000690:	2102      	movs	r1, #2
 8000692:	48a0      	ldr	r0, [pc, #640]	@ (8000914 <display_number+0x374>)
 8000694:	f001 fcfb 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, OFF);
 8000698:	2201      	movs	r2, #1
 800069a:	2104      	movs	r1, #4
 800069c:	489d      	ldr	r0, [pc, #628]	@ (8000914 <display_number+0x374>)
 800069e:	f001 fcf6 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2108      	movs	r1, #8
 80006a6:	489b      	ldr	r0, [pc, #620]	@ (8000914 <display_number+0x374>)
 80006a8:	f001 fcf1 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 80006ac:	2200      	movs	r2, #0
 80006ae:	2110      	movs	r1, #16
 80006b0:	4898      	ldr	r0, [pc, #608]	@ (8000914 <display_number+0x374>)
 80006b2:	f001 fcec 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, OFF);
 80006b6:	2201      	movs	r2, #1
 80006b8:	2120      	movs	r1, #32
 80006ba:	4896      	ldr	r0, [pc, #600]	@ (8000914 <display_number+0x374>)
 80006bc:	f001 fce7 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2140      	movs	r1, #64	@ 0x40
 80006c4:	4893      	ldr	r0, [pc, #588]	@ (8000914 <display_number+0x374>)
 80006c6:	f001 fce2 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 80006ca:	2201      	movs	r2, #1
 80006cc:	2180      	movs	r1, #128	@ 0x80
 80006ce:	4891      	ldr	r0, [pc, #580]	@ (8000914 <display_number+0x374>)
 80006d0:	f001 fcdd 	bl	800208e <HAL_GPIO_WritePin>
			break;
 80006d4:	e149      	b.n	800096a <display_number+0x3ca>
		case 3:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 80006d6:	2200      	movs	r2, #0
 80006d8:	2101      	movs	r1, #1
 80006da:	488e      	ldr	r0, [pc, #568]	@ (8000914 <display_number+0x374>)
 80006dc:	f001 fcd7 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 80006e0:	2200      	movs	r2, #0
 80006e2:	2102      	movs	r1, #2
 80006e4:	488b      	ldr	r0, [pc, #556]	@ (8000914 <display_number+0x374>)
 80006e6:	f001 fcd2 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2104      	movs	r1, #4
 80006ee:	4889      	ldr	r0, [pc, #548]	@ (8000914 <display_number+0x374>)
 80006f0:	f001 fccd 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80006f4:	2200      	movs	r2, #0
 80006f6:	2108      	movs	r1, #8
 80006f8:	4886      	ldr	r0, [pc, #536]	@ (8000914 <display_number+0x374>)
 80006fa:	f001 fcc8 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 80006fe:	2201      	movs	r2, #1
 8000700:	2110      	movs	r1, #16
 8000702:	4884      	ldr	r0, [pc, #528]	@ (8000914 <display_number+0x374>)
 8000704:	f001 fcc3 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, OFF);
 8000708:	2201      	movs	r2, #1
 800070a:	2120      	movs	r1, #32
 800070c:	4881      	ldr	r0, [pc, #516]	@ (8000914 <display_number+0x374>)
 800070e:	f001 fcbe 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 8000712:	2200      	movs	r2, #0
 8000714:	2140      	movs	r1, #64	@ 0x40
 8000716:	487f      	ldr	r0, [pc, #508]	@ (8000914 <display_number+0x374>)
 8000718:	f001 fcb9 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 800071c:	2201      	movs	r2, #1
 800071e:	2180      	movs	r1, #128	@ 0x80
 8000720:	487c      	ldr	r0, [pc, #496]	@ (8000914 <display_number+0x374>)
 8000722:	f001 fcb4 	bl	800208e <HAL_GPIO_WritePin>
			break;
 8000726:	e120      	b.n	800096a <display_number+0x3ca>
		case 4:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, OFF);
 8000728:	2201      	movs	r2, #1
 800072a:	2101      	movs	r1, #1
 800072c:	4879      	ldr	r0, [pc, #484]	@ (8000914 <display_number+0x374>)
 800072e:	f001 fcae 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 8000732:	2200      	movs	r2, #0
 8000734:	2102      	movs	r1, #2
 8000736:	4877      	ldr	r0, [pc, #476]	@ (8000914 <display_number+0x374>)
 8000738:	f001 fca9 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 800073c:	2200      	movs	r2, #0
 800073e:	2104      	movs	r1, #4
 8000740:	4874      	ldr	r0, [pc, #464]	@ (8000914 <display_number+0x374>)
 8000742:	f001 fca4 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, OFF);
 8000746:	2201      	movs	r2, #1
 8000748:	2108      	movs	r1, #8
 800074a:	4872      	ldr	r0, [pc, #456]	@ (8000914 <display_number+0x374>)
 800074c:	f001 fc9f 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 8000750:	2201      	movs	r2, #1
 8000752:	2110      	movs	r1, #16
 8000754:	486f      	ldr	r0, [pc, #444]	@ (8000914 <display_number+0x374>)
 8000756:	f001 fc9a 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 800075a:	2200      	movs	r2, #0
 800075c:	2120      	movs	r1, #32
 800075e:	486d      	ldr	r0, [pc, #436]	@ (8000914 <display_number+0x374>)
 8000760:	f001 fc95 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 8000764:	2200      	movs	r2, #0
 8000766:	2140      	movs	r1, #64	@ 0x40
 8000768:	486a      	ldr	r0, [pc, #424]	@ (8000914 <display_number+0x374>)
 800076a:	f001 fc90 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 800076e:	2201      	movs	r2, #1
 8000770:	2180      	movs	r1, #128	@ 0x80
 8000772:	4868      	ldr	r0, [pc, #416]	@ (8000914 <display_number+0x374>)
 8000774:	f001 fc8b 	bl	800208e <HAL_GPIO_WritePin>
			break;
 8000778:	e0f7      	b.n	800096a <display_number+0x3ca>
		case 5:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 800077a:	2200      	movs	r2, #0
 800077c:	2101      	movs	r1, #1
 800077e:	4865      	ldr	r0, [pc, #404]	@ (8000914 <display_number+0x374>)
 8000780:	f001 fc85 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, OFF);
 8000784:	2201      	movs	r2, #1
 8000786:	2102      	movs	r1, #2
 8000788:	4862      	ldr	r0, [pc, #392]	@ (8000914 <display_number+0x374>)
 800078a:	f001 fc80 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 800078e:	2200      	movs	r2, #0
 8000790:	2104      	movs	r1, #4
 8000792:	4860      	ldr	r0, [pc, #384]	@ (8000914 <display_number+0x374>)
 8000794:	f001 fc7b 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 8000798:	2200      	movs	r2, #0
 800079a:	2108      	movs	r1, #8
 800079c:	485d      	ldr	r0, [pc, #372]	@ (8000914 <display_number+0x374>)
 800079e:	f001 fc76 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 80007a2:	2201      	movs	r2, #1
 80007a4:	2110      	movs	r1, #16
 80007a6:	485b      	ldr	r0, [pc, #364]	@ (8000914 <display_number+0x374>)
 80007a8:	f001 fc71 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2120      	movs	r1, #32
 80007b0:	4858      	ldr	r0, [pc, #352]	@ (8000914 <display_number+0x374>)
 80007b2:	f001 fc6c 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2140      	movs	r1, #64	@ 0x40
 80007ba:	4856      	ldr	r0, [pc, #344]	@ (8000914 <display_number+0x374>)
 80007bc:	f001 fc67 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 80007c0:	2201      	movs	r2, #1
 80007c2:	2180      	movs	r1, #128	@ 0x80
 80007c4:	4853      	ldr	r0, [pc, #332]	@ (8000914 <display_number+0x374>)
 80007c6:	f001 fc62 	bl	800208e <HAL_GPIO_WritePin>
			break;
 80007ca:	e0ce      	b.n	800096a <display_number+0x3ca>
		case 6:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 80007cc:	2200      	movs	r2, #0
 80007ce:	2101      	movs	r1, #1
 80007d0:	4850      	ldr	r0, [pc, #320]	@ (8000914 <display_number+0x374>)
 80007d2:	f001 fc5c 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, OFF);
 80007d6:	2201      	movs	r2, #1
 80007d8:	2102      	movs	r1, #2
 80007da:	484e      	ldr	r0, [pc, #312]	@ (8000914 <display_number+0x374>)
 80007dc:	f001 fc57 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2104      	movs	r1, #4
 80007e4:	484b      	ldr	r0, [pc, #300]	@ (8000914 <display_number+0x374>)
 80007e6:	f001 fc52 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2108      	movs	r1, #8
 80007ee:	4849      	ldr	r0, [pc, #292]	@ (8000914 <display_number+0x374>)
 80007f0:	f001 fc4d 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 80007f4:	2200      	movs	r2, #0
 80007f6:	2110      	movs	r1, #16
 80007f8:	4846      	ldr	r0, [pc, #280]	@ (8000914 <display_number+0x374>)
 80007fa:	f001 fc48 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 80007fe:	2200      	movs	r2, #0
 8000800:	2120      	movs	r1, #32
 8000802:	4844      	ldr	r0, [pc, #272]	@ (8000914 <display_number+0x374>)
 8000804:	f001 fc43 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 8000808:	2200      	movs	r2, #0
 800080a:	2140      	movs	r1, #64	@ 0x40
 800080c:	4841      	ldr	r0, [pc, #260]	@ (8000914 <display_number+0x374>)
 800080e:	f001 fc3e 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000812:	2201      	movs	r2, #1
 8000814:	2180      	movs	r1, #128	@ 0x80
 8000816:	483f      	ldr	r0, [pc, #252]	@ (8000914 <display_number+0x374>)
 8000818:	f001 fc39 	bl	800208e <HAL_GPIO_WritePin>
			break;
 800081c:	e0a5      	b.n	800096a <display_number+0x3ca>
		case 7:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 800081e:	2200      	movs	r2, #0
 8000820:	2101      	movs	r1, #1
 8000822:	483c      	ldr	r0, [pc, #240]	@ (8000914 <display_number+0x374>)
 8000824:	f001 fc33 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 8000828:	2200      	movs	r2, #0
 800082a:	2102      	movs	r1, #2
 800082c:	4839      	ldr	r0, [pc, #228]	@ (8000914 <display_number+0x374>)
 800082e:	f001 fc2e 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 8000832:	2200      	movs	r2, #0
 8000834:	2104      	movs	r1, #4
 8000836:	4837      	ldr	r0, [pc, #220]	@ (8000914 <display_number+0x374>)
 8000838:	f001 fc29 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, OFF);
 800083c:	2201      	movs	r2, #1
 800083e:	2108      	movs	r1, #8
 8000840:	4834      	ldr	r0, [pc, #208]	@ (8000914 <display_number+0x374>)
 8000842:	f001 fc24 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 8000846:	2201      	movs	r2, #1
 8000848:	2110      	movs	r1, #16
 800084a:	4832      	ldr	r0, [pc, #200]	@ (8000914 <display_number+0x374>)
 800084c:	f001 fc1f 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, OFF);
 8000850:	2201      	movs	r2, #1
 8000852:	2120      	movs	r1, #32
 8000854:	482f      	ldr	r0, [pc, #188]	@ (8000914 <display_number+0x374>)
 8000856:	f001 fc1a 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, OFF);
 800085a:	2201      	movs	r2, #1
 800085c:	2140      	movs	r1, #64	@ 0x40
 800085e:	482d      	ldr	r0, [pc, #180]	@ (8000914 <display_number+0x374>)
 8000860:	f001 fc15 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000864:	2201      	movs	r2, #1
 8000866:	2180      	movs	r1, #128	@ 0x80
 8000868:	482a      	ldr	r0, [pc, #168]	@ (8000914 <display_number+0x374>)
 800086a:	f001 fc10 	bl	800208e <HAL_GPIO_WritePin>
			break;
 800086e:	e07c      	b.n	800096a <display_number+0x3ca>
		case 8:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 8000870:	2200      	movs	r2, #0
 8000872:	2101      	movs	r1, #1
 8000874:	4827      	ldr	r0, [pc, #156]	@ (8000914 <display_number+0x374>)
 8000876:	f001 fc0a 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 800087a:	2200      	movs	r2, #0
 800087c:	2102      	movs	r1, #2
 800087e:	4825      	ldr	r0, [pc, #148]	@ (8000914 <display_number+0x374>)
 8000880:	f001 fc05 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 8000884:	2200      	movs	r2, #0
 8000886:	2104      	movs	r1, #4
 8000888:	4822      	ldr	r0, [pc, #136]	@ (8000914 <display_number+0x374>)
 800088a:	f001 fc00 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 800088e:	2200      	movs	r2, #0
 8000890:	2108      	movs	r1, #8
 8000892:	4820      	ldr	r0, [pc, #128]	@ (8000914 <display_number+0x374>)
 8000894:	f001 fbfb 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 8000898:	2200      	movs	r2, #0
 800089a:	2110      	movs	r1, #16
 800089c:	481d      	ldr	r0, [pc, #116]	@ (8000914 <display_number+0x374>)
 800089e:	f001 fbf6 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2120      	movs	r1, #32
 80008a6:	481b      	ldr	r0, [pc, #108]	@ (8000914 <display_number+0x374>)
 80008a8:	f001 fbf1 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2140      	movs	r1, #64	@ 0x40
 80008b0:	4818      	ldr	r0, [pc, #96]	@ (8000914 <display_number+0x374>)
 80008b2:	f001 fbec 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 80008b6:	2201      	movs	r2, #1
 80008b8:	2180      	movs	r1, #128	@ 0x80
 80008ba:	4816      	ldr	r0, [pc, #88]	@ (8000914 <display_number+0x374>)
 80008bc:	f001 fbe7 	bl	800208e <HAL_GPIO_WritePin>
			break;
 80008c0:	e053      	b.n	800096a <display_number+0x3ca>
		case 9:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2101      	movs	r1, #1
 80008c6:	4813      	ldr	r0, [pc, #76]	@ (8000914 <display_number+0x374>)
 80008c8:	f001 fbe1 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2102      	movs	r1, #2
 80008d0:	4810      	ldr	r0, [pc, #64]	@ (8000914 <display_number+0x374>)
 80008d2:	f001 fbdc 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2104      	movs	r1, #4
 80008da:	480e      	ldr	r0, [pc, #56]	@ (8000914 <display_number+0x374>)
 80008dc:	f001 fbd7 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2108      	movs	r1, #8
 80008e4:	480b      	ldr	r0, [pc, #44]	@ (8000914 <display_number+0x374>)
 80008e6:	f001 fbd2 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, OFF);
 80008ea:	2201      	movs	r2, #1
 80008ec:	2110      	movs	r1, #16
 80008ee:	4809      	ldr	r0, [pc, #36]	@ (8000914 <display_number+0x374>)
 80008f0:	f001 fbcd 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 80008f4:	2200      	movs	r2, #0
 80008f6:	2120      	movs	r1, #32
 80008f8:	4806      	ldr	r0, [pc, #24]	@ (8000914 <display_number+0x374>)
 80008fa:	f001 fbc8 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, ON);
 80008fe:	2200      	movs	r2, #0
 8000900:	2140      	movs	r1, #64	@ 0x40
 8000902:	4804      	ldr	r0, [pc, #16]	@ (8000914 <display_number+0x374>)
 8000904:	f001 fbc3 	bl	800208e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 8000908:	2201      	movs	r2, #1
 800090a:	2180      	movs	r1, #128	@ 0x80
 800090c:	4801      	ldr	r0, [pc, #4]	@ (8000914 <display_number+0x374>)
 800090e:	f001 fbbe 	bl	800208e <HAL_GPIO_WritePin>
			break;
 8000912:	e02a      	b.n	800096a <display_number+0x3ca>
 8000914:	40010c00 	.word	0x40010c00
		default:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, ON);
 8000918:	2200      	movs	r2, #0
 800091a:	2101      	movs	r1, #1
 800091c:	4815      	ldr	r0, [pc, #84]	@ (8000974 <display_number+0x3d4>)
 800091e:	f001 fbb6 	bl	800208e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, ON);
 8000922:	2200      	movs	r2, #0
 8000924:	2102      	movs	r1, #2
 8000926:	4813      	ldr	r0, [pc, #76]	@ (8000974 <display_number+0x3d4>)
 8000928:	f001 fbb1 	bl	800208e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, ON);
 800092c:	2200      	movs	r2, #0
 800092e:	2104      	movs	r1, #4
 8000930:	4810      	ldr	r0, [pc, #64]	@ (8000974 <display_number+0x3d4>)
 8000932:	f001 fbac 	bl	800208e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, ON);
 8000936:	2200      	movs	r2, #0
 8000938:	2108      	movs	r1, #8
 800093a:	480e      	ldr	r0, [pc, #56]	@ (8000974 <display_number+0x3d4>)
 800093c:	f001 fba7 	bl	800208e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, ON);
 8000940:	2200      	movs	r2, #0
 8000942:	2110      	movs	r1, #16
 8000944:	480b      	ldr	r0, [pc, #44]	@ (8000974 <display_number+0x3d4>)
 8000946:	f001 fba2 	bl	800208e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, ON);
 800094a:	2200      	movs	r2, #0
 800094c:	2120      	movs	r1, #32
 800094e:	4809      	ldr	r0, [pc, #36]	@ (8000974 <display_number+0x3d4>)
 8000950:	f001 fb9d 	bl	800208e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, OFF);
 8000954:	2201      	movs	r2, #1
 8000956:	2140      	movs	r1, #64	@ 0x40
 8000958:	4806      	ldr	r0, [pc, #24]	@ (8000974 <display_number+0x3d4>)
 800095a:	f001 fb98 	bl	800208e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, OFF);
 800095e:	2201      	movs	r2, #1
 8000960:	2180      	movs	r1, #128	@ 0x80
 8000962:	4804      	ldr	r0, [pc, #16]	@ (8000974 <display_number+0x3d4>)
 8000964:	f001 fb93 	bl	800208e <HAL_GPIO_WritePin>

			break;
 8000968:	bf00      	nop

	}
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40010c00 	.word	0x40010c00

08000978 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800097c:	f001 f884 	bl	8001a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000980:	f000 f817 	bl	80009b2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000984:	f7ff fc88 	bl	8000298 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000988:	f000 f94e 	bl	8000c28 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  init_system();
 800098c:	f000 f84c 	bl	8000a28 <init_system>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(isFlag(FLAG_BUTTON)){
 8000990:	2004      	movs	r0, #4
 8000992:	f000 f8b5 	bl	8000b00 <isFlag>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d005      	beq.n	80009a8 <main+0x30>
		  	  button_scan_all();
 800099c:	f7ff fc5e 	bl	800025c <button_scan_all>
		     setTimer(FLAG_BUTTON, 10);
 80009a0:	210a      	movs	r1, #10
 80009a2:	2004      	movs	r0, #4
 80009a4:	f000 f864 	bl	8000a70 <setTimer>
//		  HAL_GPIO_TogglePin(GPIOA, LED_RED_Signal_Pin);
//		  setTimer(LED_DEBUG, 500);
//	  }

//	 fsm_manual();
	 fsm_automatic();
 80009a8:	f000 f850 	bl	8000a4c <fsm_automatic>
	 fsm_config();
 80009ac:	f000 f854 	bl	8000a58 <fsm_config>
	  if(isFlag(FLAG_BUTTON)){
 80009b0:	e7ee      	b.n	8000990 <main+0x18>

080009b2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b090      	sub	sp, #64	@ 0x40
 80009b6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b8:	f107 0318 	add.w	r3, r7, #24
 80009bc:	2228      	movs	r2, #40	@ 0x28
 80009be:	2100      	movs	r1, #0
 80009c0:	4618      	mov	r0, r3
 80009c2:	f002 fb4f 	bl	8003064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
 80009ce:	609a      	str	r2, [r3, #8]
 80009d0:	60da      	str	r2, [r3, #12]
 80009d2:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009d4:	2302      	movs	r3, #2
 80009d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d8:	2301      	movs	r3, #1
 80009da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009dc:	2310      	movs	r3, #16
 80009de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e4:	f107 0318 	add.w	r3, r7, #24
 80009e8:	4618      	mov	r0, r3
 80009ea:	f001 fb81 	bl	80020f0 <HAL_RCC_OscConfig>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80009f4:	f000 f836 	bl	8000a64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f8:	230f      	movs	r3, #15
 80009fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009fc:	2300      	movs	r3, #0
 80009fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a0c:	1d3b      	adds	r3, r7, #4
 8000a0e:	2100      	movs	r1, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f001 fdef 	bl	80025f4 <HAL_RCC_ClockConfig>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a1c:	f000 f822 	bl	8000a64 <Error_Handler>
  }
}
 8000a20:	bf00      	nop
 8000a22:	3740      	adds	r7, #64	@ 0x40
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <init_system>:

/* USER CODE BEGIN 4 */
void init_system(){
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	 HAL_TIM_Base_Start_IT(&htim2);
 8000a2c:	4806      	ldr	r0, [pc, #24]	@ (8000a48 <init_system+0x20>)
 8000a2e:	f001 ff8d 	bl	800294c <HAL_TIM_Base_Start_IT>
	  setTimer(FLAG_BUTTON, 10);
 8000a32:	210a      	movs	r1, #10
 8000a34:	2004      	movs	r0, #4
 8000a36:	f000 f81b 	bl	8000a70 <setTimer>
	  setTimer(LED_DEBUG, 500);
 8000a3a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000a3e:	2005      	movs	r0, #5
 8000a40:	f000 f816 	bl	8000a70 <setTimer>

}
 8000a44:	bf00      	nop
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	20000144 	.word	0x20000144

08000a4c <fsm_automatic>:
void fsm_manual(){
	fsm_traffic_manual();
}
void fsm_automatic(){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
	traffic_light_automatic();
 8000a50:	f000 f95a 	bl	8000d08 <traffic_light_automatic>
}
 8000a54:	bf00      	nop
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <fsm_config>:
void fsm_config(){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	fsm_traffic_config();
 8000a5c:	f000 fc62 	bl	8001324 <fsm_traffic_config>
}
 8000a60:	bf00      	nop
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a68:	b672      	cpsid	i
}
 8000a6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <Error_Handler+0x8>

08000a70 <setTimer>:
#define MAX_TIMER 10
#define TIME_CYCLE 1
struct TimerStruct timer[MAX_TIMER];


void setTimer(int index, int duration){
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
		timer[index].counter = duration / TIME_CYCLE;
 8000a7a:	4908      	ldr	r1, [pc, #32]	@ (8000a9c <setTimer+0x2c>)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	683a      	ldr	r2, [r7, #0]
 8000a80:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
		timer[index].flag = 0;
 8000a84:	4a05      	ldr	r2, [pc, #20]	@ (8000a9c <setTimer+0x2c>)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	00db      	lsls	r3, r3, #3
 8000a8a:	4413      	add	r3, r2
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	605a      	str	r2, [r3, #4]
}
 8000a90:	bf00      	nop
 8000a92:	370c      	adds	r7, #12
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc80      	pop	{r7}
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	200000f4 	.word	0x200000f4

08000aa0 <timer_run>:
void timer_run(){
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_TIMER; ++i){
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	e01d      	b.n	8000ae8 <timer_run+0x48>
		if(timer[i].counter > 0){
 8000aac:	4a13      	ldr	r2, [pc, #76]	@ (8000afc <timer_run+0x5c>)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	dd14      	ble.n	8000ae2 <timer_run+0x42>
			timer[i].counter --;
 8000ab8:	4a10      	ldr	r2, [pc, #64]	@ (8000afc <timer_run+0x5c>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ac0:	1e5a      	subs	r2, r3, #1
 8000ac2:	490e      	ldr	r1, [pc, #56]	@ (8000afc <timer_run+0x5c>)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			if(timer[i].counter <= 0 ){
 8000aca:	4a0c      	ldr	r2, [pc, #48]	@ (8000afc <timer_run+0x5c>)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	dc05      	bgt.n	8000ae2 <timer_run+0x42>
				timer[i].flag = 1;
 8000ad6:	4a09      	ldr	r2, [pc, #36]	@ (8000afc <timer_run+0x5c>)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	00db      	lsls	r3, r3, #3
 8000adc:	4413      	add	r3, r2
 8000ade:	2201      	movs	r2, #1
 8000ae0:	605a      	str	r2, [r3, #4]
	for(int i = 0; i < MAX_TIMER; ++i){
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2b09      	cmp	r3, #9
 8000aec:	ddde      	ble.n	8000aac <timer_run+0xc>
			}
		}
	}
}
 8000aee:	bf00      	nop
 8000af0:	bf00      	nop
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	200000f4 	.word	0x200000f4

08000b00 <isFlag>:
int isFlag(int idx){
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
	if(timer[idx].flag){
 8000b08:	4a07      	ldr	r2, [pc, #28]	@ (8000b28 <isFlag+0x28>)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	00db      	lsls	r3, r3, #3
 8000b0e:	4413      	add	r3, r2
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <isFlag+0x1a>
		return 1;
 8000b16:	2301      	movs	r3, #1
 8000b18:	e000      	b.n	8000b1c <isFlag+0x1c>
	}
	return 0;
 8000b1a:	2300      	movs	r3, #0
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bc80      	pop	{r7}
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	200000f4 	.word	0x200000f4

08000b2c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  if (htim -> Instance == TIM2)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b3c:	d101      	bne.n	8000b42 <HAL_TIM_PeriodElapsedCallback+0x16>
  {

    timer_run();
 8000b3e:	f7ff ffaf 	bl	8000aa0 <timer_run>

  }
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
	...

08000b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <HAL_MspInit+0x5c>)
 8000b54:	699b      	ldr	r3, [r3, #24]
 8000b56:	4a14      	ldr	r2, [pc, #80]	@ (8000ba8 <HAL_MspInit+0x5c>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6193      	str	r3, [r2, #24]
 8000b5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <HAL_MspInit+0x5c>)
 8000b60:	699b      	ldr	r3, [r3, #24]
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <HAL_MspInit+0x5c>)
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ba8 <HAL_MspInit+0x5c>)
 8000b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b74:	61d3      	str	r3, [r2, #28]
 8000b76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <HAL_MspInit+0x5c>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000b82:	4b0a      	ldr	r3, [pc, #40]	@ (8000bac <HAL_MspInit+0x60>)
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	4a04      	ldr	r2, [pc, #16]	@ (8000bac <HAL_MspInit+0x60>)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	3714      	adds	r7, #20
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr
 8000ba8:	40021000 	.word	0x40021000
 8000bac:	40010000 	.word	0x40010000

08000bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <NMI_Handler+0x4>

08000bb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <HardFault_Handler+0x4>

08000bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <MemManage_Handler+0x4>

08000bc8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <BusFault_Handler+0x4>

08000bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <UsageFault_Handler+0x4>

08000bd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bc80      	pop	{r7}
 8000be2:	4770      	bx	lr

08000be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr

08000bf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bc80      	pop	{r7}
 8000bfa:	4770      	bx	lr

08000bfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c00:	f000 ff88 	bl	8001b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c04:	bf00      	nop
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c0c:	4802      	ldr	r0, [pc, #8]	@ (8000c18 <TIM2_IRQHandler+0x10>)
 8000c0e:	f001 fee9 	bl	80029e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000144 	.word	0x20000144

08000c1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bc80      	pop	{r7}
 8000c26:	4770      	bx	lr

08000c28 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c2e:	f107 0308 	add.w	r3, r7, #8
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c3c:	463b      	mov	r3, r7
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c44:	4b1d      	ldr	r3, [pc, #116]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000c46:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c4a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000c4e:	f240 321f 	movw	r2, #799	@ 0x31f
 8000c52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c54:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000c5c:	2209      	movs	r2, #9
 8000c5e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c60:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c66:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c6c:	4813      	ldr	r0, [pc, #76]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000c6e:	f001 fe1d 	bl	80028ac <HAL_TIM_Base_Init>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c78:	f7ff fef4 	bl	8000a64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c82:	f107 0308 	add.w	r3, r7, #8
 8000c86:	4619      	mov	r1, r3
 8000c88:	480c      	ldr	r0, [pc, #48]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000c8a:	f001 ff9b 	bl	8002bc4 <HAL_TIM_ConfigClockSource>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c94:	f7ff fee6 	bl	8000a64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ca0:	463b      	mov	r3, r7
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4805      	ldr	r0, [pc, #20]	@ (8000cbc <MX_TIM2_Init+0x94>)
 8000ca6:	f002 f973 	bl	8002f90 <HAL_TIMEx_MasterConfigSynchronization>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000cb0:	f7ff fed8 	bl	8000a64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cb4:	bf00      	nop
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000144 	.word	0x20000144

08000cc0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cd0:	d113      	bne.n	8000cfa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <HAL_TIM_Base_MspInit+0x44>)
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	4a0b      	ldr	r2, [pc, #44]	@ (8000d04 <HAL_TIM_Base_MspInit+0x44>)
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	61d3      	str	r3, [r2, #28]
 8000cde:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <HAL_TIM_Base_MspInit+0x44>)
 8000ce0:	69db      	ldr	r3, [r3, #28]
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2100      	movs	r1, #0
 8000cee:	201c      	movs	r0, #28
 8000cf0:	f001 f803 	bl	8001cfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cf4:	201c      	movs	r0, #28
 8000cf6:	f001 f81c 	bl	8001d32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000cfa:	bf00      	nop
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40021000 	.word	0x40021000

08000d08 <traffic_light_automatic>:

uint8_t gre_temp_time = 13;
uint8_t red_temp_time = 15;
uint8_t yel_temp_time = 2;

void traffic_light_automatic(){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0

	if (system_state != AUTOMATIC_MODE) return;
 8000d0c:	4b50      	ldr	r3, [pc, #320]	@ (8000e50 <traffic_light_automatic+0x148>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	f040 8091 	bne.w	8000e38 <traffic_light_automatic+0x130>

	switch(status_automatic){
 8000d16:	4b4f      	ldr	r3, [pc, #316]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b07      	cmp	r3, #7
 8000d1c:	f200 808e 	bhi.w	8000e3c <traffic_light_automatic+0x134>
 8000d20:	a201      	add	r2, pc, #4	@ (adr r2, 8000d28 <traffic_light_automatic+0x20>)
 8000d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d26:	bf00      	nop
 8000d28:	08000d49 	.word	0x08000d49
 8000d2c:	08000d55 	.word	0x08000d55
 8000d30:	08000d85 	.word	0x08000d85
 8000d34:	08000d91 	.word	0x08000d91
 8000d38:	08000dc1 	.word	0x08000dc1
 8000d3c:	08000dcd 	.word	0x08000dcd
 8000d40:	08000dfd 	.word	0x08000dfd
 8000d44:	08000e09 	.word	0x08000e09
		case INIT_RED_GRE:
			init_red0_gre1();
 8000d48:	f000 f88a 	bl	8000e60 <init_red0_gre1>
			status_automatic = RED_GRE;
 8000d4c:	4b41      	ldr	r3, [pc, #260]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	701a      	strb	r2, [r3, #0]
//			HAL_Delay(5000);
			break;
 8000d52:	e07c      	b.n	8000e4e <traffic_light_automatic+0x146>
		case RED_GRE:
			//traffic RED0 - GRE1
			traffic_red0_gre1();
 8000d54:	f000 fa26 	bl	80011a4 <traffic_red0_gre1>
			if(isFlag(TRAFFIC_TIMER)){
 8000d58:	2000      	movs	r0, #0
 8000d5a:	f7ff fed1 	bl	8000b00 <isFlag>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d002      	beq.n	8000d6a <traffic_light_automatic+0x62>
				status_automatic = INIT_RED_YEL;
 8000d64:	4b3b      	ldr	r3, [pc, #236]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000d66:	2202      	movs	r2, #2
 8000d68:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8000d6a:	483b      	ldr	r0, [pc, #236]	@ (8000e58 <traffic_light_automatic+0x150>)
 8000d6c:	f7ff f9ee 	bl	800014c <isButtonPressed>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d064      	beq.n	8000e40 <traffic_light_automatic+0x138>
				system_state = CONFIG_MODE;
 8000d76:	4b36      	ldr	r3, [pc, #216]	@ (8000e50 <traffic_light_automatic+0x148>)
 8000d78:	2202      	movs	r2, #2
 8000d7a:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8000d7c:	4b37      	ldr	r3, [pc, #220]	@ (8000e5c <traffic_light_automatic+0x154>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	701a      	strb	r2, [r3, #0]
			}
//			HAL_Delay(500000);
			break;
 8000d82:	e05d      	b.n	8000e40 <traffic_light_automatic+0x138>
		case INIT_RED_YEL:
			init_red0_yel1();
 8000d84:	f000 f8aa 	bl	8000edc <init_red0_yel1>
			status_automatic = RED_YEL;
 8000d88:	4b32      	ldr	r3, [pc, #200]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	701a      	strb	r2, [r3, #0]
			break;
 8000d8e:	e05e      	b.n	8000e4e <traffic_light_automatic+0x146>

		case RED_YEL:
			//function setTimer = yel_time + display RED0 + YEL1
			traffic_red0_yel1();
 8000d90:	f000 fa38 	bl	8001204 <traffic_red0_yel1>
			if(isFlag(TRAFFIC_TIMER)){
 8000d94:	2000      	movs	r0, #0
 8000d96:	f7ff feb3 	bl	8000b00 <isFlag>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d002      	beq.n	8000da6 <traffic_light_automatic+0x9e>

				status_automatic = INIT_GRE_RED;
 8000da0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000da2:	2204      	movs	r2, #4
 8000da4:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8000da6:	482c      	ldr	r0, [pc, #176]	@ (8000e58 <traffic_light_automatic+0x150>)
 8000da8:	f7ff f9d0 	bl	800014c <isButtonPressed>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d048      	beq.n	8000e44 <traffic_light_automatic+0x13c>
				system_state = CONFIG;
 8000db2:	4b27      	ldr	r3, [pc, #156]	@ (8000e50 <traffic_light_automatic+0x148>)
 8000db4:	2203      	movs	r2, #3
 8000db6:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8000db8:	4b28      	ldr	r3, [pc, #160]	@ (8000e5c <traffic_light_automatic+0x154>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000dbe:	e041      	b.n	8000e44 <traffic_light_automatic+0x13c>
		case INIT_GRE_RED:
			init_gre0_red1();
 8000dc0:	f000 f8c2 	bl	8000f48 <init_gre0_red1>
			status_automatic = GRE_RED;
 8000dc4:	4b23      	ldr	r3, [pc, #140]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000dc6:	2205      	movs	r2, #5
 8000dc8:	701a      	strb	r2, [r3, #0]
			break;
 8000dca:	e040      	b.n	8000e4e <traffic_light_automatic+0x146>

		case GRE_RED:
			//function setTimer = gre_time + display GRE0 + RED1
			traffic_gre0_red1();
 8000dcc:	f000 fa4a 	bl	8001264 <traffic_gre0_red1>
			if(isFlag(TRAFFIC_TIMER)){
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	f7ff fe95 	bl	8000b00 <isFlag>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d002      	beq.n	8000de2 <traffic_light_automatic+0xda>
				status_automatic = INIT_YEL_RED;
 8000ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000dde:	2206      	movs	r2, #6
 8000de0:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8000de2:	481d      	ldr	r0, [pc, #116]	@ (8000e58 <traffic_light_automatic+0x150>)
 8000de4:	f7ff f9b2 	bl	800014c <isButtonPressed>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d02c      	beq.n	8000e48 <traffic_light_automatic+0x140>
				system_state = CONFIG;
 8000dee:	4b18      	ldr	r3, [pc, #96]	@ (8000e50 <traffic_light_automatic+0x148>)
 8000df0:	2203      	movs	r2, #3
 8000df2:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8000df4:	4b19      	ldr	r3, [pc, #100]	@ (8000e5c <traffic_light_automatic+0x154>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000dfa:	e025      	b.n	8000e48 <traffic_light_automatic+0x140>
		case INIT_YEL_RED:
			init_yel0_red1();
 8000dfc:	f000 f8e2 	bl	8000fc4 <init_yel0_red1>
			status_automatic = YEL_RED;
 8000e00:	4b14      	ldr	r3, [pc, #80]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000e02:	2207      	movs	r2, #7
 8000e04:	701a      	strb	r2, [r3, #0]
			break;
 8000e06:	e022      	b.n	8000e4e <traffic_light_automatic+0x146>

		case YEL_RED:
			//function setTimer = yel_time + display  YEL0 + RED1
			traffic_yel0_red1();
 8000e08:	f000 fa5c 	bl	80012c4 <traffic_yel0_red1>
			if(isFlag(TRAFFIC_TIMER)){
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f7ff fe77 	bl	8000b00 <isFlag>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d002      	beq.n	8000e1e <traffic_light_automatic+0x116>
				status_automatic = INIT_RED_GRE;
 8000e18:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <traffic_light_automatic+0x14c>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8000e1e:	480e      	ldr	r0, [pc, #56]	@ (8000e58 <traffic_light_automatic+0x150>)
 8000e20:	f7ff f994 	bl	800014c <isButtonPressed>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d010      	beq.n	8000e4c <traffic_light_automatic+0x144>
				system_state = CONFIG;
 8000e2a:	4b09      	ldr	r3, [pc, #36]	@ (8000e50 <traffic_light_automatic+0x148>)
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8000e30:	4b0a      	ldr	r3, [pc, #40]	@ (8000e5c <traffic_light_automatic+0x154>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000e36:	e009      	b.n	8000e4c <traffic_light_automatic+0x144>
	if (system_state != AUTOMATIC_MODE) return;
 8000e38:	bf00      	nop
 8000e3a:	e008      	b.n	8000e4e <traffic_light_automatic+0x146>

		default:
			break;
 8000e3c:	bf00      	nop
 8000e3e:	e006      	b.n	8000e4e <traffic_light_automatic+0x146>
			break;
 8000e40:	bf00      	nop
 8000e42:	e004      	b.n	8000e4e <traffic_light_automatic+0x146>
			break;
 8000e44:	bf00      	nop
 8000e46:	e002      	b.n	8000e4e <traffic_light_automatic+0x146>
			break;
 8000e48:	bf00      	nop
 8000e4a:	e000      	b.n	8000e4e <traffic_light_automatic+0x146>
			break;
 8000e4c:	bf00      	nop
	}
}
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	200000b4 	.word	0x200000b4
 8000e54:	200000f1 	.word	0x200000f1
 8000e58:	20000000 	.word	0x20000000
 8000e5c:	200000f2 	.word	0x200000f2

08000e60 <init_red0_gre1>:





void init_red0_gre1(){
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
				disable_led7_seg();
 8000e64:	f7ff fa7a 	bl	800035c <disable_led7_seg>
				turn_off_all_led();
 8000e68:	f000 f8e2 	bl	8001030 <turn_off_all_led>

				//reset button
				resetButton(&BTN[0]);
 8000e6c:	4814      	ldr	r0, [pc, #80]	@ (8000ec0 <init_red0_gre1+0x60>)
 8000e6e:	f7ff f993 	bl	8000198 <resetButton>
				resetButton(&BTN[1]);
 8000e72:	4814      	ldr	r0, [pc, #80]	@ (8000ec4 <init_red0_gre1+0x64>)
 8000e74:	f7ff f990 	bl	8000198 <resetButton>
				resetButton(&BTN[2]);
 8000e78:	4813      	ldr	r0, [pc, #76]	@ (8000ec8 <init_red0_gre1+0x68>)
 8000e7a:	f7ff f98d 	bl	8000198 <resetButton>
				//init software timer
				setTimer(TRAFFIC_TIMER, gre_time*1000);
 8000e7e:	4b13      	ldr	r3, [pc, #76]	@ (8000ecc <init_red0_gre1+0x6c>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	461a      	mov	r2, r3
 8000e84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e88:	fb02 f303 	mul.w	r3, r2, r3
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	2000      	movs	r0, #0
 8000e90:	f7ff fdee 	bl	8000a70 <setTimer>
				setTimer(TIMER_7SEG, 10);
 8000e94:	210a      	movs	r1, #10
 8000e96:	2001      	movs	r0, #1
 8000e98:	f7ff fdea 	bl	8000a70 <setTimer>
				setTimer(TIMER_1SEC, 1000);
 8000e9c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ea0:	2002      	movs	r0, #2
 8000ea2:	f7ff fde5 	bl	8000a70 <setTimer>

			//counter way
				counter_way0 = red_time;
 8000ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed0 <init_red0_gre1+0x70>)
 8000ea8:	781a      	ldrb	r2, [r3, #0]
 8000eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed4 <init_red0_gre1+0x74>)
 8000eac:	701a      	strb	r2, [r3, #0]
				counter_way1 = gre_time;
 8000eae:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <init_red0_gre1+0x6c>)
 8000eb0:	781a      	ldrb	r2, [r3, #0]
 8000eb2:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <init_red0_gre1+0x78>)
 8000eb4:	701a      	strb	r2, [r3, #0]
//				counter_way0 = 0;
//				counter_way1 = 0;
				update_led7_seg_buffer();
 8000eb6:	f7ff faed 	bl	8000494 <update_led7_seg_buffer>

}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	20000024 	.word	0x20000024
 8000ec8:	20000048 	.word	0x20000048
 8000ecc:	200000bc 	.word	0x200000bc
 8000ed0:	200000bd 	.word	0x200000bd
 8000ed4:	200000e8 	.word	0x200000e8
 8000ed8:	200000e9 	.word	0x200000e9

08000edc <init_red0_yel1>:
void init_red0_yel1(){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
	disable_led7_seg();
 8000ee0:	f7ff fa3c 	bl	800035c <disable_led7_seg>
	turn_off_all_led();
 8000ee4:	f000 f8a4 	bl	8001030 <turn_off_all_led>

	//reset button
	resetButton(&BTN[0]);
 8000ee8:	4812      	ldr	r0, [pc, #72]	@ (8000f34 <init_red0_yel1+0x58>)
 8000eea:	f7ff f955 	bl	8000198 <resetButton>
	resetButton(&BTN[1]);
 8000eee:	4812      	ldr	r0, [pc, #72]	@ (8000f38 <init_red0_yel1+0x5c>)
 8000ef0:	f7ff f952 	bl	8000198 <resetButton>
	resetButton(&BTN[2]);
 8000ef4:	4811      	ldr	r0, [pc, #68]	@ (8000f3c <init_red0_yel1+0x60>)
 8000ef6:	f7ff f94f 	bl	8000198 <resetButton>
	//init software timer
	setTimer(TRAFFIC_TIMER, yel_time*1000);
 8000efa:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <init_red0_yel1+0x64>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f04:	fb02 f303 	mul.w	r3, r2, r3
 8000f08:	4619      	mov	r1, r3
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f7ff fdb0 	bl	8000a70 <setTimer>
	setTimer(TIMER_7SEG, 10);
 8000f10:	210a      	movs	r1, #10
 8000f12:	2001      	movs	r0, #1
 8000f14:	f7ff fdac 	bl	8000a70 <setTimer>
	setTimer(TIMER_1SEC, 1000);
 8000f18:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f1c:	2002      	movs	r0, #2
 8000f1e:	f7ff fda7 	bl	8000a70 <setTimer>


	counter_way1 = yel_time;
 8000f22:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <init_red0_yel1+0x64>)
 8000f24:	781a      	ldrb	r2, [r3, #0]
 8000f26:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <init_red0_yel1+0x68>)
 8000f28:	701a      	strb	r2, [r3, #0]
//				counter_way0 = 0;
//				counter_way1 = 0;
	update_led7_seg_buffer();
 8000f2a:	f7ff fab3 	bl	8000494 <update_led7_seg_buffer>
}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000000 	.word	0x20000000
 8000f38:	20000024 	.word	0x20000024
 8000f3c:	20000048 	.word	0x20000048
 8000f40:	200000be 	.word	0x200000be
 8000f44:	200000e9 	.word	0x200000e9

08000f48 <init_gre0_red1>:
void init_gre0_red1(){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	disable_led7_seg();
 8000f4c:	f7ff fa06 	bl	800035c <disable_led7_seg>
	turn_off_all_led();
 8000f50:	f000 f86e 	bl	8001030 <turn_off_all_led>

	//reset button
	resetButton(&BTN[0]);
 8000f54:	4814      	ldr	r0, [pc, #80]	@ (8000fa8 <init_gre0_red1+0x60>)
 8000f56:	f7ff f91f 	bl	8000198 <resetButton>
	resetButton(&BTN[1]);
 8000f5a:	4814      	ldr	r0, [pc, #80]	@ (8000fac <init_gre0_red1+0x64>)
 8000f5c:	f7ff f91c 	bl	8000198 <resetButton>
	resetButton(&BTN[2]);
 8000f60:	4813      	ldr	r0, [pc, #76]	@ (8000fb0 <init_gre0_red1+0x68>)
 8000f62:	f7ff f919 	bl	8000198 <resetButton>
	//init software timer
	setTimer(TRAFFIC_TIMER, gre_time*1000);
 8000f66:	4b13      	ldr	r3, [pc, #76]	@ (8000fb4 <init_gre0_red1+0x6c>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f70:	fb02 f303 	mul.w	r3, r2, r3
 8000f74:	4619      	mov	r1, r3
 8000f76:	2000      	movs	r0, #0
 8000f78:	f7ff fd7a 	bl	8000a70 <setTimer>
	setTimer(TIMER_7SEG, 10);
 8000f7c:	210a      	movs	r1, #10
 8000f7e:	2001      	movs	r0, #1
 8000f80:	f7ff fd76 	bl	8000a70 <setTimer>
	setTimer(TIMER_1SEC, 1000);
 8000f84:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f88:	2002      	movs	r0, #2
 8000f8a:	f7ff fd71 	bl	8000a70 <setTimer>

//counter way
	counter_way0 = gre_time;
 8000f8e:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <init_gre0_red1+0x6c>)
 8000f90:	781a      	ldrb	r2, [r3, #0]
 8000f92:	4b09      	ldr	r3, [pc, #36]	@ (8000fb8 <init_gre0_red1+0x70>)
 8000f94:	701a      	strb	r2, [r3, #0]
	counter_way1 = red_time;
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <init_gre0_red1+0x74>)
 8000f98:	781a      	ldrb	r2, [r3, #0]
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <init_gre0_red1+0x78>)
 8000f9c:	701a      	strb	r2, [r3, #0]
//				counter_way0 = 0;
//				counter_way1 = 0;
	update_led7_seg_buffer();
 8000f9e:	f7ff fa79 	bl	8000494 <update_led7_seg_buffer>
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	20000024 	.word	0x20000024
 8000fb0:	20000048 	.word	0x20000048
 8000fb4:	200000bc 	.word	0x200000bc
 8000fb8:	200000e8 	.word	0x200000e8
 8000fbc:	200000bd 	.word	0x200000bd
 8000fc0:	200000e9 	.word	0x200000e9

08000fc4 <init_yel0_red1>:
void init_yel0_red1(){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	disable_led7_seg();
 8000fc8:	f7ff f9c8 	bl	800035c <disable_led7_seg>
	turn_off_all_led();
 8000fcc:	f000 f830 	bl	8001030 <turn_off_all_led>

	//reset button
	resetButton(&BTN[0]);
 8000fd0:	4812      	ldr	r0, [pc, #72]	@ (800101c <init_yel0_red1+0x58>)
 8000fd2:	f7ff f8e1 	bl	8000198 <resetButton>
	resetButton(&BTN[1]);
 8000fd6:	4812      	ldr	r0, [pc, #72]	@ (8001020 <init_yel0_red1+0x5c>)
 8000fd8:	f7ff f8de 	bl	8000198 <resetButton>
	resetButton(&BTN[2]);
 8000fdc:	4811      	ldr	r0, [pc, #68]	@ (8001024 <init_yel0_red1+0x60>)
 8000fde:	f7ff f8db 	bl	8000198 <resetButton>
	//init software timer
	setTimer(TRAFFIC_TIMER, yel_time*1000);
 8000fe2:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <init_yel0_red1+0x64>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fec:	fb02 f303 	mul.w	r3, r2, r3
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f7ff fd3c 	bl	8000a70 <setTimer>
	setTimer(TIMER_7SEG, 10);
 8000ff8:	210a      	movs	r1, #10
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff fd38 	bl	8000a70 <setTimer>
	setTimer(TIMER_1SEC, 1000);
 8001000:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001004:	2002      	movs	r0, #2
 8001006:	f7ff fd33 	bl	8000a70 <setTimer>

//counter way
	counter_way0 = yel_time;
 800100a:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <init_yel0_red1+0x64>)
 800100c:	781a      	ldrb	r2, [r3, #0]
 800100e:	4b07      	ldr	r3, [pc, #28]	@ (800102c <init_yel0_red1+0x68>)
 8001010:	701a      	strb	r2, [r3, #0]
//	counter_way1 = gre_time;
//				counter_way0 = 0;
//				counter_way1 = 0;
	update_led7_seg_buffer();
 8001012:	f7ff fa3f 	bl	8000494 <update_led7_seg_buffer>
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000000 	.word	0x20000000
 8001020:	20000024 	.word	0x20000024
 8001024:	20000048 	.word	0x20000048
 8001028:	200000be 	.word	0x200000be
 800102c:	200000e8 	.word	0x200000e8

08001030 <turn_off_all_led>:

void turn_off_all_led(){
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 8001034:	2201      	movs	r2, #1
 8001036:	2104      	movs	r1, #4
 8001038:	4811      	ldr	r0, [pc, #68]	@ (8001080 <turn_off_all_led+0x50>)
 800103a:	f001 f828 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 800103e:	2201      	movs	r2, #1
 8001040:	2108      	movs	r1, #8
 8001042:	480f      	ldr	r0, [pc, #60]	@ (8001080 <turn_off_all_led+0x50>)
 8001044:	f001 f823 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 8001048:	2201      	movs	r2, #1
 800104a:	2110      	movs	r1, #16
 800104c:	480c      	ldr	r0, [pc, #48]	@ (8001080 <turn_off_all_led+0x50>)
 800104e:	f001 f81e 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 8001052:	2201      	movs	r2, #1
 8001054:	2120      	movs	r1, #32
 8001056:	480a      	ldr	r0, [pc, #40]	@ (8001080 <turn_off_all_led+0x50>)
 8001058:	f001 f819 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 800105c:	2201      	movs	r2, #1
 800105e:	2140      	movs	r1, #64	@ 0x40
 8001060:	4807      	ldr	r0, [pc, #28]	@ (8001080 <turn_off_all_led+0x50>)
 8001062:	f001 f814 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 8001066:	2201      	movs	r2, #1
 8001068:	2180      	movs	r1, #128	@ 0x80
 800106a:	4805      	ldr	r0, [pc, #20]	@ (8001080 <turn_off_all_led+0x50>)
 800106c:	f001 f80f 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, OFF);
 8001070:	2201      	movs	r2, #1
 8001072:	2102      	movs	r1, #2
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <turn_off_all_led+0x50>)
 8001076:	f001 f80a 	bl	800208e <HAL_GPIO_WritePin>
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40010800 	.word	0x40010800

08001084 <turn_on_red0_gre1>:
void turn_on_red0_gre1(){
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 8001088:	2201      	movs	r2, #1
 800108a:	2104      	movs	r1, #4
 800108c:	480e      	ldr	r0, [pc, #56]	@ (80010c8 <turn_on_red0_gre1+0x44>)
 800108e:	f000 fffe 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 8001092:	2201      	movs	r2, #1
 8001094:	2108      	movs	r1, #8
 8001096:	480c      	ldr	r0, [pc, #48]	@ (80010c8 <turn_on_red0_gre1+0x44>)
 8001098:	f000 fff9 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, ON);
 800109c:	2200      	movs	r2, #0
 800109e:	2110      	movs	r1, #16
 80010a0:	4809      	ldr	r0, [pc, #36]	@ (80010c8 <turn_on_red0_gre1+0x44>)
 80010a2:	f000 fff4 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, ON);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2120      	movs	r1, #32
 80010aa:	4807      	ldr	r0, [pc, #28]	@ (80010c8 <turn_on_red0_gre1+0x44>)
 80010ac:	f000 ffef 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 80010b0:	2201      	movs	r2, #1
 80010b2:	2140      	movs	r1, #64	@ 0x40
 80010b4:	4804      	ldr	r0, [pc, #16]	@ (80010c8 <turn_on_red0_gre1+0x44>)
 80010b6:	f000 ffea 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 80010ba:	2201      	movs	r2, #1
 80010bc:	2180      	movs	r1, #128	@ 0x80
 80010be:	4802      	ldr	r0, [pc, #8]	@ (80010c8 <turn_on_red0_gre1+0x44>)
 80010c0:	f000 ffe5 	bl	800208e <HAL_GPIO_WritePin>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40010800 	.word	0x40010800

080010cc <turn_on_red0_yel1>:
void turn_on_red0_yel1(){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2104      	movs	r1, #4
 80010d4:	480e      	ldr	r0, [pc, #56]	@ (8001110 <turn_on_red0_yel1+0x44>)
 80010d6:	f000 ffda 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 80010da:	2201      	movs	r2, #1
 80010dc:	2108      	movs	r1, #8
 80010de:	480c      	ldr	r0, [pc, #48]	@ (8001110 <turn_on_red0_yel1+0x44>)
 80010e0:	f000 ffd5 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, ON);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2110      	movs	r1, #16
 80010e8:	4809      	ldr	r0, [pc, #36]	@ (8001110 <turn_on_red0_yel1+0x44>)
 80010ea:	f000 ffd0 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2120      	movs	r1, #32
 80010f2:	4807      	ldr	r0, [pc, #28]	@ (8001110 <turn_on_red0_yel1+0x44>)
 80010f4:	f000 ffcb 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, ON);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2140      	movs	r1, #64	@ 0x40
 80010fc:	4804      	ldr	r0, [pc, #16]	@ (8001110 <turn_on_red0_yel1+0x44>)
 80010fe:	f000 ffc6 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 8001102:	2201      	movs	r2, #1
 8001104:	2180      	movs	r1, #128	@ 0x80
 8001106:	4802      	ldr	r0, [pc, #8]	@ (8001110 <turn_on_red0_yel1+0x44>)
 8001108:	f000 ffc1 	bl	800208e <HAL_GPIO_WritePin>
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40010800 	.word	0x40010800

08001114 <turn_on_gre0_red1>:
void turn_on_gre0_red1(){
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, ON);
 8001118:	2200      	movs	r2, #0
 800111a:	2104      	movs	r1, #4
 800111c:	480e      	ldr	r0, [pc, #56]	@ (8001158 <turn_on_gre0_red1+0x44>)
 800111e:	f000 ffb6 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 8001122:	2201      	movs	r2, #1
 8001124:	2108      	movs	r1, #8
 8001126:	480c      	ldr	r0, [pc, #48]	@ (8001158 <turn_on_gre0_red1+0x44>)
 8001128:	f000 ffb1 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 800112c:	2201      	movs	r2, #1
 800112e:	2110      	movs	r1, #16
 8001130:	4809      	ldr	r0, [pc, #36]	@ (8001158 <turn_on_gre0_red1+0x44>)
 8001132:	f000 ffac 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 8001136:	2201      	movs	r2, #1
 8001138:	2120      	movs	r1, #32
 800113a:	4807      	ldr	r0, [pc, #28]	@ (8001158 <turn_on_gre0_red1+0x44>)
 800113c:	f000 ffa7 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 8001140:	2201      	movs	r2, #1
 8001142:	2140      	movs	r1, #64	@ 0x40
 8001144:	4804      	ldr	r0, [pc, #16]	@ (8001158 <turn_on_gre0_red1+0x44>)
 8001146:	f000 ffa2 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, ON);
 800114a:	2200      	movs	r2, #0
 800114c:	2180      	movs	r1, #128	@ 0x80
 800114e:	4802      	ldr	r0, [pc, #8]	@ (8001158 <turn_on_gre0_red1+0x44>)
 8001150:	f000 ff9d 	bl	800208e <HAL_GPIO_WritePin>
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40010800 	.word	0x40010800

0800115c <turn_on_yel0_red1>:
void turn_on_yel0_red1(){
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 8001160:	2201      	movs	r2, #1
 8001162:	2104      	movs	r1, #4
 8001164:	480e      	ldr	r0, [pc, #56]	@ (80011a0 <turn_on_yel0_red1+0x44>)
 8001166:	f000 ff92 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, ON);
 800116a:	2200      	movs	r2, #0
 800116c:	2108      	movs	r1, #8
 800116e:	480c      	ldr	r0, [pc, #48]	@ (80011a0 <turn_on_yel0_red1+0x44>)
 8001170:	f000 ff8d 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 8001174:	2201      	movs	r2, #1
 8001176:	2110      	movs	r1, #16
 8001178:	4809      	ldr	r0, [pc, #36]	@ (80011a0 <turn_on_yel0_red1+0x44>)
 800117a:	f000 ff88 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 800117e:	2201      	movs	r2, #1
 8001180:	2120      	movs	r1, #32
 8001182:	4807      	ldr	r0, [pc, #28]	@ (80011a0 <turn_on_yel0_red1+0x44>)
 8001184:	f000 ff83 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 8001188:	2201      	movs	r2, #1
 800118a:	2140      	movs	r1, #64	@ 0x40
 800118c:	4804      	ldr	r0, [pc, #16]	@ (80011a0 <turn_on_yel0_red1+0x44>)
 800118e:	f000 ff7e 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, ON);
 8001192:	2200      	movs	r2, #0
 8001194:	2180      	movs	r1, #128	@ 0x80
 8001196:	4802      	ldr	r0, [pc, #8]	@ (80011a0 <turn_on_yel0_red1+0x44>)
 8001198:	f000 ff79 	bl	800208e <HAL_GPIO_WritePin>
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40010800 	.word	0x40010800

080011a4 <traffic_red0_gre1>:

void traffic_red0_gre1(){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	if(1){
		turn_on_red0_gre1();
 80011a8:	f7ff ff6c 	bl	8001084 <turn_on_red0_gre1>
	}
	if(isFlag(TIMER_1SEC)){
 80011ac:	2002      	movs	r0, #2
 80011ae:	f7ff fca7 	bl	8000b00 <isFlag>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d012      	beq.n	80011de <traffic_red0_gre1+0x3a>
		setTimer(TIMER_1SEC,1000);
 80011b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80011bc:	2002      	movs	r0, #2
 80011be:	f7ff fc57 	bl	8000a70 <setTimer>
		counter_way0--;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <traffic_red0_gre1+0x58>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	4b0c      	ldr	r3, [pc, #48]	@ (80011fc <traffic_red0_gre1+0x58>)
 80011cc:	701a      	strb	r2, [r3, #0]
		counter_way1--;
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <traffic_red0_gre1+0x5c>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001200 <traffic_red0_gre1+0x5c>)
 80011d8:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 80011da:	f7ff f95b 	bl	8000494 <update_led7_seg_buffer>
	}
	if(isFlag(TIMER_7SEG)){
 80011de:	2001      	movs	r0, #1
 80011e0:	f7ff fc8e 	bl	8000b00 <isFlag>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d005      	beq.n	80011f6 <traffic_red0_gre1+0x52>
		setTimer(TIMER_7SEG, 10);
 80011ea:	210a      	movs	r1, #10
 80011ec:	2001      	movs	r0, #1
 80011ee:	f7ff fc3f 	bl	8000a70 <setTimer>
		display_4digits();
 80011f2:	f7ff f98b 	bl	800050c <display_4digits>

	}


}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200000e8 	.word	0x200000e8
 8001200:	200000e9 	.word	0x200000e9

08001204 <traffic_red0_yel1>:
void traffic_red0_yel1(){
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	if(1){
		turn_on_red0_yel1();
 8001208:	f7ff ff60 	bl	80010cc <turn_on_red0_yel1>
	}
	if(isFlag(TIMER_1SEC)){
 800120c:	2002      	movs	r0, #2
 800120e:	f7ff fc77 	bl	8000b00 <isFlag>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d012      	beq.n	800123e <traffic_red0_yel1+0x3a>
		setTimer(TIMER_1SEC,1000);
 8001218:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800121c:	2002      	movs	r0, #2
 800121e:	f7ff fc27 	bl	8000a70 <setTimer>
		counter_way0--;
 8001222:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <traffic_red0_yel1+0x58>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	3b01      	subs	r3, #1
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <traffic_red0_yel1+0x58>)
 800122c:	701a      	strb	r2, [r3, #0]
		counter_way1--;
 800122e:	4b0c      	ldr	r3, [pc, #48]	@ (8001260 <traffic_red0_yel1+0x5c>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	3b01      	subs	r3, #1
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4b0a      	ldr	r3, [pc, #40]	@ (8001260 <traffic_red0_yel1+0x5c>)
 8001238:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 800123a:	f7ff f92b 	bl	8000494 <update_led7_seg_buffer>
	}
	if(isFlag(TIMER_7SEG)){
 800123e:	2001      	movs	r0, #1
 8001240:	f7ff fc5e 	bl	8000b00 <isFlag>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d005      	beq.n	8001256 <traffic_red0_yel1+0x52>
		setTimer(TIMER_7SEG, 10);
 800124a:	210a      	movs	r1, #10
 800124c:	2001      	movs	r0, #1
 800124e:	f7ff fc0f 	bl	8000a70 <setTimer>
		display_4digits();
 8001252:	f7ff f95b 	bl	800050c <display_4digits>

	}


}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200000e8 	.word	0x200000e8
 8001260:	200000e9 	.word	0x200000e9

08001264 <traffic_gre0_red1>:
void traffic_gre0_red1(){
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	if(1){
		turn_on_gre0_red1();
 8001268:	f7ff ff54 	bl	8001114 <turn_on_gre0_red1>
	}
	if(isFlag(TIMER_1SEC)){
 800126c:	2002      	movs	r0, #2
 800126e:	f7ff fc47 	bl	8000b00 <isFlag>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d012      	beq.n	800129e <traffic_gre0_red1+0x3a>
		setTimer(TIMER_1SEC,1000);
 8001278:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800127c:	2002      	movs	r0, #2
 800127e:	f7ff fbf7 	bl	8000a70 <setTimer>
		counter_way0--;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <traffic_gre0_red1+0x58>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	3b01      	subs	r3, #1
 8001288:	b2da      	uxtb	r2, r3
 800128a:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <traffic_gre0_red1+0x58>)
 800128c:	701a      	strb	r2, [r3, #0]
		counter_way1--;
 800128e:	4b0c      	ldr	r3, [pc, #48]	@ (80012c0 <traffic_gre0_red1+0x5c>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	3b01      	subs	r3, #1
 8001294:	b2da      	uxtb	r2, r3
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <traffic_gre0_red1+0x5c>)
 8001298:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 800129a:	f7ff f8fb 	bl	8000494 <update_led7_seg_buffer>
	}
	if(isFlag(TIMER_7SEG)){
 800129e:	2001      	movs	r0, #1
 80012a0:	f7ff fc2e 	bl	8000b00 <isFlag>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d005      	beq.n	80012b6 <traffic_gre0_red1+0x52>
		setTimer(TIMER_7SEG, 10);
 80012aa:	210a      	movs	r1, #10
 80012ac:	2001      	movs	r0, #1
 80012ae:	f7ff fbdf 	bl	8000a70 <setTimer>
		display_4digits();
 80012b2:	f7ff f92b 	bl	800050c <display_4digits>
	}


}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200000e8 	.word	0x200000e8
 80012c0:	200000e9 	.word	0x200000e9

080012c4 <traffic_yel0_red1>:
void traffic_yel0_red1(){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	if(1){
		turn_on_yel0_red1();
 80012c8:	f7ff ff48 	bl	800115c <turn_on_yel0_red1>
	}
	if(isFlag(TIMER_1SEC)){
 80012cc:	2002      	movs	r0, #2
 80012ce:	f7ff fc17 	bl	8000b00 <isFlag>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d012      	beq.n	80012fe <traffic_yel0_red1+0x3a>
		setTimer(TIMER_1SEC,1000);
 80012d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80012dc:	2002      	movs	r0, #2
 80012de:	f7ff fbc7 	bl	8000a70 <setTimer>
		counter_way0--;
 80012e2:	4b0e      	ldr	r3, [pc, #56]	@ (800131c <traffic_yel0_red1+0x58>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <traffic_yel0_red1+0x58>)
 80012ec:	701a      	strb	r2, [r3, #0]
		counter_way1--;
 80012ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001320 <traffic_yel0_red1+0x5c>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <traffic_yel0_red1+0x5c>)
 80012f8:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 80012fa:	f7ff f8cb 	bl	8000494 <update_led7_seg_buffer>
	}
	if(isFlag(TIMER_7SEG)){
 80012fe:	2001      	movs	r0, #1
 8001300:	f7ff fbfe 	bl	8000b00 <isFlag>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d005      	beq.n	8001316 <traffic_yel0_red1+0x52>
		setTimer(TIMER_7SEG, 10);
 800130a:	210a      	movs	r1, #10
 800130c:	2001      	movs	r0, #1
 800130e:	f7ff fbaf 	bl	8000a70 <setTimer>
		display_4digits();
 8001312:	f7ff f8fb 	bl	800050c <display_4digits>
	}

}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200000e8 	.word	0x200000e8
 8001320:	200000e9 	.word	0x200000e9

08001324 <fsm_traffic_config>:

#ifndef SRC_TRAFFIC_LIGHT_CONFIG_C_
#define SRC_TRAFFIC_LIGHT_CONFIG_C_

#include "traffic_light_config.h"
void fsm_traffic_config(){
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
	if (system_state != CONFIG_MODE) return;
 8001328:	4b63      	ldr	r3, [pc, #396]	@ (80014b8 <fsm_traffic_config+0x194>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b02      	cmp	r3, #2
 800132e:	f040 80b2 	bne.w	8001496 <fsm_traffic_config+0x172>

	switch(status_config){
 8001332:	4b62      	ldr	r3, [pc, #392]	@ (80014bc <fsm_traffic_config+0x198>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b0b      	cmp	r3, #11
 8001338:	f200 80af 	bhi.w	800149a <fsm_traffic_config+0x176>
 800133c:	a201      	add	r2, pc, #4	@ (adr r2, 8001344 <fsm_traffic_config+0x20>)
 800133e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001342:	bf00      	nop
 8001344:	08001375 	.word	0x08001375
 8001348:	08001395 	.word	0x08001395
 800134c:	080013b3 	.word	0x080013b3
 8001350:	0800149b 	.word	0x0800149b
 8001354:	0800149b 	.word	0x0800149b
 8001358:	0800149b 	.word	0x0800149b
 800135c:	080013d1 	.word	0x080013d1
 8001360:	080013fb 	.word	0x080013fb
 8001364:	08001425 	.word	0x08001425
 8001368:	0800144f 	.word	0x0800144f
 800136c:	08001467 	.word	0x08001467
 8001370:	0800147f 	.word	0x0800147f
		case INIT_MODE2:
			init_mode2();
 8001374:	f000 f9ac 	bl	80016d0 <init_mode2>
			status_config = BTN1_RED;
 8001378:	4b50      	ldr	r3, [pc, #320]	@ (80014bc <fsm_traffic_config+0x198>)
 800137a:	2206      	movs	r2, #6
 800137c:	701a      	strb	r2, [r3, #0]
			if(isButtonPressed(&BTN[0])){
 800137e:	4850      	ldr	r0, [pc, #320]	@ (80014c0 <fsm_traffic_config+0x19c>)
 8001380:	f7fe fee4 	bl	800014c <isButtonPressed>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	f000 8089 	beq.w	800149e <fsm_traffic_config+0x17a>
				status_config = INIT_MODE3;
 800138c:	4b4b      	ldr	r3, [pc, #300]	@ (80014bc <fsm_traffic_config+0x198>)
 800138e:	2201      	movs	r2, #1
 8001390:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001392:	e084      	b.n	800149e <fsm_traffic_config+0x17a>
		case INIT_MODE3:
			init_mode3();
 8001394:	f000 f9ca 	bl	800172c <init_mode3>
			status_config = BTN1_YEL;
 8001398:	4b48      	ldr	r3, [pc, #288]	@ (80014bc <fsm_traffic_config+0x198>)
 800139a:	2207      	movs	r2, #7
 800139c:	701a      	strb	r2, [r3, #0]
			if(isButtonPressed(&BTN[0])){
 800139e:	4848      	ldr	r0, [pc, #288]	@ (80014c0 <fsm_traffic_config+0x19c>)
 80013a0:	f7fe fed4 	bl	800014c <isButtonPressed>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d07b      	beq.n	80014a2 <fsm_traffic_config+0x17e>
				status_config = INIT_MODE4;
 80013aa:	4b44      	ldr	r3, [pc, #272]	@ (80014bc <fsm_traffic_config+0x198>)
 80013ac:	2202      	movs	r2, #2
 80013ae:	701a      	strb	r2, [r3, #0]
			}

			break;
 80013b0:	e077      	b.n	80014a2 <fsm_traffic_config+0x17e>
		case INIT_MODE4:
			init_mode4();
 80013b2:	f000 f9eb 	bl	800178c <init_mode4>
			status_config = BTN1_GRE;
 80013b6:	4b41      	ldr	r3, [pc, #260]	@ (80014bc <fsm_traffic_config+0x198>)
 80013b8:	2208      	movs	r2, #8
 80013ba:	701a      	strb	r2, [r3, #0]
			if(isButtonPressed(&BTN[0])){
 80013bc:	4840      	ldr	r0, [pc, #256]	@ (80014c0 <fsm_traffic_config+0x19c>)
 80013be:	f7fe fec5 	bl	800014c <isButtonPressed>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d06e      	beq.n	80014a6 <fsm_traffic_config+0x182>
					status_config = INIT_RED_GRE;
 80013c8:	4b3c      	ldr	r3, [pc, #240]	@ (80014bc <fsm_traffic_config+0x198>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80013ce:	e06a      	b.n	80014a6 <fsm_traffic_config+0x182>
		case BTN1_RED:
			behaviors_mode2();
 80013d0:	f000 f87c 	bl	80014cc <behaviors_mode2>

			if(isButtonPressed(&BTN[2])){
 80013d4:	483b      	ldr	r0, [pc, #236]	@ (80014c4 <fsm_traffic_config+0x1a0>)
 80013d6:	f7fe feb9 	bl	800014c <isButtonPressed>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d002      	beq.n	80013e6 <fsm_traffic_config+0xc2>

				status_config = BTN2_RED;
 80013e0:	4b36      	ldr	r3, [pc, #216]	@ (80014bc <fsm_traffic_config+0x198>)
 80013e2:	2209      	movs	r2, #9
 80013e4:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 80013e6:	4836      	ldr	r0, [pc, #216]	@ (80014c0 <fsm_traffic_config+0x19c>)
 80013e8:	f7fe feb0 	bl	800014c <isButtonPressed>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d05b      	beq.n	80014aa <fsm_traffic_config+0x186>
				//x l khi ang trong trng thi MODE2 m thot ra
					status_config = INIT_MODE3;
 80013f2:	4b32      	ldr	r3, [pc, #200]	@ (80014bc <fsm_traffic_config+0x198>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	701a      	strb	r2, [r3, #0]
			}
			break;
 80013f8:	e057      	b.n	80014aa <fsm_traffic_config+0x186>
		case BTN1_YEL:
			behaviors_mode3();
 80013fa:	f000 f8bd 	bl	8001578 <behaviors_mode3>
			if(isButtonPressed(&BTN[2])){
 80013fe:	4831      	ldr	r0, [pc, #196]	@ (80014c4 <fsm_traffic_config+0x1a0>)
 8001400:	f7fe fea4 	bl	800014c <isButtonPressed>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d002      	beq.n	8001410 <fsm_traffic_config+0xec>

				status_config = BTN2_YEL;
 800140a:	4b2c      	ldr	r3, [pc, #176]	@ (80014bc <fsm_traffic_config+0x198>)
 800140c:	220a      	movs	r2, #10
 800140e:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 8001410:	482b      	ldr	r0, [pc, #172]	@ (80014c0 <fsm_traffic_config+0x19c>)
 8001412:	f7fe fe9b 	bl	800014c <isButtonPressed>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d048      	beq.n	80014ae <fsm_traffic_config+0x18a>
				status_config = INIT_MODE4;
 800141c:	4b27      	ldr	r3, [pc, #156]	@ (80014bc <fsm_traffic_config+0x198>)
 800141e:	2202      	movs	r2, #2
 8001420:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001422:	e044      	b.n	80014ae <fsm_traffic_config+0x18a>
		case BTN1_GRE:
			behaviors_mode4();
 8001424:	f000 f8fe 	bl	8001624 <behaviors_mode4>
			if(isButtonPressed(&BTN[2])){
 8001428:	4826      	ldr	r0, [pc, #152]	@ (80014c4 <fsm_traffic_config+0x1a0>)
 800142a:	f7fe fe8f 	bl	800014c <isButtonPressed>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d002      	beq.n	800143a <fsm_traffic_config+0x116>

				status_config = BTN2_GRE;
 8001434:	4b21      	ldr	r3, [pc, #132]	@ (80014bc <fsm_traffic_config+0x198>)
 8001436:	220b      	movs	r2, #11
 8001438:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(&BTN[0])){
 800143a:	4821      	ldr	r0, [pc, #132]	@ (80014c0 <fsm_traffic_config+0x19c>)
 800143c:	f7fe fe86 	bl	800014c <isButtonPressed>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d035      	beq.n	80014b2 <fsm_traffic_config+0x18e>
				status_config = INIT_MODE2;
 8001446:	4b1d      	ldr	r3, [pc, #116]	@ (80014bc <fsm_traffic_config+0x198>)
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800144c:	e031      	b.n	80014b2 <fsm_traffic_config+0x18e>
		case BTN2_RED:
			update_change_red();
 800144e:	f000 f9cd 	bl	80017ec <update_change_red>
			if(1){
				status_automatic= INIT_RED_GRE;
 8001452:	4b1d      	ldr	r3, [pc, #116]	@ (80014c8 <fsm_traffic_config+0x1a4>)
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8001458:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <fsm_traffic_config+0x198>)
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
				system_state = AUTOMATIC_MODE;
 800145e:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <fsm_traffic_config+0x194>)
 8001460:	2201      	movs	r2, #1
 8001462:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001464:	e026      	b.n	80014b4 <fsm_traffic_config+0x190>
		case BTN2_YEL:
			update_change_yel();
 8001466:	f000 fa07 	bl	8001878 <update_change_yel>
			if(1){
				status_automatic= INIT_RED_GRE;
 800146a:	4b17      	ldr	r3, [pc, #92]	@ (80014c8 <fsm_traffic_config+0x1a4>)
 800146c:	2200      	movs	r2, #0
 800146e:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <fsm_traffic_config+0x198>)
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
				system_state = AUTOMATIC_MODE;
 8001476:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <fsm_traffic_config+0x194>)
 8001478:	2201      	movs	r2, #1
 800147a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800147c:	e01a      	b.n	80014b4 <fsm_traffic_config+0x190>
		case BTN2_GRE:
			update_change_gre();
 800147e:	f000 fa2d 	bl	80018dc <update_change_gre>
			if(1){
				status_automatic= INIT_RED_GRE;
 8001482:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <fsm_traffic_config+0x1a4>)
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
				status_config = INIT_MODE2;
 8001488:	4b0c      	ldr	r3, [pc, #48]	@ (80014bc <fsm_traffic_config+0x198>)
 800148a:	2200      	movs	r2, #0
 800148c:	701a      	strb	r2, [r3, #0]
				system_state = AUTOMATIC_MODE;
 800148e:	4b0a      	ldr	r3, [pc, #40]	@ (80014b8 <fsm_traffic_config+0x194>)
 8001490:	2201      	movs	r2, #1
 8001492:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001494:	e00e      	b.n	80014b4 <fsm_traffic_config+0x190>
	if (system_state != CONFIG_MODE) return;
 8001496:	bf00      	nop
 8001498:	e00c      	b.n	80014b4 <fsm_traffic_config+0x190>
		default:
			break;
 800149a:	bf00      	nop
 800149c:	e00a      	b.n	80014b4 <fsm_traffic_config+0x190>
			break;
 800149e:	bf00      	nop
 80014a0:	e008      	b.n	80014b4 <fsm_traffic_config+0x190>
			break;
 80014a2:	bf00      	nop
 80014a4:	e006      	b.n	80014b4 <fsm_traffic_config+0x190>
			break;
 80014a6:	bf00      	nop
 80014a8:	e004      	b.n	80014b4 <fsm_traffic_config+0x190>
			break;
 80014aa:	bf00      	nop
 80014ac:	e002      	b.n	80014b4 <fsm_traffic_config+0x190>
			break;
 80014ae:	bf00      	nop
 80014b0:	e000      	b.n	80014b4 <fsm_traffic_config+0x190>
			break;
 80014b2:	bf00      	nop
	}
}
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	200000b4 	.word	0x200000b4
 80014bc:	200000f2 	.word	0x200000f2
 80014c0:	20000000 	.word	0x20000000
 80014c4:	20000048 	.word	0x20000048
 80014c8:	200000f1 	.word	0x200000f1

080014cc <behaviors_mode2>:
void behaviors_mode2(){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0

		if(1){
			if(isButtonPressed(&BTN[1])){
 80014d0:	4825      	ldr	r0, [pc, #148]	@ (8001568 <behaviors_mode2+0x9c>)
 80014d2:	f7fe fe3b 	bl	800014c <isButtonPressed>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d005      	beq.n	80014e8 <behaviors_mode2+0x1c>
				red_temp_time++;
 80014dc:	4b23      	ldr	r3, [pc, #140]	@ (800156c <behaviors_mode2+0xa0>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	3301      	adds	r3, #1
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	4b21      	ldr	r3, [pc, #132]	@ (800156c <behaviors_mode2+0xa0>)
 80014e6:	701a      	strb	r2, [r3, #0]
			}
			if(isLongPressed(&BTN[1])){
 80014e8:	481f      	ldr	r0, [pc, #124]	@ (8001568 <behaviors_mode2+0x9c>)
 80014ea:	f7fe fe42 	bl	8000172 <isLongPressed>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d005      	beq.n	8001500 <behaviors_mode2+0x34>
				red_temp_time+= 5;
 80014f4:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <behaviors_mode2+0xa0>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	3305      	adds	r3, #5
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <behaviors_mode2+0xa0>)
 80014fe:	701a      	strb	r2, [r3, #0]
			}

			if(red_temp_time > MAX_COUNTER){
 8001500:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <behaviors_mode2+0xa0>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b63      	cmp	r3, #99	@ 0x63
 8001506:	d902      	bls.n	800150e <behaviors_mode2+0x42>
				red_temp_time = MIN_OCOUNTER;
 8001508:	4b18      	ldr	r3, [pc, #96]	@ (800156c <behaviors_mode2+0xa0>)
 800150a:	2201      	movs	r2, #1
 800150c:	701a      	strb	r2, [r3, #0]
			}


			counter_way0 = red_temp_time;
 800150e:	4b17      	ldr	r3, [pc, #92]	@ (800156c <behaviors_mode2+0xa0>)
 8001510:	781a      	ldrb	r2, [r3, #0]
 8001512:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <behaviors_mode2+0xa4>)
 8001514:	701a      	strb	r2, [r3, #0]
			update_led7_seg_buffer();
 8001516:	f7fe ffbd 	bl	8000494 <update_led7_seg_buffer>

		}


		if(isFlag(TIMER_BLINK)){
 800151a:	2003      	movs	r0, #3
 800151c:	f7ff faf0 	bl	8000b00 <isFlag>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d00c      	beq.n	8001540 <behaviors_mode2+0x74>
			HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8001526:	2180      	movs	r1, #128	@ 0x80
 8001528:	4812      	ldr	r0, [pc, #72]	@ (8001574 <behaviors_mode2+0xa8>)
 800152a:	f000 fdc8 	bl	80020be <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED0_GPIO_Port, RED0_Pin);
 800152e:	2110      	movs	r1, #16
 8001530:	4810      	ldr	r0, [pc, #64]	@ (8001574 <behaviors_mode2+0xa8>)
 8001532:	f000 fdc4 	bl	80020be <HAL_GPIO_TogglePin>
				setTimer(TIMER_BLINK, 500);
 8001536:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800153a:	2003      	movs	r0, #3
 800153c:	f7ff fa98 	bl	8000a70 <setTimer>
		}

		if(isFlag(TIMER_7SEG)){
 8001540:	2001      	movs	r0, #1
 8001542:	f7ff fadd 	bl	8000b00 <isFlag>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00a      	beq.n	8001562 <behaviors_mode2+0x96>
			setTimer(TIMER_7SEG,10);
 800154c:	210a      	movs	r1, #10
 800154e:	2001      	movs	r0, #1
 8001550:	f7ff fa8e 	bl	8000a70 <setTimer>
			HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, ON);
 8001554:	2200      	movs	r2, #0
 8001556:	2102      	movs	r1, #2
 8001558:	4806      	ldr	r0, [pc, #24]	@ (8001574 <behaviors_mode2+0xa8>)
 800155a:	f000 fd98 	bl	800208e <HAL_GPIO_WritePin>
			display_4digits();
 800155e:	f7fe ffd5 	bl	800050c <display_4digits>
		}
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000024 	.word	0x20000024
 800156c:	200000c0 	.word	0x200000c0
 8001570:	200000e8 	.word	0x200000e8
 8001574:	40010800 	.word	0x40010800

08001578 <behaviors_mode3>:
void behaviors_mode3(){
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	if(1){
		if(isButtonPressed(&BTN[1])){
 800157c:	4825      	ldr	r0, [pc, #148]	@ (8001614 <behaviors_mode3+0x9c>)
 800157e:	f7fe fde5 	bl	800014c <isButtonPressed>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <behaviors_mode3+0x1c>
			yel_temp_time++;
 8001588:	4b23      	ldr	r3, [pc, #140]	@ (8001618 <behaviors_mode3+0xa0>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	3301      	adds	r3, #1
 800158e:	b2da      	uxtb	r2, r3
 8001590:	4b21      	ldr	r3, [pc, #132]	@ (8001618 <behaviors_mode3+0xa0>)
 8001592:	701a      	strb	r2, [r3, #0]
		}
		if(isLongPressed(&BTN[1])){
 8001594:	481f      	ldr	r0, [pc, #124]	@ (8001614 <behaviors_mode3+0x9c>)
 8001596:	f7fe fdec 	bl	8000172 <isLongPressed>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d005      	beq.n	80015ac <behaviors_mode3+0x34>
			yel_temp_time+= 5;
 80015a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001618 <behaviors_mode3+0xa0>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	3305      	adds	r3, #5
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001618 <behaviors_mode3+0xa0>)
 80015aa:	701a      	strb	r2, [r3, #0]
		}
		if(yel_temp_time > MAX_COUNTER){
 80015ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <behaviors_mode3+0xa0>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	2b63      	cmp	r3, #99	@ 0x63
 80015b2:	d902      	bls.n	80015ba <behaviors_mode3+0x42>
			yel_temp_time = MIN_OCOUNTER;
 80015b4:	4b18      	ldr	r3, [pc, #96]	@ (8001618 <behaviors_mode3+0xa0>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
		}

		counter_way0 = yel_temp_time;
 80015ba:	4b17      	ldr	r3, [pc, #92]	@ (8001618 <behaviors_mode3+0xa0>)
 80015bc:	781a      	ldrb	r2, [r3, #0]
 80015be:	4b17      	ldr	r3, [pc, #92]	@ (800161c <behaviors_mode3+0xa4>)
 80015c0:	701a      	strb	r2, [r3, #0]

		update_led7_seg_buffer();
 80015c2:	f7fe ff67 	bl	8000494 <update_led7_seg_buffer>

	}


	if(isFlag(TIMER_BLINK)){
 80015c6:	2003      	movs	r0, #3
 80015c8:	f7ff fa9a 	bl	8000b00 <isFlag>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d00c      	beq.n	80015ec <behaviors_mode3+0x74>
		HAL_GPIO_TogglePin(YEL1_GPIO_Port, YEL1_Pin);
 80015d2:	2140      	movs	r1, #64	@ 0x40
 80015d4:	4812      	ldr	r0, [pc, #72]	@ (8001620 <behaviors_mode3+0xa8>)
 80015d6:	f000 fd72 	bl	80020be <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(YEL0_GPIO_Port, YEL0_Pin);
 80015da:	2108      	movs	r1, #8
 80015dc:	4810      	ldr	r0, [pc, #64]	@ (8001620 <behaviors_mode3+0xa8>)
 80015de:	f000 fd6e 	bl	80020be <HAL_GPIO_TogglePin>
			setTimer(TIMER_BLINK, 500);
 80015e2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80015e6:	2003      	movs	r0, #3
 80015e8:	f7ff fa42 	bl	8000a70 <setTimer>
	}

	if(isFlag(TIMER_7SEG)){
 80015ec:	2001      	movs	r0, #1
 80015ee:	f7ff fa87 	bl	8000b00 <isFlag>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d00a      	beq.n	800160e <behaviors_mode3+0x96>
		setTimer(TIMER_7SEG,5);
 80015f8:	2105      	movs	r1, #5
 80015fa:	2001      	movs	r0, #1
 80015fc:	f7ff fa38 	bl	8000a70 <setTimer>
		HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, ON);
 8001600:	2200      	movs	r2, #0
 8001602:	2102      	movs	r1, #2
 8001604:	4806      	ldr	r0, [pc, #24]	@ (8001620 <behaviors_mode3+0xa8>)
 8001606:	f000 fd42 	bl	800208e <HAL_GPIO_WritePin>
		display_4digits();
 800160a:	f7fe ff7f 	bl	800050c <display_4digits>
	}
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000024 	.word	0x20000024
 8001618:	200000c1 	.word	0x200000c1
 800161c:	200000e8 	.word	0x200000e8
 8001620:	40010800 	.word	0x40010800

08001624 <behaviors_mode4>:
void behaviors_mode4(){
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0

		if(1){
			if(isButtonPressed(&BTN[1])){
 8001628:	4825      	ldr	r0, [pc, #148]	@ (80016c0 <behaviors_mode4+0x9c>)
 800162a:	f7fe fd8f 	bl	800014c <isButtonPressed>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d005      	beq.n	8001640 <behaviors_mode4+0x1c>
				gre_temp_time++;
 8001634:	4b23      	ldr	r3, [pc, #140]	@ (80016c4 <behaviors_mode4+0xa0>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	3301      	adds	r3, #1
 800163a:	b2da      	uxtb	r2, r3
 800163c:	4b21      	ldr	r3, [pc, #132]	@ (80016c4 <behaviors_mode4+0xa0>)
 800163e:	701a      	strb	r2, [r3, #0]
			}
			if(isLongPressed(&BTN[1])){
 8001640:	481f      	ldr	r0, [pc, #124]	@ (80016c0 <behaviors_mode4+0x9c>)
 8001642:	f7fe fd96 	bl	8000172 <isLongPressed>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d005      	beq.n	8001658 <behaviors_mode4+0x34>
				gre_temp_time+= 5;
 800164c:	4b1d      	ldr	r3, [pc, #116]	@ (80016c4 <behaviors_mode4+0xa0>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	3305      	adds	r3, #5
 8001652:	b2da      	uxtb	r2, r3
 8001654:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <behaviors_mode4+0xa0>)
 8001656:	701a      	strb	r2, [r3, #0]
			}

			if(gre_temp_time > MAX_COUNTER){
 8001658:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <behaviors_mode4+0xa0>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b63      	cmp	r3, #99	@ 0x63
 800165e:	d902      	bls.n	8001666 <behaviors_mode4+0x42>
				gre_temp_time = MIN_OCOUNTER;
 8001660:	4b18      	ldr	r3, [pc, #96]	@ (80016c4 <behaviors_mode4+0xa0>)
 8001662:	2201      	movs	r2, #1
 8001664:	701a      	strb	r2, [r3, #0]
			}

			counter_way0 = gre_temp_time;
 8001666:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <behaviors_mode4+0xa0>)
 8001668:	781a      	ldrb	r2, [r3, #0]
 800166a:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <behaviors_mode4+0xa4>)
 800166c:	701a      	strb	r2, [r3, #0]
			update_led7_seg_buffer();
 800166e:	f7fe ff11 	bl	8000494 <update_led7_seg_buffer>

		}


		if(isFlag(TIMER_BLINK)){
 8001672:	2003      	movs	r0, #3
 8001674:	f7ff fa44 	bl	8000b00 <isFlag>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d00c      	beq.n	8001698 <behaviors_mode4+0x74>
			HAL_GPIO_TogglePin(GRE1_GPIO_Port, GRE1_Pin);
 800167e:	2120      	movs	r1, #32
 8001680:	4812      	ldr	r0, [pc, #72]	@ (80016cc <behaviors_mode4+0xa8>)
 8001682:	f000 fd1c 	bl	80020be <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GRE0_GPIO_Port, GRE0_Pin);
 8001686:	2104      	movs	r1, #4
 8001688:	4810      	ldr	r0, [pc, #64]	@ (80016cc <behaviors_mode4+0xa8>)
 800168a:	f000 fd18 	bl	80020be <HAL_GPIO_TogglePin>
				setTimer(TIMER_BLINK, 500);
 800168e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001692:	2003      	movs	r0, #3
 8001694:	f7ff f9ec 	bl	8000a70 <setTimer>
		}

		if(isFlag(TIMER_7SEG)){
 8001698:	2001      	movs	r0, #1
 800169a:	f7ff fa31 	bl	8000b00 <isFlag>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d00a      	beq.n	80016ba <behaviors_mode4+0x96>
			setTimer(TIMER_7SEG,5);
 80016a4:	2105      	movs	r1, #5
 80016a6:	2001      	movs	r0, #1
 80016a8:	f7ff f9e2 	bl	8000a70 <setTimer>
			HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, ON);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2102      	movs	r1, #2
 80016b0:	4806      	ldr	r0, [pc, #24]	@ (80016cc <behaviors_mode4+0xa8>)
 80016b2:	f000 fcec 	bl	800208e <HAL_GPIO_WritePin>
			display_4digits();
 80016b6:	f7fe ff29 	bl	800050c <display_4digits>
		}
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000024 	.word	0x20000024
 80016c4:	200000bf 	.word	0x200000bf
 80016c8:	200000e8 	.word	0x200000e8
 80016cc:	40010800 	.word	0x40010800

080016d0 <init_mode2>:
void init_mode2(){
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	if(1){

		turn_on_red();
 80016d4:	f000 f934 	bl	8001940 <turn_on_red>

		resetButton(&BTN[0]);
 80016d8:	480e      	ldr	r0, [pc, #56]	@ (8001714 <init_mode2+0x44>)
 80016da:	f7fe fd5d 	bl	8000198 <resetButton>
		resetButton(&BTN[2]);
 80016de:	480e      	ldr	r0, [pc, #56]	@ (8001718 <init_mode2+0x48>)
 80016e0:	f7fe fd5a 	bl	8000198 <resetButton>

		setTimer(TIMER_BLINK, 500);
 80016e4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80016e8:	2003      	movs	r0, #3
 80016ea:	f7ff f9c1 	bl	8000a70 <setTimer>
		setTimer(TIMER_7SEG, 10);
 80016ee:	210a      	movs	r1, #10
 80016f0:	2001      	movs	r0, #1
 80016f2:	f7ff f9bd 	bl	8000a70 <setTimer>

		red_temp_time = red_time;
 80016f6:	4b09      	ldr	r3, [pc, #36]	@ (800171c <init_mode2+0x4c>)
 80016f8:	781a      	ldrb	r2, [r3, #0]
 80016fa:	4b09      	ldr	r3, [pc, #36]	@ (8001720 <init_mode2+0x50>)
 80016fc:	701a      	strb	r2, [r3, #0]
		counter_way0 = red_temp_time;
 80016fe:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <init_mode2+0x50>)
 8001700:	781a      	ldrb	r2, [r3, #0]
 8001702:	4b08      	ldr	r3, [pc, #32]	@ (8001724 <init_mode2+0x54>)
 8001704:	701a      	strb	r2, [r3, #0]
		counter_way1 = 2;
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <init_mode2+0x58>)
 8001708:	2202      	movs	r2, #2
 800170a:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 800170c:	f7fe fec2 	bl	8000494 <update_led7_seg_buffer>
	}
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000000 	.word	0x20000000
 8001718:	20000048 	.word	0x20000048
 800171c:	200000bd 	.word	0x200000bd
 8001720:	200000c0 	.word	0x200000c0
 8001724:	200000e8 	.word	0x200000e8
 8001728:	200000e9 	.word	0x200000e9

0800172c <init_mode3>:
void init_mode3(){
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	if(1){
		enable_led7_seg();
 8001730:	f7fe fe32 	bl	8000398 <enable_led7_seg>
		turn_on_yel();
 8001734:	f000 f92e 	bl	8001994 <turn_on_yel>

		resetButton(&BTN[0]);
 8001738:	480e      	ldr	r0, [pc, #56]	@ (8001774 <init_mode3+0x48>)
 800173a:	f7fe fd2d 	bl	8000198 <resetButton>
		resetButton(&BTN[2]);
 800173e:	480e      	ldr	r0, [pc, #56]	@ (8001778 <init_mode3+0x4c>)
 8001740:	f7fe fd2a 	bl	8000198 <resetButton>

		setTimer(TIMER_BLINK, 500);
 8001744:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001748:	2003      	movs	r0, #3
 800174a:	f7ff f991 	bl	8000a70 <setTimer>
		setTimer(TIMER_7SEG, 10);
 800174e:	210a      	movs	r1, #10
 8001750:	2001      	movs	r0, #1
 8001752:	f7ff f98d 	bl	8000a70 <setTimer>

		yel_temp_time = yel_time;
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <init_mode3+0x50>)
 8001758:	781a      	ldrb	r2, [r3, #0]
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <init_mode3+0x54>)
 800175c:	701a      	strb	r2, [r3, #0]
		counter_way0 = yel_temp_time;
 800175e:	4b08      	ldr	r3, [pc, #32]	@ (8001780 <init_mode3+0x54>)
 8001760:	781a      	ldrb	r2, [r3, #0]
 8001762:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <init_mode3+0x58>)
 8001764:	701a      	strb	r2, [r3, #0]

		counter_way1 = 3;
 8001766:	4b08      	ldr	r3, [pc, #32]	@ (8001788 <init_mode3+0x5c>)
 8001768:	2203      	movs	r2, #3
 800176a:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 800176c:	f7fe fe92 	bl	8000494 <update_led7_seg_buffer>
	}
}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000000 	.word	0x20000000
 8001778:	20000048 	.word	0x20000048
 800177c:	200000be 	.word	0x200000be
 8001780:	200000c1 	.word	0x200000c1
 8001784:	200000e8 	.word	0x200000e8
 8001788:	200000e9 	.word	0x200000e9

0800178c <init_mode4>:
void init_mode4(){
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	if(1){
		enable_led7_seg();
 8001790:	f7fe fe02 	bl	8000398 <enable_led7_seg>
		turn_on_gre();
 8001794:	f000 f928 	bl	80019e8 <turn_on_gre>

		resetButton(&BTN[0]);
 8001798:	480e      	ldr	r0, [pc, #56]	@ (80017d4 <init_mode4+0x48>)
 800179a:	f7fe fcfd 	bl	8000198 <resetButton>
		resetButton(&BTN[2]);
 800179e:	480e      	ldr	r0, [pc, #56]	@ (80017d8 <init_mode4+0x4c>)
 80017a0:	f7fe fcfa 	bl	8000198 <resetButton>

		setTimer(TIMER_BLINK, 500);
 80017a4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80017a8:	2003      	movs	r0, #3
 80017aa:	f7ff f961 	bl	8000a70 <setTimer>
		setTimer(TIMER_7SEG, 10);
 80017ae:	210a      	movs	r1, #10
 80017b0:	2001      	movs	r0, #1
 80017b2:	f7ff f95d 	bl	8000a70 <setTimer>

		gre_temp_time = gre_time;
 80017b6:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <init_mode4+0x50>)
 80017b8:	781a      	ldrb	r2, [r3, #0]
 80017ba:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <init_mode4+0x54>)
 80017bc:	701a      	strb	r2, [r3, #0]
		counter_way0 = gre_temp_time;
 80017be:	4b08      	ldr	r3, [pc, #32]	@ (80017e0 <init_mode4+0x54>)
 80017c0:	781a      	ldrb	r2, [r3, #0]
 80017c2:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <init_mode4+0x58>)
 80017c4:	701a      	strb	r2, [r3, #0]
		counter_way1 = 4;
 80017c6:	4b08      	ldr	r3, [pc, #32]	@ (80017e8 <init_mode4+0x5c>)
 80017c8:	2204      	movs	r2, #4
 80017ca:	701a      	strb	r2, [r3, #0]
		update_led7_seg_buffer();
 80017cc:	f7fe fe62 	bl	8000494 <update_led7_seg_buffer>
	}
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20000000 	.word	0x20000000
 80017d8:	20000048 	.word	0x20000048
 80017dc:	200000bc 	.word	0x200000bc
 80017e0:	200000bf 	.word	0x200000bf
 80017e4:	200000e8 	.word	0x200000e8
 80017e8:	200000e9 	.word	0x200000e9

080017ec <update_change_red>:

void update_change_red(){
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
	if(red_temp_time > yel_time){
 80017f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001868 <update_change_red+0x7c>)
 80017f2:	781a      	ldrb	r2, [r3, #0]
 80017f4:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <update_change_red+0x80>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d90b      	bls.n	8001814 <update_change_red+0x28>
		red_time = red_temp_time;
 80017fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001868 <update_change_red+0x7c>)
 80017fe:	781a      	ldrb	r2, [r3, #0]
 8001800:	4b1b      	ldr	r3, [pc, #108]	@ (8001870 <update_change_red+0x84>)
 8001802:	701a      	strb	r2, [r3, #0]
		gre_time = red_time - yel_time;
 8001804:	4b1a      	ldr	r3, [pc, #104]	@ (8001870 <update_change_red+0x84>)
 8001806:	781a      	ldrb	r2, [r3, #0]
 8001808:	4b18      	ldr	r3, [pc, #96]	@ (800186c <update_change_red+0x80>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	b2da      	uxtb	r2, r3
 8001810:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <update_change_red+0x88>)
 8001812:	701a      	strb	r2, [r3, #0]
	}
	if(red_temp_time <= yel_time){
 8001814:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <update_change_red+0x7c>)
 8001816:	781a      	ldrb	r2, [r3, #0]
 8001818:	4b14      	ldr	r3, [pc, #80]	@ (800186c <update_change_red+0x80>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	d81f      	bhi.n	8001860 <update_change_red+0x74>
		if(red_temp_time <= 1){
 8001820:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <update_change_red+0x7c>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d80a      	bhi.n	800183e <update_change_red+0x52>
			red_time = red_temp_time;
 8001828:	4b0f      	ldr	r3, [pc, #60]	@ (8001868 <update_change_red+0x7c>)
 800182a:	781a      	ldrb	r2, [r3, #0]
 800182c:	4b10      	ldr	r3, [pc, #64]	@ (8001870 <update_change_red+0x84>)
 800182e:	701a      	strb	r2, [r3, #0]
			gre_time = red_time;
 8001830:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <update_change_red+0x84>)
 8001832:	781a      	ldrb	r2, [r3, #0]
 8001834:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <update_change_red+0x88>)
 8001836:	701a      	strb	r2, [r3, #0]
			yel_time = 0;
 8001838:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <update_change_red+0x80>)
 800183a:	2200      	movs	r2, #0
 800183c:	701a      	strb	r2, [r3, #0]
		}
		if(red_temp_time > 1){
 800183e:	4b0a      	ldr	r3, [pc, #40]	@ (8001868 <update_change_red+0x7c>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d90c      	bls.n	8001860 <update_change_red+0x74>
			red_time = red_temp_time;
 8001846:	4b08      	ldr	r3, [pc, #32]	@ (8001868 <update_change_red+0x7c>)
 8001848:	781a      	ldrb	r2, [r3, #0]
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <update_change_red+0x84>)
 800184c:	701a      	strb	r2, [r3, #0]
			gre_time = red_time - 1;
 800184e:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <update_change_red+0x84>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	3b01      	subs	r3, #1
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <update_change_red+0x88>)
 8001858:	701a      	strb	r2, [r3, #0]
			yel_time = 1;
 800185a:	4b04      	ldr	r3, [pc, #16]	@ (800186c <update_change_red+0x80>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	bc80      	pop	{r7}
 8001866:	4770      	bx	lr
 8001868:	200000c0 	.word	0x200000c0
 800186c:	200000be 	.word	0x200000be
 8001870:	200000bd 	.word	0x200000bd
 8001874:	200000bc 	.word	0x200000bc

08001878 <update_change_yel>:
void update_change_yel(){
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
	if(yel_temp_time >= red_time){
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <update_change_yel+0x54>)
 800187e:	781a      	ldrb	r2, [r3, #0]
 8001880:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <update_change_yel+0x58>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d30b      	bcc.n	80018a0 <update_change_yel+0x28>
		yel_time = yel_temp_time;
 8001888:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <update_change_yel+0x54>)
 800188a:	781a      	ldrb	r2, [r3, #0]
 800188c:	4b11      	ldr	r3, [pc, #68]	@ (80018d4 <update_change_yel+0x5c>)
 800188e:	701a      	strb	r2, [r3, #0]
		red_time = yel_time + gre_time;
 8001890:	4b10      	ldr	r3, [pc, #64]	@ (80018d4 <update_change_yel+0x5c>)
 8001892:	781a      	ldrb	r2, [r3, #0]
 8001894:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <update_change_yel+0x60>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	4413      	add	r3, r2
 800189a:	b2da      	uxtb	r2, r3
 800189c:	4b0c      	ldr	r3, [pc, #48]	@ (80018d0 <update_change_yel+0x58>)
 800189e:	701a      	strb	r2, [r3, #0]
	}
	if(yel_temp_time < red_time){
 80018a0:	4b0a      	ldr	r3, [pc, #40]	@ (80018cc <update_change_yel+0x54>)
 80018a2:	781a      	ldrb	r2, [r3, #0]
 80018a4:	4b0a      	ldr	r3, [pc, #40]	@ (80018d0 <update_change_yel+0x58>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d20b      	bcs.n	80018c4 <update_change_yel+0x4c>
		yel_time = yel_temp_time;
 80018ac:	4b07      	ldr	r3, [pc, #28]	@ (80018cc <update_change_yel+0x54>)
 80018ae:	781a      	ldrb	r2, [r3, #0]
 80018b0:	4b08      	ldr	r3, [pc, #32]	@ (80018d4 <update_change_yel+0x5c>)
 80018b2:	701a      	strb	r2, [r3, #0]
		red_time = yel_time + gre_time;
 80018b4:	4b07      	ldr	r3, [pc, #28]	@ (80018d4 <update_change_yel+0x5c>)
 80018b6:	781a      	ldrb	r2, [r3, #0]
 80018b8:	4b07      	ldr	r3, [pc, #28]	@ (80018d8 <update_change_yel+0x60>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4413      	add	r3, r2
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	4b03      	ldr	r3, [pc, #12]	@ (80018d0 <update_change_yel+0x58>)
 80018c2:	701a      	strb	r2, [r3, #0]
	}
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr
 80018cc:	200000c1 	.word	0x200000c1
 80018d0:	200000bd 	.word	0x200000bd
 80018d4:	200000be 	.word	0x200000be
 80018d8:	200000bc 	.word	0x200000bc

080018dc <update_change_gre>:
void update_change_gre(){
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
	if(gre_temp_time >= red_time){
 80018e0:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <update_change_gre+0x54>)
 80018e2:	781a      	ldrb	r2, [r3, #0]
 80018e4:	4b13      	ldr	r3, [pc, #76]	@ (8001934 <update_change_gre+0x58>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d30b      	bcc.n	8001904 <update_change_gre+0x28>
		gre_time = gre_temp_time;
 80018ec:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <update_change_gre+0x54>)
 80018ee:	781a      	ldrb	r2, [r3, #0]
 80018f0:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <update_change_gre+0x5c>)
 80018f2:	701a      	strb	r2, [r3, #0]
		red_time = yel_time + gre_time;
 80018f4:	4b11      	ldr	r3, [pc, #68]	@ (800193c <update_change_gre+0x60>)
 80018f6:	781a      	ldrb	r2, [r3, #0]
 80018f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <update_change_gre+0x5c>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	4413      	add	r3, r2
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <update_change_gre+0x58>)
 8001902:	701a      	strb	r2, [r3, #0]
	}
	if(gre_temp_time < red_time){
 8001904:	4b0a      	ldr	r3, [pc, #40]	@ (8001930 <update_change_gre+0x54>)
 8001906:	781a      	ldrb	r2, [r3, #0]
 8001908:	4b0a      	ldr	r3, [pc, #40]	@ (8001934 <update_change_gre+0x58>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	429a      	cmp	r2, r3
 800190e:	d20b      	bcs.n	8001928 <update_change_gre+0x4c>
		gre_time = gre_temp_time;
 8001910:	4b07      	ldr	r3, [pc, #28]	@ (8001930 <update_change_gre+0x54>)
 8001912:	781a      	ldrb	r2, [r3, #0]
 8001914:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <update_change_gre+0x5c>)
 8001916:	701a      	strb	r2, [r3, #0]
		yel_time = red_time - gre_time;
 8001918:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <update_change_gre+0x58>)
 800191a:	781a      	ldrb	r2, [r3, #0]
 800191c:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <update_change_gre+0x5c>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	b2da      	uxtb	r2, r3
 8001924:	4b05      	ldr	r3, [pc, #20]	@ (800193c <update_change_gre+0x60>)
 8001926:	701a      	strb	r2, [r3, #0]
	}
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	200000bf 	.word	0x200000bf
 8001934:	200000bd 	.word	0x200000bd
 8001938:	200000bc 	.word	0x200000bc
 800193c:	200000be 	.word	0x200000be

08001940 <turn_on_red>:
void turn_on_red(){
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 8001944:	2201      	movs	r2, #1
 8001946:	2104      	movs	r1, #4
 8001948:	4811      	ldr	r0, [pc, #68]	@ (8001990 <turn_on_red+0x50>)
 800194a:	f000 fba0 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 800194e:	2201      	movs	r2, #1
 8001950:	2108      	movs	r1, #8
 8001952:	480f      	ldr	r0, [pc, #60]	@ (8001990 <turn_on_red+0x50>)
 8001954:	f000 fb9b 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, ON);
 8001958:	2200      	movs	r2, #0
 800195a:	2110      	movs	r1, #16
 800195c:	480c      	ldr	r0, [pc, #48]	@ (8001990 <turn_on_red+0x50>)
 800195e:	f000 fb96 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 8001962:	2201      	movs	r2, #1
 8001964:	2120      	movs	r1, #32
 8001966:	480a      	ldr	r0, [pc, #40]	@ (8001990 <turn_on_red+0x50>)
 8001968:	f000 fb91 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 800196c:	2201      	movs	r2, #1
 800196e:	2140      	movs	r1, #64	@ 0x40
 8001970:	4807      	ldr	r0, [pc, #28]	@ (8001990 <turn_on_red+0x50>)
 8001972:	f000 fb8c 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, ON);
 8001976:	2200      	movs	r2, #0
 8001978:	2180      	movs	r1, #128	@ 0x80
 800197a:	4805      	ldr	r0, [pc, #20]	@ (8001990 <turn_on_red+0x50>)
 800197c:	f000 fb87 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, OFF);
 8001980:	2201      	movs	r2, #1
 8001982:	2102      	movs	r1, #2
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <turn_on_red+0x50>)
 8001986:	f000 fb82 	bl	800208e <HAL_GPIO_WritePin>
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40010800 	.word	0x40010800

08001994 <turn_on_yel>:
void turn_on_yel(){
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, OFF);
 8001998:	2201      	movs	r2, #1
 800199a:	2104      	movs	r1, #4
 800199c:	4811      	ldr	r0, [pc, #68]	@ (80019e4 <turn_on_yel+0x50>)
 800199e:	f000 fb76 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, ON);
 80019a2:	2200      	movs	r2, #0
 80019a4:	2108      	movs	r1, #8
 80019a6:	480f      	ldr	r0, [pc, #60]	@ (80019e4 <turn_on_yel+0x50>)
 80019a8:	f000 fb71 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 80019ac:	2201      	movs	r2, #1
 80019ae:	2110      	movs	r1, #16
 80019b0:	480c      	ldr	r0, [pc, #48]	@ (80019e4 <turn_on_yel+0x50>)
 80019b2:	f000 fb6c 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, OFF);
 80019b6:	2201      	movs	r2, #1
 80019b8:	2120      	movs	r1, #32
 80019ba:	480a      	ldr	r0, [pc, #40]	@ (80019e4 <turn_on_yel+0x50>)
 80019bc:	f000 fb67 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, ON);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2140      	movs	r1, #64	@ 0x40
 80019c4:	4807      	ldr	r0, [pc, #28]	@ (80019e4 <turn_on_yel+0x50>)
 80019c6:	f000 fb62 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 80019ca:	2201      	movs	r2, #1
 80019cc:	2180      	movs	r1, #128	@ 0x80
 80019ce:	4805      	ldr	r0, [pc, #20]	@ (80019e4 <turn_on_yel+0x50>)
 80019d0:	f000 fb5d 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, OFF);
 80019d4:	2201      	movs	r2, #1
 80019d6:	2102      	movs	r1, #2
 80019d8:	4802      	ldr	r0, [pc, #8]	@ (80019e4 <turn_on_yel+0x50>)
 80019da:	f000 fb58 	bl	800208e <HAL_GPIO_WritePin>
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40010800 	.word	0x40010800

080019e8 <turn_on_gre>:
void turn_on_gre(){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GRE0_GPIO_Port, GRE0_Pin, ON);
 80019ec:	2200      	movs	r2, #0
 80019ee:	2104      	movs	r1, #4
 80019f0:	4811      	ldr	r0, [pc, #68]	@ (8001a38 <turn_on_gre+0x50>)
 80019f2:	f000 fb4c 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL0_GPIO_Port, YEL0_Pin, OFF);
 80019f6:	2201      	movs	r2, #1
 80019f8:	2108      	movs	r1, #8
 80019fa:	480f      	ldr	r0, [pc, #60]	@ (8001a38 <turn_on_gre+0x50>)
 80019fc:	f000 fb47 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED0_GPIO_Port, RED0_Pin, OFF);
 8001a00:	2201      	movs	r2, #1
 8001a02:	2110      	movs	r1, #16
 8001a04:	480c      	ldr	r0, [pc, #48]	@ (8001a38 <turn_on_gre+0x50>)
 8001a06:	f000 fb42 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, ON);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2120      	movs	r1, #32
 8001a0e:	480a      	ldr	r0, [pc, #40]	@ (8001a38 <turn_on_gre+0x50>)
 8001a10:	f000 fb3d 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, OFF);
 8001a14:	2201      	movs	r2, #1
 8001a16:	2140      	movs	r1, #64	@ 0x40
 8001a18:	4807      	ldr	r0, [pc, #28]	@ (8001a38 <turn_on_gre+0x50>)
 8001a1a:	f000 fb38 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, OFF);
 8001a1e:	2201      	movs	r2, #1
 8001a20:	2180      	movs	r1, #128	@ 0x80
 8001a22:	4805      	ldr	r0, [pc, #20]	@ (8001a38 <turn_on_gre+0x50>)
 8001a24:	f000 fb33 	bl	800208e <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_Signal_GPIO_Port, LED_RED_Signal_Pin, OFF);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	4802      	ldr	r0, [pc, #8]	@ (8001a38 <turn_on_gre+0x50>)
 8001a2e:	f000 fb2e 	bl	800208e <HAL_GPIO_WritePin>
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40010800 	.word	0x40010800

08001a3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a3c:	f7ff f8ee 	bl	8000c1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a40:	480b      	ldr	r0, [pc, #44]	@ (8001a70 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a42:	490c      	ldr	r1, [pc, #48]	@ (8001a74 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a44:	4a0c      	ldr	r2, [pc, #48]	@ (8001a78 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a48:	e002      	b.n	8001a50 <LoopCopyDataInit>

08001a4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a4e:	3304      	adds	r3, #4

08001a50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a54:	d3f9      	bcc.n	8001a4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a56:	4a09      	ldr	r2, [pc, #36]	@ (8001a7c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a58:	4c09      	ldr	r4, [pc, #36]	@ (8001a80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a5c:	e001      	b.n	8001a62 <LoopFillZerobss>

08001a5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a60:	3204      	adds	r2, #4

08001a62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a64:	d3fb      	bcc.n	8001a5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a66:	f001 fb05 	bl	8003074 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a6a:	f7fe ff85 	bl	8000978 <main>
  bx lr
 8001a6e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a74:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8001a78:	08003100 	.word	0x08003100
  ldr r2, =_sbss
 8001a7c:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8001a80:	20000190 	.word	0x20000190

08001a84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a84:	e7fe      	b.n	8001a84 <ADC1_2_IRQHandler>
	...

08001a88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a8c:	4b08      	ldr	r3, [pc, #32]	@ (8001ab0 <HAL_Init+0x28>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a07      	ldr	r2, [pc, #28]	@ (8001ab0 <HAL_Init+0x28>)
 8001a92:	f043 0310 	orr.w	r3, r3, #16
 8001a96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a98:	2003      	movs	r0, #3
 8001a9a:	f000 f923 	bl	8001ce4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a9e:	200f      	movs	r0, #15
 8001aa0:	f000 f808 	bl	8001ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aa4:	f7ff f852 	bl	8000b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40022000 	.word	0x40022000

08001ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001abc:	4b12      	ldr	r3, [pc, #72]	@ (8001b08 <HAL_InitTick+0x54>)
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	4b12      	ldr	r3, [pc, #72]	@ (8001b0c <HAL_InitTick+0x58>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 f93b 	bl	8001d4e <HAL_SYSTICK_Config>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e00e      	b.n	8001b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b0f      	cmp	r3, #15
 8001ae6:	d80a      	bhi.n	8001afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	f04f 30ff 	mov.w	r0, #4294967295
 8001af0:	f000 f903 	bl	8001cfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001af4:	4a06      	ldr	r2, [pc, #24]	@ (8001b10 <HAL_InitTick+0x5c>)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
 8001afc:	e000      	b.n	8001b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	200000b8 	.word	0x200000b8
 8001b0c:	200000c8 	.word	0x200000c8
 8001b10:	200000c4 	.word	0x200000c4

08001b14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b18:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <HAL_IncTick+0x1c>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <HAL_IncTick+0x20>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4413      	add	r3, r2
 8001b24:	4a03      	ldr	r2, [pc, #12]	@ (8001b34 <HAL_IncTick+0x20>)
 8001b26:	6013      	str	r3, [r2, #0]
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	200000c8 	.word	0x200000c8
 8001b34:	2000018c 	.word	0x2000018c

08001b38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b3c:	4b02      	ldr	r3, [pc, #8]	@ (8001b48 <HAL_GetTick+0x10>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	2000018c 	.word	0x2000018c

08001b4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b085      	sub	sp, #20
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f003 0307 	and.w	r3, r3, #7
 8001b5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <__NVIC_SetPriorityGrouping+0x44>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b68:	4013      	ands	r3, r2
 8001b6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b7e:	4a04      	ldr	r2, [pc, #16]	@ (8001b90 <__NVIC_SetPriorityGrouping+0x44>)
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	60d3      	str	r3, [r2, #12]
}
 8001b84:	bf00      	nop
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b98:	4b04      	ldr	r3, [pc, #16]	@ (8001bac <__NVIC_GetPriorityGrouping+0x18>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	0a1b      	lsrs	r3, r3, #8
 8001b9e:	f003 0307 	and.w	r3, r3, #7
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	db0b      	blt.n	8001bda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	f003 021f 	and.w	r2, r3, #31
 8001bc8:	4906      	ldr	r1, [pc, #24]	@ (8001be4 <__NVIC_EnableIRQ+0x34>)
 8001bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bce:	095b      	lsrs	r3, r3, #5
 8001bd0:	2001      	movs	r0, #1
 8001bd2:	fa00 f202 	lsl.w	r2, r0, r2
 8001bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr
 8001be4:	e000e100 	.word	0xe000e100

08001be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	6039      	str	r1, [r7, #0]
 8001bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	db0a      	blt.n	8001c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	490c      	ldr	r1, [pc, #48]	@ (8001c34 <__NVIC_SetPriority+0x4c>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	0112      	lsls	r2, r2, #4
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	440b      	add	r3, r1
 8001c0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c10:	e00a      	b.n	8001c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4908      	ldr	r1, [pc, #32]	@ (8001c38 <__NVIC_SetPriority+0x50>)
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	3b04      	subs	r3, #4
 8001c20:	0112      	lsls	r2, r2, #4
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	440b      	add	r3, r1
 8001c26:	761a      	strb	r2, [r3, #24]
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bc80      	pop	{r7}
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000e100 	.word	0xe000e100
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b089      	sub	sp, #36	@ 0x24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f1c3 0307 	rsb	r3, r3, #7
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	bf28      	it	cs
 8001c5a:	2304      	movcs	r3, #4
 8001c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	3304      	adds	r3, #4
 8001c62:	2b06      	cmp	r3, #6
 8001c64:	d902      	bls.n	8001c6c <NVIC_EncodePriority+0x30>
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3b03      	subs	r3, #3
 8001c6a:	e000      	b.n	8001c6e <NVIC_EncodePriority+0x32>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	f04f 32ff 	mov.w	r2, #4294967295
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43da      	mvns	r2, r3
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	401a      	ands	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c84:	f04f 31ff 	mov.w	r1, #4294967295
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8e:	43d9      	mvns	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c94:	4313      	orrs	r3, r2
         );
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3724      	adds	r7, #36	@ 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr

08001ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3b01      	subs	r3, #1
 8001cac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cb0:	d301      	bcc.n	8001cb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e00f      	b.n	8001cd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce0 <SysTick_Config+0x40>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cbe:	210f      	movs	r1, #15
 8001cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc4:	f7ff ff90 	bl	8001be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cc8:	4b05      	ldr	r3, [pc, #20]	@ (8001ce0 <SysTick_Config+0x40>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cce:	4b04      	ldr	r3, [pc, #16]	@ (8001ce0 <SysTick_Config+0x40>)
 8001cd0:	2207      	movs	r2, #7
 8001cd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	e000e010 	.word	0xe000e010

08001ce4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff ff2d 	bl	8001b4c <__NVIC_SetPriorityGrouping>
}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b086      	sub	sp, #24
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	4603      	mov	r3, r0
 8001d02:	60b9      	str	r1, [r7, #8]
 8001d04:	607a      	str	r2, [r7, #4]
 8001d06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d0c:	f7ff ff42 	bl	8001b94 <__NVIC_GetPriorityGrouping>
 8001d10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	6978      	ldr	r0, [r7, #20]
 8001d18:	f7ff ff90 	bl	8001c3c <NVIC_EncodePriority>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d22:	4611      	mov	r1, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff ff5f 	bl	8001be8 <__NVIC_SetPriority>
}
 8001d2a:	bf00      	nop
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	4603      	mov	r3, r0
 8001d3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff35 	bl	8001bb0 <__NVIC_EnableIRQ>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f7ff ffa2 	bl	8001ca0 <SysTick_Config>
 8001d5c:	4603      	mov	r3, r0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b08b      	sub	sp, #44	@ 0x2c
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d72:	2300      	movs	r3, #0
 8001d74:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d7a:	e161      	b.n	8002040 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	69fa      	ldr	r2, [r7, #28]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	f040 8150 	bne.w	800203a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	4a97      	ldr	r2, [pc, #604]	@ (8001ffc <HAL_GPIO_Init+0x294>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d05e      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001da4:	4a95      	ldr	r2, [pc, #596]	@ (8001ffc <HAL_GPIO_Init+0x294>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d875      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001daa:	4a95      	ldr	r2, [pc, #596]	@ (8002000 <HAL_GPIO_Init+0x298>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d058      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001db0:	4a93      	ldr	r2, [pc, #588]	@ (8002000 <HAL_GPIO_Init+0x298>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d86f      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001db6:	4a93      	ldr	r2, [pc, #588]	@ (8002004 <HAL_GPIO_Init+0x29c>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d052      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001dbc:	4a91      	ldr	r2, [pc, #580]	@ (8002004 <HAL_GPIO_Init+0x29c>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d869      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001dc2:	4a91      	ldr	r2, [pc, #580]	@ (8002008 <HAL_GPIO_Init+0x2a0>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d04c      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001dc8:	4a8f      	ldr	r2, [pc, #572]	@ (8002008 <HAL_GPIO_Init+0x2a0>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d863      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001dce:	4a8f      	ldr	r2, [pc, #572]	@ (800200c <HAL_GPIO_Init+0x2a4>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d046      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
 8001dd4:	4a8d      	ldr	r2, [pc, #564]	@ (800200c <HAL_GPIO_Init+0x2a4>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d85d      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001dda:	2b12      	cmp	r3, #18
 8001ddc:	d82a      	bhi.n	8001e34 <HAL_GPIO_Init+0xcc>
 8001dde:	2b12      	cmp	r3, #18
 8001de0:	d859      	bhi.n	8001e96 <HAL_GPIO_Init+0x12e>
 8001de2:	a201      	add	r2, pc, #4	@ (adr r2, 8001de8 <HAL_GPIO_Init+0x80>)
 8001de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de8:	08001e63 	.word	0x08001e63
 8001dec:	08001e3d 	.word	0x08001e3d
 8001df0:	08001e4f 	.word	0x08001e4f
 8001df4:	08001e91 	.word	0x08001e91
 8001df8:	08001e97 	.word	0x08001e97
 8001dfc:	08001e97 	.word	0x08001e97
 8001e00:	08001e97 	.word	0x08001e97
 8001e04:	08001e97 	.word	0x08001e97
 8001e08:	08001e97 	.word	0x08001e97
 8001e0c:	08001e97 	.word	0x08001e97
 8001e10:	08001e97 	.word	0x08001e97
 8001e14:	08001e97 	.word	0x08001e97
 8001e18:	08001e97 	.word	0x08001e97
 8001e1c:	08001e97 	.word	0x08001e97
 8001e20:	08001e97 	.word	0x08001e97
 8001e24:	08001e97 	.word	0x08001e97
 8001e28:	08001e97 	.word	0x08001e97
 8001e2c:	08001e45 	.word	0x08001e45
 8001e30:	08001e59 	.word	0x08001e59
 8001e34:	4a76      	ldr	r2, [pc, #472]	@ (8002010 <HAL_GPIO_Init+0x2a8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d013      	beq.n	8001e62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e3a:	e02c      	b.n	8001e96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	623b      	str	r3, [r7, #32]
          break;
 8001e42:	e029      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	3304      	adds	r3, #4
 8001e4a:	623b      	str	r3, [r7, #32]
          break;
 8001e4c:	e024      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	3308      	adds	r3, #8
 8001e54:	623b      	str	r3, [r7, #32]
          break;
 8001e56:	e01f      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	330c      	adds	r3, #12
 8001e5e:	623b      	str	r3, [r7, #32]
          break;
 8001e60:	e01a      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d102      	bne.n	8001e70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e6a:	2304      	movs	r3, #4
 8001e6c:	623b      	str	r3, [r7, #32]
          break;
 8001e6e:	e013      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d105      	bne.n	8001e84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e78:	2308      	movs	r3, #8
 8001e7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	69fa      	ldr	r2, [r7, #28]
 8001e80:	611a      	str	r2, [r3, #16]
          break;
 8001e82:	e009      	b.n	8001e98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e84:	2308      	movs	r3, #8
 8001e86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69fa      	ldr	r2, [r7, #28]
 8001e8c:	615a      	str	r2, [r3, #20]
          break;
 8001e8e:	e003      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e90:	2300      	movs	r3, #0
 8001e92:	623b      	str	r3, [r7, #32]
          break;
 8001e94:	e000      	b.n	8001e98 <HAL_GPIO_Init+0x130>
          break;
 8001e96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	2bff      	cmp	r3, #255	@ 0xff
 8001e9c:	d801      	bhi.n	8001ea2 <HAL_GPIO_Init+0x13a>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	e001      	b.n	8001ea6 <HAL_GPIO_Init+0x13e>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	2bff      	cmp	r3, #255	@ 0xff
 8001eac:	d802      	bhi.n	8001eb4 <HAL_GPIO_Init+0x14c>
 8001eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	e002      	b.n	8001eba <HAL_GPIO_Init+0x152>
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb6:	3b08      	subs	r3, #8
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	210f      	movs	r1, #15
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	401a      	ands	r2, r3
 8001ecc:	6a39      	ldr	r1, [r7, #32]
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 80a9 	beq.w	800203a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ee8:	4b4a      	ldr	r3, [pc, #296]	@ (8002014 <HAL_GPIO_Init+0x2ac>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	4a49      	ldr	r2, [pc, #292]	@ (8002014 <HAL_GPIO_Init+0x2ac>)
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	6193      	str	r3, [r2, #24]
 8001ef4:	4b47      	ldr	r3, [pc, #284]	@ (8002014 <HAL_GPIO_Init+0x2ac>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f00:	4a45      	ldr	r2, [pc, #276]	@ (8002018 <HAL_GPIO_Init+0x2b0>)
 8001f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	3302      	adds	r3, #2
 8001f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	f003 0303 	and.w	r3, r3, #3
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	220f      	movs	r2, #15
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	4013      	ands	r3, r2
 8001f22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a3d      	ldr	r2, [pc, #244]	@ (800201c <HAL_GPIO_Init+0x2b4>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d00d      	beq.n	8001f48 <HAL_GPIO_Init+0x1e0>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a3c      	ldr	r2, [pc, #240]	@ (8002020 <HAL_GPIO_Init+0x2b8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d007      	beq.n	8001f44 <HAL_GPIO_Init+0x1dc>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a3b      	ldr	r2, [pc, #236]	@ (8002024 <HAL_GPIO_Init+0x2bc>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d101      	bne.n	8001f40 <HAL_GPIO_Init+0x1d8>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e004      	b.n	8001f4a <HAL_GPIO_Init+0x1e2>
 8001f40:	2303      	movs	r3, #3
 8001f42:	e002      	b.n	8001f4a <HAL_GPIO_Init+0x1e2>
 8001f44:	2301      	movs	r3, #1
 8001f46:	e000      	b.n	8001f4a <HAL_GPIO_Init+0x1e2>
 8001f48:	2300      	movs	r3, #0
 8001f4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f4c:	f002 0203 	and.w	r2, r2, #3
 8001f50:	0092      	lsls	r2, r2, #2
 8001f52:	4093      	lsls	r3, r2
 8001f54:	68fa      	ldr	r2, [r7, #12]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f5a:	492f      	ldr	r1, [pc, #188]	@ (8002018 <HAL_GPIO_Init+0x2b0>)
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5e:	089b      	lsrs	r3, r3, #2
 8001f60:	3302      	adds	r3, #2
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d006      	beq.n	8001f82 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f74:	4b2c      	ldr	r3, [pc, #176]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	492b      	ldr	r1, [pc, #172]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	608b      	str	r3, [r1, #8]
 8001f80:	e006      	b.n	8001f90 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f82:	4b29      	ldr	r3, [pc, #164]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	4927      	ldr	r1, [pc, #156]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d006      	beq.n	8001faa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f9c:	4b22      	ldr	r3, [pc, #136]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	4921      	ldr	r1, [pc, #132]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	60cb      	str	r3, [r1, #12]
 8001fa8:	e006      	b.n	8001fb8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001faa:	4b1f      	ldr	r3, [pc, #124]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fac:	68da      	ldr	r2, [r3, #12]
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	491d      	ldr	r1, [pc, #116]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d006      	beq.n	8001fd2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fc4:	4b18      	ldr	r3, [pc, #96]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	4917      	ldr	r1, [pc, #92]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	604b      	str	r3, [r1, #4]
 8001fd0:	e006      	b.n	8001fe0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fd2:	4b15      	ldr	r3, [pc, #84]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	4913      	ldr	r1, [pc, #76]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fdc:	4013      	ands	r3, r2
 8001fde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d01f      	beq.n	800202c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fec:	4b0e      	ldr	r3, [pc, #56]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	490d      	ldr	r1, [pc, #52]	@ (8002028 <HAL_GPIO_Init+0x2c0>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	600b      	str	r3, [r1, #0]
 8001ff8:	e01f      	b.n	800203a <HAL_GPIO_Init+0x2d2>
 8001ffa:	bf00      	nop
 8001ffc:	10320000 	.word	0x10320000
 8002000:	10310000 	.word	0x10310000
 8002004:	10220000 	.word	0x10220000
 8002008:	10210000 	.word	0x10210000
 800200c:	10120000 	.word	0x10120000
 8002010:	10110000 	.word	0x10110000
 8002014:	40021000 	.word	0x40021000
 8002018:	40010000 	.word	0x40010000
 800201c:	40010800 	.word	0x40010800
 8002020:	40010c00 	.word	0x40010c00
 8002024:	40011000 	.word	0x40011000
 8002028:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800202c:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <HAL_GPIO_Init+0x2f4>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	43db      	mvns	r3, r3
 8002034:	4909      	ldr	r1, [pc, #36]	@ (800205c <HAL_GPIO_Init+0x2f4>)
 8002036:	4013      	ands	r3, r2
 8002038:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800203a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203c:	3301      	adds	r3, #1
 800203e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	fa22 f303 	lsr.w	r3, r2, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	f47f ae96 	bne.w	8001d7c <HAL_GPIO_Init+0x14>
  }
}
 8002050:	bf00      	nop
 8002052:	bf00      	nop
 8002054:	372c      	adds	r7, #44	@ 0x2c
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr
 800205c:	40010400 	.word	0x40010400

08002060 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	460b      	mov	r3, r1
 800206a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	887b      	ldrh	r3, [r7, #2]
 8002072:	4013      	ands	r3, r2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d002      	beq.n	800207e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002078:	2301      	movs	r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
 800207c:	e001      	b.n	8002082 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002082:	7bfb      	ldrb	r3, [r7, #15]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr

0800208e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	460b      	mov	r3, r1
 8002098:	807b      	strh	r3, [r7, #2]
 800209a:	4613      	mov	r3, r2
 800209c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800209e:	787b      	ldrb	r3, [r7, #1]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020a4:	887a      	ldrh	r2, [r7, #2]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020aa:	e003      	b.n	80020b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020ac:	887b      	ldrh	r3, [r7, #2]
 80020ae:	041a      	lsls	r2, r3, #16
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	611a      	str	r2, [r3, #16]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc80      	pop	{r7}
 80020bc:	4770      	bx	lr

080020be <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	460b      	mov	r3, r1
 80020c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020d0:	887a      	ldrh	r2, [r7, #2]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4013      	ands	r3, r2
 80020d6:	041a      	lsls	r2, r3, #16
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	43d9      	mvns	r1, r3
 80020dc:	887b      	ldrh	r3, [r7, #2]
 80020de:	400b      	ands	r3, r1
 80020e0:	431a      	orrs	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	611a      	str	r2, [r3, #16]
}
 80020e6:	bf00      	nop
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e272      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	f000 8087 	beq.w	800221e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002110:	4b92      	ldr	r3, [pc, #584]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 030c 	and.w	r3, r3, #12
 8002118:	2b04      	cmp	r3, #4
 800211a:	d00c      	beq.n	8002136 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800211c:	4b8f      	ldr	r3, [pc, #572]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f003 030c 	and.w	r3, r3, #12
 8002124:	2b08      	cmp	r3, #8
 8002126:	d112      	bne.n	800214e <HAL_RCC_OscConfig+0x5e>
 8002128:	4b8c      	ldr	r3, [pc, #560]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002134:	d10b      	bne.n	800214e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002136:	4b89      	ldr	r3, [pc, #548]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d06c      	beq.n	800221c <HAL_RCC_OscConfig+0x12c>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d168      	bne.n	800221c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e24c      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002156:	d106      	bne.n	8002166 <HAL_RCC_OscConfig+0x76>
 8002158:	4b80      	ldr	r3, [pc, #512]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a7f      	ldr	r2, [pc, #508]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 800215e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002162:	6013      	str	r3, [r2, #0]
 8002164:	e02e      	b.n	80021c4 <HAL_RCC_OscConfig+0xd4>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d10c      	bne.n	8002188 <HAL_RCC_OscConfig+0x98>
 800216e:	4b7b      	ldr	r3, [pc, #492]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a7a      	ldr	r2, [pc, #488]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002174:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	4b78      	ldr	r3, [pc, #480]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a77      	ldr	r2, [pc, #476]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002180:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	e01d      	b.n	80021c4 <HAL_RCC_OscConfig+0xd4>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002190:	d10c      	bne.n	80021ac <HAL_RCC_OscConfig+0xbc>
 8002192:	4b72      	ldr	r3, [pc, #456]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a71      	ldr	r2, [pc, #452]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002198:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800219c:	6013      	str	r3, [r2, #0]
 800219e:	4b6f      	ldr	r3, [pc, #444]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a6e      	ldr	r2, [pc, #440]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80021a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	e00b      	b.n	80021c4 <HAL_RCC_OscConfig+0xd4>
 80021ac:	4b6b      	ldr	r3, [pc, #428]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a6a      	ldr	r2, [pc, #424]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80021b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	4b68      	ldr	r3, [pc, #416]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a67      	ldr	r2, [pc, #412]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80021be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d013      	beq.n	80021f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021cc:	f7ff fcb4 	bl	8001b38 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d4:	f7ff fcb0 	bl	8001b38 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b64      	cmp	r3, #100	@ 0x64
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e200      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e6:	4b5d      	ldr	r3, [pc, #372]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0f0      	beq.n	80021d4 <HAL_RCC_OscConfig+0xe4>
 80021f2:	e014      	b.n	800221e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f4:	f7ff fca0 	bl	8001b38 <HAL_GetTick>
 80021f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021fa:	e008      	b.n	800220e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021fc:	f7ff fc9c 	bl	8001b38 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b64      	cmp	r3, #100	@ 0x64
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e1ec      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800220e:	4b53      	ldr	r3, [pc, #332]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f0      	bne.n	80021fc <HAL_RCC_OscConfig+0x10c>
 800221a:	e000      	b.n	800221e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800221c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d063      	beq.n	80022f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800222a:	4b4c      	ldr	r3, [pc, #304]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f003 030c 	and.w	r3, r3, #12
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00b      	beq.n	800224e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002236:	4b49      	ldr	r3, [pc, #292]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f003 030c 	and.w	r3, r3, #12
 800223e:	2b08      	cmp	r3, #8
 8002240:	d11c      	bne.n	800227c <HAL_RCC_OscConfig+0x18c>
 8002242:	4b46      	ldr	r3, [pc, #280]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d116      	bne.n	800227c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800224e:	4b43      	ldr	r3, [pc, #268]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d005      	beq.n	8002266 <HAL_RCC_OscConfig+0x176>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d001      	beq.n	8002266 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e1c0      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002266:	4b3d      	ldr	r3, [pc, #244]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	4939      	ldr	r1, [pc, #228]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002276:	4313      	orrs	r3, r2
 8002278:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800227a:	e03a      	b.n	80022f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d020      	beq.n	80022c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002284:	4b36      	ldr	r3, [pc, #216]	@ (8002360 <HAL_RCC_OscConfig+0x270>)
 8002286:	2201      	movs	r2, #1
 8002288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800228a:	f7ff fc55 	bl	8001b38 <HAL_GetTick>
 800228e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002290:	e008      	b.n	80022a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002292:	f7ff fc51 	bl	8001b38 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d901      	bls.n	80022a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e1a1      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a4:	4b2d      	ldr	r3, [pc, #180]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d0f0      	beq.n	8002292 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b0:	4b2a      	ldr	r3, [pc, #168]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	695b      	ldr	r3, [r3, #20]
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	4927      	ldr	r1, [pc, #156]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	600b      	str	r3, [r1, #0]
 80022c4:	e015      	b.n	80022f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022c6:	4b26      	ldr	r3, [pc, #152]	@ (8002360 <HAL_RCC_OscConfig+0x270>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022cc:	f7ff fc34 	bl	8001b38 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022d4:	f7ff fc30 	bl	8001b38 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e180      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022e6:	4b1d      	ldr	r3, [pc, #116]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f0      	bne.n	80022d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0308 	and.w	r3, r3, #8
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d03a      	beq.n	8002374 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d019      	beq.n	800233a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002306:	4b17      	ldr	r3, [pc, #92]	@ (8002364 <HAL_RCC_OscConfig+0x274>)
 8002308:	2201      	movs	r2, #1
 800230a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800230c:	f7ff fc14 	bl	8001b38 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002314:	f7ff fc10 	bl	8001b38 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e160      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002326:	4b0d      	ldr	r3, [pc, #52]	@ (800235c <HAL_RCC_OscConfig+0x26c>)
 8002328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0f0      	beq.n	8002314 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002332:	2001      	movs	r0, #1
 8002334:	f000 fa9c 	bl	8002870 <RCC_Delay>
 8002338:	e01c      	b.n	8002374 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800233a:	4b0a      	ldr	r3, [pc, #40]	@ (8002364 <HAL_RCC_OscConfig+0x274>)
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002340:	f7ff fbfa 	bl	8001b38 <HAL_GetTick>
 8002344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002346:	e00f      	b.n	8002368 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002348:	f7ff fbf6 	bl	8001b38 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d908      	bls.n	8002368 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e146      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
 800235a:	bf00      	nop
 800235c:	40021000 	.word	0x40021000
 8002360:	42420000 	.word	0x42420000
 8002364:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002368:	4b92      	ldr	r3, [pc, #584]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800236a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1e9      	bne.n	8002348 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 80a6 	beq.w	80024ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002382:	2300      	movs	r3, #0
 8002384:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002386:	4b8b      	ldr	r3, [pc, #556]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d10d      	bne.n	80023ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002392:	4b88      	ldr	r3, [pc, #544]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	4a87      	ldr	r2, [pc, #540]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800239c:	61d3      	str	r3, [r2, #28]
 800239e:	4b85      	ldr	r3, [pc, #532]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a6:	60bb      	str	r3, [r7, #8]
 80023a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023aa:	2301      	movs	r3, #1
 80023ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ae:	4b82      	ldr	r3, [pc, #520]	@ (80025b8 <HAL_RCC_OscConfig+0x4c8>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d118      	bne.n	80023ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ba:	4b7f      	ldr	r3, [pc, #508]	@ (80025b8 <HAL_RCC_OscConfig+0x4c8>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a7e      	ldr	r2, [pc, #504]	@ (80025b8 <HAL_RCC_OscConfig+0x4c8>)
 80023c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023c6:	f7ff fbb7 	bl	8001b38 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ce:	f7ff fbb3 	bl	8001b38 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b64      	cmp	r3, #100	@ 0x64
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e103      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e0:	4b75      	ldr	r3, [pc, #468]	@ (80025b8 <HAL_RCC_OscConfig+0x4c8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0f0      	beq.n	80023ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d106      	bne.n	8002402 <HAL_RCC_OscConfig+0x312>
 80023f4:	4b6f      	ldr	r3, [pc, #444]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 80023f6:	6a1b      	ldr	r3, [r3, #32]
 80023f8:	4a6e      	ldr	r2, [pc, #440]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 80023fa:	f043 0301 	orr.w	r3, r3, #1
 80023fe:	6213      	str	r3, [r2, #32]
 8002400:	e02d      	b.n	800245e <HAL_RCC_OscConfig+0x36e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10c      	bne.n	8002424 <HAL_RCC_OscConfig+0x334>
 800240a:	4b6a      	ldr	r3, [pc, #424]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800240c:	6a1b      	ldr	r3, [r3, #32]
 800240e:	4a69      	ldr	r2, [pc, #420]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002410:	f023 0301 	bic.w	r3, r3, #1
 8002414:	6213      	str	r3, [r2, #32]
 8002416:	4b67      	ldr	r3, [pc, #412]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002418:	6a1b      	ldr	r3, [r3, #32]
 800241a:	4a66      	ldr	r2, [pc, #408]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800241c:	f023 0304 	bic.w	r3, r3, #4
 8002420:	6213      	str	r3, [r2, #32]
 8002422:	e01c      	b.n	800245e <HAL_RCC_OscConfig+0x36e>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	2b05      	cmp	r3, #5
 800242a:	d10c      	bne.n	8002446 <HAL_RCC_OscConfig+0x356>
 800242c:	4b61      	ldr	r3, [pc, #388]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	4a60      	ldr	r2, [pc, #384]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002432:	f043 0304 	orr.w	r3, r3, #4
 8002436:	6213      	str	r3, [r2, #32]
 8002438:	4b5e      	ldr	r3, [pc, #376]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	4a5d      	ldr	r2, [pc, #372]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	6213      	str	r3, [r2, #32]
 8002444:	e00b      	b.n	800245e <HAL_RCC_OscConfig+0x36e>
 8002446:	4b5b      	ldr	r3, [pc, #364]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002448:	6a1b      	ldr	r3, [r3, #32]
 800244a:	4a5a      	ldr	r2, [pc, #360]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800244c:	f023 0301 	bic.w	r3, r3, #1
 8002450:	6213      	str	r3, [r2, #32]
 8002452:	4b58      	ldr	r3, [pc, #352]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	4a57      	ldr	r2, [pc, #348]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002458:	f023 0304 	bic.w	r3, r3, #4
 800245c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d015      	beq.n	8002492 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002466:	f7ff fb67 	bl	8001b38 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800246c:	e00a      	b.n	8002484 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800246e:	f7ff fb63 	bl	8001b38 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800247c:	4293      	cmp	r3, r2
 800247e:	d901      	bls.n	8002484 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e0b1      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002484:	4b4b      	ldr	r3, [pc, #300]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002486:	6a1b      	ldr	r3, [r3, #32]
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0ee      	beq.n	800246e <HAL_RCC_OscConfig+0x37e>
 8002490:	e014      	b.n	80024bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002492:	f7ff fb51 	bl	8001b38 <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002498:	e00a      	b.n	80024b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800249a:	f7ff fb4d 	bl	8001b38 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d901      	bls.n	80024b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	e09b      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b0:	4b40      	ldr	r3, [pc, #256]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1ee      	bne.n	800249a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024bc:	7dfb      	ldrb	r3, [r7, #23]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d105      	bne.n	80024ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024c2:	4b3c      	ldr	r3, [pc, #240]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	4a3b      	ldr	r2, [pc, #236]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 80024c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 8087 	beq.w	80025e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024d8:	4b36      	ldr	r3, [pc, #216]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 030c 	and.w	r3, r3, #12
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d061      	beq.n	80025a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d146      	bne.n	800257a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ec:	4b33      	ldr	r3, [pc, #204]	@ (80025bc <HAL_RCC_OscConfig+0x4cc>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f2:	f7ff fb21 	bl	8001b38 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024fa:	f7ff fb1d 	bl	8001b38 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b02      	cmp	r3, #2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e06d      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800250c:	4b29      	ldr	r3, [pc, #164]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1f0      	bne.n	80024fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002520:	d108      	bne.n	8002534 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002522:	4b24      	ldr	r3, [pc, #144]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	4921      	ldr	r1, [pc, #132]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002530:	4313      	orrs	r3, r2
 8002532:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002534:	4b1f      	ldr	r3, [pc, #124]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a19      	ldr	r1, [r3, #32]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002544:	430b      	orrs	r3, r1
 8002546:	491b      	ldr	r1, [pc, #108]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 8002548:	4313      	orrs	r3, r2
 800254a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800254c:	4b1b      	ldr	r3, [pc, #108]	@ (80025bc <HAL_RCC_OscConfig+0x4cc>)
 800254e:	2201      	movs	r2, #1
 8002550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002552:	f7ff faf1 	bl	8001b38 <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002558:	e008      	b.n	800256c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800255a:	f7ff faed 	bl	8001b38 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e03d      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800256c:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d0f0      	beq.n	800255a <HAL_RCC_OscConfig+0x46a>
 8002578:	e035      	b.n	80025e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800257a:	4b10      	ldr	r3, [pc, #64]	@ (80025bc <HAL_RCC_OscConfig+0x4cc>)
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002580:	f7ff fada 	bl	8001b38 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002588:	f7ff fad6 	bl	8001b38 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e026      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800259a:	4b06      	ldr	r3, [pc, #24]	@ (80025b4 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1f0      	bne.n	8002588 <HAL_RCC_OscConfig+0x498>
 80025a6:	e01e      	b.n	80025e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d107      	bne.n	80025c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e019      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40007000 	.word	0x40007000
 80025bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025c0:	4b0b      	ldr	r3, [pc, #44]	@ (80025f0 <HAL_RCC_OscConfig+0x500>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a1b      	ldr	r3, [r3, #32]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d106      	bne.n	80025e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025de:	429a      	cmp	r2, r3
 80025e0:	d001      	beq.n	80025e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e000      	b.n	80025e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40021000 	.word	0x40021000

080025f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e0d0      	b.n	80027aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002608:	4b6a      	ldr	r3, [pc, #424]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	429a      	cmp	r2, r3
 8002614:	d910      	bls.n	8002638 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002616:	4b67      	ldr	r3, [pc, #412]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f023 0207 	bic.w	r2, r3, #7
 800261e:	4965      	ldr	r1, [pc, #404]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	4313      	orrs	r3, r2
 8002624:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002626:	4b63      	ldr	r3, [pc, #396]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	429a      	cmp	r2, r3
 8002632:	d001      	beq.n	8002638 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e0b8      	b.n	80027aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d020      	beq.n	8002686 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0304 	and.w	r3, r3, #4
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002650:	4b59      	ldr	r3, [pc, #356]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	4a58      	ldr	r2, [pc, #352]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002656:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800265a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	2b00      	cmp	r3, #0
 8002666:	d005      	beq.n	8002674 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002668:	4b53      	ldr	r3, [pc, #332]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	4a52      	ldr	r2, [pc, #328]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 800266e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002672:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002674:	4b50      	ldr	r3, [pc, #320]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	494d      	ldr	r1, [pc, #308]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002682:	4313      	orrs	r3, r2
 8002684:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d040      	beq.n	8002714 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d107      	bne.n	80026aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269a:	4b47      	ldr	r3, [pc, #284]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d115      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e07f      	b.n	80027aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d107      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026b2:	4b41      	ldr	r3, [pc, #260]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d109      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e073      	b.n	80027aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c2:	4b3d      	ldr	r3, [pc, #244]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e06b      	b.n	80027aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026d2:	4b39      	ldr	r3, [pc, #228]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f023 0203 	bic.w	r2, r3, #3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4936      	ldr	r1, [pc, #216]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026e4:	f7ff fa28 	bl	8001b38 <HAL_GetTick>
 80026e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ea:	e00a      	b.n	8002702 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ec:	f7ff fa24 	bl	8001b38 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e053      	b.n	80027aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002702:	4b2d      	ldr	r3, [pc, #180]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f003 020c 	and.w	r2, r3, #12
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	429a      	cmp	r2, r3
 8002712:	d1eb      	bne.n	80026ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002714:	4b27      	ldr	r3, [pc, #156]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d210      	bcs.n	8002744 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002722:	4b24      	ldr	r3, [pc, #144]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f023 0207 	bic.w	r2, r3, #7
 800272a:	4922      	ldr	r1, [pc, #136]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	4313      	orrs	r3, r2
 8002730:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002732:	4b20      	ldr	r3, [pc, #128]	@ (80027b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	429a      	cmp	r2, r3
 800273e:	d001      	beq.n	8002744 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e032      	b.n	80027aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d008      	beq.n	8002762 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002750:	4b19      	ldr	r3, [pc, #100]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	4916      	ldr	r1, [pc, #88]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 800275e:	4313      	orrs	r3, r2
 8002760:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	2b00      	cmp	r3, #0
 800276c:	d009      	beq.n	8002782 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800276e:	4b12      	ldr	r3, [pc, #72]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	00db      	lsls	r3, r3, #3
 800277c:	490e      	ldr	r1, [pc, #56]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	4313      	orrs	r3, r2
 8002780:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002782:	f000 f821 	bl	80027c8 <HAL_RCC_GetSysClockFreq>
 8002786:	4602      	mov	r2, r0
 8002788:	4b0b      	ldr	r3, [pc, #44]	@ (80027b8 <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	091b      	lsrs	r3, r3, #4
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	490a      	ldr	r1, [pc, #40]	@ (80027bc <HAL_RCC_ClockConfig+0x1c8>)
 8002794:	5ccb      	ldrb	r3, [r1, r3]
 8002796:	fa22 f303 	lsr.w	r3, r2, r3
 800279a:	4a09      	ldr	r2, [pc, #36]	@ (80027c0 <HAL_RCC_ClockConfig+0x1cc>)
 800279c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800279e:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <HAL_RCC_ClockConfig+0x1d0>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff f986 	bl	8001ab4 <HAL_InitTick>

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	40022000 	.word	0x40022000
 80027b8:	40021000 	.word	0x40021000
 80027bc:	080030d4 	.word	0x080030d4
 80027c0:	200000b8 	.word	0x200000b8
 80027c4:	200000c4 	.word	0x200000c4

080027c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b087      	sub	sp, #28
 80027cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
 80027d2:	2300      	movs	r3, #0
 80027d4:	60bb      	str	r3, [r7, #8]
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	2300      	movs	r3, #0
 80027dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027de:	2300      	movs	r3, #0
 80027e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027e2:	4b1e      	ldr	r3, [pc, #120]	@ (800285c <HAL_RCC_GetSysClockFreq+0x94>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f003 030c 	and.w	r3, r3, #12
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d002      	beq.n	80027f8 <HAL_RCC_GetSysClockFreq+0x30>
 80027f2:	2b08      	cmp	r3, #8
 80027f4:	d003      	beq.n	80027fe <HAL_RCC_GetSysClockFreq+0x36>
 80027f6:	e027      	b.n	8002848 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027f8:	4b19      	ldr	r3, [pc, #100]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x98>)
 80027fa:	613b      	str	r3, [r7, #16]
      break;
 80027fc:	e027      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	0c9b      	lsrs	r3, r3, #18
 8002802:	f003 030f 	and.w	r3, r3, #15
 8002806:	4a17      	ldr	r2, [pc, #92]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002808:	5cd3      	ldrb	r3, [r2, r3]
 800280a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d010      	beq.n	8002838 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002816:	4b11      	ldr	r3, [pc, #68]	@ (800285c <HAL_RCC_GetSysClockFreq+0x94>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	0c5b      	lsrs	r3, r3, #17
 800281c:	f003 0301 	and.w	r3, r3, #1
 8002820:	4a11      	ldr	r2, [pc, #68]	@ (8002868 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002822:	5cd3      	ldrb	r3, [r2, r3]
 8002824:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a0d      	ldr	r2, [pc, #52]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x98>)
 800282a:	fb03 f202 	mul.w	r2, r3, r2
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	fbb2 f3f3 	udiv	r3, r2, r3
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	e004      	b.n	8002842 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a0c      	ldr	r2, [pc, #48]	@ (800286c <HAL_RCC_GetSysClockFreq+0xa4>)
 800283c:	fb02 f303 	mul.w	r3, r2, r3
 8002840:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	613b      	str	r3, [r7, #16]
      break;
 8002846:	e002      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002848:	4b05      	ldr	r3, [pc, #20]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x98>)
 800284a:	613b      	str	r3, [r7, #16]
      break;
 800284c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800284e:	693b      	ldr	r3, [r7, #16]
}
 8002850:	4618      	mov	r0, r3
 8002852:	371c      	adds	r7, #28
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	40021000 	.word	0x40021000
 8002860:	007a1200 	.word	0x007a1200
 8002864:	080030e4 	.word	0x080030e4
 8002868:	080030f4 	.word	0x080030f4
 800286c:	003d0900 	.word	0x003d0900

08002870 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002878:	4b0a      	ldr	r3, [pc, #40]	@ (80028a4 <RCC_Delay+0x34>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a0a      	ldr	r2, [pc, #40]	@ (80028a8 <RCC_Delay+0x38>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	0a5b      	lsrs	r3, r3, #9
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	fb02 f303 	mul.w	r3, r2, r3
 800288a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800288c:	bf00      	nop
  }
  while (Delay --);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	1e5a      	subs	r2, r3, #1
 8002892:	60fa      	str	r2, [r7, #12]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1f9      	bne.n	800288c <RCC_Delay+0x1c>
}
 8002898:	bf00      	nop
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr
 80028a4:	200000b8 	.word	0x200000b8
 80028a8:	10624dd3 	.word	0x10624dd3

080028ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e041      	b.n	8002942 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d106      	bne.n	80028d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f7fe f9f4 	bl	8000cc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2202      	movs	r2, #2
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3304      	adds	r3, #4
 80028e8:	4619      	mov	r1, r3
 80028ea:	4610      	mov	r0, r2
 80028ec:	f000 fa56 	bl	8002d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
	...

0800294c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b01      	cmp	r3, #1
 800295e:	d001      	beq.n	8002964 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e035      	b.n	80029d0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2202      	movs	r2, #2
 8002968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f042 0201 	orr.w	r2, r2, #1
 800297a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a16      	ldr	r2, [pc, #88]	@ (80029dc <HAL_TIM_Base_Start_IT+0x90>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d009      	beq.n	800299a <HAL_TIM_Base_Start_IT+0x4e>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800298e:	d004      	beq.n	800299a <HAL_TIM_Base_Start_IT+0x4e>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a12      	ldr	r2, [pc, #72]	@ (80029e0 <HAL_TIM_Base_Start_IT+0x94>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d111      	bne.n	80029be <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 0307 	and.w	r3, r3, #7
 80029a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2b06      	cmp	r3, #6
 80029aa:	d010      	beq.n	80029ce <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029bc:	e007      	b.n	80029ce <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 0201 	orr.w	r2, r2, #1
 80029cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40012c00 	.word	0x40012c00
 80029e0:	40000400 	.word	0x40000400

080029e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d020      	beq.n	8002a48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d01b      	beq.n	8002a48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f06f 0202 	mvn.w	r2, #2
 8002a18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f998 	bl	8002d64 <HAL_TIM_IC_CaptureCallback>
 8002a34:	e005      	b.n	8002a42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f98b 	bl	8002d52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 f99a 	bl	8002d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d020      	beq.n	8002a94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d01b      	beq.n	8002a94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f06f 0204 	mvn.w	r2, #4
 8002a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2202      	movs	r2, #2
 8002a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d003      	beq.n	8002a82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f972 	bl	8002d64 <HAL_TIM_IC_CaptureCallback>
 8002a80:	e005      	b.n	8002a8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f965 	bl	8002d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 f974 	bl	8002d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	f003 0308 	and.w	r3, r3, #8
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d020      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f003 0308 	and.w	r3, r3, #8
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d01b      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f06f 0208 	mvn.w	r2, #8
 8002ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2204      	movs	r2, #4
 8002ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f003 0303 	and.w	r3, r3, #3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d003      	beq.n	8002ace <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f94c 	bl	8002d64 <HAL_TIM_IC_CaptureCallback>
 8002acc:	e005      	b.n	8002ada <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f93f 	bl	8002d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 f94e 	bl	8002d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f003 0310 	and.w	r3, r3, #16
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d020      	beq.n	8002b2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f003 0310 	and.w	r3, r3, #16
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d01b      	beq.n	8002b2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f06f 0210 	mvn.w	r2, #16
 8002afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2208      	movs	r2, #8
 8002b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f926 	bl	8002d64 <HAL_TIM_IC_CaptureCallback>
 8002b18:	e005      	b.n	8002b26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 f919 	bl	8002d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f928 	bl	8002d76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00c      	beq.n	8002b50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d007      	beq.n	8002b50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f06f 0201 	mvn.w	r2, #1
 8002b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7fd ffee 	bl	8000b2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00c      	beq.n	8002b74 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d007      	beq.n	8002b74 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 fa6f 	bl	8003052 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00c      	beq.n	8002b98 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d007      	beq.n	8002b98 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 f8f8 	bl	8002d88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	f003 0320 	and.w	r3, r3, #32
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00c      	beq.n	8002bbc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f003 0320 	and.w	r3, r3, #32
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d007      	beq.n	8002bbc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f06f 0220 	mvn.w	r2, #32
 8002bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f000 fa42 	bl	8003040 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d101      	bne.n	8002be0 <HAL_TIM_ConfigClockSource+0x1c>
 8002bdc:	2302      	movs	r3, #2
 8002bde:	e0b4      	b.n	8002d4a <HAL_TIM_ConfigClockSource+0x186>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2202      	movs	r2, #2
 8002bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002bfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68ba      	ldr	r2, [r7, #8]
 8002c0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c18:	d03e      	beq.n	8002c98 <HAL_TIM_ConfigClockSource+0xd4>
 8002c1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c1e:	f200 8087 	bhi.w	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c26:	f000 8086 	beq.w	8002d36 <HAL_TIM_ConfigClockSource+0x172>
 8002c2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c2e:	d87f      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c30:	2b70      	cmp	r3, #112	@ 0x70
 8002c32:	d01a      	beq.n	8002c6a <HAL_TIM_ConfigClockSource+0xa6>
 8002c34:	2b70      	cmp	r3, #112	@ 0x70
 8002c36:	d87b      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c38:	2b60      	cmp	r3, #96	@ 0x60
 8002c3a:	d050      	beq.n	8002cde <HAL_TIM_ConfigClockSource+0x11a>
 8002c3c:	2b60      	cmp	r3, #96	@ 0x60
 8002c3e:	d877      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c40:	2b50      	cmp	r3, #80	@ 0x50
 8002c42:	d03c      	beq.n	8002cbe <HAL_TIM_ConfigClockSource+0xfa>
 8002c44:	2b50      	cmp	r3, #80	@ 0x50
 8002c46:	d873      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c48:	2b40      	cmp	r3, #64	@ 0x40
 8002c4a:	d058      	beq.n	8002cfe <HAL_TIM_ConfigClockSource+0x13a>
 8002c4c:	2b40      	cmp	r3, #64	@ 0x40
 8002c4e:	d86f      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c50:	2b30      	cmp	r3, #48	@ 0x30
 8002c52:	d064      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0x15a>
 8002c54:	2b30      	cmp	r3, #48	@ 0x30
 8002c56:	d86b      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	d060      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0x15a>
 8002c5c:	2b20      	cmp	r3, #32
 8002c5e:	d867      	bhi.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d05c      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0x15a>
 8002c64:	2b10      	cmp	r3, #16
 8002c66:	d05a      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0x15a>
 8002c68:	e062      	b.n	8002d30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c7a:	f000 f96a 	bl	8002f52 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002c8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	609a      	str	r2, [r3, #8]
      break;
 8002c96:	e04f      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ca8:	f000 f953 	bl	8002f52 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cba:	609a      	str	r2, [r3, #8]
      break;
 8002cbc:	e03c      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cca:	461a      	mov	r2, r3
 8002ccc:	f000 f8ca 	bl	8002e64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2150      	movs	r1, #80	@ 0x50
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 f921 	bl	8002f1e <TIM_ITRx_SetConfig>
      break;
 8002cdc:	e02c      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cea:	461a      	mov	r2, r3
 8002cec:	f000 f8e8 	bl	8002ec0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2160      	movs	r1, #96	@ 0x60
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f000 f911 	bl	8002f1e <TIM_ITRx_SetConfig>
      break;
 8002cfc:	e01c      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	f000 f8aa 	bl	8002e64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2140      	movs	r1, #64	@ 0x40
 8002d16:	4618      	mov	r0, r3
 8002d18:	f000 f901 	bl	8002f1e <TIM_ITRx_SetConfig>
      break;
 8002d1c:	e00c      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4619      	mov	r1, r3
 8002d28:	4610      	mov	r0, r2
 8002d2a:	f000 f8f8 	bl	8002f1e <TIM_ITRx_SetConfig>
      break;
 8002d2e:	e003      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	73fb      	strb	r3, [r7, #15]
      break;
 8002d34:	e000      	b.n	8002d38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr

08002d76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr

08002d88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
	...

08002d9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a2b      	ldr	r2, [pc, #172]	@ (8002e5c <TIM_Base_SetConfig+0xc0>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d007      	beq.n	8002dc4 <TIM_Base_SetConfig+0x28>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dba:	d003      	beq.n	8002dc4 <TIM_Base_SetConfig+0x28>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a28      	ldr	r2, [pc, #160]	@ (8002e60 <TIM_Base_SetConfig+0xc4>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d108      	bne.n	8002dd6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a20      	ldr	r2, [pc, #128]	@ (8002e5c <TIM_Base_SetConfig+0xc0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d007      	beq.n	8002dee <TIM_Base_SetConfig+0x52>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002de4:	d003      	beq.n	8002dee <TIM_Base_SetConfig+0x52>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a1d      	ldr	r2, [pc, #116]	@ (8002e60 <TIM_Base_SetConfig+0xc4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d108      	bne.n	8002e00 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002df4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a0d      	ldr	r2, [pc, #52]	@ (8002e5c <TIM_Base_SetConfig+0xc0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d103      	bne.n	8002e34 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	691a      	ldr	r2, [r3, #16]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d005      	beq.n	8002e52 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	f023 0201 	bic.w	r2, r3, #1
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	611a      	str	r2, [r3, #16]
  }
}
 8002e52:	bf00      	nop
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr
 8002e5c:	40012c00 	.word	0x40012c00
 8002e60:	40000400 	.word	0x40000400

08002e64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b087      	sub	sp, #28
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	f023 0201 	bic.w	r2, r3, #1
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f023 030a 	bic.w	r3, r3, #10
 8002ea0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	621a      	str	r2, [r3, #32]
}
 8002eb6:	bf00      	nop
 8002eb8:	371c      	adds	r7, #28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr

08002ec0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	f023 0210 	bic.w	r2, r3, #16
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	031b      	lsls	r3, r3, #12
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002efc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	011b      	lsls	r3, r3, #4
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	697a      	ldr	r2, [r7, #20]
 8002f12:	621a      	str	r2, [r3, #32]
}
 8002f14:	bf00      	nop
 8002f16:	371c      	adds	r7, #28
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr

08002f1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b085      	sub	sp, #20
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	f043 0307 	orr.w	r3, r3, #7
 8002f40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	609a      	str	r2, [r3, #8]
}
 8002f48:	bf00      	nop
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bc80      	pop	{r7}
 8002f50:	4770      	bx	lr

08002f52 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b087      	sub	sp, #28
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	60f8      	str	r0, [r7, #12]
 8002f5a:	60b9      	str	r1, [r7, #8]
 8002f5c:	607a      	str	r2, [r7, #4]
 8002f5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f6c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	021a      	lsls	r2, r3, #8
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	431a      	orrs	r2, r3
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	697a      	ldr	r2, [r7, #20]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	609a      	str	r2, [r3, #8]
}
 8002f86:	bf00      	nop
 8002f88:	371c      	adds	r7, #28
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc80      	pop	{r7}
 8002f8e:	4770      	bx	lr

08002f90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d101      	bne.n	8002fa8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e041      	b.n	800302c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68fa      	ldr	r2, [r7, #12]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a14      	ldr	r2, [pc, #80]	@ (8003038 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d009      	beq.n	8003000 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ff4:	d004      	beq.n	8003000 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a10      	ldr	r2, [pc, #64]	@ (800303c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d10c      	bne.n	800301a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003006:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	4313      	orrs	r3, r2
 8003010:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68ba      	ldr	r2, [r7, #8]
 8003018:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3714      	adds	r7, #20
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40012c00 	.word	0x40012c00
 800303c:	40000400 	.word	0x40000400

08003040 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	bc80      	pop	{r7}
 8003050:	4770      	bx	lr

08003052 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003052:	b480      	push	{r7}
 8003054:	b083      	sub	sp, #12
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	bc80      	pop	{r7}
 8003062:	4770      	bx	lr

08003064 <memset>:
 8003064:	4603      	mov	r3, r0
 8003066:	4402      	add	r2, r0
 8003068:	4293      	cmp	r3, r2
 800306a:	d100      	bne.n	800306e <memset+0xa>
 800306c:	4770      	bx	lr
 800306e:	f803 1b01 	strb.w	r1, [r3], #1
 8003072:	e7f9      	b.n	8003068 <memset+0x4>

08003074 <__libc_init_array>:
 8003074:	b570      	push	{r4, r5, r6, lr}
 8003076:	2600      	movs	r6, #0
 8003078:	4d0c      	ldr	r5, [pc, #48]	@ (80030ac <__libc_init_array+0x38>)
 800307a:	4c0d      	ldr	r4, [pc, #52]	@ (80030b0 <__libc_init_array+0x3c>)
 800307c:	1b64      	subs	r4, r4, r5
 800307e:	10a4      	asrs	r4, r4, #2
 8003080:	42a6      	cmp	r6, r4
 8003082:	d109      	bne.n	8003098 <__libc_init_array+0x24>
 8003084:	f000 f81a 	bl	80030bc <_init>
 8003088:	2600      	movs	r6, #0
 800308a:	4d0a      	ldr	r5, [pc, #40]	@ (80030b4 <__libc_init_array+0x40>)
 800308c:	4c0a      	ldr	r4, [pc, #40]	@ (80030b8 <__libc_init_array+0x44>)
 800308e:	1b64      	subs	r4, r4, r5
 8003090:	10a4      	asrs	r4, r4, #2
 8003092:	42a6      	cmp	r6, r4
 8003094:	d105      	bne.n	80030a2 <__libc_init_array+0x2e>
 8003096:	bd70      	pop	{r4, r5, r6, pc}
 8003098:	f855 3b04 	ldr.w	r3, [r5], #4
 800309c:	4798      	blx	r3
 800309e:	3601      	adds	r6, #1
 80030a0:	e7ee      	b.n	8003080 <__libc_init_array+0xc>
 80030a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80030a6:	4798      	blx	r3
 80030a8:	3601      	adds	r6, #1
 80030aa:	e7f2      	b.n	8003092 <__libc_init_array+0x1e>
 80030ac:	080030f8 	.word	0x080030f8
 80030b0:	080030f8 	.word	0x080030f8
 80030b4:	080030f8 	.word	0x080030f8
 80030b8:	080030fc 	.word	0x080030fc

080030bc <_init>:
 80030bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030be:	bf00      	nop
 80030c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030c2:	bc08      	pop	{r3}
 80030c4:	469e      	mov	lr, r3
 80030c6:	4770      	bx	lr

080030c8 <_fini>:
 80030c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ca:	bf00      	nop
 80030cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ce:	bc08      	pop	{r3}
 80030d0:	469e      	mov	lr, r3
 80030d2:	4770      	bx	lr
