#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e361be5840 .scope module, "micro_tb" "micro_tb" 2 3;
 .timescale -9 -11;
v0x55e361c16a40_0 .var "ALUOp_test", 2 0;
v0x55e361c16b70_0 .net "Opcode_test", 5 0, L_0x55e361c177f0;  1 drivers
v0x55e361c16c30_0 .net "carry_test", 0 0, v0x55e361c117a0_0;  1 drivers
v0x55e361c16d50_0 .var "clk_test", 0 0;
v0x55e361c16df0_0 .var "reset_test", 0 0;
v0x55e361c16ee0_0 .var "s_inc_test", 0 0;
v0x55e361c16fd0_0 .var "s_inm_test", 0 0;
v0x55e361c170c0_0 .var "s_skip_test", 0 0;
v0x55e361c171b0_0 .var "we_test", 0 0;
v0x55e361c172e0_0 .net "zero_test", 0 0, v0x55e361c118b0_0;  1 drivers
S_0x55e361be59c0 .scope module, "micro_test" "microc" 2 15, 3 2 0, S_0x55e361be5840;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "s_skip"
    .port_info 6 /INPUT 1 "s_inc"
    .port_info 7 /INPUT 1 "s_inm"
    .port_info 8 /INPUT 1 "we"
    .port_info 9 /INPUT 3 "ALUOp"
P_0x55e361bee100 .param/l "NUM1" 0 3 29, C4<0000000001>;
P_0x55e361bee140 .param/l "NUM2" 0 3 30, C4<0000000010>;
v0x55e361c155f0_0 .net "ALUOp", 2 0, v0x55e361c16a40_0;  1 drivers
v0x55e361c156d0_0 .net "CurrentPC", 9 0, v0x55e361c10eb0_0;  1 drivers
v0x55e361c15770_0 .net "Inm", 7 0, L_0x55e361c27fd0;  1 drivers
v0x55e361c15870_0 .net "NewPC", 9 0, L_0x55e361c17970;  1 drivers
v0x55e361c15960_0 .net "Offset", 9 0, L_0x55e361c17700;  1 drivers
v0x55e361c15a70_0 .net "Opcode", 5 0, L_0x55e361c177f0;  alias, 1 drivers
v0x55e361c15b30_0 .net "RA1", 3 0, L_0x55e361c27da0;  1 drivers
v0x55e361c15bf0_0 .net "RA2", 3 0, L_0x55e361c27e40;  1 drivers
v0x55e361c15cc0_0 .net "RD1", 7 0, L_0x55e361c28620;  1 drivers
v0x55e361c15d60_0 .net "RD2", 7 0, L_0x55e361c28cd0;  1 drivers
v0x55e361c15e70_0 .net "WA3", 3 0, L_0x55e361c27ee0;  1 drivers
v0x55e361c15f30_0 .net "WD3", 7 0, L_0x55e361c28e70;  1 drivers
v0x55e361c16020_0 .net "carry", 0 0, v0x55e361c117a0_0;  alias, 1 drivers
v0x55e361c160c0_0 .net "clk", 0 0, v0x55e361c16d50_0;  1 drivers
v0x55e361c16160_0 .net "out_alu", 7 0, v0x55e361c116c0_0;  1 drivers
v0x55e361c16250_0 .net "out_mem", 15 0, L_0x55e361c175f0;  1 drivers
v0x55e361c16310_0 .net "out_mux1", 9 0, L_0x55e361c17aa0;  1 drivers
v0x55e361c16400_0 .net "out_mux2", 9 0, L_0x55e361c27be0;  1 drivers
v0x55e361c16510_0 .net "reset", 0 0, v0x55e361c16df0_0;  1 drivers
v0x55e361c165b0_0 .net "s_inc", 0 0, v0x55e361c16ee0_0;  1 drivers
v0x55e361c16650_0 .net "s_inm", 0 0, v0x55e361c16fd0_0;  1 drivers
v0x55e361c166f0_0 .net "s_skip", 0 0, v0x55e361c170c0_0;  1 drivers
v0x55e361c167c0_0 .net "we", 0 0, v0x55e361c171b0_0;  1 drivers
v0x55e361c16890_0 .net "zero", 0 0, v0x55e361c118b0_0;  alias, 1 drivers
L_0x55e361c17700 .part L_0x55e361c175f0, 0, 10;
L_0x55e361c177f0 .part L_0x55e361c175f0, 10, 6;
L_0x55e361c27da0 .part L_0x55e361c175f0, 8, 4;
L_0x55e361c27e40 .part L_0x55e361c175f0, 4, 4;
L_0x55e361c27ee0 .part L_0x55e361c175f0, 0, 4;
L_0x55e361c27fd0 .part L_0x55e361c175f0, 4, 8;
S_0x55e361b95050 .scope module, "PC" "registro" 3 17, 4 35 0, S_0x55e361be59c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 10 "D"
P_0x55e361b95220 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x55e361b952c0_0 .net "D", 9 0, L_0x55e361c17970;  alias, 1 drivers
v0x55e361c10eb0_0 .var "Q", 9 0;
v0x55e361c10f90_0 .net "clk", 0 0, v0x55e361c16d50_0;  alias, 1 drivers
v0x55e361c11030_0 .net "reset", 0 0, v0x55e361c16df0_0;  alias, 1 drivers
E_0x55e361be8b10 .event posedge, v0x55e361c11030_0, v0x55e361c10f90_0;
S_0x55e361c11170 .scope module, "alu" "alu" 3 45, 5 1 0, S_0x55e361be59c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /INPUT 8 "A"
    .port_info 4 /INPUT 8 "B"
    .port_info 5 /INPUT 3 "Op"
v0x55e361c11420_0 .net "A", 7 0, L_0x55e361c28620;  alias, 1 drivers
v0x55e361c11520_0 .net "B", 7 0, L_0x55e361c28cd0;  alias, 1 drivers
v0x55e361c11600_0 .net "Op", 2 0, v0x55e361c16a40_0;  alias, 1 drivers
v0x55e361c116c0_0 .var "S", 7 0;
v0x55e361c117a0_0 .var "carry", 0 0;
v0x55e361c118b0_0 .var "zero", 0 0;
E_0x55e361be80b0 .event edge, v0x55e361c11600_0, v0x55e361c11520_0, v0x55e361c11420_0;
S_0x55e361c11a30 .scope module, "memprog" "memprog" 3 20, 6 2 0, S_0x55e361be59c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Datum"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 10 "Address"
L_0x55e361c175f0 .functor BUFZ 16, L_0x55e361c173d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55e361c11c50_0 .net "Address", 9 0, v0x55e361c10eb0_0;  alias, 1 drivers
v0x55e361c11d30_0 .net "Datum", 15 0, L_0x55e361c175f0;  alias, 1 drivers
v0x55e361c11df0 .array "Mem", 1023 0, 15 0;
v0x55e361c11ec0_0 .net *"_s0", 15 0, L_0x55e361c173d0;  1 drivers
v0x55e361c11fa0_0 .net *"_s2", 11 0, L_0x55e361c17470;  1 drivers
L_0x7f5e80be2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e361c120d0_0 .net *"_s5", 1 0, L_0x7f5e80be2018;  1 drivers
v0x55e361c121b0_0 .net "clk", 0 0, v0x55e361c16d50_0;  alias, 1 drivers
L_0x55e361c173d0 .array/port v0x55e361c11df0, L_0x55e361c17470;
L_0x55e361c17470 .concat [ 10 2 0 0], v0x55e361c10eb0_0, L_0x7f5e80be2018;
S_0x55e361c122b0 .scope module, "primer_mux" "mux2" 3 31, 4 47 0, S_0x55e361be59c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55e361c12480 .param/l "WIDTH" 0 4 47, +C4<00000000000000000000000000001010>;
L_0x7f5e80be2060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55e361c12580_0 .net "D0", 9 0, L_0x7f5e80be2060;  1 drivers
L_0x7f5e80be20a8 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x55e361c12660_0 .net "D1", 9 0, L_0x7f5e80be20a8;  1 drivers
v0x55e361c12740_0 .net "Y", 9 0, L_0x55e361c17aa0;  alias, 1 drivers
v0x55e361c12830_0 .net "s", 0 0, v0x55e361c170c0_0;  alias, 1 drivers
L_0x55e361c17aa0 .functor MUXZ 10, L_0x7f5e80be2060, L_0x7f5e80be20a8, v0x55e361c170c0_0, C4<>;
S_0x55e361c129a0 .scope module, "regfile" "regfile" 3 41, 4 4 0, S_0x55e361be59c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1"
    .port_info 1 /OUTPUT 8 "RD2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 4 "RA1"
    .port_info 5 /INPUT 4 "RA2"
    .port_info 6 /INPUT 4 "WA3"
    .port_info 7 /INPUT 8 "WD3"
v0x55e361c12d20_0 .net "RA1", 3 0, L_0x55e361c27da0;  alias, 1 drivers
v0x55e361c12e20_0 .net "RA2", 3 0, L_0x55e361c27e40;  alias, 1 drivers
v0x55e361c12f00_0 .net "RD1", 7 0, L_0x55e361c28620;  alias, 1 drivers
v0x55e361c12fa0_0 .net "RD2", 7 0, L_0x55e361c28cd0;  alias, 1 drivers
v0x55e361c13070 .array "RegBank", 15 0, 7 0;
v0x55e361c13160_0 .net "WA3", 3 0, L_0x55e361c27ee0;  alias, 1 drivers
v0x55e361c13240_0 .net "WD3", 7 0, L_0x55e361c28e70;  alias, 1 drivers
v0x55e361c13320_0 .net *"_s0", 31 0, L_0x55e361c28210;  1 drivers
v0x55e361c13400_0 .net *"_s10", 5 0, L_0x55e361c28530;  1 drivers
L_0x7f5e80be2180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e361c134e0_0 .net *"_s13", 1 0, L_0x7f5e80be2180;  1 drivers
L_0x7f5e80be21c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e361c135c0_0 .net/2u *"_s14", 7 0, L_0x7f5e80be21c8;  1 drivers
v0x55e361c136a0_0 .net *"_s18", 31 0, L_0x55e361c287b0;  1 drivers
L_0x7f5e80be2210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e361c13780_0 .net *"_s21", 27 0, L_0x7f5e80be2210;  1 drivers
L_0x7f5e80be2258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e361c13860_0 .net/2u *"_s22", 31 0, L_0x7f5e80be2258;  1 drivers
v0x55e361c13940_0 .net *"_s24", 0 0, L_0x55e361c28970;  1 drivers
v0x55e361c13a00_0 .net *"_s26", 7 0, L_0x55e361c28a60;  1 drivers
v0x55e361c13ae0_0 .net *"_s28", 5 0, L_0x55e361c28b50;  1 drivers
L_0x7f5e80be20f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e361c13bc0_0 .net *"_s3", 27 0, L_0x7f5e80be20f0;  1 drivers
L_0x7f5e80be22a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e361c13ca0_0 .net *"_s31", 1 0, L_0x7f5e80be22a0;  1 drivers
L_0x7f5e80be22e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e361c13d80_0 .net/2u *"_s32", 7 0, L_0x7f5e80be22e8;  1 drivers
L_0x7f5e80be2138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e361c13e60_0 .net/2u *"_s4", 31 0, L_0x7f5e80be2138;  1 drivers
v0x55e361c13f40_0 .net *"_s6", 0 0, L_0x55e361c28350;  1 drivers
v0x55e361c14000_0 .net *"_s8", 7 0, L_0x55e361c28490;  1 drivers
v0x55e361c140e0_0 .net "clk", 0 0, v0x55e361c16d50_0;  alias, 1 drivers
v0x55e361c14180_0 .net "we3", 0 0, v0x55e361c171b0_0;  alias, 1 drivers
E_0x55e361be7bb0 .event posedge, v0x55e361c10f90_0;
L_0x55e361c28210 .concat [ 4 28 0 0], L_0x55e361c27da0, L_0x7f5e80be20f0;
L_0x55e361c28350 .cmp/ne 32, L_0x55e361c28210, L_0x7f5e80be2138;
L_0x55e361c28490 .array/port v0x55e361c13070, L_0x55e361c28530;
L_0x55e361c28530 .concat [ 4 2 0 0], L_0x55e361c27da0, L_0x7f5e80be2180;
L_0x55e361c28620 .functor MUXZ 8, L_0x7f5e80be21c8, L_0x55e361c28490, L_0x55e361c28350, C4<>;
L_0x55e361c287b0 .concat [ 4 28 0 0], L_0x55e361c27e40, L_0x7f5e80be2210;
L_0x55e361c28970 .cmp/ne 32, L_0x55e361c287b0, L_0x7f5e80be2258;
L_0x55e361c28a60 .array/port v0x55e361c13070, L_0x55e361c28b50;
L_0x55e361c28b50 .concat [ 4 2 0 0], L_0x55e361c27e40, L_0x7f5e80be22a0;
L_0x55e361c28cd0 .functor MUXZ 8, L_0x7f5e80be22e8, L_0x55e361c28a60, L_0x55e361c28970, C4<>;
S_0x55e361c14390 .scope module, "segundo_mux" "mux2" 3 32, 4 47 0, S_0x55e361be59c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "D0"
    .port_info 2 /INPUT 10 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55e361c14510 .param/l "WIDTH" 0 4 47, +C4<00000000000000000000000000001010>;
v0x55e361c145b0_0 .net "D0", 9 0, L_0x55e361c17700;  alias, 1 drivers
v0x55e361c146b0_0 .net "D1", 9 0, L_0x55e361c17aa0;  alias, 1 drivers
v0x55e361c147a0_0 .net "Y", 9 0, L_0x55e361c27be0;  alias, 1 drivers
v0x55e361c14870_0 .net "s", 0 0, v0x55e361c16ee0_0;  alias, 1 drivers
L_0x55e361c27be0 .functor MUXZ 10, L_0x55e361c17700, L_0x55e361c17aa0, v0x55e361c16ee0_0, C4<>;
S_0x55e361c149e0 .scope module, "sum" "sum" 3 26, 4 28 0, S_0x55e361be59c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y"
    .port_info 1 /INPUT 10 "A"
    .port_info 2 /INPUT 10 "B"
v0x55e361c14c20_0 .net "A", 9 0, L_0x55e361c27be0;  alias, 1 drivers
v0x55e361c14d00_0 .net "B", 9 0, v0x55e361c10eb0_0;  alias, 1 drivers
v0x55e361c14df0_0 .net "Y", 9 0, L_0x55e361c17970;  alias, 1 drivers
L_0x55e361c17970 .arith/sum 10, L_0x55e361c27be0, v0x55e361c10eb0_0;
S_0x55e361c14f20 .scope module, "tercer_mux" "mux2" 3 44, 4 47 0, S_0x55e361be59c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 1 "s"
P_0x55e361c150f0 .param/l "WIDTH" 0 4 47, +C4<00000000000000000000000000001000>;
v0x55e361c151f0_0 .net "D0", 7 0, v0x55e361c116c0_0;  alias, 1 drivers
v0x55e361c152e0_0 .net "D1", 7 0, L_0x55e361c27fd0;  alias, 1 drivers
v0x55e361c153a0_0 .net "Y", 7 0, L_0x55e361c28e70;  alias, 1 drivers
v0x55e361c154a0_0 .net "s", 0 0, v0x55e361c16fd0_0;  alias, 1 drivers
L_0x55e361c28e70 .functor MUXZ 8, v0x55e361c116c0_0, L_0x55e361c27fd0, v0x55e361c16fd0_0, C4<>;
    .scope S_0x55e361b95050;
T_0 ;
    %wait E_0x55e361be8b10;
    %load/vec4 v0x55e361c11030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e361c10eb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e361b952c0_0;
    %assign/vec4 v0x55e361c10eb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e361c11a30;
T_1 ;
    %vpi_call 6 10 "$readmemb", "progfile.dat", v0x55e361c11df0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55e361c129a0;
T_2 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x55e361c13070 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55e361c129a0;
T_3 ;
    %wait E_0x55e361be7bb0;
    %load/vec4 v0x55e361c14180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55e361c13240_0;
    %load/vec4 v0x55e361c13160_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e361c13070, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e361c11170;
T_4 ;
    %wait E_0x55e361be80b0;
    %load/vec4 v0x55e361c11600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55e361c11420_0;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55e361c11420_0;
    %inv;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55e361c11420_0;
    %pad/u 9;
    %load/vec4 v0x55e361c11520_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %store/vec4 v0x55e361c117a0_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55e361c11420_0;
    %pad/u 9;
    %load/vec4 v0x55e361c11520_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %store/vec4 v0x55e361c117a0_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55e361c11420_0;
    %load/vec4 v0x55e361c11520_0;
    %and;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55e361c11420_0;
    %load/vec4 v0x55e361c11520_0;
    %or;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55e361c11420_0;
    %load/vec4 v0x55e361c11520_0;
    %xor;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55e361c11420_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x55e361c116c0_0, 0, 8;
    %store/vec4 v0x55e361c117a0_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55e361c116c0_0;
    %or/r;
    %inv;
    %store/vec4 v0x55e361c118b0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e361be5840;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e361c16d50_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e361c16d50_0, 0;
    %delay 2000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e361be5840;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e361c16df0_0, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e361c16df0_0, 0;
    %delay 200, 0;
    %end;
    .thread T_6;
    .scope S_0x55e361be5840;
T_7 ;
    %vpi_call 2 38 "$monitor", "ALU(%b) we(%b) skip(%b) inc(%b) inm(%b)", v0x55e361c16a40_0, v0x55e361c171b0_0, v0x55e361c170c0_0, v0x55e361c16ee0_0, v0x55e361c16fd0_0 {0 0 0};
    %vpi_call 2 39 "$dumpfile", "micro_tb.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e361c16a40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c171b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c170c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e361c16fd0_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %vpi_call 2 199 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "practica_tb.v";
    "micro.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
