

================================================================
== Synthesis Summary Report of 'mvt'
================================================================
+ General Information: 
    * Date:           Fri Feb 21 05:29:45 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        mvt
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+---------+
    |         Modules        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |             |         |
    |         & Loops        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT     |   URAM  |
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+---------+
    |+ mvt                   |     -|  0.36|     6843|  3.422e+04|         -|     6844|     -|        no|     -|  10 (~0%)|  18269 (~0%)|  11057 (~0%)|  1 (~0%)|
    | + mvt_Pipeline_lprd_1  |     -|  0.36|     2050|  1.025e+04|         -|     2050|     -|        no|     -|         -|    440 (~0%)|   1901 (~0%)|        -|
    |  o lprd_1              |    II|  3.65|     2048|  1.024e+04|        33|       32|    64|       yes|     -|         -|            -|            -|        -|
    | + mvt_Pipeline_lp1     |     -|  0.40|     2344|  1.172e+04|         -|     2344|     -|        no|     -|         -|   6345 (~0%)|   3798 (~0%)|        -|
    |  o lp1                 |    II|  3.65|     2342|  1.171e+04|       327|       32|    64|       yes|     -|         -|            -|            -|        -|
    | + mvt_Pipeline_lp3     |     -|  0.40|     2344|  1.172e+04|         -|     2344|     -|        no|     -|         -|   6503 (~0%)|   3324 (~0%)|        -|
    |  o lp3                 |    II|  3.65|     2342|  1.171e+04|       327|       32|    64|       yes|     -|         -|            -|            -|        -|
    | + mvt_Pipeline_lpwr    |     -|  2.25|       66|    330.000|         -|       66|     -|        no|     -|         -|     17 (~0%)|     63 (~0%)|        -|
    |  o lpwr                |     -|  3.65|       64|    320.000|         2|        1|    64|       yes|     -|         -|            -|            -|        -|
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+-------------+---------+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| A_address0      | 12       |
| A_address1      | 12       |
| A_q0            | 32       |
| A_q1            | 32       |
| x1_address0     | 6        |
| x1_out_address0 | 6        |
| x1_out_d0       | 32       |
| x1_q0           | 32       |
| x2_address0     | 6        |
| x2_out_address0 | 6        |
| x2_out_d0       | 32       |
| x2_q0           | 32       |
| y1_address0     | 6        |
| y1_q0           | 32       |
| y2_address0     | 6        |
| y2_q0           | 32       |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x1       | in        | float*   |
| x2       | in        | float*   |
| y1       | in        | float*   |
| y2       | in        | float*   |
| x1_out   | out       | float*   |
| x2_out   | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| A        | A_address0      | port    | offset   |
| A        | A_ce0           | port    |          |
| A        | A_q0            | port    |          |
| A        | A_address1      | port    | offset   |
| A        | A_ce1           | port    |          |
| A        | A_q1            | port    |          |
| x1       | x1_address0     | port    | offset   |
| x1       | x1_ce0          | port    |          |
| x1       | x1_q0           | port    |          |
| x2       | x2_address0     | port    | offset   |
| x2       | x2_ce0          | port    |          |
| x2       | x2_q0           | port    |          |
| y1       | y1_address0     | port    | offset   |
| y1       | y1_ce0          | port    |          |
| y1       | y1_q0           | port    |          |
| y2       | y2_address0     | port    | offset   |
| y2       | y2_ce0          | port    |          |
| y2       | y2_q0           | port    |          |
| x1_out   | x1_out_address0 | port    | offset   |
| x1_out   | x1_out_ce0      | port    |          |
| x1_out   | x1_out_we0      | port    |          |
| x1_out   | x1_out_d0       | port    |          |
| x2_out   | x2_out_address0 | port    | offset   |
| x2_out   | x2_out_ce0      | port    |          |
| x2_out   | x2_out_we0      | port    |          |
| x2_out   | x2_out_d0       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+-------------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------+-----+--------+-------------+-----+--------+---------+
| + mvt                     | 10  |        |             |     |        |         |
|  + mvt_Pipeline_lprd_1    | 0   |        |             |     |        |         |
|    add_ln13_fu_1350_p2    | -   |        | add_ln13    | add | fabric | 0       |
|  + mvt_Pipeline_lp1       | 0   |        |             |     |        |         |
|    add_ln23_fu_1343_p2    | -   |        | add_ln23    | add | fabric | 0       |
|  + mvt_Pipeline_lp3       | 0   |        |             |     |        |         |
|    add_ln29_fu_1281_p2    | -   |        | add_ln29    | add | fabric | 0       |
|    add_ln31_fu_1344_p2    | -   |        | add_ln31    | add | fabric | 0       |
|    add_ln31_1_fu_1386_p2  | -   |        | add_ln31_1  | add | fabric | 0       |
|    add_ln31_2_fu_1409_p2  | -   |        | add_ln31_2  | add | fabric | 0       |
|    add_ln31_3_fu_1466_p2  | -   |        | add_ln31_3  | add | fabric | 0       |
|    add_ln31_4_fu_1489_p2  | -   |        | add_ln31_4  | add | fabric | 0       |
|    add_ln31_5_fu_1511_p2  | -   |        | add_ln31_5  | add | fabric | 0       |
|    add_ln31_6_fu_1533_p2  | -   |        | add_ln31_6  | add | fabric | 0       |
|    add_ln31_7_fu_1622_p2  | -   |        | add_ln31_7  | add | fabric | 0       |
|    add_ln31_8_fu_1645_p2  | -   |        | add_ln31_8  | add | fabric | 0       |
|    add_ln31_9_fu_1667_p2  | -   |        | add_ln31_9  | add | fabric | 0       |
|    add_ln31_10_fu_1689_p2 | -   |        | add_ln31_10 | add | fabric | 0       |
|    add_ln31_11_fu_1711_p2 | -   |        | add_ln31_11 | add | fabric | 0       |
|    add_ln31_12_fu_1733_p2 | -   |        | add_ln31_12 | add | fabric | 0       |
|    add_ln31_13_fu_1755_p2 | -   |        | add_ln31_13 | add | fabric | 0       |
|    add_ln31_14_fu_1777_p2 | -   |        | add_ln31_14 | add | fabric | 0       |
|  + mvt_Pipeline_lpwr      | 0   |        |             |     |        |         |
|    add_ln35_fu_110_p2     | -   |        | add_ln35    | add | fabric | 0       |
+---------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------+------+------+--------+----------+---------+------+---------+
| Name        | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------+------+------+--------+----------+---------+------+---------+
| + mvt       | 0    | 1    |        |          |         |      |         |
|   buff_A_U  | -    | 1    |        | buff_A   | ram_t2p | auto | 1       |
|   buff_x1_U | -    | -    |        | buff_x1  | ram_1p  | auto | 1       |
|   buff_x2_U | -    | -    |        | buff_x2  | ram_1p  | auto | 1       |
|   buff_y1_U | -    | -    |        | buff_y1  | ram_s2p | auto | 1       |
|   buff_y2_U | -    | -    |        | buff_y2  | ram_s2p | auto | 1       |
+-------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

