#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jul 26 16:46:00 2018
# Process ID: 1335
# Log file: /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/identifier_v1_0_0/vivado.log
# Journal file: /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/identifier_v1_0_0/vivado.jou
#-----------------------------------------------------------
source nf_identifier.tcl
# set design		 nf_identifier 
# set device		 xc7vx690tffg1761-3
# set proj_dir		 ./ip_proj
# set repo_dir		 ../
# set top_module_name      ${design}
# set ip_version		 1.00
# set lib_name		 NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} 
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top_module_name} [current_fileset]
# set_property ip_repo_paths $repo_dir [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/identifier_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
# read_verilog "./hdl/nf_identifier.v"
# update_compile_order -fileset sources_1
# ipx::package_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-2418] Expression "((C_S_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_ARESETN" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_ACLK" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_ARESETN" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "S_AXI_ACLK" of definition type "xilinx.com:signal:clock:1.0".
# set_property name ${design} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Data_Path}} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {www.netfpga.org} [ipx::current_core]
# set_property supported_families {{virtex7} {Production}} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::remove_bus_interface S_AXI_signal_reset [ipx::current_core]
# ipx::remove_bus_interface S_AXI_signal_clock [ipx::current_core]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::merge_project_changes files [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/nf_identifier_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
INFO: [IP_Flow 19-3479] User Parameter 'C_S_AXI_ADDR_WIDTH (C S Axi Addr Width)': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-3479] User Parameter 'C_S_AXI_DATA_WIDTH (C S Axi Data Width)': The long integer parameter is not bounded by any range or validation values.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 'S_AXI').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface and repackage the IP.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::save_core [ipx::current_core]
# close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/identifier_v1_0_0/ip_proj/nf_identifier.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/identifier_v1_0_0/ip_proj/nf_identifier.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jul 26 16:46:08 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 26 16:46:08 2018...
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 26 16:46:08 2018...
