#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/CAN_Bus/ADVANCESIM12.zip_unpacked/COMPONENT/CB3SM.bcm
5.4485769666666664E7,6.2483597333333336E7,6.8955766E7,1.4386342933333334E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) & (T2_readpriority=4) & (T2_state=T2_PROC)
