INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/Accumulativeflip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulativeflip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/new/SingleMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/new/clkdivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module ripple0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullProcessorPipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sim_1/imports/Lec_Project_Code_rules/FullProcessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullProcessor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
