{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 16:42:08 2024 " "Info: Processing started: Wed Oct 09 16:42:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU5A -c CPU5A " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU5A -c CPU5A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cv-SYN " "Info: Found design unit 1: cv-SYN" {  } { { "CV.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/CV.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CV " "Info: Found entity 1: CV" {  } { { "CV.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/CV.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL20.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PLL20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll20-SYN " "Info: Found design unit 1: pll20-SYN" {  } { { "PLL20.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/PLL20.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL20 " "Info: Found entity 1: PLL20" {  } { { "PLL20.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/PLL20.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file step3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step3 " "Info: Found entity 1: step3" {  } { { "step3.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/step3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8 " "Info: Found entity 1: RAM8" {  } { { "RAM8.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/RAM8.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uA_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uA_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ua_rom-SYN " "Info: Found design unit 1: ua_rom-SYN" {  } { { "uA_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_ROM.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uA_ROM " "Info: Found entity 1: uA_ROM" {  } { { "uA_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_ROM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Info: Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_MD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_MD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Info: Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU_MD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGS_MD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file REGS_MD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD " "Info: Found entity 1: REGS_MD" {  } { { "REGS_MD.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/REGS_MD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU181A.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU181A.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Info: Found entity 1: ALU181A" {  } { { "ALU181A.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU181A.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uP_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_rom-SYN " "Info: Found design unit 1: up_rom-SYN" {  } { { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM " "Info: Found entity 1: uP_ROM" {  } { { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uPC22.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uPC22.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC22 " "Info: Found entity 1: uPC22" {  } { { "uPC22.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC22.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGS_MD2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file REGS_MD2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_MD2 " "Info: Found entity 1: REGS_MD2" {  } { { "REGS_MD2.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/REGS_MD2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_D.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder_D.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Info: Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_D.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CC.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC " "Info: Found entity 1: CC" {  } { { "CC.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/CC.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JTAG_SP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file JTAG_SP.v" { { "Info" "ISGN_ENTITY_NAME" "1 JTAG_SP " "Info: Found entity 1: JTAG_SP" {  } { { "JTAG_SP.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/JTAG_SP.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT8B.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CNT8B.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT8B " "Info: Found entity 1: CNT8B" {  } { { "CNT8B.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/CNT8B.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFF8B.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DFF8B.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF8B " "Info: Found entity 1: DFF8B" {  } { { "DFF8B.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/DFF8B.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSTRI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSTRI.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUSTRI " "Info: Found entity 1: BUSTRI" {  } { { "BUSTRI.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/BUSTRI.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LATCH8B.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LATCH8B.v" { { "Info" "ISGN_ENTITY_NAME" "1 LATCH8B " "Info: Found entity 1: LATCH8B" {  } { { "LATCH8B.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/LATCH8B.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/组成原理/CMPUTER_PRNCPL/KX_DN7_3C10_COMPT/EDA_MCU_SYS_DESIN/4_COMPUTER_PRL/EXPMENT_4_5_RAM/RAM_TEST.bdf " "Warning: Can't analyze file -- file C:/组成原理/CMPUTER_PRNCPL/KX_DN7_3C10_COMPT/EDA_MCU_SYS_DESIN/4_COMPUTER_PRL/EXPMENT_4_5_RAM/RAM_TEST.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/组成原理/CMPUTER_PRNCPL/KX_DN7_3C10_COMPT/EDA_MCU_SYS_DESIN/4_COMPUTER_PRL/EXPT_4_8_1_uIC/uI_C.bdf " "Warning: Can't analyze file -- file C:/组成原理/CMPUTER_PRNCPL/KX_DN7_3C10_COMPT/EDA_MCU_SYS_DESIN/4_COMPUTER_PRL/EXPT_4_8_1_uIC/uI_C.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu5-SYN " "Info: Found design unit 1: cpu5-SYN" {  } { { "cpu5.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/cpu5.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu5 " "Info: Found entity 1: cpu5" {  } { { "cpu5.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/cpu5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU5A.bdf 1 1 " "Warning: Using design file CPU5A.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU5A " "Info: Found entity 1: CPU5A" {  } { { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU5A " "Info: Elaborating entity \"CPU5A\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst2 " "Info: Elaborating entity \"uPC\" for hierarchy \"uPC:inst2\"" {  } { { "CPU5A.bdf" "inst2" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D uPC:inst2\|decoder_D:inst2 " "Info: Elaborating entity \"decoder_D\" for hierarchy \"uPC:inst2\|decoder_D:inst2\"" {  } { { "uPC.bdf" "inst2" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { 8 464 560 136 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M uPC:inst2\|decoder_D:inst2\|74139M:inst " "Info: Elaborating entity \"74139M\" for hierarchy \"uPC:inst2\|decoder_D:inst2\|74139M:inst\"" {  } { { "decoder_D.bdf" "inst" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_D.bdf" { { 64 200 304 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst2\|decoder_D:inst2\|74139M:inst " "Info: Elaborated megafunction instantiation \"uPC:inst2\|decoder_D:inst2\|74139M:inst\"" {  } { { "decoder_D.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_D.bdf" { { 64 200 304 160 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_ROM uPC:inst2\|uP_ROM:inst " "Info: Elaborating entity \"uP_ROM\" for hierarchy \"uPC:inst2\|uP_ROM:inst\"" {  } { { "uPC.bdf" "inst" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM.vhd" "altsyncram_component" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_5.mif " "Info: Parameter \"init_file\" = \"ROM_5.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM5 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info: Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info: Parameter \"width_a\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hfd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfd1 " "Info: Found entity 1: altsyncram_hfd1" {  } { { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hfd1 uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated " "Info: Elaborating entity \"altsyncram_hfd1\" for hierarchy \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jte2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jte2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jte2 " "Info: Found entity 1: altsyncram_jte2" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jte2 uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1 " "Info: Elaborating entity \"altsyncram_jte2\" for hierarchy \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\"" {  } { { "db/altsyncram_hfd1.tdf" "altsyncram1" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hfd1.tdf" "mgl_prim2" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Info: Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928821 " "Info: Parameter \"NODE_NAME\" = \"1380928821\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Info: Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Info: Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Info: Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uA_reg.bdf 1 1 " "Warning: Using design file uA_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Info: Found entity 1: uA_reg" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst2\|uA_reg:inst18 " "Info: Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst2\|uA_reg:inst18\"" {  } { { "uPC.bdf" "inst18" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 160 288 -40 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uI_C.bdf 1 1 " "Warning: Using design file uI_C.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uI_C " "Info: Found entity 1: uI_C" {  } { { "uI_C.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uI_C.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI_C uPC:inst2\|uI_C:inst12 " "Info: Elaborating entity \"uI_C\" for hierarchy \"uPC:inst2\|uI_C:inst12\"" {  } { { "uPC.bdf" "inst12" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -176 -40 96 -16 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_C.bdf 1 1 " "Warning: Using design file decoder_C.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Info: Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_C.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst2\|decoder_C:inst6 " "Info: Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst2\|decoder_C:inst6\"" {  } { { "uPC.bdf" "inst6" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -8 -128 -32 152 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst2\|decoder_C:inst6\|74138:inst " "Info: Elaborating entity \"74138\" for hierarchy \"uPC:inst2\|decoder_C:inst6\|74138:inst\"" {  } { { "decoder_C.bdf" "inst" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_C.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst2\|decoder_C:inst6\|74138:inst " "Info: Elaborated megafunction instantiation \"uPC:inst2\|decoder_C:inst6\|74138:inst\"" {  } { { "decoder_C.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_C.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_A.bdf 1 1 " "Warning: Using design file decoder_A.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Info: Found entity 1: decoder_A" {  } { { "decoder_A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_A.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst2\|decoder_A:inst4 " "Info: Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst2\|decoder_A:inst4\"" {  } { { "uPC.bdf" "inst4" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -8 248 344 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_B.bdf 1 1 " "Warning: Using design file decoder_B.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Info: Found entity 1: decoder_B" {  } { { "decoder_B.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/decoder_B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst2\|decoder_B:inst1 " "Info: Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst2\|decoder_B:inst1\"" {  } { { "uPC.bdf" "inst1" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -8 64 160 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step3 step3:inst43 " "Info: Elaborating entity \"step3\" for hierarchy \"step3:inst43\"" {  } { { "CPU5A.bdf" "inst43" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -216 -216 -120 -88 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20 PLL20:inst1 " "Info: Elaborating entity \"PLL20\" for hierarchy \"PLL20:inst1\"" {  } { { "CPU5A.bdf" "inst1" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -184 464 704 -24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL20:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL20:inst1\|altpll:altpll_component\"" {  } { { "PLL20.vhd" "altpll_component" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/PLL20.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL20:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL20:inst1\|altpll:altpll_component\"" {  } { { "PLL20.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/PLL20.vhd" 133 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL20:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL20:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Info: Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Info: Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL20 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL20.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/PLL20.vhd" 133 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL20_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/PLL20_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL20_altpll " "Info: Found entity 1: PLL20_altpll" {  } { { "db/PLL20_altpll.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/PLL20_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20_altpll PLL20:inst1\|altpll:altpll_component\|PLL20_altpll:auto_generated " "Info: Elaborating entity \"PLL20_altpll\" for hierarchy \"PLL20:inst1\|altpll:altpll_component\|PLL20_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 882 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst6 " "Info: Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst6\"" {  } { { "CPU5A.bdf" "inst6" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -456 -112 48 -200 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU_MD:inst6\|ALU181A:inst1 " "Info: Elaborating entity \"ALU181A\" for hierarchy \"ALU_MD:inst6\|ALU181A:inst1\"" {  } { { "ALU_MD.bdf" "inst1" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU_MD.bdf" { { 24 768 888 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch0.vhd 2 1 " "Warning: Using design file lpm_latch0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch0-SYN " "Info: Found design unit 1: lpm_latch0-SYN" {  } { { "lpm_latch0.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_latch0.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_latch0.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 ALU_MD:inst6\|lpm_latch0:inst8 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"ALU_MD:inst6\|lpm_latch0:inst8\"" {  } { { "ALU_MD.bdf" "inst8" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU_MD.bdf" { { 24 536 696 104 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch ALU_MD:inst6\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"ALU_MD:inst6\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "lpm_latch_component" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_latch0.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst6\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"ALU_MD:inst6\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_latch0.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst6\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"ALU_MD:inst6\|lpm_latch0:inst8\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch0.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_latch0.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.vhd 2 1 " "Warning: Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_bustri0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_bustri0.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 ALU_MD:inst6\|lpm_bustri0:inst21 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"ALU_MD:inst6\|lpm_bustri0:inst21\"" {  } { { "ALU_MD.bdf" "inst21" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU_MD.bdf" { { 168 744 824 208 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri ALU_MD:inst6\|lpm_bustri0:inst21\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"ALU_MD:inst6\|lpm_bustri0:inst21\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_bustri0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst6\|lpm_bustri0:inst21\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"ALU_MD:inst6\|lpm_bustri0:inst21\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_bustri0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst6\|lpm_bustri0:inst21\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"ALU_MD:inst6\|lpm_bustri0:inst21\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_bustri0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "LDR0_2.bdf 1 1 " "Warning: Using design file LDR0_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Info: Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/LDR0_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst6\|LDR0_2:inst " "Info: Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst6\|LDR0_2:inst\"" {  } { { "ALU_MD.bdf" "inst" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU_MD.bdf" { { 0 80 192 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "REG0_2.bdf 1 1 " "Warning: Using design file REG0_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Info: Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/REG0_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst6\|REG0_2:inst10 " "Info: Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst6\|REG0_2:inst10\"" {  } { { "ALU_MD.bdf" "inst10" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/ALU_MD.bdf" { { -32 224 360 96 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_MD REGS_MD:inst7 " "Info: Elaborating entity \"REGS_MD\" for hierarchy \"REGS_MD:inst7\"" {  } { { "CPU5A.bdf" "inst7" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -144 -80 80 48 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Warning: Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter REGS_MD:inst7\|counter:inst2 " "Info: Elaborating entity \"counter\" for hierarchy \"REGS_MD:inst7\|counter:inst2\"" {  } { { "REGS_MD.bdf" "inst2" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/REGS_MD.bdf" { { 24 -56 72 152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.vhd 2 1 " "Warning: Using design file lpm_counter1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_counter1.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_counter1.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\"" {  } { { "counter.bdf" "inst" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/counter.bdf" { { 64 152 296 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "lpm_counter_component" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_counter1.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_counter1.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/lpm_counter1.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_k5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5j " "Info: Found entity 1: cntr_k5j" {  } { { "db/cntr_k5j.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/cntr_k5j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5j REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_k5j:auto_generated " "Info: Elaborating entity \"cntr_k5j\" for hierarchy \"REGS_MD:inst7\|counter:inst2\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_k5j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dsplay.bdf 1 1 " "Warning: Using design file dsplay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dsplay " "Info: Found entity 1: dsplay" {  } { { "dsplay.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsplay.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsplay dsplay:inst3 " "Info: Elaborating entity \"dsplay\" for hierarchy \"dsplay:inst3\"" {  } { { "CPU5A.bdf" "inst3" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -288 1032 1152 64 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dsp.bdf 1 1 " "Warning: Using design file dsp.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dsp " "Info: Found entity 1: dsp" {  } { { "dsp.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp dsplay:inst3\|dsp:48 " "Info: Elaborating entity \"dsp\" for hierarchy \"dsplay:inst3\|dsp:48\"" {  } { { "dsplay.bdf" "48" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsplay.bdf" { { 272 376 600 368 "48" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX dsplay:inst3\|dsp:48\|LPM_MUX:131 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"dsplay:inst3\|dsp:48\|LPM_MUX:131\"" {  } { { "dsp.bdf" "131" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { { 192 640 752 288 "131" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dsplay:inst3\|dsp:48\|LPM_MUX:131 " "Info: Elaborated megafunction instantiation \"dsplay:inst3\|dsp:48\|LPM_MUX:131\"" {  } { { "dsp.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { { 192 640 752 288 "131" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsplay:inst3\|dsp:48\|LPM_MUX:131 " "Info: Instantiated megafunction \"dsplay:inst3\|dsp:48\|LPM_MUX:131\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dsp.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { { 192 640 752 288 "131" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6qc " "Info: Found entity 1: mux_6qc" {  } { { "db/mux_6qc.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/mux_6qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6qc dsplay:inst3\|dsp:48\|LPM_MUX:131\|mux_6qc:auto_generated " "Info: Elaborating entity \"mux_6qc\" for hierarchy \"dsplay:inst3\|dsp:48\|LPM_MUX:131\|mux_6qc:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX dsplay:inst3\|dsp:48\|LPM_MUX:127 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"dsplay:inst3\|dsp:48\|LPM_MUX:127\"" {  } { { "dsp.bdf" "127" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { { 192 488 600 288 "127" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dsplay:inst3\|dsp:48\|LPM_MUX:127 " "Info: Elaborated megafunction instantiation \"dsplay:inst3\|dsp:48\|LPM_MUX:127\"" {  } { { "dsp.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { { 192 488 600 288 "127" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsplay:inst3\|dsp:48\|LPM_MUX:127 " "Info: Instantiated megafunction \"dsplay:inst3\|dsp:48\|LPM_MUX:127\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 17 " "Info: Parameter \"LPM_SIZE\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dsp.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { { 192 488 600 288 "127" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vrc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vrc " "Info: Found entity 1: mux_vrc" {  } { { "db/mux_vrc.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/mux_vrc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vrc dsplay:inst3\|dsp:48\|LPM_MUX:127\|mux_vrc:auto_generated " "Info: Elaborating entity \"mux_vrc\" for hierarchy \"dsplay:inst3\|dsp:48\|LPM_MUX:127\|mux_vrc:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cnt4.bdf 1 1 " "Warning: Using design file cnt4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Info: Found entity 1: cnt4" {  } { { "cnt4.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 dsplay:inst3\|dsp:48\|cnt4:212 " "Info: Elaborating entity \"cnt4\" for hierarchy \"dsplay:inst3\|dsp:48\|cnt4:212\"" {  } { { "dsp.bdf" "212" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { { 344 456 584 408 "212" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dsplay:inst3\|dsp:48\|cnt4:212\|lpm_counter:1 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"dsplay:inst3\|dsp:48\|cnt4:212\|lpm_counter:1\"" {  } { { "cnt4.bdf" "1" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt4.bdf" { { 144 272 408 344 "1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dsplay:inst3\|dsp:48\|cnt4:212\|lpm_counter:1 " "Info: Elaborated megafunction instantiation \"dsplay:inst3\|dsp:48\|cnt4:212\|lpm_counter:1\"" {  } { { "cnt4.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt4.bdf" { { 144 272 408 344 "1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsplay:inst3\|dsp:48\|cnt4:212\|lpm_counter:1 " "Info: Instantiated megafunction \"dsplay:inst3\|dsp:48\|cnt4:212\|lpm_counter:1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cnt4.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt4.bdf" { { 144 272 408 344 "1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_46i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_46i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_46i " "Info: Found entity 1: cntr_46i" {  } { { "db/cntr_46i.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/cntr_46i.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_46i dsplay:inst3\|dsp:48\|cnt4:212\|lpm_counter:1\|cntr_46i:auto_generated " "Info: Elaborating entity \"cntr_46i\" for hierarchy \"dsplay:inst3\|dsp:48\|cnt4:212\|lpm_counter:1\|cntr_46i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cnt3.bdf 1 1 " "Warning: Using design file cnt3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt3 " "Info: Found entity 1: cnt3" {  } { { "cnt3.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt3 dsplay:inst3\|dsp:48\|cnt3:216 " "Info: Elaborating entity \"cnt3\" for hierarchy \"dsplay:inst3\|dsp:48\|cnt3:216\"" {  } { { "dsp.bdf" "216" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/dsp.bdf" { { 424 560 688 488 "216" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\"" {  } { { "cnt3.bdf" "1" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt3.bdf" { { 144 272 408 344 "1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1 " "Info: Elaborated megafunction instantiation \"dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\"" {  } { { "cnt3.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt3.bdf" { { 144 272 408 344 "1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1 " "Info: Instantiated megafunction \"dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cnt3.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/cnt3.bdf" { { 144 272 408 344 "1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_26i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_26i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_26i " "Info: Found entity 1: cntr_26i" {  } { { "db/cntr_26i.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/cntr_26i.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_26i dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\|cntr_26i:auto_generated " "Info: Elaborating entity \"cntr_26i\" for hierarchy \"dsplay:inst3\|dsp:48\|cnt3:216\|lpm_counter:1\|cntr_26i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM8:inst38 " "Info: Elaborating entity \"RAM8\" for hierarchy \"RAM8:inst38\"" {  } { { "CPU5A.bdf" "inst38" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -96 168 384 40 "inst38" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM8:inst38\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM8:inst38\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "altsyncram_component" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/RAM8.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst38\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM8:inst38\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/RAM8.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst38\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM8:inst38\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_1.MIF " "Info: Parameter \"init_file\" = \"RAM_1.MIF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2 " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info: Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Info: Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM8.v" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/RAM8.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgk1 " "Info: Found entity 1: altsyncram_fgk1" {  } { { "db/altsyncram_fgk1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_fgk1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgk1 RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated " "Info: Elaborating entity \"altsyncram_fgk1\" for hierarchy \"RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rna2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rna2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rna2 " "Info: Found entity 1: altsyncram_rna2" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rna2 RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|altsyncram_rna2:altsyncram1 " "Info: Elaborating entity \"altsyncram_rna2\" for hierarchy \"RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|altsyncram_rna2:altsyncram1\"" {  } { { "db/altsyncram_fgk1.tdf" "altsyncram1" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_fgk1.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fgk1.tdf" "mgl_prim2" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_fgk1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fgk1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_fgk1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011314 " "Info: Parameter \"NODE_NAME\" = \"1380011314\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Info: Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Info: Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_fgk1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_fgk1.tdf" 37 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM8:inst38\|altsyncram:altsyncram_component\|altsyncram_fgk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"BUS\[7\]\" " "Warning: Converted tri-state node \"BUS\[7\]\" into a selector" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 35 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"BUS\[6\]\" " "Warning: Converted tri-state node \"BUS\[6\]\" into a selector" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 35 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"BUS\[5\]\" " "Warning: Converted tri-state node \"BUS\[5\]\" into a selector" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 35 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"BUS\[4\]\" " "Warning: Converted tri-state node \"BUS\[4\]\" into a selector" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 35 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"BUS\[3\]\" " "Warning: Converted tri-state node \"BUS\[3\]\" into a selector" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 35 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"BUS\[2\]\" " "Warning: Converted tri-state node \"BUS\[2\]\" into a selector" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 35 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"BUS\[1\]\" " "Warning: Converted tri-state node \"BUS\[1\]\" into a selector" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 35 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"BUS\[0\]\" " "Warning: Converted tri-state node \"BUS\[0\]\" into a selector" {  } { { "db/altsyncram_rna2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_rna2.tdf" 35 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Info: Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ALTSYNCRAM 1024 " "Info: Converted the following logical RAM block \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a17 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a17\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 651 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a4 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a4\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 183 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a15 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a15\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 579 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a16 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a16\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 615 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a9 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a9\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 363 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a10 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a10\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 399 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a11 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a11\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 435 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a22 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a22\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 831 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a23 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a23\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 867 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a19 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a19\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 723 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a20 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a20\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 759 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a21 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a21\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 795 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a18 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a18\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 687 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a14 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a14\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 543 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a12 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a12\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 471 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a6 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a6\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 255 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a1 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a1\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 75 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a3 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a3\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 147 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a0 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a0\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 39 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a8 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a8\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 327 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a2 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a2\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 111 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a5 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a5\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 219 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a13 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a13\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 507 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a7 " "Info: RAM block slice \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|ram_block3a7\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 291 2 0 } } { "db/altsyncram_hfd1.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_hfd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "uP_ROM.vhd" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/uP_ROM.vhd" 86 0 0 } } { "uPC.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uPC.bdf" { { -168 344 560 -32 "inst" "" } } } } { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -464 200 344 -112 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0 " "Info: Elaborated megafunction instantiation \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\"" {  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 39 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0 " "Info: Instantiated megafunction \"uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Info: Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Info: Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Info: Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Info: Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Info: Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Info: Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Info: Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Info: Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Info: Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Info: Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Info: Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Info: Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Info: Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ROM_5.mif " "Info: Parameter \"INIT_FILE\" = \"ROM_5.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Info: Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Info: Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Info: Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Info: Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Info: Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Info: Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Info: Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Info: Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Info: Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_jte2.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_jte2.tdf" 39 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_guk3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_guk3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_guk3 " "Info: Found entity 1: altsyncram_guk3" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15 " "Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 579 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15 " "Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 579 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15 " "Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 579 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15 " "Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 579 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15 " "Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 579 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15 " "Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 579 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15 " "Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 579 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst9\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst10\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch REGS_MD:inst7\|lpm_latch0:inst20\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15 " "Warning: Ports D and ENA on the latch are fed by the same signal uPC:inst2\|uP_ROM:inst\|altsyncram:altsyncram_component\|altsyncram_hfd1:auto_generated\|altsyncram_jte2:altsyncram1\|altsyncram:ram_block3a0\|altsyncram_guk3:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_guk3.tdf" "" { Text "C:/组成原理/CH5_Expt/DEMO51_CPU5/db/altsyncram_guk3.tdf" 579 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch ALU_MD:inst6\|REG0_2:inst10\|lpm_latch0:inst11\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal REGS_MD:inst7\|lpm_latch0:inst19\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst2\|uA_reg:inst18\|inst5 uPC:inst2\|uA_reg:inst18\|inst5~_emulated uPC:inst2\|uA_reg:inst18\|inst5~latch " "Warning (13310): Register \"uPC:inst2\|uA_reg:inst18\|inst5\" is converted into an equivalent circuit using register \"uPC:inst2\|uA_reg:inst18\|inst5~_emulated\" and latch \"uPC:inst2\|uA_reg:inst18\|inst5~latch\"" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 168 408 472 248 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst2\|uA_reg:inst18\|inst4 uPC:inst2\|uA_reg:inst18\|inst4~_emulated uPC:inst2\|uA_reg:inst18\|inst4~latch " "Warning (13310): Register \"uPC:inst2\|uA_reg:inst18\|inst4\" is converted into an equivalent circuit using register \"uPC:inst2\|uA_reg:inst18\|inst4~_emulated\" and latch \"uPC:inst2\|uA_reg:inst18\|inst4~latch\"" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 64 408 472 144 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst2\|uA_reg:inst18\|inst7 uPC:inst2\|uA_reg:inst18\|inst7~_emulated uPC:inst2\|uA_reg:inst18\|inst7~latch " "Warning (13310): Register \"uPC:inst2\|uA_reg:inst18\|inst7\" is converted into an equivalent circuit using register \"uPC:inst2\|uA_reg:inst18\|inst7~_emulated\" and latch \"uPC:inst2\|uA_reg:inst18\|inst7~latch\"" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 168 232 296 248 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst2\|uA_reg:inst18\|inst8 uPC:inst2\|uA_reg:inst18\|inst8~_emulated uPC:inst2\|uA_reg:inst18\|inst8~latch " "Warning (13310): Register \"uPC:inst2\|uA_reg:inst18\|inst8\" is converted into an equivalent circuit using register \"uPC:inst2\|uA_reg:inst18\|inst8~_emulated\" and latch \"uPC:inst2\|uA_reg:inst18\|inst8~latch\"" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 272 232 296 352 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst2\|uA_reg:inst18\|inst2 uPC:inst2\|uA_reg:inst18\|inst2~_emulated uPC:inst2\|uA_reg:inst18\|inst2~latch " "Warning (13310): Register \"uPC:inst2\|uA_reg:inst18\|inst2\" is converted into an equivalent circuit using register \"uPC:inst2\|uA_reg:inst18\|inst2~_emulated\" and latch \"uPC:inst2\|uA_reg:inst18\|inst2~latch\"" {  } { { "uA_reg.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/uA_reg.bdf" { { 64 232 296 144 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PA32 VCC " "Warning (13410): Pin \"PA32\" is stuck at VCC" {  } { { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { -56 1248 1424 -40 "PA32" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PA33 GND " "Warning (13410): Pin \"PA33\" is stuck at GND" {  } { { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { 16 1248 1424 32 "PA33" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PA34 GND " "Warning (13410): Pin \"PA34\" is stuck at GND" {  } { { "CPU5A.bdf" "" { Schematic "C:/组成原理/CH5_Expt/DEMO51_CPU5/CPU5A.bdf" { { 88 1248 1424 104 "PA34" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1008 " "Info: Implemented 1008 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "950 " "Info: Implemented 950 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 16:42:15 2024 " "Info: Processing ended: Wed Oct 09 16:42:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
