set_max_delay 4.0 -from pin* -rise_from [get_pins flop_Q] -fall_from pin* -through pin1 -rise_through and1 -fall_through ff* -rise_to clk2 -fall_to [get_ports {clk0}] -ignore_clock_latency -reset_path
