/******************************************************************************
*               (c) Copyright 2003 - 2010 SUNEXT TECHNOLOGY CO., LTD.
*                        All Right Reserved
*
* FILENAME: REG_wobble.h
*
*
* DESCRIPTION: This file contains register, bit and enum definitions
*              for RegHAL analysis of the WBL core.
*
* NOTE: This file is created automatically and should NOT be modified by hand.
*
**************************** SUNEXT CONFIDENTIAL *****************************/

#ifndef __REG_WOBBLE_H__
#define __REG_WOBBLE_H__

// Core register map
#define HAL_WBL_VERSION 1.54
#define HAL_WBL_BaseAddress 0xB0001000
#define HAL_WBLREG_MAP ((struct halWBLReg_Map*) (void *) HAL_WBL_BaseAddress)
__packed struct halWBLReg_Map
{
	HAL_Reg32 WBLINTS;                        //00000000
	HAL_Reg32 WBLINTE;                        //00000004
	HAL_Reg32 WBLINT;                         //00000008
	HAL_Reg32 ReservedBlk0[1];                //0000000C
	HAL_Reg32 ADCBUFCFG;                      //00000010
	HAL_Reg32 ReservedBlk1[3];                //00000014
	HAL_Reg32 WBLAGCCFG;                      //00000020
	HAL_Reg32 AGCDYNGA;                       //00000024
	HAL_Reg32 AMPMSCFG;                       //00000028
	HAL_Reg32 ReservedBlk2[1];                //0000002C
	HAL_Reg32 WBLAMP;                         //00000030
	HAL_Reg32 WBLAGCMON;                      //00000034
	HAL_Reg32 ReservedBlk3[6];                //00000038
	HAL_Reg32 WBPLLCFG1;                      //00000050
	HAL_Reg32 WBPLLCFG2;                      //00000054
	HAL_Reg32 WBLPLLFRQ;                      //00000058
	HAL_Reg32 PLLLCKCFG;                      //0000005C
	HAL_Reg32 WBPLLLCKS;                      //00000060
	HAL_Reg32 ReservedBlk4[7];                //00000064
	HAL_Reg32 ADRFLYCFG;                      //00000080
	HAL_Reg32 ADRFLYS;                        //00000084
	HAL_Reg32 ReservedBlk5[2];                //00000088
	HAL_Reg32 BDFLYCFG1;                      //00000090
	HAL_Reg32 BDFLYCFG2;                      //00000094
	HAL_Reg32 BDFLYS;                         //00000098
	HAL_Reg32 BDBTSYQL;                       //0000009C
	HAL_Reg32 HDWAPFCFG;                      //000000A0
	HAL_Reg32 HDWAPFLYS;                      //000000A4
	HAL_Reg32 ReservedBlk6[2];                //000000A8
	HAL_Reg32 ADFLYCFG1;                      //000000B0
	HAL_Reg32 ADFLYCFG2;                      //000000B4
	HAL_Reg32 ADFLYS;                         //000000B8
	HAL_Reg32 ReservedBlk7[1];                //000000BC
	HAL_Reg32 LPDETCFG;                       //000000C0
	HAL_Reg32 LPDETS;                         //000000C4
	HAL_Reg32 LPFLYCFG1;                      //000000C8
	HAL_Reg32 LPFLYCFG2;                      //000000CC
	HAL_Reg32 LPFLYS;                         //000000D0
	HAL_Reg32 LPWINCFG;                       //000000D4
	HAL_Reg32 ReservedBlk8[2];                //000000D8
	HAL_Reg32 DRWBDCFD;                       //000000E0
	HAL_Reg32 DRWBLDETS;                      //000000E4
	HAL_Reg32 ReservedBlk9[2];                //000000E8
	HAL_Reg32 BDFLYADDR;                      //000000F0
	HAL_Reg32 HRWAPADDR;                      //000000F4
	HAL_Reg32 HDWAPADDR;                      //000000F8
	HAL_Reg32 HDWAPBADR;                      //000000FC
	HAL_Reg32 ADFLYADR;                       //00000100
	HAL_Reg32 LPFLYADR;                       //00000104
	HAL_Reg32 LPDECADDR;                      //00000108
	HAL_Reg32 ReservedBlk10[1];               //0000010C
	HAL_Reg32 BDADRCFG;                       //00000110
	HAL_Reg32 HRADRCFG;                       //00000114
	HAL_Reg32 HDADRCFG;                       //00000118
	HAL_Reg32 HDBADRCFG;                      //0000011C
	HAL_Reg32 ADADRCFG;                       //00000120
	HAL_Reg32 LPADRCFG;                       //00000124
	HAL_Reg32 ReservedBlk11[2];               //00000128
	HAL_Reg32 ADBFRDDAT;                      //00000130
	HAL_Reg32 ADBFRDEND;                      //00000134
	HAL_Reg32 WBADBUFS;                       //00000138
	HAL_Reg32 ReservedBlk12[1];               //0000013C
	HAL_Reg32 WBADERRAT;                      //00000140
	HAL_Reg32 ReservedBlk13[7];               //00000144
	HAL_Reg32 BDTIMCFG1;                      //00000160
	HAL_Reg32 BDTIMCFG2;                      //00000164
	HAL_Reg32 ReservedBlk14[2];               //00000168
	HAL_Reg32 HDTIMCFG1;                      //00000170
	HAL_Reg32 HDTIMCFG2;                      //00000174
	HAL_Reg32 ReservedBlk15[2];               //00000178
	HAL_Reg32 DRTIMCFG1;                      //00000180
	HAL_Reg32 DRTIMCFG2;                      //00000184
	HAL_Reg32 DRTIMS1;                        //00000188
	HAL_Reg32 DRTIMS2;                        //0000018C
	HAL_Reg32 DRTIMDLY;                       //00000190
	HAL_Reg32 ReservedBlk16[3];               //00000194
	HAL_Reg32 WCGCFG1;                        //000001A0
	HAL_Reg32 ReservedBlk17[1];               //000001A4
	HAL_Reg32 WCGSTA;                         //000001A8
	HAL_Reg32 WRCLKFRQ;                       //000001AC
	HAL_Reg32 ReservedBlk18[4];               //000001B0
	HAL_Reg32 WBENIFCF1;                      //000001C0
	HAL_Reg32 WBENIFCF2;                      //000001C4
	HAL_Reg32 WBENIFCF3;                      //000001C8
	HAL_Reg32 ReservedBlk19[1];               //000001CC
	HAL_Reg32 NOISHPCFG;                      //000001D0
	HAL_Reg32 NSMON;                          //000001D4
	HAL_Reg32 ReservedBlk20[2];               //000001D8
	HAL_Reg32 CDWBLINTS;                      //000001E0
	HAL_Reg32 CDWBLINTE;                      //000001E4
	HAL_Reg32 CDWBLINT;                       //000001E8
	HAL_Reg32 ReservedBlk21[5];               //000001EC
	HAL_Reg32 ATPLLCFG;                       //00000200
	HAL_Reg32 ATPLLFRQ;                       //00000204
	HAL_Reg32 ReservedBlk22[6];               //00000208
	HAL_Reg32 ATFLYCFG;                       //00000220
	HAL_Reg32 ATFLYS;                         //00000224
	HAL_Reg32 ATFLYADR;                       //00000228
	HAL_Reg32 ATFLYMSF;                       //0000022C
	HAL_Reg32 ATADRCFG;                       //00000230
	HAL_Reg32 ATMSFRCFG;                      //00000234
	HAL_Reg32 ReservedBlk23[2];               //00000238
	HAL_Reg32 ATADBFRDD;                      //00000240
	HAL_Reg32 ATADBFRDE;                      //00000244
	HAL_Reg32 ATADBFS;                        //00000248
	HAL_Reg32 ReservedBlk24[1];               //0000024C
	HAL_Reg32 ATADERRAT;                      //00000250
	HAL_Reg32 ReservedBlk25[7];               //00000254
	HAL_Reg32 CDWCGCFG;                       //00000270
	HAL_Reg32 CDWCLKFRQ;                      //00000274
	HAL_Reg32 CDWCGS1;                        //00000278
	HAL_Reg32 CDWCGS2;                        //0000027C
	HAL_Reg32 ReservedBlk26[32];              //00000280
	HAL_Reg32 CSSMRCTL;                       //00000300
	HAL_Reg32 CSSPLRSTA;                      //00000304
	HAL_Reg32 WBLDBG;                         //00000308
	HAL_Reg32 WPLDBGCTL;                      //0000030C
	HAL_Reg32 ReservedBlk27[60];              //00000310
	HAL_Reg32 WPLDBGSTS;                      //00000400
};
// Register WBLINTS
#define HAL_WBL_DRHDROLKS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_DRHDROLKS_LSB         15
#define HAL_WBL_DRHDROLKS_MSB         15
#define HAL_WBL_DRHDROLKS_MASK        0x00008000
#define HAL_WBL_DRHDROLKS_TYPE        Bool
#define HAL_WBL_DRHDROLKS             HAL_WBL_DRHDROLKS_MASK
#define HAL_WBL_DRHDROLKS_READABLE    1
#define HAL_WBL_DRHDROLKS_WRITABLE    1
#define HAL_WBL_DRHDROLKS_SIGNED      0
#define HAL_WBL_DRHDROLKS_ADR         0xB0001000

#define HAL_WBL_DRHDRILKS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_DRHDRILKS_LSB         14
#define HAL_WBL_DRHDRILKS_MSB         14
#define HAL_WBL_DRHDRILKS_MASK        0x00004000
#define HAL_WBL_DRHDRILKS_TYPE        Bool
#define HAL_WBL_DRHDRILKS             HAL_WBL_DRHDRILKS_MASK
#define HAL_WBL_DRHDRILKS_READABLE    1
#define HAL_WBL_DRHDRILKS_WRITABLE    1
#define HAL_WBL_DRHDRILKS_SIGNED      0
#define HAL_WBL_DRHDRILKS_ADR         0xB0001000

#define HAL_WBL_DRHDRRSYS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_DRHDRRSYS_LSB         13
#define HAL_WBL_DRHDRRSYS_MSB         13
#define HAL_WBL_DRHDRRSYS_MASK        0x00002000
#define HAL_WBL_DRHDRRSYS_TYPE        Bool
#define HAL_WBL_DRHDRRSYS             HAL_WBL_DRHDRRSYS_MASK
#define HAL_WBL_DRHDRRSYS_READABLE    1
#define HAL_WBL_DRHDRRSYS_WRITABLE    1
#define HAL_WBL_DRHDRRSYS_SIGNED      0
#define HAL_WBL_DRHDRRSYS_ADR         0xB0001000

#define HAL_WBL_LCKAIDDIS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_LCKAIDDIS_LSB         12
#define HAL_WBL_LCKAIDDIS_MSB         12
#define HAL_WBL_LCKAIDDIS_MASK        0x00001000
#define HAL_WBL_LCKAIDDIS_TYPE        Bool
#define HAL_WBL_LCKAIDDIS             HAL_WBL_LCKAIDDIS_MASK
#define HAL_WBL_LCKAIDDIS_READABLE    1
#define HAL_WBL_LCKAIDDIS_WRITABLE    1
#define HAL_WBL_LCKAIDDIS_SIGNED      0
#define HAL_WBL_LCKAIDDIS_ADR         0xB0001000

#define HAL_WBL_LCKAIDENS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_LCKAIDENS_LSB         11
#define HAL_WBL_LCKAIDENS_MSB         11
#define HAL_WBL_LCKAIDENS_MASK        0x00000800
#define HAL_WBL_LCKAIDENS_TYPE        Bool
#define HAL_WBL_LCKAIDENS             HAL_WBL_LCKAIDENS_MASK
#define HAL_WBL_LCKAIDENS_READABLE    1
#define HAL_WBL_LCKAIDENS_WRITABLE    1
#define HAL_WBL_LCKAIDENS_SIGNED      0
#define HAL_WBL_LCKAIDENS_ADR         0xB0001000

#define HAL_WBL_ADDRRCHS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_ADDRRCHS_LSB         10
#define HAL_WBL_ADDRRCHS_MSB         10
#define HAL_WBL_ADDRRCHS_MASK        0x00000400
#define HAL_WBL_ADDRRCHS_TYPE        Bool
#define HAL_WBL_ADDRRCHS             HAL_WBL_ADDRRCHS_MASK
#define HAL_WBL_ADDRRCHS_READABLE    1
#define HAL_WBL_ADDRRCHS_WRITABLE    1
#define HAL_WBL_ADDRRCHS_SIGNED      0
#define HAL_WBL_ADDRRCHS_ADR         0xB0001000

#define HAL_WBL_NEWADDRS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_NEWADDRS_LSB         9
#define HAL_WBL_NEWADDRS_MSB         9
#define HAL_WBL_NEWADDRS_MASK        0x00000200
#define HAL_WBL_NEWADDRS_TYPE        Bool
#define HAL_WBL_NEWADDRS             HAL_WBL_NEWADDRS_MASK
#define HAL_WBL_NEWADDRS_READABLE    1
#define HAL_WBL_NEWADDRS_WRITABLE    1
#define HAL_WBL_NEWADDRS_SIGNED      0
#define HAL_WBL_NEWADDRS_ADR         0xB0001000

#define HAL_WBL_ADDRRESYS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_ADDRRESYS_LSB         8
#define HAL_WBL_ADDRRESYS_MSB         8
#define HAL_WBL_ADDRRESYS_MASK        0x00000100
#define HAL_WBL_ADDRRESYS_TYPE        Bool
#define HAL_WBL_ADDRRESYS             HAL_WBL_ADDRRESYS_MASK
#define HAL_WBL_ADDRRESYS_READABLE    1
#define HAL_WBL_ADDRRESYS_WRITABLE    1
#define HAL_WBL_ADDRRESYS_SIGNED      0
#define HAL_WBL_ADDRRESYS_ADR         0xB0001000

#define HAL_WBL_ADDROLCKS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_ADDROLCKS_LSB         7
#define HAL_WBL_ADDROLCKS_MSB         7
#define HAL_WBL_ADDROLCKS_MASK        0x00000080
#define HAL_WBL_ADDROLCKS_TYPE        Bool
#define HAL_WBL_ADDROLCKS             HAL_WBL_ADDROLCKS_MASK
#define HAL_WBL_ADDROLCKS_READABLE    1
#define HAL_WBL_ADDROLCKS_WRITABLE    1
#define HAL_WBL_ADDROLCKS_SIGNED      0
#define HAL_WBL_ADDROLCKS_ADR         0xB0001000

#define HAL_WBL_ADDRILCKS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_ADDRILCKS_LSB         6
#define HAL_WBL_ADDRILCKS_MSB         6
#define HAL_WBL_ADDRILCKS_MASK        0x00000040
#define HAL_WBL_ADDRILCKS_TYPE        Bool
#define HAL_WBL_ADDRILCKS             HAL_WBL_ADDRILCKS_MASK
#define HAL_WBL_ADDRILCKS_READABLE    1
#define HAL_WBL_ADDRILCKS_WRITABLE    1
#define HAL_WBL_ADDRILCKS_SIGNED      0
#define HAL_WBL_ADDRILCKS_ADR         0xB0001000

#define HAL_WBL_WDSYRESYS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_WDSYRESYS_LSB         5
#define HAL_WBL_WDSYRESYS_MSB         5
#define HAL_WBL_WDSYRESYS_MASK        0x00000020
#define HAL_WBL_WDSYRESYS_TYPE        Bool
#define HAL_WBL_WDSYRESYS             HAL_WBL_WDSYRESYS_MASK
#define HAL_WBL_WDSYRESYS_READABLE    1
#define HAL_WBL_WDSYRESYS_WRITABLE    1
#define HAL_WBL_WDSYRESYS_SIGNED      0
#define HAL_WBL_WDSYRESYS_ADR         0xB0001000

#define HAL_WBL_WDSYOLCKS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_WDSYOLCKS_LSB         4
#define HAL_WBL_WDSYOLCKS_MSB         4
#define HAL_WBL_WDSYOLCKS_MASK        0x00000010
#define HAL_WBL_WDSYOLCKS_TYPE        Bool
#define HAL_WBL_WDSYOLCKS             HAL_WBL_WDSYOLCKS_MASK
#define HAL_WBL_WDSYOLCKS_READABLE    1
#define HAL_WBL_WDSYOLCKS_WRITABLE    1
#define HAL_WBL_WDSYOLCKS_SIGNED      0
#define HAL_WBL_WDSYOLCKS_ADR         0xB0001000

#define HAL_WBL_WDSYILCKS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_WDSYILCKS_LSB         3
#define HAL_WBL_WDSYILCKS_MSB         3
#define HAL_WBL_WDSYILCKS_MASK        0x00000008
#define HAL_WBL_WDSYILCKS_TYPE        Bool
#define HAL_WBL_WDSYILCKS             HAL_WBL_WDSYILCKS_MASK
#define HAL_WBL_WDSYILCKS_READABLE    1
#define HAL_WBL_WDSYILCKS_WRITABLE    1
#define HAL_WBL_WDSYILCKS_SIGNED      0
#define HAL_WBL_WDSYILCKS_ADR         0xB0001000

#define HAL_WBL_BTSYRESYS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_BTSYRESYS_LSB         2
#define HAL_WBL_BTSYRESYS_MSB         2
#define HAL_WBL_BTSYRESYS_MASK        0x00000004
#define HAL_WBL_BTSYRESYS_TYPE        Bool
#define HAL_WBL_BTSYRESYS             HAL_WBL_BTSYRESYS_MASK
#define HAL_WBL_BTSYRESYS_READABLE    1
#define HAL_WBL_BTSYRESYS_WRITABLE    1
#define HAL_WBL_BTSYRESYS_SIGNED      0
#define HAL_WBL_BTSYRESYS_ADR         0xB0001000

#define HAL_WBL_BTSYOLCKS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_BTSYOLCKS_LSB         1
#define HAL_WBL_BTSYOLCKS_MSB         1
#define HAL_WBL_BTSYOLCKS_MASK        0x00000002
#define HAL_WBL_BTSYOLCKS_TYPE        Bool
#define HAL_WBL_BTSYOLCKS             HAL_WBL_BTSYOLCKS_MASK
#define HAL_WBL_BTSYOLCKS_READABLE    1
#define HAL_WBL_BTSYOLCKS_WRITABLE    1
#define HAL_WBL_BTSYOLCKS_SIGNED      0
#define HAL_WBL_BTSYOLCKS_ADR         0xB0001000

#define HAL_WBL_BTSYILCKS_REGISTER    (HAL_WBLREG_MAP->WBLINTS)
#define HAL_WBL_BTSYILCKS_LSB         0
#define HAL_WBL_BTSYILCKS_MSB         0
#define HAL_WBL_BTSYILCKS_MASK        0x00000001
#define HAL_WBL_BTSYILCKS_TYPE        Bool
#define HAL_WBL_BTSYILCKS             HAL_WBL_BTSYILCKS_MASK
#define HAL_WBL_BTSYILCKS_READABLE    1
#define HAL_WBL_BTSYILCKS_WRITABLE    1
#define HAL_WBL_BTSYILCKS_SIGNED      0
#define HAL_WBL_BTSYILCKS_ADR         0xB0001000

// Register WBLINTE
#define HAL_WBL_DRHDROLKE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_DRHDROLKE_LSB         15
#define HAL_WBL_DRHDROLKE_MSB         15
#define HAL_WBL_DRHDROLKE_MASK        0x00008000
#define HAL_WBL_DRHDROLKE_TYPE        Bool
#define HAL_WBL_DRHDROLKE             HAL_WBL_DRHDROLKE_MASK
#define HAL_WBL_DRHDROLKE_READABLE    1
#define HAL_WBL_DRHDROLKE_WRITABLE    1
#define HAL_WBL_DRHDROLKE_SIGNED      0
#define HAL_WBL_DRHDROLKE_ADR         0xB0001004

#define HAL_WBL_DRHDRILKE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_DRHDRILKE_LSB         14
#define HAL_WBL_DRHDRILKE_MSB         14
#define HAL_WBL_DRHDRILKE_MASK        0x00004000
#define HAL_WBL_DRHDRILKE_TYPE        Bool
#define HAL_WBL_DRHDRILKE             HAL_WBL_DRHDRILKE_MASK
#define HAL_WBL_DRHDRILKE_READABLE    1
#define HAL_WBL_DRHDRILKE_WRITABLE    1
#define HAL_WBL_DRHDRILKE_SIGNED      0
#define HAL_WBL_DRHDRILKE_ADR         0xB0001004

#define HAL_WBL_DRHDRRSYE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_DRHDRRSYE_LSB         13
#define HAL_WBL_DRHDRRSYE_MSB         13
#define HAL_WBL_DRHDRRSYE_MASK        0x00002000
#define HAL_WBL_DRHDRRSYE_TYPE        Bool
#define HAL_WBL_DRHDRRSYE             HAL_WBL_DRHDRRSYE_MASK
#define HAL_WBL_DRHDRRSYE_READABLE    1
#define HAL_WBL_DRHDRRSYE_WRITABLE    1
#define HAL_WBL_DRHDRRSYE_SIGNED      0
#define HAL_WBL_DRHDRRSYE_ADR         0xB0001004

#define HAL_WBL_LCKAIDDIE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_LCKAIDDIE_LSB         12
#define HAL_WBL_LCKAIDDIE_MSB         12
#define HAL_WBL_LCKAIDDIE_MASK        0x00001000
#define HAL_WBL_LCKAIDDIE_TYPE        Bool
#define HAL_WBL_LCKAIDDIE             HAL_WBL_LCKAIDDIE_MASK
#define HAL_WBL_LCKAIDDIE_READABLE    1
#define HAL_WBL_LCKAIDDIE_WRITABLE    1
#define HAL_WBL_LCKAIDDIE_SIGNED      0
#define HAL_WBL_LCKAIDDIE_ADR         0xB0001004

#define HAL_WBL_LCKAIDENE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_LCKAIDENE_LSB         11
#define HAL_WBL_LCKAIDENE_MSB         11
#define HAL_WBL_LCKAIDENE_MASK        0x00000800
#define HAL_WBL_LCKAIDENE_TYPE        Bool
#define HAL_WBL_LCKAIDENE             HAL_WBL_LCKAIDENE_MASK
#define HAL_WBL_LCKAIDENE_READABLE    1
#define HAL_WBL_LCKAIDENE_WRITABLE    1
#define HAL_WBL_LCKAIDENE_SIGNED      0
#define HAL_WBL_LCKAIDENE_ADR         0xB0001004

#define HAL_WBL_ADDRRCHE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_ADDRRCHE_LSB         10
#define HAL_WBL_ADDRRCHE_MSB         10
#define HAL_WBL_ADDRRCHE_MASK        0x00000400
#define HAL_WBL_ADDRRCHE_TYPE        Bool
#define HAL_WBL_ADDRRCHE             HAL_WBL_ADDRRCHE_MASK
#define HAL_WBL_ADDRRCHE_READABLE    1
#define HAL_WBL_ADDRRCHE_WRITABLE    1
#define HAL_WBL_ADDRRCHE_SIGNED      0
#define HAL_WBL_ADDRRCHE_ADR         0xB0001004

#define HAL_WBL_NEWADDRE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_NEWADDRE_LSB         9
#define HAL_WBL_NEWADDRE_MSB         9
#define HAL_WBL_NEWADDRE_MASK        0x00000200
#define HAL_WBL_NEWADDRE_TYPE        Bool
#define HAL_WBL_NEWADDRE             HAL_WBL_NEWADDRE_MASK
#define HAL_WBL_NEWADDRE_READABLE    1
#define HAL_WBL_NEWADDRE_WRITABLE    1
#define HAL_WBL_NEWADDRE_SIGNED      0
#define HAL_WBL_NEWADDRE_ADR         0xB0001004

#define HAL_WBL_ADDRRESYE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_ADDRRESYE_LSB         8
#define HAL_WBL_ADDRRESYE_MSB         8
#define HAL_WBL_ADDRRESYE_MASK        0x00000100
#define HAL_WBL_ADDRRESYE_TYPE        Bool
#define HAL_WBL_ADDRRESYE             HAL_WBL_ADDRRESYE_MASK
#define HAL_WBL_ADDRRESYE_READABLE    1
#define HAL_WBL_ADDRRESYE_WRITABLE    1
#define HAL_WBL_ADDRRESYE_SIGNED      0
#define HAL_WBL_ADDRRESYE_ADR         0xB0001004

#define HAL_WBL_ADDROLCKE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_ADDROLCKE_LSB         7
#define HAL_WBL_ADDROLCKE_MSB         7
#define HAL_WBL_ADDROLCKE_MASK        0x00000080
#define HAL_WBL_ADDROLCKE_TYPE        Bool
#define HAL_WBL_ADDROLCKE             HAL_WBL_ADDROLCKE_MASK
#define HAL_WBL_ADDROLCKE_READABLE    1
#define HAL_WBL_ADDROLCKE_WRITABLE    1
#define HAL_WBL_ADDROLCKE_SIGNED      0
#define HAL_WBL_ADDROLCKE_ADR         0xB0001004

#define HAL_WBL_ADDRILCKE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_ADDRILCKE_LSB         6
#define HAL_WBL_ADDRILCKE_MSB         6
#define HAL_WBL_ADDRILCKE_MASK        0x00000040
#define HAL_WBL_ADDRILCKE_TYPE        Bool
#define HAL_WBL_ADDRILCKE             HAL_WBL_ADDRILCKE_MASK
#define HAL_WBL_ADDRILCKE_READABLE    1
#define HAL_WBL_ADDRILCKE_WRITABLE    1
#define HAL_WBL_ADDRILCKE_SIGNED      0
#define HAL_WBL_ADDRILCKE_ADR         0xB0001004

#define HAL_WBL_WDSYRESYE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_WDSYRESYE_LSB         5
#define HAL_WBL_WDSYRESYE_MSB         5
#define HAL_WBL_WDSYRESYE_MASK        0x00000020
#define HAL_WBL_WDSYRESYE_TYPE        Bool
#define HAL_WBL_WDSYRESYE             HAL_WBL_WDSYRESYE_MASK
#define HAL_WBL_WDSYRESYE_READABLE    1
#define HAL_WBL_WDSYRESYE_WRITABLE    1
#define HAL_WBL_WDSYRESYE_SIGNED      0
#define HAL_WBL_WDSYRESYE_ADR         0xB0001004

#define HAL_WBL_WDSYOLCKE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_WDSYOLCKE_LSB         4
#define HAL_WBL_WDSYOLCKE_MSB         4
#define HAL_WBL_WDSYOLCKE_MASK        0x00000010
#define HAL_WBL_WDSYOLCKE_TYPE        Bool
#define HAL_WBL_WDSYOLCKE             HAL_WBL_WDSYOLCKE_MASK
#define HAL_WBL_WDSYOLCKE_READABLE    1
#define HAL_WBL_WDSYOLCKE_WRITABLE    1
#define HAL_WBL_WDSYOLCKE_SIGNED      0
#define HAL_WBL_WDSYOLCKE_ADR         0xB0001004

#define HAL_WBL_WDSYILCKE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_WDSYILCKE_LSB         3
#define HAL_WBL_WDSYILCKE_MSB         3
#define HAL_WBL_WDSYILCKE_MASK        0x00000008
#define HAL_WBL_WDSYILCKE_TYPE        Bool
#define HAL_WBL_WDSYILCKE             HAL_WBL_WDSYILCKE_MASK
#define HAL_WBL_WDSYILCKE_READABLE    1
#define HAL_WBL_WDSYILCKE_WRITABLE    1
#define HAL_WBL_WDSYILCKE_SIGNED      0
#define HAL_WBL_WDSYILCKE_ADR         0xB0001004

#define HAL_WBL_BTSYRESYE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_BTSYRESYE_LSB         2
#define HAL_WBL_BTSYRESYE_MSB         2
#define HAL_WBL_BTSYRESYE_MASK        0x00000004
#define HAL_WBL_BTSYRESYE_TYPE        Bool
#define HAL_WBL_BTSYRESYE             HAL_WBL_BTSYRESYE_MASK
#define HAL_WBL_BTSYRESYE_READABLE    1
#define HAL_WBL_BTSYRESYE_WRITABLE    1
#define HAL_WBL_BTSYRESYE_SIGNED      0
#define HAL_WBL_BTSYRESYE_ADR         0xB0001004

#define HAL_WBL_BTSYOLCKE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_BTSYOLCKE_LSB         1
#define HAL_WBL_BTSYOLCKE_MSB         1
#define HAL_WBL_BTSYOLCKE_MASK        0x00000002
#define HAL_WBL_BTSYOLCKE_TYPE        Bool
#define HAL_WBL_BTSYOLCKE             HAL_WBL_BTSYOLCKE_MASK
#define HAL_WBL_BTSYOLCKE_READABLE    1
#define HAL_WBL_BTSYOLCKE_WRITABLE    1
#define HAL_WBL_BTSYOLCKE_SIGNED      0
#define HAL_WBL_BTSYOLCKE_ADR         0xB0001004

#define HAL_WBL_BTSYILCKE_REGISTER    (HAL_WBLREG_MAP->WBLINTE)
#define HAL_WBL_BTSYILCKE_LSB         0
#define HAL_WBL_BTSYILCKE_MSB         0
#define HAL_WBL_BTSYILCKE_MASK        0x00000001
#define HAL_WBL_BTSYILCKE_TYPE        Bool
#define HAL_WBL_BTSYILCKE             HAL_WBL_BTSYILCKE_MASK
#define HAL_WBL_BTSYILCKE_READABLE    1
#define HAL_WBL_BTSYILCKE_WRITABLE    1
#define HAL_WBL_BTSYILCKE_SIGNED      0
#define HAL_WBL_BTSYILCKE_ADR         0xB0001004

// Register WBLINT
#define HAL_WBL_DRHDROLKI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_DRHDROLKI_LSB         15
#define HAL_WBL_DRHDROLKI_MSB         15
#define HAL_WBL_DRHDROLKI_MASK        0x00008000
#define HAL_WBL_DRHDROLKI_TYPE        Bool
#define HAL_WBL_DRHDROLKI             HAL_WBL_DRHDROLKI_MASK
#define HAL_WBL_DRHDROLKI_READABLE    1
#define HAL_WBL_DRHDROLKI_WRITABLE    0
#define HAL_WBL_DRHDROLKI_SIGNED      0
#define HAL_WBL_DRHDROLKI_ADR         0xB0001008

#define HAL_WBL_DRHDRILKI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_DRHDRILKI_LSB         14
#define HAL_WBL_DRHDRILKI_MSB         14
#define HAL_WBL_DRHDRILKI_MASK        0x00004000
#define HAL_WBL_DRHDRILKI_TYPE        Bool
#define HAL_WBL_DRHDRILKI             HAL_WBL_DRHDRILKI_MASK
#define HAL_WBL_DRHDRILKI_READABLE    1
#define HAL_WBL_DRHDRILKI_WRITABLE    0
#define HAL_WBL_DRHDRILKI_SIGNED      0
#define HAL_WBL_DRHDRILKI_ADR         0xB0001008

#define HAL_WBL_DRHDRRSYI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_DRHDRRSYI_LSB         13
#define HAL_WBL_DRHDRRSYI_MSB         13
#define HAL_WBL_DRHDRRSYI_MASK        0x00002000
#define HAL_WBL_DRHDRRSYI_TYPE        Bool
#define HAL_WBL_DRHDRRSYI             HAL_WBL_DRHDRRSYI_MASK
#define HAL_WBL_DRHDRRSYI_READABLE    1
#define HAL_WBL_DRHDRRSYI_WRITABLE    0
#define HAL_WBL_DRHDRRSYI_SIGNED      0
#define HAL_WBL_DRHDRRSYI_ADR         0xB0001008

#define HAL_WBL_LCKAIDDII_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_LCKAIDDII_LSB         12
#define HAL_WBL_LCKAIDDII_MSB         12
#define HAL_WBL_LCKAIDDII_MASK        0x00001000
#define HAL_WBL_LCKAIDDII_TYPE        Bool
#define HAL_WBL_LCKAIDDII             HAL_WBL_LCKAIDDII_MASK
#define HAL_WBL_LCKAIDDII_READABLE    1
#define HAL_WBL_LCKAIDDII_WRITABLE    0
#define HAL_WBL_LCKAIDDII_SIGNED      0
#define HAL_WBL_LCKAIDDII_ADR         0xB0001008

#define HAL_WBL_LCKAIDENI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_LCKAIDENI_LSB         11
#define HAL_WBL_LCKAIDENI_MSB         11
#define HAL_WBL_LCKAIDENI_MASK        0x00000800
#define HAL_WBL_LCKAIDENI_TYPE        Bool
#define HAL_WBL_LCKAIDENI             HAL_WBL_LCKAIDENI_MASK
#define HAL_WBL_LCKAIDENI_READABLE    1
#define HAL_WBL_LCKAIDENI_WRITABLE    0
#define HAL_WBL_LCKAIDENI_SIGNED      0
#define HAL_WBL_LCKAIDENI_ADR         0xB0001008

#define HAL_WBL_ADDRRCHI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_ADDRRCHI_LSB         10
#define HAL_WBL_ADDRRCHI_MSB         10
#define HAL_WBL_ADDRRCHI_MASK        0x00000400
#define HAL_WBL_ADDRRCHI_TYPE        Bool
#define HAL_WBL_ADDRRCHI             HAL_WBL_ADDRRCHI_MASK
#define HAL_WBL_ADDRRCHI_READABLE    1
#define HAL_WBL_ADDRRCHI_WRITABLE    0
#define HAL_WBL_ADDRRCHI_SIGNED      0
#define HAL_WBL_ADDRRCHI_ADR         0xB0001008

#define HAL_WBL_NEWADDRI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_NEWADDRI_LSB         9
#define HAL_WBL_NEWADDRI_MSB         9
#define HAL_WBL_NEWADDRI_MASK        0x00000200
#define HAL_WBL_NEWADDRI_TYPE        Bool
#define HAL_WBL_NEWADDRI             HAL_WBL_NEWADDRI_MASK
#define HAL_WBL_NEWADDRI_READABLE    1
#define HAL_WBL_NEWADDRI_WRITABLE    0
#define HAL_WBL_NEWADDRI_SIGNED      0
#define HAL_WBL_NEWADDRI_ADR         0xB0001008

#define HAL_WBL_ADDRRESYI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_ADDRRESYI_LSB         8
#define HAL_WBL_ADDRRESYI_MSB         8
#define HAL_WBL_ADDRRESYI_MASK        0x00000100
#define HAL_WBL_ADDRRESYI_TYPE        Bool
#define HAL_WBL_ADDRRESYI             HAL_WBL_ADDRRESYI_MASK
#define HAL_WBL_ADDRRESYI_READABLE    1
#define HAL_WBL_ADDRRESYI_WRITABLE    0
#define HAL_WBL_ADDRRESYI_SIGNED      0
#define HAL_WBL_ADDRRESYI_ADR         0xB0001008

#define HAL_WBL_ADDROLCKI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_ADDROLCKI_LSB         7
#define HAL_WBL_ADDROLCKI_MSB         7
#define HAL_WBL_ADDROLCKI_MASK        0x00000080
#define HAL_WBL_ADDROLCKI_TYPE        Bool
#define HAL_WBL_ADDROLCKI             HAL_WBL_ADDROLCKI_MASK
#define HAL_WBL_ADDROLCKI_READABLE    1
#define HAL_WBL_ADDROLCKI_WRITABLE    0
#define HAL_WBL_ADDROLCKI_SIGNED      0
#define HAL_WBL_ADDROLCKI_ADR         0xB0001008

#define HAL_WBL_ADDRILCKI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_ADDRILCKI_LSB         6
#define HAL_WBL_ADDRILCKI_MSB         6
#define HAL_WBL_ADDRILCKI_MASK        0x00000040
#define HAL_WBL_ADDRILCKI_TYPE        Bool
#define HAL_WBL_ADDRILCKI             HAL_WBL_ADDRILCKI_MASK
#define HAL_WBL_ADDRILCKI_READABLE    1
#define HAL_WBL_ADDRILCKI_WRITABLE    0
#define HAL_WBL_ADDRILCKI_SIGNED      0
#define HAL_WBL_ADDRILCKI_ADR         0xB0001008

#define HAL_WBL_WDSYRESYI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_WDSYRESYI_LSB         5
#define HAL_WBL_WDSYRESYI_MSB         5
#define HAL_WBL_WDSYRESYI_MASK        0x00000020
#define HAL_WBL_WDSYRESYI_TYPE        Bool
#define HAL_WBL_WDSYRESYI             HAL_WBL_WDSYRESYI_MASK
#define HAL_WBL_WDSYRESYI_READABLE    1
#define HAL_WBL_WDSYRESYI_WRITABLE    0
#define HAL_WBL_WDSYRESYI_SIGNED      0
#define HAL_WBL_WDSYRESYI_ADR         0xB0001008

#define HAL_WBL_WDSYOLCKI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_WDSYOLCKI_LSB         4
#define HAL_WBL_WDSYOLCKI_MSB         4
#define HAL_WBL_WDSYOLCKI_MASK        0x00000010
#define HAL_WBL_WDSYOLCKI_TYPE        Bool
#define HAL_WBL_WDSYOLCKI             HAL_WBL_WDSYOLCKI_MASK
#define HAL_WBL_WDSYOLCKI_READABLE    1
#define HAL_WBL_WDSYOLCKI_WRITABLE    0
#define HAL_WBL_WDSYOLCKI_SIGNED      0
#define HAL_WBL_WDSYOLCKI_ADR         0xB0001008

#define HAL_WBL_WDSYILCKI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_WDSYILCKI_LSB         3
#define HAL_WBL_WDSYILCKI_MSB         3
#define HAL_WBL_WDSYILCKI_MASK        0x00000008
#define HAL_WBL_WDSYILCKI_TYPE        Bool
#define HAL_WBL_WDSYILCKI             HAL_WBL_WDSYILCKI_MASK
#define HAL_WBL_WDSYILCKI_READABLE    1
#define HAL_WBL_WDSYILCKI_WRITABLE    0
#define HAL_WBL_WDSYILCKI_SIGNED      0
#define HAL_WBL_WDSYILCKI_ADR         0xB0001008

#define HAL_WBL_BTSYRESYI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_BTSYRESYI_LSB         2
#define HAL_WBL_BTSYRESYI_MSB         2
#define HAL_WBL_BTSYRESYI_MASK        0x00000004
#define HAL_WBL_BTSYRESYI_TYPE        Bool
#define HAL_WBL_BTSYRESYI             HAL_WBL_BTSYRESYI_MASK
#define HAL_WBL_BTSYRESYI_READABLE    1
#define HAL_WBL_BTSYRESYI_WRITABLE    0
#define HAL_WBL_BTSYRESYI_SIGNED      0
#define HAL_WBL_BTSYRESYI_ADR         0xB0001008

#define HAL_WBL_BTSYOLCKI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_BTSYOLCKI_LSB         1
#define HAL_WBL_BTSYOLCKI_MSB         1
#define HAL_WBL_BTSYOLCKI_MASK        0x00000002
#define HAL_WBL_BTSYOLCKI_TYPE        Bool
#define HAL_WBL_BTSYOLCKI             HAL_WBL_BTSYOLCKI_MASK
#define HAL_WBL_BTSYOLCKI_READABLE    1
#define HAL_WBL_BTSYOLCKI_WRITABLE    0
#define HAL_WBL_BTSYOLCKI_SIGNED      0
#define HAL_WBL_BTSYOLCKI_ADR         0xB0001008

#define HAL_WBL_BTSYILCKI_REGISTER    (HAL_WBLREG_MAP->WBLINT)
#define HAL_WBL_BTSYILCKI_LSB         0
#define HAL_WBL_BTSYILCKI_MSB         0
#define HAL_WBL_BTSYILCKI_MASK        0x00000001
#define HAL_WBL_BTSYILCKI_TYPE        Bool
#define HAL_WBL_BTSYILCKI             HAL_WBL_BTSYILCKI_MASK
#define HAL_WBL_BTSYILCKI_READABLE    1
#define HAL_WBL_BTSYILCKI_WRITABLE    0
#define HAL_WBL_BTSYILCKI_SIGNED      0
#define HAL_WBL_BTSYILCKI_ADR         0xB0001008

// Register ADCBUFCFG
#define HAL_WBL_WBLADCINV_REGISTER    (HAL_WBLREG_MAP->ADCBUFCFG)
#define HAL_WBL_WBLADCINV_LSB         1
#define HAL_WBL_WBLADCINV_MSB         1
#define HAL_WBL_WBLADCINV_MASK        0x00000002
#define HAL_WBL_WBLADCINV_TYPE        Bool
#define HAL_WBL_WBLADCINV             HAL_WBL_WBLADCINV_MASK
#define HAL_WBL_WBLADCINV_READABLE    1
#define HAL_WBL_WBLADCINV_WRITABLE    1
#define HAL_WBL_WBLADCINV_SIGNED      0
#define HAL_WBL_WBLADCINV_ADR         0xB0001010

#define HAL_WBL_WBLADCTYP_REGISTER    (HAL_WBLREG_MAP->ADCBUFCFG)
#define HAL_WBL_WBLADCTYP_LSB         0
#define HAL_WBL_WBLADCTYP_MSB         0
#define HAL_WBL_WBLADCTYP_MASK        0x00000001
#define HAL_WBL_WBLADCTYP_TYPE        Bool
#define HAL_WBL_WBLADCTYP             HAL_WBL_WBLADCTYP_MASK
#define HAL_WBL_WBLADCTYP_READABLE    1
#define HAL_WBL_WBLADCTYP_WRITABLE    1
#define HAL_WBL_WBLADCTYP_SIGNED      0
#define HAL_WBL_WBLADCTYP_ADR         0xB0001010

// Register WBLAGCCFG
#define HAL_WBL_WBLAGCON_REGISTER    (HAL_WBLREG_MAP->WBLAGCCFG)
#define HAL_WBL_WBLAGCON_LSB         24
#define HAL_WBL_WBLAGCON_MSB         24
#define HAL_WBL_WBLAGCON_MASK        0x01000000
#define HAL_WBL_WBLAGCON_TYPE        Bool
#define HAL_WBL_WBLAGCON             HAL_WBL_WBLAGCON_MASK
#define HAL_WBL_WBLAGCON_READABLE    1
#define HAL_WBL_WBLAGCON_WRITABLE    1
#define HAL_WBL_WBLAGCON_SIGNED      0
#define HAL_WBL_WBLAGCON_ADR         0xB0001020

#define HAL_WBL_WBLSLWAGC_REGISTER    (HAL_WBLREG_MAP->WBLAGCCFG)
#define HAL_WBL_WBLSLWAGC_LSB         20
#define HAL_WBL_WBLSLWAGC_MSB         20
#define HAL_WBL_WBLSLWAGC_MASK        0x00100000
#define HAL_WBL_WBLSLWAGC_TYPE        Bool
#define HAL_WBL_WBLSLWAGC             HAL_WBL_WBLSLWAGC_MASK
#define HAL_WBL_WBLSLWAGC_READABLE    1
#define HAL_WBL_WBLSLWAGC_WRITABLE    1
#define HAL_WBL_WBLSLWAGC_SIGNED      0
#define HAL_WBL_WBLSLWAGC_ADR         0xB0001020

#define HAL_WBL_WAGCINTBW_REGISTER    (HAL_WBLREG_MAP->WBLAGCCFG)
#define HAL_WBL_WAGCINTBW_LSB         16
#define HAL_WBL_WAGCINTBW_MSB         19
#define HAL_WBL_WAGCINTBW_MASK        0x000F0000
#define HAL_WBL_WAGCINTBW_TYPE        halWBL_AGCAOCIntegratorBW_t
#define HAL_WBL_WAGCINTBW             HAL_WBL_WAGCINTBW_MASK
#define HAL_WBL_WAGCINTBW_READABLE    1
#define HAL_WBL_WAGCINTBW_WRITABLE    1
#define HAL_WBL_WAGCINTBW_SIGNED      0
#define HAL_WBL_WAGCINTBW_ADR         0xB0001020

#define HAL_WBL_WAGCTHRHI_REGISTER    (HAL_WBLREG_MAP->WBLAGCCFG)
#define HAL_WBL_WAGCTHRHI_LSB         8
#define HAL_WBL_WAGCTHRHI_MSB         15
#define HAL_WBL_WAGCTHRHI_MASK        0x0000FF00
#define HAL_WBL_WAGCTHRHI_TYPE        UByte
#define HAL_WBL_WAGCTHRHI             HAL_WBL_WAGCTHRHI_MASK
#define HAL_WBL_WAGCTHRHI_READABLE    1
#define HAL_WBL_WAGCTHRHI_WRITABLE    1
#define HAL_WBL_WAGCTHRHI_SIGNED      0
#define HAL_WBL_WAGCTHRHI_ADR         0xB0001020

#define HAL_WBL_WAGCTHRLO_REGISTER    (HAL_WBLREG_MAP->WBLAGCCFG)
#define HAL_WBL_WAGCTHRLO_LSB         0
#define HAL_WBL_WAGCTHRLO_MSB         7
#define HAL_WBL_WAGCTHRLO_MASK        0x000000FF
#define HAL_WBL_WAGCTHRLO_TYPE        UByte
#define HAL_WBL_WAGCTHRLO             HAL_WBL_WAGCTHRLO_MASK
#define HAL_WBL_WAGCTHRLO_READABLE    1
#define HAL_WBL_WAGCTHRLO_WRITABLE    1
#define HAL_WBL_WAGCTHRLO_SIGNED      0
#define HAL_WBL_WAGCTHRLO_ADR         0xB0001020

// Register AGCDYNGA
#define HAL_WBL_MAXDYNGA_REGISTER    (HAL_WBLREG_MAP->AGCDYNGA)
#define HAL_WBL_MAXDYNGA_LSB         24
#define HAL_WBL_MAXDYNGA_MSB         28
#define HAL_WBL_MAXDYNGA_MASK        0x1F000000
#define HAL_WBL_MAXDYNGA_TYPE        UByte
#define HAL_WBL_MAXDYNGA             HAL_WBL_MAXDYNGA_MASK
#define HAL_WBL_MAXDYNGA_READABLE    1
#define HAL_WBL_MAXDYNGA_WRITABLE    1
#define HAL_WBL_MAXDYNGA_SIGNED      0
#define HAL_WBL_MAXDYNGA_ADR         0xB0001024

#define HAL_WBL_MINDYNGA_REGISTER    (HAL_WBLREG_MAP->AGCDYNGA)
#define HAL_WBL_MINDYNGA_LSB         16
#define HAL_WBL_MINDYNGA_MSB         20
#define HAL_WBL_MINDYNGA_MASK        0x001F0000
#define HAL_WBL_MINDYNGA_TYPE        UByte
#define HAL_WBL_MINDYNGA             HAL_WBL_MINDYNGA_MASK
#define HAL_WBL_MINDYNGA_READABLE    1
#define HAL_WBL_MINDYNGA_WRITABLE    1
#define HAL_WBL_MINDYNGA_SIGNED      0
#define HAL_WBL_MINDYNGA_ADR         0xB0001024

#define HAL_WBL_WBLDYNGA_REGISTER    (HAL_WBLREG_MAP->AGCDYNGA)
#define HAL_WBL_WBLDYNGA_LSB         0
#define HAL_WBL_WBLDYNGA_MSB         4
#define HAL_WBL_WBLDYNGA_MASK        0x0000001F
#define HAL_WBL_WBLDYNGA_TYPE        UByte
#define HAL_WBL_WBLDYNGA             HAL_WBL_WBLDYNGA_MASK
#define HAL_WBL_WBLDYNGA_READABLE    1
#define HAL_WBL_WBLDYNGA_WRITABLE    1
#define HAL_WBL_WBLDYNGA_SIGNED      0
#define HAL_WBL_WBLDYNGA_ADR         0xB0001024

// Register AMPMSCFG
#define HAL_WBL_INVWBL_REGISTER    (HAL_WBLREG_MAP->AMPMSCFG)
#define HAL_WBL_INVWBL_LSB         16
#define HAL_WBL_INVWBL_MSB         16
#define HAL_WBL_INVWBL_MASK        0x00010000
#define HAL_WBL_INVWBL_TYPE        Bool
#define HAL_WBL_INVWBL             HAL_WBL_INVWBL_MASK
#define HAL_WBL_INVWBL_READABLE    1
#define HAL_WBL_INVWBL_WRITABLE    1
#define HAL_WBL_INVWBL_SIGNED      0
#define HAL_WBL_INVWBL_ADR         0xB0001028

#define HAL_WBL_AMPMSMOD_REGISTER    (HAL_WBLREG_MAP->AMPMSCFG)
#define HAL_WBL_AMPMSMOD_LSB         14
#define HAL_WBL_AMPMSMOD_MSB         15
#define HAL_WBL_AMPMSMOD_MASK        0x0000C000
#define HAL_WBL_AMPMSMOD_TYPE        halWBL_AmplMeasMode_t
#define HAL_WBL_AMPMSMOD             HAL_WBL_AMPMSMOD_MASK
#define HAL_WBL_AMPMSMOD_READABLE    1
#define HAL_WBL_AMPMSMOD_WRITABLE    1
#define HAL_WBL_AMPMSMOD_SIGNED      0
#define HAL_WBL_AMPMSMOD_ADR         0xB0001028

#define HAL_WBL_AMPATT_REGISTER    (HAL_WBLREG_MAP->AMPMSCFG)
#define HAL_WBL_AMPATT_LSB         11
#define HAL_WBL_AMPATT_MSB         13
#define HAL_WBL_AMPATT_MASK        0x00003800
#define HAL_WBL_AMPATT_TYPE        UByte
#define HAL_WBL_AMPATT             HAL_WBL_AMPATT_MASK
#define HAL_WBL_AMPATT_READABLE    1
#define HAL_WBL_AMPATT_WRITABLE    1
#define HAL_WBL_AMPATT_SIGNED      0
#define HAL_WBL_AMPATT_ADR         0xB0001028

#define HAL_WBL_AMPLPFBYP_REGISTER    (HAL_WBLREG_MAP->AMPMSCFG)
#define HAL_WBL_AMPLPFBYP_LSB         10
#define HAL_WBL_AMPLPFBYP_MSB         10
#define HAL_WBL_AMPLPFBYP_MASK        0x00000400
#define HAL_WBL_AMPLPFBYP_TYPE        Bool
#define HAL_WBL_AMPLPFBYP             HAL_WBL_AMPLPFBYP_MASK
#define HAL_WBL_AMPLPFBYP_READABLE    1
#define HAL_WBL_AMPLPFBYP_WRITABLE    1
#define HAL_WBL_AMPLPFBYP_SIGNED      0
#define HAL_WBL_AMPLPFBYP_ADR         0xB0001028

#define HAL_WBL_AMPLPFBW_REGISTER    (HAL_WBLREG_MAP->AMPMSCFG)
#define HAL_WBL_AMPLPFBW_LSB         7
#define HAL_WBL_AMPLPFBW_MSB         9
#define HAL_WBL_AMPLPFBW_MASK        0x00000380
#define HAL_WBL_AMPLPFBW_TYPE        halWBL_AmplitudeLPFBW_t
#define HAL_WBL_AMPLPFBW             HAL_WBL_AMPLPFBW_MASK
#define HAL_WBL_AMPLPFBW_READABLE    1
#define HAL_WBL_AMPLPFBW_WRITABLE    1
#define HAL_WBL_AMPLPFBW_SIGNED      0
#define HAL_WBL_AMPLPFBW_ADR         0xB0001028

#define HAL_WBL_INHPFCFGA_REGISTER    (HAL_WBLREG_MAP->AMPMSCFG)
#define HAL_WBL_INHPFCFGA_LSB         3
#define HAL_WBL_INHPFCFGA_MSB         6
#define HAL_WBL_INHPFCFGA_MASK        0x00000078
#define HAL_WBL_INHPFCFGA_TYPE        halWBL_InputHpfCfg_t
#define HAL_WBL_INHPFCFGA             HAL_WBL_INHPFCFGA_MASK
#define HAL_WBL_INHPFCFGA_READABLE    1
#define HAL_WBL_INHPFCFGA_WRITABLE    1
#define HAL_WBL_INHPFCFGA_SIGNED      0
#define HAL_WBL_INHPFCFGA_ADR         0xB0001028

#define HAL_WBL_INLPFCFGA_REGISTER    (HAL_WBLREG_MAP->AMPMSCFG)
#define HAL_WBL_INLPFCFGA_LSB         0
#define HAL_WBL_INLPFCFGA_MSB         2
#define HAL_WBL_INLPFCFGA_MASK        0x00000007
#define HAL_WBL_INLPFCFGA_TYPE        halWBL_InputLpfCfg_t
#define HAL_WBL_INLPFCFGA             HAL_WBL_INLPFCFGA_MASK
#define HAL_WBL_INLPFCFGA_READABLE    1
#define HAL_WBL_INLPFCFGA_WRITABLE    1
#define HAL_WBL_INLPFCFGA_SIGNED      0
#define HAL_WBL_INLPFCFGA_ADR         0xB0001028

// Register WBLAMP
#define HAL_WBL_WBLMINPK_REGISTER    (HAL_WBLREG_MAP->WBLAMP)
#define HAL_WBL_WBLMINPK_LSB         16
#define HAL_WBL_WBLMINPK_MSB         23
#define HAL_WBL_WBLMINPK_MASK        0x00FF0000
#define HAL_WBL_WBLMINPK_TYPE        SByte
#define HAL_WBL_WBLMINPK             HAL_WBL_WBLMINPK_MASK
#define HAL_WBL_WBLMINPK_READABLE    1
#define HAL_WBL_WBLMINPK_WRITABLE    0
#define HAL_WBL_WBLMINPK_SIGNED      1
#define HAL_WBL_WBLMINPK_ADR         0xB0001030

#define HAL_WBL_WBLMAXPK_REGISTER    (HAL_WBLREG_MAP->WBLAMP)
#define HAL_WBL_WBLMAXPK_LSB         8
#define HAL_WBL_WBLMAXPK_MSB         15
#define HAL_WBL_WBLMAXPK_MASK        0x0000FF00
#define HAL_WBL_WBLMAXPK_TYPE        SByte
#define HAL_WBL_WBLMAXPK             HAL_WBL_WBLMAXPK_MASK
#define HAL_WBL_WBLMAXPK_READABLE    1
#define HAL_WBL_WBLMAXPK_WRITABLE    0
#define HAL_WBL_WBLMAXPK_SIGNED      1
#define HAL_WBL_WBLMAXPK_ADR         0xB0001030

#define HAL_WBL_WBLAMP_REGISTER    (HAL_WBLREG_MAP->WBLAMP)
#define HAL_WBL_WBLAMP_LSB         0
#define HAL_WBL_WBLAMP_MSB         7
#define HAL_WBL_WBLAMP_MASK        0x000000FF
#define HAL_WBL_WBLAMP_TYPE        UByte
#define HAL_WBL_WBLAMP             HAL_WBL_WBLAMP_MASK
#define HAL_WBL_WBLAMP_READABLE    1
#define HAL_WBL_WBLAMP_WRITABLE    0
#define HAL_WBL_WBLAMP_SIGNED      0
#define HAL_WBL_WBLAMP_ADR         0xB0001030

// Register WBLAGCMON
#define HAL_WBL_GNDYNMON_REGISTER    (HAL_WBLREG_MAP->WBLAGCMON)
#define HAL_WBL_GNDYNMON_LSB         0
#define HAL_WBL_GNDYNMON_MSB         4
#define HAL_WBL_GNDYNMON_MASK        0x0000001F
#define HAL_WBL_GNDYNMON_TYPE        UByte
#define HAL_WBL_GNDYNMON             HAL_WBL_GNDYNMON_MASK
#define HAL_WBL_GNDYNMON_READABLE    1
#define HAL_WBL_GNDYNMON_WRITABLE    0
#define HAL_WBL_GNDYNMON_SIGNED      0
#define HAL_WBL_GNDYNMON_ADR         0xB0001034

// Register WBPLLCFG1
#define HAL_WBL_LPKLPFBYP_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_LPKLPFBYP_LSB         29
#define HAL_WBL_LPKLPFBYP_MSB         29
#define HAL_WBL_LPKLPFBYP_MASK        0x20000000
#define HAL_WBL_LPKLPFBYP_TYPE        Bool
#define HAL_WBL_LPKLPFBYP             HAL_WBL_LPKLPFBYP_MASK
#define HAL_WBL_LPKLPFBYP_READABLE    1
#define HAL_WBL_LPKLPFBYP_WRITABLE    1
#define HAL_WBL_LPKLPFBYP_SIGNED      0
#define HAL_WBL_LPKLPFBYP_ADR         0xB0001050

#define HAL_WBL_PRESETEN_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_PRESETEN_LSB         28
#define HAL_WBL_PRESETEN_MSB         28
#define HAL_WBL_PRESETEN_MASK        0x10000000
#define HAL_WBL_PRESETEN_TYPE        Bool
#define HAL_WBL_PRESETEN             HAL_WBL_PRESETEN_MASK
#define HAL_WBL_PRESETEN_READABLE    1
#define HAL_WBL_PRESETEN_WRITABLE    1
#define HAL_WBL_PRESETEN_SIGNED      0
#define HAL_WBL_PRESETEN_ADR         0xB0001050

#define HAL_WBL_LPKLPFCFG_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_LPKLPFCFG_LSB         24
#define HAL_WBL_LPKLPFCFG_MSB         26
#define HAL_WBL_LPKLPFCFG_MASK        0x07000000
#define HAL_WBL_LPKLPFCFG_TYPE        halWBL_LoopFilter_t
#define HAL_WBL_LPKLPFCFG             HAL_WBL_LPKLPFCFG_MASK
#define HAL_WBL_LPKLPFCFG_READABLE    1
#define HAL_WBL_LPKLPFCFG_WRITABLE    1
#define HAL_WBL_LPKLPFCFG_SIGNED      0
#define HAL_WBL_LPKLPFCFG_ADR         0xB0001050

#define HAL_WBL_LPKPCFG_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_LPKPCFG_LSB         20
#define HAL_WBL_LPKPCFG_MSB         23
#define HAL_WBL_LPKPCFG_MASK        0x00F00000
#define HAL_WBL_LPKPCFG_TYPE        halWBL_KP_t
#define HAL_WBL_LPKPCFG             HAL_WBL_LPKPCFG_MASK
#define HAL_WBL_LPKPCFG_READABLE    1
#define HAL_WBL_LPKPCFG_WRITABLE    1
#define HAL_WBL_LPKPCFG_SIGNED      0
#define HAL_WBL_LPKPCFG_ADR         0xB0001050

#define HAL_WBL_LPKICFG_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_LPKICFG_LSB         16
#define HAL_WBL_LPKICFG_MSB         19
#define HAL_WBL_LPKICFG_MASK        0x000F0000
#define HAL_WBL_LPKICFG_TYPE        halWBL_KI_t
#define HAL_WBL_LPKICFG             HAL_WBL_LPKICFG_MASK
#define HAL_WBL_LPKICFG_READABLE    1
#define HAL_WBL_LPKICFG_WRITABLE    1
#define HAL_WBL_LPKICFG_SIGNED      0
#define HAL_WBL_LPKICFG_ADR         0xB0001050

#define HAL_WBL_INGAINCFG_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_INGAINCFG_LSB         11
#define HAL_WBL_INGAINCFG_MSB         12
#define HAL_WBL_INGAINCFG_MASK        0x00001800
#define HAL_WBL_INGAINCFG_TYPE        halWBL_INPUTGAIN_t
#define HAL_WBL_INGAINCFG             HAL_WBL_INGAINCFG_MASK
#define HAL_WBL_INGAINCFG_READABLE    1
#define HAL_WBL_INGAINCFG_WRITABLE    1
#define HAL_WBL_INGAINCFG_SIGNED      0
#define HAL_WBL_INGAINCFG_ADR         0xB0001050

#define HAL_WBL_INCLIPCFG_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_INCLIPCFG_LSB         8
#define HAL_WBL_INCLIPCFG_MSB         10
#define HAL_WBL_INCLIPCFG_MASK        0x00000700
#define HAL_WBL_INCLIPCFG_TYPE        halWBL_INPUTCLIP_t
#define HAL_WBL_INCLIPCFG             HAL_WBL_INCLIPCFG_MASK
#define HAL_WBL_INCLIPCFG_READABLE    1
#define HAL_WBL_INCLIPCFG_WRITABLE    1
#define HAL_WBL_INCLIPCFG_SIGNED      0
#define HAL_WBL_INCLIPCFG_ADR         0xB0001050

#define HAL_WBL_INHPFCFG_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_INHPFCFG_LSB         4
#define HAL_WBL_INHPFCFG_MSB         7
#define HAL_WBL_INHPFCFG_MASK        0x000000F0
#define HAL_WBL_INHPFCFG_TYPE        halWBL_InputHpfCfg_t
#define HAL_WBL_INHPFCFG             HAL_WBL_INHPFCFG_MASK
#define HAL_WBL_INHPFCFG_READABLE    1
#define HAL_WBL_INHPFCFG_WRITABLE    1
#define HAL_WBL_INHPFCFG_SIGNED      0
#define HAL_WBL_INHPFCFG_ADR         0xB0001050

#define HAL_WBL_INLPFCFG_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_INLPFCFG_LSB         1
#define HAL_WBL_INLPFCFG_MSB         3
#define HAL_WBL_INLPFCFG_MASK        0x0000000E
#define HAL_WBL_INLPFCFG_TYPE        halWBL_InputLpfCfg_t
#define HAL_WBL_INLPFCFG             HAL_WBL_INLPFCFG_MASK
#define HAL_WBL_INLPFCFG_READABLE    1
#define HAL_WBL_INLPFCFG_WRITABLE    1
#define HAL_WBL_INLPFCFG_SIGNED      0
#define HAL_WBL_INLPFCFG_ADR         0xB0001050

#define HAL_WBL_INVWBLPLL_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG1)
#define HAL_WBL_INVWBLPLL_LSB         0
#define HAL_WBL_INVWBLPLL_MSB         0
#define HAL_WBL_INVWBLPLL_MASK        0x00000001
#define HAL_WBL_INVWBLPLL_TYPE        Bool
#define HAL_WBL_INVWBLPLL             HAL_WBL_INVWBLPLL_MASK
#define HAL_WBL_INVWBLPLL_READABLE    1
#define HAL_WBL_INVWBLPLL_WRITABLE    1
#define HAL_WBL_INVWBLPLL_SIGNED      0
#define HAL_WBL_INVWBLPLL_ADR         0xB0001050

// Register WBPLLCFG2
#define HAL_WBL_GENPRSCAL_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG2)
#define HAL_WBL_GENPRSCAL_LSB         19
#define HAL_WBL_GENPRSCAL_MSB         21
#define HAL_WBL_GENPRSCAL_MASK        0x00380000
#define HAL_WBL_GENPRSCAL_TYPE        halWBL_PrescalerCfg_t
#define HAL_WBL_GENPRSCAL             HAL_WBL_GENPRSCAL_MASK
#define HAL_WBL_GENPRSCAL_READABLE    1
#define HAL_WBL_GENPRSCAL_WRITABLE    1
#define HAL_WBL_GENPRSCAL_SIGNED      0
#define HAL_WBL_GENPRSCAL_ADR         0xB0001054

#define HAL_WBL_BEATFLCFG_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG2)
#define HAL_WBL_BEATFLCFG_LSB         17
#define HAL_WBL_BEATFLCFG_MSB         18
#define HAL_WBL_BEATFLCFG_MASK        0x00060000
#define HAL_WBL_BEATFLCFG_TYPE        halWBL_BeatFilterConfig_t
#define HAL_WBL_BEATFLCFG             HAL_WBL_BEATFLCFG_MASK
#define HAL_WBL_BEATFLCFG_READABLE    1
#define HAL_WBL_BEATFLCFG_WRITABLE    1
#define HAL_WBL_BEATFLCFG_SIGNED      0
#define HAL_WBL_BEATFLCFG_ADR         0xB0001054

#define HAL_WBL_BEATFLBYP_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG2)
#define HAL_WBL_BEATFLBYP_LSB         16
#define HAL_WBL_BEATFLBYP_MSB         16
#define HAL_WBL_BEATFLBYP_MASK        0x00010000
#define HAL_WBL_BEATFLBYP_TYPE        Bool
#define HAL_WBL_BEATFLBYP             HAL_WBL_BEATFLBYP_MASK
#define HAL_WBL_BEATFLBYP_READABLE    1
#define HAL_WBL_BEATFLBYP_WRITABLE    1
#define HAL_WBL_BEATFLBYP_SIGNED      0
#define HAL_WBL_BEATFLBYP_ADR         0xB0001054

#define HAL_WBL_PLLINTHIT_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG2)
#define HAL_WBL_PLLINTHIT_LSB         8
#define HAL_WBL_PLLINTHIT_MSB         15
#define HAL_WBL_PLLINTHIT_MASK        0x0000FF00
#define HAL_WBL_PLLINTHIT_TYPE        UByte
#define HAL_WBL_PLLINTHIT             HAL_WBL_PLLINTHIT_MASK
#define HAL_WBL_PLLINTHIT_READABLE    1
#define HAL_WBL_PLLINTHIT_WRITABLE    1
#define HAL_WBL_PLLINTHIT_SIGNED      0
#define HAL_WBL_PLLINTHIT_ADR         0xB0001054

#define HAL_WBL_PLLINTLOT_REGISTER    (HAL_WBLREG_MAP->WBPLLCFG2)
#define HAL_WBL_PLLINTLOT_LSB         0
#define HAL_WBL_PLLINTLOT_MSB         7
#define HAL_WBL_PLLINTLOT_MASK        0x000000FF
#define HAL_WBL_PLLINTLOT_TYPE        UByte
#define HAL_WBL_PLLINTLOT             HAL_WBL_PLLINTLOT_MASK
#define HAL_WBL_PLLINTLOT_READABLE    1
#define HAL_WBL_PLLINTLOT_WRITABLE    1
#define HAL_WBL_PLLINTLOT_SIGNED      0
#define HAL_WBL_PLLINTLOT_ADR         0xB0001054

// Register WBLPLLFRQ
#define HAL_WBL_WBLFREQ_REGISTER    (HAL_WBLREG_MAP->WBLPLLFRQ)
#define HAL_WBL_WBLFREQ_LSB         0
#define HAL_WBL_WBLFREQ_MSB         15
#define HAL_WBL_WBLFREQ_MASK        0x0000FFFF
#define HAL_WBL_WBLFREQ_TYPE        UInt16
#define HAL_WBL_WBLFREQ             HAL_WBL_WBLFREQ_MASK
#define HAL_WBL_WBLFREQ_READABLE    1
#define HAL_WBL_WBLFREQ_WRITABLE    1
#define HAL_WBL_WBLFREQ_SIGNED      0
#define HAL_WBL_WBLFREQ_ADR         0xB0001058

// Register PLLLCKCFG
#define HAL_WBL_LCKDETPER_REGISTER    (HAL_WBLREG_MAP->PLLLCKCFG)
#define HAL_WBL_LCKDETPER_LSB         22
#define HAL_WBL_LCKDETPER_MSB         25
#define HAL_WBL_LCKDETPER_MASK        0x03C00000
#define HAL_WBL_LCKDETPER_TYPE        UByte
#define HAL_WBL_LCKDETPER             HAL_WBL_LCKDETPER_MASK
#define HAL_WBL_LCKDETPER_READABLE    1
#define HAL_WBL_LCKDETPER_WRITABLE    1
#define HAL_WBL_LCKDETPER_SIGNED      0
#define HAL_WBL_LCKDETPER_ADR         0xB000105C

#define HAL_WBL_LCKDETTHR_REGISTER    (HAL_WBLREG_MAP->PLLLCKCFG)
#define HAL_WBL_LCKDETTHR_LSB         16
#define HAL_WBL_LCKDETTHR_MSB         21
#define HAL_WBL_LCKDETTHR_MASK        0x003F0000
#define HAL_WBL_LCKDETTHR_TYPE        UByte
#define HAL_WBL_LCKDETTHR             HAL_WBL_LCKDETTHR_MASK
#define HAL_WBL_LCKDETTHR_READABLE    1
#define HAL_WBL_LCKDETTHR_WRITABLE    1
#define HAL_WBL_LCKDETTHR_SIGNED      0
#define HAL_WBL_LCKDETTHR_ADR         0xB000105C

#define HAL_WBL_LCKAIDCFG_REGISTER    (HAL_WBLREG_MAP->PLLLCKCFG)
#define HAL_WBL_LCKAIDCFG_LSB         9
#define HAL_WBL_LCKAIDCFG_MSB         9
#define HAL_WBL_LCKAIDCFG_MASK        0x00000200
#define HAL_WBL_LCKAIDCFG_TYPE        Bool
#define HAL_WBL_LCKAIDCFG             HAL_WBL_LCKAIDCFG_MASK
#define HAL_WBL_LCKAIDCFG_READABLE    1
#define HAL_WBL_LCKAIDCFG_WRITABLE    1
#define HAL_WBL_LCKAIDCFG_SIGNED      0
#define HAL_WBL_LCKAIDCFG_ADR         0xB000105C

#define HAL_WBL_LCKAIDEN_REGISTER    (HAL_WBLREG_MAP->PLLLCKCFG)
#define HAL_WBL_LCKAIDEN_LSB         8
#define HAL_WBL_LCKAIDEN_MSB         8
#define HAL_WBL_LCKAIDEN_MASK        0x00000100
#define HAL_WBL_LCKAIDEN_TYPE        Bool
#define HAL_WBL_LCKAIDEN             HAL_WBL_LCKAIDEN_MASK
#define HAL_WBL_LCKAIDEN_READABLE    1
#define HAL_WBL_LCKAIDEN_WRITABLE    1
#define HAL_WBL_LCKAIDEN_SIGNED      0
#define HAL_WBL_LCKAIDEN_ADR         0xB000105C

#define HAL_WBL_LCKAIDPH_REGISTER    (HAL_WBLREG_MAP->PLLLCKCFG)
#define HAL_WBL_LCKAIDPH_LSB         0
#define HAL_WBL_LCKAIDPH_MSB         7
#define HAL_WBL_LCKAIDPH_MASK        0x000000FF
#define HAL_WBL_LCKAIDPH_TYPE        SByte
#define HAL_WBL_LCKAIDPH             HAL_WBL_LCKAIDPH_MASK
#define HAL_WBL_LCKAIDPH_READABLE    1
#define HAL_WBL_LCKAIDPH_WRITABLE    1
#define HAL_WBL_LCKAIDPH_SIGNED      1
#define HAL_WBL_LCKAIDPH_ADR         0xB000105C

// Register WBPLLLCKS
#define HAL_WBL_PLLLCKS_REGISTER    (HAL_WBLREG_MAP->WBPLLLCKS)
#define HAL_WBL_PLLLCKS_LSB         1
#define HAL_WBL_PLLLCKS_MSB         1
#define HAL_WBL_PLLLCKS_MASK        0x00000002
#define HAL_WBL_PLLLCKS_TYPE        Bool
#define HAL_WBL_PLLLCKS             HAL_WBL_PLLLCKS_MASK
#define HAL_WBL_PLLLCKS_READABLE    1
#define HAL_WBL_PLLLCKS_WRITABLE    0
#define HAL_WBL_PLLLCKS_SIGNED      0
#define HAL_WBL_PLLLCKS_ADR         0xB0001060

#define HAL_WBL_PLLLKAS_REGISTER    (HAL_WBLREG_MAP->WBPLLLCKS)
#define HAL_WBL_PLLLKAS_LSB         0
#define HAL_WBL_PLLLKAS_MSB         0
#define HAL_WBL_PLLLKAS_MASK        0x00000001
#define HAL_WBL_PLLLKAS_TYPE        Bool
#define HAL_WBL_PLLLKAS             HAL_WBL_PLLLKAS_MASK
#define HAL_WBL_PLLLKAS_READABLE    1
#define HAL_WBL_PLLLKAS_WRITABLE    0
#define HAL_WBL_PLLLKAS_SIGNED      0
#define HAL_WBL_PLLLKAS_ADR         0xB0001060

// Register ADRFLYCFG
#define HAL_WBL_RSTFLY_REGISTER    (HAL_WBLREG_MAP->ADRFLYCFG)
#define HAL_WBL_RSTFLY_LSB         0
#define HAL_WBL_RSTFLY_MSB         0
#define HAL_WBL_RSTFLY_MASK        0x00000001
#define HAL_WBL_RSTFLY_TYPE        Bool
#define HAL_WBL_RSTFLY             HAL_WBL_RSTFLY_MASK
#define HAL_WBL_RSTFLY_READABLE    1
#define HAL_WBL_RSTFLY_WRITABLE    1
#define HAL_WBL_RSTFLY_SIGNED      0
#define HAL_WBL_RSTFLY_ADR         0xB0001080

// Register ADRFLYS
#define HAL_WBL_LPBTLCKAI_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPBTLCKAI_LSB         31
#define HAL_WBL_LPBTLCKAI_MSB         31
#define HAL_WBL_LPBTLCKAI_MASK        0x80000000
#define HAL_WBL_LPBTLCKAI_TYPE        Bool
#define HAL_WBL_LPBTLCKAI             HAL_WBL_LPBTLCKAI_MASK
#define HAL_WBL_LPBTLCKAI_READABLE    1
#define HAL_WBL_LPBTLCKAI_WRITABLE    0
#define HAL_WBL_LPBTLCKAI_SIGNED      0
#define HAL_WBL_LPBTLCKAI_ADR         0xB0001084

#define HAL_WBL_LPADRLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPADRLCK_LSB         30
#define HAL_WBL_LPADRLCK_MSB         30
#define HAL_WBL_LPADRLCK_MASK        0x40000000
#define HAL_WBL_LPADRLCK_TYPE        Bool
#define HAL_WBL_LPADRLCK             HAL_WBL_LPADRLCK_MASK
#define HAL_WBL_LPADRLCK_READABLE    1
#define HAL_WBL_LPADRLCK_WRITABLE    0
#define HAL_WBL_LPADRLCK_SIGNED      0
#define HAL_WBL_LPADRLCK_ADR         0xB0001084

#define HAL_WBL_LPRELADLK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPRELADLK_LSB         29
#define HAL_WBL_LPRELADLK_MSB         29
#define HAL_WBL_LPRELADLK_MASK        0x20000000
#define HAL_WBL_LPRELADLK_TYPE        Bool
#define HAL_WBL_LPRELADLK             HAL_WBL_LPRELADLK_MASK
#define HAL_WBL_LPRELADLK_READABLE    1
#define HAL_WBL_LPRELADLK_WRITABLE    0
#define HAL_WBL_LPRELADLK_SIGNED      0
#define HAL_WBL_LPRELADLK_ADR         0xB0001084

#define HAL_WBL_LPWDLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPWDLCK_LSB         28
#define HAL_WBL_LPWDLCK_MSB         28
#define HAL_WBL_LPWDLCK_MASK        0x10000000
#define HAL_WBL_LPWDLCK_TYPE        Bool
#define HAL_WBL_LPWDLCK             HAL_WBL_LPWDLCK_MASK
#define HAL_WBL_LPWDLCK_READABLE    1
#define HAL_WBL_LPWDLCK_WRITABLE    0
#define HAL_WBL_LPWDLCK_SIGNED      0
#define HAL_WBL_LPWDLCK_ADR         0xB0001084

#define HAL_WBL_LPBTLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPBTLCK_LSB         27
#define HAL_WBL_LPBTLCK_MSB         27
#define HAL_WBL_LPBTLCK_MASK        0x08000000
#define HAL_WBL_LPBTLCK_TYPE        Bool
#define HAL_WBL_LPBTLCK             HAL_WBL_LPBTLCK_MASK
#define HAL_WBL_LPBTLCK_READABLE    1
#define HAL_WBL_LPBTLCK_WRITABLE    0
#define HAL_WBL_LPBTLCK_SIGNED      0
#define HAL_WBL_LPBTLCK_ADR         0xB0001084

#define HAL_WBL_LPADRRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPADRRES_LSB         26
#define HAL_WBL_LPADRRES_MSB         26
#define HAL_WBL_LPADRRES_MASK        0x04000000
#define HAL_WBL_LPADRRES_TYPE        Bool
#define HAL_WBL_LPADRRES             HAL_WBL_LPADRRES_MASK
#define HAL_WBL_LPADRRES_READABLE    1
#define HAL_WBL_LPADRRES_WRITABLE    0
#define HAL_WBL_LPADRRES_SIGNED      0
#define HAL_WBL_LPADRRES_ADR         0xB0001084

#define HAL_WBL_LPRELADRR_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPRELADRR_LSB         25
#define HAL_WBL_LPRELADRR_MSB         25
#define HAL_WBL_LPRELADRR_MASK        0x02000000
#define HAL_WBL_LPRELADRR_TYPE        Bool
#define HAL_WBL_LPRELADRR             HAL_WBL_LPRELADRR_MASK
#define HAL_WBL_LPRELADRR_READABLE    1
#define HAL_WBL_LPRELADRR_WRITABLE    0
#define HAL_WBL_LPRELADRR_SIGNED      0
#define HAL_WBL_LPRELADRR_ADR         0xB0001084

#define HAL_WBL_LPWDRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPWDRES_LSB         24
#define HAL_WBL_LPWDRES_MSB         24
#define HAL_WBL_LPWDRES_MASK        0x01000000
#define HAL_WBL_LPWDRES_TYPE        Bool
#define HAL_WBL_LPWDRES             HAL_WBL_LPWDRES_MASK
#define HAL_WBL_LPWDRES_READABLE    1
#define HAL_WBL_LPWDRES_WRITABLE    0
#define HAL_WBL_LPWDRES_SIGNED      0
#define HAL_WBL_LPWDRES_ADR         0xB0001084

#define HAL_WBL_LPBTRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_LPBTRES_LSB         23
#define HAL_WBL_LPBTRES_MSB         23
#define HAL_WBL_LPBTRES_MASK        0x00800000
#define HAL_WBL_LPBTRES_TYPE        Bool
#define HAL_WBL_LPBTRES             HAL_WBL_LPBTRES_MASK
#define HAL_WBL_LPBTRES_READABLE    1
#define HAL_WBL_LPBTRES_WRITABLE    0
#define HAL_WBL_LPBTRES_SIGNED      0
#define HAL_WBL_LPBTRES_ADR         0xB0001084

#define HAL_WBL_ADBTLKAID_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_ADBTLKAID_LSB         22
#define HAL_WBL_ADBTLKAID_MSB         22
#define HAL_WBL_ADBTLKAID_MASK        0x00400000
#define HAL_WBL_ADBTLKAID_TYPE        Bool
#define HAL_WBL_ADBTLKAID             HAL_WBL_ADBTLKAID_MASK
#define HAL_WBL_ADBTLKAID_READABLE    1
#define HAL_WBL_ADBTLKAID_WRITABLE    0
#define HAL_WBL_ADBTLKAID_SIGNED      0
#define HAL_WBL_ADBTLKAID_ADR         0xB0001084

#define HAL_WBL_ADADRLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_ADADRLCK_LSB         21
#define HAL_WBL_ADADRLCK_MSB         21
#define HAL_WBL_ADADRLCK_MASK        0x00200000
#define HAL_WBL_ADADRLCK_TYPE        Bool
#define HAL_WBL_ADADRLCK             HAL_WBL_ADADRLCK_MASK
#define HAL_WBL_ADADRLCK_READABLE    1
#define HAL_WBL_ADADRLCK_WRITABLE    0
#define HAL_WBL_ADADRLCK_SIGNED      0
#define HAL_WBL_ADADRLCK_ADR         0xB0001084

#define HAL_WBL_ADWDLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_ADWDLCK_LSB         20
#define HAL_WBL_ADWDLCK_MSB         20
#define HAL_WBL_ADWDLCK_MASK        0x00100000
#define HAL_WBL_ADWDLCK_TYPE        Bool
#define HAL_WBL_ADWDLCK             HAL_WBL_ADWDLCK_MASK
#define HAL_WBL_ADWDLCK_READABLE    1
#define HAL_WBL_ADWDLCK_WRITABLE    0
#define HAL_WBL_ADWDLCK_SIGNED      0
#define HAL_WBL_ADWDLCK_ADR         0xB0001084

#define HAL_WBL_ADBTLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_ADBTLCK_LSB         19
#define HAL_WBL_ADBTLCK_MSB         19
#define HAL_WBL_ADBTLCK_MASK        0x00080000
#define HAL_WBL_ADBTLCK_TYPE        Bool
#define HAL_WBL_ADBTLCK             HAL_WBL_ADBTLCK_MASK
#define HAL_WBL_ADBTLCK_READABLE    1
#define HAL_WBL_ADBTLCK_WRITABLE    0
#define HAL_WBL_ADBTLCK_SIGNED      0
#define HAL_WBL_ADBTLCK_ADR         0xB0001084

#define HAL_WBL_ADADRRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_ADADRRES_LSB         18
#define HAL_WBL_ADADRRES_MSB         18
#define HAL_WBL_ADADRRES_MASK        0x00040000
#define HAL_WBL_ADADRRES_TYPE        Bool
#define HAL_WBL_ADADRRES             HAL_WBL_ADADRRES_MASK
#define HAL_WBL_ADADRRES_READABLE    1
#define HAL_WBL_ADADRRES_WRITABLE    0
#define HAL_WBL_ADADRRES_SIGNED      0
#define HAL_WBL_ADADRRES_ADR         0xB0001084

#define HAL_WBL_ADWDRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_ADWDRES_LSB         17
#define HAL_WBL_ADWDRES_MSB         17
#define HAL_WBL_ADWDRES_MASK        0x00020000
#define HAL_WBL_ADWDRES_TYPE        Bool
#define HAL_WBL_ADWDRES             HAL_WBL_ADWDRES_MASK
#define HAL_WBL_ADWDRES_READABLE    1
#define HAL_WBL_ADWDRES_WRITABLE    0
#define HAL_WBL_ADWDRES_SIGNED      0
#define HAL_WBL_ADWDRES_ADR         0xB0001084

#define HAL_WBL_ADBTRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_ADBTRES_LSB         16
#define HAL_WBL_ADBTRES_MSB         16
#define HAL_WBL_ADBTRES_MASK        0x00010000
#define HAL_WBL_ADBTRES_TYPE        Bool
#define HAL_WBL_ADBTRES             HAL_WBL_ADBTRES_MASK
#define HAL_WBL_ADBTRES_READABLE    1
#define HAL_WBL_ADBTRES_WRITABLE    0
#define HAL_WBL_ADBTRES_SIGNED      0
#define HAL_WBL_ADBTRES_ADR         0xB0001084

#define HAL_WBL_HDWDUSLKA_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_HDWDUSLKA_LSB         14
#define HAL_WBL_HDWDUSLKA_MSB         14
#define HAL_WBL_HDWDUSLKA_MASK        0x00004000
#define HAL_WBL_HDWDUSLKA_TYPE        Bool
#define HAL_WBL_HDWDUSLKA             HAL_WBL_HDWDUSLKA_MASK
#define HAL_WBL_HDWDUSLKA_READABLE    1
#define HAL_WBL_HDWDUSLKA_WRITABLE    0
#define HAL_WBL_HDWDUSLKA_SIGNED      0
#define HAL_WBL_HDWDUSLKA_ADR         0xB0001084

#define HAL_WBL_HDWAPADRL_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_HDWAPADRL_LSB         13
#define HAL_WBL_HDWAPADRL_MSB         13
#define HAL_WBL_HDWAPADRL_MASK        0x00002000
#define HAL_WBL_HDWAPADRL_TYPE        Bool
#define HAL_WBL_HDWAPADRL             HAL_WBL_HDWAPADRL_MASK
#define HAL_WBL_HDWAPADRL_READABLE    1
#define HAL_WBL_HDWAPADRL_WRITABLE    0
#define HAL_WBL_HDWAPADRL_SIGNED      0
#define HAL_WBL_HDWAPADRL_ADR         0xB0001084

#define HAL_WBL_HDWDUSYLK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_HDWDUSYLK_LSB         12
#define HAL_WBL_HDWDUSYLK_MSB         12
#define HAL_WBL_HDWDUSYLK_MASK        0x00001000
#define HAL_WBL_HDWDUSYLK_TYPE        Bool
#define HAL_WBL_HDWDUSYLK             HAL_WBL_HDWDUSYLK_MASK
#define HAL_WBL_HDWDUSYLK_READABLE    1
#define HAL_WBL_HDWDUSYLK_WRITABLE    0
#define HAL_WBL_HDWDUSYLK_SIGNED      0
#define HAL_WBL_HDWDUSYLK_ADR         0xB0001084

#define HAL_WBL_HDWAPADRR_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_HDWAPADRR_LSB         9
#define HAL_WBL_HDWAPADRR_MSB         9
#define HAL_WBL_HDWAPADRR_MASK        0x00000200
#define HAL_WBL_HDWAPADRR_TYPE        Bool
#define HAL_WBL_HDWAPADRR             HAL_WBL_HDWAPADRR_MASK
#define HAL_WBL_HDWAPADRR_READABLE    1
#define HAL_WBL_HDWAPADRR_WRITABLE    0
#define HAL_WBL_HDWAPADRR_SIGNED      0
#define HAL_WBL_HDWAPADRR_ADR         0xB0001084

#define HAL_WBL_HDWDURES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_HDWDURES_LSB         8
#define HAL_WBL_HDWDURES_MSB         8
#define HAL_WBL_HDWDURES_MASK        0x00000100
#define HAL_WBL_HDWDURES_TYPE        Bool
#define HAL_WBL_HDWDURES             HAL_WBL_HDWDURES_MASK
#define HAL_WBL_HDWDURES_READABLE    1
#define HAL_WBL_HDWDURES_WRITABLE    0
#define HAL_WBL_HDWDURES_SIGNED      0
#define HAL_WBL_HDWDURES_ADR         0xB0001084

#define HAL_WBL_BDBTLKAID_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_BDBTLKAID_LSB         7
#define HAL_WBL_BDBTLKAID_MSB         7
#define HAL_WBL_BDBTLKAID_MASK        0x00000080
#define HAL_WBL_BDBTLKAID_TYPE        Bool
#define HAL_WBL_BDBTLKAID             HAL_WBL_BDBTLKAID_MASK
#define HAL_WBL_BDBTLKAID_READABLE    1
#define HAL_WBL_BDBTLKAID_WRITABLE    0
#define HAL_WBL_BDBTLKAID_SIGNED      0
#define HAL_WBL_BDBTLKAID_ADR         0xB0001084

#define HAL_WBL_BDADRLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_BDADRLCK_LSB         6
#define HAL_WBL_BDADRLCK_MSB         6
#define HAL_WBL_BDADRLCK_MASK        0x00000040
#define HAL_WBL_BDADRLCK_TYPE        Bool
#define HAL_WBL_BDADRLCK             HAL_WBL_BDADRLCK_MASK
#define HAL_WBL_BDADRLCK_READABLE    1
#define HAL_WBL_BDADRLCK_WRITABLE    0
#define HAL_WBL_BDADRLCK_SIGNED      0
#define HAL_WBL_BDADRLCK_ADR         0xB0001084

#define HAL_WBL_BDWDLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_BDWDLCK_LSB         5
#define HAL_WBL_BDWDLCK_MSB         5
#define HAL_WBL_BDWDLCK_MASK        0x00000020
#define HAL_WBL_BDWDLCK_TYPE        Bool
#define HAL_WBL_BDWDLCK             HAL_WBL_BDWDLCK_MASK
#define HAL_WBL_BDWDLCK_READABLE    1
#define HAL_WBL_BDWDLCK_WRITABLE    0
#define HAL_WBL_BDWDLCK_SIGNED      0
#define HAL_WBL_BDWDLCK_ADR         0xB0001084

#define HAL_WBL_BDBTLCK_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_BDBTLCK_LSB         4
#define HAL_WBL_BDBTLCK_MSB         4
#define HAL_WBL_BDBTLCK_MASK        0x00000010
#define HAL_WBL_BDBTLCK_TYPE        Bool
#define HAL_WBL_BDBTLCK             HAL_WBL_BDBTLCK_MASK
#define HAL_WBL_BDBTLCK_READABLE    1
#define HAL_WBL_BDBTLCK_WRITABLE    0
#define HAL_WBL_BDBTLCK_SIGNED      0
#define HAL_WBL_BDBTLCK_ADR         0xB0001084

#define HAL_WBL_BDADRRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_BDADRRES_LSB         2
#define HAL_WBL_BDADRRES_MSB         2
#define HAL_WBL_BDADRRES_MASK        0x00000004
#define HAL_WBL_BDADRRES_TYPE        Bool
#define HAL_WBL_BDADRRES             HAL_WBL_BDADRRES_MASK
#define HAL_WBL_BDADRRES_READABLE    1
#define HAL_WBL_BDADRRES_WRITABLE    0
#define HAL_WBL_BDADRRES_SIGNED      0
#define HAL_WBL_BDADRRES_ADR         0xB0001084

#define HAL_WBL_BDWDRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_BDWDRES_LSB         1
#define HAL_WBL_BDWDRES_MSB         1
#define HAL_WBL_BDWDRES_MASK        0x00000002
#define HAL_WBL_BDWDRES_TYPE        Bool
#define HAL_WBL_BDWDRES             HAL_WBL_BDWDRES_MASK
#define HAL_WBL_BDWDRES_READABLE    1
#define HAL_WBL_BDWDRES_WRITABLE    0
#define HAL_WBL_BDWDRES_SIGNED      0
#define HAL_WBL_BDWDRES_ADR         0xB0001084

#define HAL_WBL_BDBTRES_REGISTER    (HAL_WBLREG_MAP->ADRFLYS)
#define HAL_WBL_BDBTRES_LSB         0
#define HAL_WBL_BDBTRES_MSB         0
#define HAL_WBL_BDBTRES_MASK        0x00000001
#define HAL_WBL_BDBTRES_TYPE        Bool
#define HAL_WBL_BDBTRES             HAL_WBL_BDBTRES_MASK
#define HAL_WBL_BDBTRES_READABLE    1
#define HAL_WBL_BDBTRES_WRITABLE    0
#define HAL_WBL_BDBTRES_SIGNED      0
#define HAL_WBL_BDBTRES_ADR         0xB0001084

// Register BDFLYCFG1
#define HAL_WBL_BDWDMXCFD_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG1)
#define HAL_WBL_BDWDMXCFD_LSB         24
#define HAL_WBL_BDWDMXCFD_MSB         27
#define HAL_WBL_BDWDMXCFD_MASK        0x0F000000
#define HAL_WBL_BDWDMXCFD_TYPE        UByte
#define HAL_WBL_BDWDMXCFD             HAL_WBL_BDWDMXCFD_MASK
#define HAL_WBL_BDWDMXCFD_READABLE    1
#define HAL_WBL_BDWDMXCFD_WRITABLE    1
#define HAL_WBL_BDWDMXCFD_SIGNED      0
#define HAL_WBL_BDWDMXCFD_ADR         0xB0001090

#define HAL_WBL_BDWDHITHR_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG1)
#define HAL_WBL_BDWDHITHR_LSB         20
#define HAL_WBL_BDWDHITHR_MSB         23
#define HAL_WBL_BDWDHITHR_MASK        0x00F00000
#define HAL_WBL_BDWDHITHR_TYPE        UByte
#define HAL_WBL_BDWDHITHR             HAL_WBL_BDWDHITHR_MASK
#define HAL_WBL_BDWDHITHR_READABLE    1
#define HAL_WBL_BDWDHITHR_WRITABLE    1
#define HAL_WBL_BDWDHITHR_SIGNED      0
#define HAL_WBL_BDWDHITHR_ADR         0xB0001090

#define HAL_WBL_BDWDLOTHR_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG1)
#define HAL_WBL_BDWDLOTHR_LSB         16
#define HAL_WBL_BDWDLOTHR_MSB         19
#define HAL_WBL_BDWDLOTHR_MASK        0x000F0000
#define HAL_WBL_BDWDLOTHR_TYPE        UByte
#define HAL_WBL_BDWDLOTHR             HAL_WBL_BDWDLOTHR_MASK
#define HAL_WBL_BDWDLOTHR_READABLE    1
#define HAL_WBL_BDWDLOTHR_WRITABLE    1
#define HAL_WBL_BDWDLOTHR_SIGNED      0
#define HAL_WBL_BDWDLOTHR_ADR         0xB0001090

#define HAL_WBL_BDBTMXCFD_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG1)
#define HAL_WBL_BDBTMXCFD_LSB         12
#define HAL_WBL_BDBTMXCFD_MSB         15
#define HAL_WBL_BDBTMXCFD_MASK        0x0000F000
#define HAL_WBL_BDBTMXCFD_TYPE        UByte
#define HAL_WBL_BDBTMXCFD             HAL_WBL_BDBTMXCFD_MASK
#define HAL_WBL_BDBTMXCFD_READABLE    1
#define HAL_WBL_BDBTMXCFD_WRITABLE    1
#define HAL_WBL_BDBTMXCFD_SIGNED      0
#define HAL_WBL_BDBTMXCFD_ADR         0xB0001090

#define HAL_WBL_BDBTHITLA_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG1)
#define HAL_WBL_BDBTHITLA_LSB         8
#define HAL_WBL_BDBTHITLA_MSB         11
#define HAL_WBL_BDBTHITLA_MASK        0x00000F00
#define HAL_WBL_BDBTHITLA_TYPE        UByte
#define HAL_WBL_BDBTHITLA             HAL_WBL_BDBTHITLA_MASK
#define HAL_WBL_BDBTHITLA_READABLE    1
#define HAL_WBL_BDBTHITLA_WRITABLE    1
#define HAL_WBL_BDBTHITLA_SIGNED      0
#define HAL_WBL_BDBTHITLA_ADR         0xB0001090

#define HAL_WBL_BDBTHITHR_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG1)
#define HAL_WBL_BDBTHITHR_LSB         4
#define HAL_WBL_BDBTHITHR_MSB         7
#define HAL_WBL_BDBTHITHR_MASK        0x000000F0
#define HAL_WBL_BDBTHITHR_TYPE        UByte
#define HAL_WBL_BDBTHITHR             HAL_WBL_BDBTHITHR_MASK
#define HAL_WBL_BDBTHITHR_READABLE    1
#define HAL_WBL_BDBTHITHR_WRITABLE    1
#define HAL_WBL_BDBTHITHR_SIGNED      0
#define HAL_WBL_BDBTHITHR_ADR         0xB0001090

#define HAL_WBL_BDBTLOTHR_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG1)
#define HAL_WBL_BDBTLOTHR_LSB         0
#define HAL_WBL_BDBTLOTHR_MSB         3
#define HAL_WBL_BDBTLOTHR_MASK        0x0000000F
#define HAL_WBL_BDBTLOTHR_TYPE        UByte
#define HAL_WBL_BDBTLOTHR             HAL_WBL_BDBTLOTHR_MASK
#define HAL_WBL_BDBTLOTHR_READABLE    1
#define HAL_WBL_BDBTLOTHR_WRITABLE    1
#define HAL_WBL_BDBTLOTHR_SIGNED      0
#define HAL_WBL_BDBTLOTHR_ADR         0xB0001090

// Register BDFLYCFG2
#define HAL_WBL_MNWDFLYEN_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG2)
#define HAL_WBL_MNWDFLYEN_LSB         13
#define HAL_WBL_MNWDFLYEN_MSB         13
#define HAL_WBL_MNWDFLYEN_MASK        0x00002000
#define HAL_WBL_MNWDFLYEN_TYPE        Bool
#define HAL_WBL_MNWDFLYEN             HAL_WBL_MNWDFLYEN_MASK
#define HAL_WBL_MNWDFLYEN_READABLE    1
#define HAL_WBL_MNWDFLYEN_WRITABLE    1
#define HAL_WBL_MNWDFLYEN_SIGNED      0
#define HAL_WBL_MNWDFLYEN_ADR         0xB0001094

#define HAL_WBL_FRZFLYEN_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG2)
#define HAL_WBL_FRZFLYEN_LSB         12
#define HAL_WBL_FRZFLYEN_MSB         12
#define HAL_WBL_FRZFLYEN_MASK        0x00001000
#define HAL_WBL_FRZFLYEN_TYPE        Bool
#define HAL_WBL_FRZFLYEN             HAL_WBL_FRZFLYEN_MASK
#define HAL_WBL_FRZFLYEN_READABLE    1
#define HAL_WBL_FRZFLYEN_WRITABLE    1
#define HAL_WBL_FRZFLYEN_SIGNED      0
#define HAL_WBL_FRZFLYEN_ADR         0xB0001094

#define HAL_WBL_BDADMXCFD_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG2)
#define HAL_WBL_BDADMXCFD_LSB         8
#define HAL_WBL_BDADMXCFD_MSB         11
#define HAL_WBL_BDADMXCFD_MASK        0x00000F00
#define HAL_WBL_BDADMXCFD_TYPE        UByte
#define HAL_WBL_BDADMXCFD             HAL_WBL_BDADMXCFD_MASK
#define HAL_WBL_BDADMXCFD_READABLE    1
#define HAL_WBL_BDADMXCFD_WRITABLE    1
#define HAL_WBL_BDADMXCFD_SIGNED      0
#define HAL_WBL_BDADMXCFD_ADR         0xB0001094

#define HAL_WBL_BDADRHITH_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG2)
#define HAL_WBL_BDADRHITH_LSB         4
#define HAL_WBL_BDADRHITH_MSB         7
#define HAL_WBL_BDADRHITH_MASK        0x000000F0
#define HAL_WBL_BDADRHITH_TYPE        UByte
#define HAL_WBL_BDADRHITH             HAL_WBL_BDADRHITH_MASK
#define HAL_WBL_BDADRHITH_READABLE    1
#define HAL_WBL_BDADRHITH_WRITABLE    1
#define HAL_WBL_BDADRHITH_SIGNED      0
#define HAL_WBL_BDADRHITH_ADR         0xB0001094

#define HAL_WBL_BDADRLOTH_REGISTER    (HAL_WBLREG_MAP->BDFLYCFG2)
#define HAL_WBL_BDADRLOTH_LSB         0
#define HAL_WBL_BDADRLOTH_MSB         3
#define HAL_WBL_BDADRLOTH_MASK        0x0000000F
#define HAL_WBL_BDADRLOTH_TYPE        UByte
#define HAL_WBL_BDADRLOTH             HAL_WBL_BDADRLOTH_MASK
#define HAL_WBL_BDADRLOTH_READABLE    1
#define HAL_WBL_BDADRLOTH_WRITABLE    1
#define HAL_WBL_BDADRLOTH_SIGNED      0
#define HAL_WBL_BDADRLOTH_ADR         0xB0001094

// Register BDFLYS
#define HAL_WBL_BDADRCFD_REGISTER    (HAL_WBLREG_MAP->BDFLYS)
#define HAL_WBL_BDADRCFD_LSB         21
#define HAL_WBL_BDADRCFD_MSB         24
#define HAL_WBL_BDADRCFD_MASK        0x01E00000
#define HAL_WBL_BDADRCFD_TYPE        UByte
#define HAL_WBL_BDADRCFD             HAL_WBL_BDADRCFD_MASK
#define HAL_WBL_BDADRCFD_READABLE    1
#define HAL_WBL_BDADRCFD_WRITABLE    0
#define HAL_WBL_BDADRCFD_SIGNED      0
#define HAL_WBL_BDADRCFD_ADR         0xB0001098

#define HAL_WBL_BDWDCFD_REGISTER    (HAL_WBLREG_MAP->BDFLYS)
#define HAL_WBL_BDWDCFD_LSB         17
#define HAL_WBL_BDWDCFD_MSB         20
#define HAL_WBL_BDWDCFD_MASK        0x001E0000
#define HAL_WBL_BDWDCFD_TYPE        UByte
#define HAL_WBL_BDWDCFD             HAL_WBL_BDWDCFD_MASK
#define HAL_WBL_BDWDCFD_READABLE    1
#define HAL_WBL_BDWDCFD_WRITABLE    0
#define HAL_WBL_BDWDCFD_SIGNED      0
#define HAL_WBL_BDWDCFD_ADR         0xB0001098

#define HAL_WBL_BDBTCFD_REGISTER    (HAL_WBLREG_MAP->BDFLYS)
#define HAL_WBL_BDBTCFD_LSB         13
#define HAL_WBL_BDBTCFD_MSB         16
#define HAL_WBL_BDBTCFD_MASK        0x0001E000
#define HAL_WBL_BDBTCFD_TYPE        UByte
#define HAL_WBL_BDBTCFD             HAL_WBL_BDBTCFD_MASK
#define HAL_WBL_BDBTCFD_READABLE    1
#define HAL_WBL_BDBTCFD_WRITABLE    0
#define HAL_WBL_BDBTCFD_SIGNED      0
#define HAL_WBL_BDBTCFD_ADR         0xB0001098

#define HAL_WBL_MNFRZFLY_REGISTER    (HAL_WBLREG_MAP->BDFLYS)
#define HAL_WBL_MNFRZFLY_LSB         0
#define HAL_WBL_MNFRZFLY_MSB         3
#define HAL_WBL_MNFRZFLY_MASK        0x0000000F
#define HAL_WBL_MNFRZFLY_TYPE        SByte
#define HAL_WBL_MNFRZFLY             HAL_WBL_MNFRZFLY_MASK
#define HAL_WBL_MNFRZFLY_READABLE    1
#define HAL_WBL_MNFRZFLY_WRITABLE    0
#define HAL_WBL_MNFRZFLY_SIGNED      1
#define HAL_WBL_MNFRZFLY_ADR         0xB0001098

// Register BDBTSYQL
#define HAL_WBL_NZBTSYPOS_REGISTER    (HAL_WBLREG_MAP->BDBTSYQL)
#define HAL_WBL_NZBTSYPOS_LSB         20
#define HAL_WBL_NZBTSYPOS_MSB         29
#define HAL_WBL_NZBTSYPOS_MASK        0x3FF00000
#define HAL_WBL_NZBTSYPOS_TYPE        UInt16
#define HAL_WBL_NZBTSYPOS             HAL_WBL_NZBTSYPOS_MASK
#define HAL_WBL_NZBTSYPOS_READABLE    1
#define HAL_WBL_NZBTSYPOS_WRITABLE    0
#define HAL_WBL_NZBTSYPOS_SIGNED      0
#define HAL_WBL_NZBTSYPOS_ADR         0xB000109C

#define HAL_WBL_M1BTSYPOS_REGISTER    (HAL_WBLREG_MAP->BDBTSYQL)
#define HAL_WBL_M1BTSYPOS_LSB         10
#define HAL_WBL_M1BTSYPOS_MSB         19
#define HAL_WBL_M1BTSYPOS_MASK        0x000FFC00
#define HAL_WBL_M1BTSYPOS_TYPE        UInt16
#define HAL_WBL_M1BTSYPOS             HAL_WBL_M1BTSYPOS_MASK
#define HAL_WBL_M1BTSYPOS_READABLE    1
#define HAL_WBL_M1BTSYPOS_WRITABLE    0
#define HAL_WBL_M1BTSYPOS_SIGNED      0
#define HAL_WBL_M1BTSYPOS_ADR         0xB000109C

#define HAL_WBL_AMTBITSY_REGISTER    (HAL_WBLREG_MAP->BDBTSYQL)
#define HAL_WBL_AMTBITSY_LSB         0
#define HAL_WBL_AMTBITSY_MSB         9
#define HAL_WBL_AMTBITSY_MASK        0x000003FF
#define HAL_WBL_AMTBITSY_TYPE        UInt16
#define HAL_WBL_AMTBITSY             HAL_WBL_AMTBITSY_MASK
#define HAL_WBL_AMTBITSY_READABLE    1
#define HAL_WBL_AMTBITSY_WRITABLE    0
#define HAL_WBL_AMTBITSY_SIGNED      0
#define HAL_WBL_AMTBITSY_ADR         0xB000109C

// Register HDWAPFCFG
#define HAL_WBL_RAMLNDGRV_REGISTER    (HAL_WBLREG_MAP->HDWAPFCFG)
#define HAL_WBL_RAMLNDGRV_LSB         28
#define HAL_WBL_RAMLNDGRV_MSB         28
#define HAL_WBL_RAMLNDGRV_MASK        0x10000000
#define HAL_WBL_RAMLNDGRV_TYPE        Bool
#define HAL_WBL_RAMLNDGRV             HAL_WBL_RAMLNDGRV_MASK
#define HAL_WBL_RAMLNDGRV_READABLE    1
#define HAL_WBL_RAMLNDGRV_WRITABLE    1
#define HAL_WBL_RAMLNDGRV_SIGNED      0
#define HAL_WBL_RAMLNDGRV_ADR         0xB00010A0

#define HAL_WBL_WAPAMXCFD_REGISTER    (HAL_WBLREG_MAP->HDWAPFCFG)
#define HAL_WBL_WAPAMXCFD_LSB         24
#define HAL_WBL_WAPAMXCFD_MSB         27
#define HAL_WBL_WAPAMXCFD_MASK        0x0F000000
#define HAL_WBL_WAPAMXCFD_TYPE        UByte
#define HAL_WBL_WAPAMXCFD             HAL_WBL_WAPAMXCFD_MASK
#define HAL_WBL_WAPAMXCFD_READABLE    1
#define HAL_WBL_WAPAMXCFD_WRITABLE    1
#define HAL_WBL_WAPAMXCFD_SIGNED      0
#define HAL_WBL_WAPAMXCFD_ADR         0xB00010A0

#define HAL_WBL_WAPAHITHR_REGISTER    (HAL_WBLREG_MAP->HDWAPFCFG)
#define HAL_WBL_WAPAHITHR_LSB         20
#define HAL_WBL_WAPAHITHR_MSB         23
#define HAL_WBL_WAPAHITHR_MASK        0x00F00000
#define HAL_WBL_WAPAHITHR_TYPE        UByte
#define HAL_WBL_WAPAHITHR             HAL_WBL_WAPAHITHR_MASK
#define HAL_WBL_WAPAHITHR_READABLE    1
#define HAL_WBL_WAPAHITHR_WRITABLE    1
#define HAL_WBL_WAPAHITHR_SIGNED      0
#define HAL_WBL_WAPAHITHR_ADR         0xB00010A0

#define HAL_WBL_WAPALOTHR_REGISTER    (HAL_WBLREG_MAP->HDWAPFCFG)
#define HAL_WBL_WAPALOTHR_LSB         16
#define HAL_WBL_WAPALOTHR_MSB         19
#define HAL_WBL_WAPALOTHR_MASK        0x000F0000
#define HAL_WBL_WAPALOTHR_TYPE        UByte
#define HAL_WBL_WAPALOTHR             HAL_WBL_WAPALOTHR_MASK
#define HAL_WBL_WAPALOTHR_READABLE    1
#define HAL_WBL_WAPALOTHR_WRITABLE    1
#define HAL_WBL_WAPALOTHR_SIGNED      0
#define HAL_WBL_WAPALOTHR_ADR         0xB00010A0

#define HAL_WBL_WDUSMXCFD_REGISTER    (HAL_WBLREG_MAP->HDWAPFCFG)
#define HAL_WBL_WDUSMXCFD_LSB         12
#define HAL_WBL_WDUSMXCFD_MSB         15
#define HAL_WBL_WDUSMXCFD_MASK        0x0000F000
#define HAL_WBL_WDUSMXCFD_TYPE        UByte
#define HAL_WBL_WDUSMXCFD             HAL_WBL_WDUSMXCFD_MASK
#define HAL_WBL_WDUSMXCFD_READABLE    1
#define HAL_WBL_WDUSMXCFD_WRITABLE    1
#define HAL_WBL_WDUSMXCFD_SIGNED      0
#define HAL_WBL_WDUSMXCFD_ADR         0xB00010A0

#define HAL_WBL_WDUSHITHA_REGISTER    (HAL_WBLREG_MAP->HDWAPFCFG)
#define HAL_WBL_WDUSHITHA_LSB         8
#define HAL_WBL_WDUSHITHA_MSB         11
#define HAL_WBL_WDUSHITHA_MASK        0x00000F00
#define HAL_WBL_WDUSHITHA_TYPE        UByte
#define HAL_WBL_WDUSHITHA             HAL_WBL_WDUSHITHA_MASK
#define HAL_WBL_WDUSHITHA_READABLE    1
#define HAL_WBL_WDUSHITHA_WRITABLE    1
#define HAL_WBL_WDUSHITHA_SIGNED      0
#define HAL_WBL_WDUSHITHA_ADR         0xB00010A0

#define HAL_WBL_WDUSHITHR_REGISTER    (HAL_WBLREG_MAP->HDWAPFCFG)
#define HAL_WBL_WDUSHITHR_LSB         4
#define HAL_WBL_WDUSHITHR_MSB         7
#define HAL_WBL_WDUSHITHR_MASK        0x000000F0
#define HAL_WBL_WDUSHITHR_TYPE        UByte
#define HAL_WBL_WDUSHITHR             HAL_WBL_WDUSHITHR_MASK
#define HAL_WBL_WDUSHITHR_READABLE    1
#define HAL_WBL_WDUSHITHR_WRITABLE    1
#define HAL_WBL_WDUSHITHR_SIGNED      0
#define HAL_WBL_WDUSHITHR_ADR         0xB00010A0

#define HAL_WBL_WDUSLOTHR_REGISTER    (HAL_WBLREG_MAP->HDWAPFCFG)
#define HAL_WBL_WDUSLOTHR_LSB         0
#define HAL_WBL_WDUSLOTHR_MSB         3
#define HAL_WBL_WDUSLOTHR_MASK        0x0000000F
#define HAL_WBL_WDUSLOTHR_TYPE        UByte
#define HAL_WBL_WDUSLOTHR             HAL_WBL_WDUSLOTHR_MASK
#define HAL_WBL_WDUSLOTHR_READABLE    1
#define HAL_WBL_WDUSLOTHR_WRITABLE    1
#define HAL_WBL_WDUSLOTHR_SIGNED      0
#define HAL_WBL_WDUSLOTHR_ADR         0xB00010A0

// Register HDWAPFLYS
#define HAL_WBL_WAPADRCFD_REGISTER    (HAL_WBLREG_MAP->HDWAPFLYS)
#define HAL_WBL_WAPADRCFD_LSB         4
#define HAL_WBL_WAPADRCFD_MSB         7
#define HAL_WBL_WAPADRCFD_MASK        0x000000F0
#define HAL_WBL_WAPADRCFD_TYPE        UByte
#define HAL_WBL_WAPADRCFD             HAL_WBL_WAPADRCFD_MASK
#define HAL_WBL_WAPADRCFD_READABLE    1
#define HAL_WBL_WAPADRCFD_WRITABLE    0
#define HAL_WBL_WAPADRCFD_SIGNED      0
#define HAL_WBL_WAPADRCFD_ADR         0xB00010A4

#define HAL_WBL_WDUSYNCFD_REGISTER    (HAL_WBLREG_MAP->HDWAPFLYS)
#define HAL_WBL_WDUSYNCFD_LSB         0
#define HAL_WBL_WDUSYNCFD_MSB         3
#define HAL_WBL_WDUSYNCFD_MASK        0x0000000F
#define HAL_WBL_WDUSYNCFD_TYPE        UByte
#define HAL_WBL_WDUSYNCFD             HAL_WBL_WDUSYNCFD_MASK
#define HAL_WBL_WDUSYNCFD_READABLE    1
#define HAL_WBL_WDUSYNCFD_WRITABLE    0
#define HAL_WBL_WDUSYNCFD_SIGNED      0
#define HAL_WBL_WDUSYNCFD_ADR         0xB00010A4

// Register ADFLYCFG1
#define HAL_WBL_ADWDMXCFD_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG1)
#define HAL_WBL_ADWDMXCFD_LSB         24
#define HAL_WBL_ADWDMXCFD_MSB         27
#define HAL_WBL_ADWDMXCFD_MASK        0x0F000000
#define HAL_WBL_ADWDMXCFD_TYPE        UByte
#define HAL_WBL_ADWDMXCFD             HAL_WBL_ADWDMXCFD_MASK
#define HAL_WBL_ADWDMXCFD_READABLE    1
#define HAL_WBL_ADWDMXCFD_WRITABLE    1
#define HAL_WBL_ADWDMXCFD_SIGNED      0
#define HAL_WBL_ADWDMXCFD_ADR         0xB00010B0

#define HAL_WBL_ADWDHITHR_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG1)
#define HAL_WBL_ADWDHITHR_LSB         20
#define HAL_WBL_ADWDHITHR_MSB         23
#define HAL_WBL_ADWDHITHR_MASK        0x00F00000
#define HAL_WBL_ADWDHITHR_TYPE        UByte
#define HAL_WBL_ADWDHITHR             HAL_WBL_ADWDHITHR_MASK
#define HAL_WBL_ADWDHITHR_READABLE    1
#define HAL_WBL_ADWDHITHR_WRITABLE    1
#define HAL_WBL_ADWDHITHR_SIGNED      0
#define HAL_WBL_ADWDHITHR_ADR         0xB00010B0

#define HAL_WBL_ADWDLOTHR_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG1)
#define HAL_WBL_ADWDLOTHR_LSB         16
#define HAL_WBL_ADWDLOTHR_MSB         19
#define HAL_WBL_ADWDLOTHR_MASK        0x000F0000
#define HAL_WBL_ADWDLOTHR_TYPE        UByte
#define HAL_WBL_ADWDLOTHR             HAL_WBL_ADWDLOTHR_MASK
#define HAL_WBL_ADWDLOTHR_READABLE    1
#define HAL_WBL_ADWDLOTHR_WRITABLE    1
#define HAL_WBL_ADWDLOTHR_SIGNED      0
#define HAL_WBL_ADWDLOTHR_ADR         0xB00010B0

#define HAL_WBL_ADBTMXCFD_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG1)
#define HAL_WBL_ADBTMXCFD_LSB         12
#define HAL_WBL_ADBTMXCFD_MSB         15
#define HAL_WBL_ADBTMXCFD_MASK        0x0000F000
#define HAL_WBL_ADBTMXCFD_TYPE        UByte
#define HAL_WBL_ADBTMXCFD             HAL_WBL_ADBTMXCFD_MASK
#define HAL_WBL_ADBTMXCFD_READABLE    1
#define HAL_WBL_ADBTMXCFD_WRITABLE    1
#define HAL_WBL_ADBTMXCFD_SIGNED      0
#define HAL_WBL_ADBTMXCFD_ADR         0xB00010B0

#define HAL_WBL_ADBTHITLA_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG1)
#define HAL_WBL_ADBTHITLA_LSB         8
#define HAL_WBL_ADBTHITLA_MSB         11
#define HAL_WBL_ADBTHITLA_MASK        0x00000F00
#define HAL_WBL_ADBTHITLA_TYPE        UByte
#define HAL_WBL_ADBTHITLA             HAL_WBL_ADBTHITLA_MASK
#define HAL_WBL_ADBTHITLA_READABLE    1
#define HAL_WBL_ADBTHITLA_WRITABLE    1
#define HAL_WBL_ADBTHITLA_SIGNED      0
#define HAL_WBL_ADBTHITLA_ADR         0xB00010B0

#define HAL_WBL_ADBTHITHR_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG1)
#define HAL_WBL_ADBTHITHR_LSB         4
#define HAL_WBL_ADBTHITHR_MSB         7
#define HAL_WBL_ADBTHITHR_MASK        0x000000F0
#define HAL_WBL_ADBTHITHR_TYPE        UByte
#define HAL_WBL_ADBTHITHR             HAL_WBL_ADBTHITHR_MASK
#define HAL_WBL_ADBTHITHR_READABLE    1
#define HAL_WBL_ADBTHITHR_WRITABLE    1
#define HAL_WBL_ADBTHITHR_SIGNED      0
#define HAL_WBL_ADBTHITHR_ADR         0xB00010B0

#define HAL_WBL_ADBTLOTHR_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG1)
#define HAL_WBL_ADBTLOTHR_LSB         0
#define HAL_WBL_ADBTLOTHR_MSB         3
#define HAL_WBL_ADBTLOTHR_MASK        0x0000000F
#define HAL_WBL_ADBTLOTHR_TYPE        UByte
#define HAL_WBL_ADBTLOTHR             HAL_WBL_ADBTLOTHR_MASK
#define HAL_WBL_ADBTLOTHR_READABLE    1
#define HAL_WBL_ADBTLOTHR_WRITABLE    1
#define HAL_WBL_ADBTLOTHR_SIGNED      0
#define HAL_WBL_ADBTLOTHR_ADR         0xB00010B0

// Register ADFLYCFG2

#if (CHIP_REV >= 0xC0)

#define HAL_WBL_ADIPDELAY_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG2)
#define HAL_WBL_ADIPDELAY_LSB         16
#define HAL_WBL_ADIPDELAY_MSB         16
#define HAL_WBL_ADIPDELAY_MASK        0x00010000
#define HAL_WBL_ADIPDELAY_TYPE        Bool
#define HAL_WBL_ADIPDELAY             HAL_WBL_ADIPDELAY_MASK
#define HAL_WBL_ADIPDELAY_READABLE    1
#define HAL_WBL_ADIPDELAY_WRITABLE    1
#define HAL_WBL_ADIPDELAY_SIGNED      0
#define HAL_WBL_ADIPDELAY_ADR         0xB00010B4

#endif // #if (CHIP_REV >= 0xC0)

#define HAL_WBL_ADBSYDET_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG2)
#define HAL_WBL_ADBSYDET_LSB         14
#define HAL_WBL_ADBSYDET_MSB         14
#define HAL_WBL_ADBSYDET_MASK        0x00004000
#define HAL_WBL_ADBSYDET_TYPE        Bool
#define HAL_WBL_ADBSYDET             HAL_WBL_ADBSYDET_MASK
#define HAL_WBL_ADBSYDET_READABLE    1
#define HAL_WBL_ADBSYDET_WRITABLE    1
#define HAL_WBL_ADBSYDET_SIGNED      0
#define HAL_WBL_ADBSYDET_ADR         0xB00010B4

#define HAL_WBL_ADERCOON_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG2)
#define HAL_WBL_ADERCOON_LSB         12
#define HAL_WBL_ADERCOON_MSB         12
#define HAL_WBL_ADERCOON_MASK        0x00001000
#define HAL_WBL_ADERCOON_TYPE        Bool
#define HAL_WBL_ADERCOON             HAL_WBL_ADERCOON_MASK
#define HAL_WBL_ADERCOON_READABLE    1
#define HAL_WBL_ADERCOON_WRITABLE    1
#define HAL_WBL_ADERCOON_SIGNED      0
#define HAL_WBL_ADERCOON_ADR         0xB00010B4

#define HAL_WBL_ADADMXCFD_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG2)
#define HAL_WBL_ADADMXCFD_LSB         8
#define HAL_WBL_ADADMXCFD_MSB         11
#define HAL_WBL_ADADMXCFD_MASK        0x00000F00
#define HAL_WBL_ADADMXCFD_TYPE        UByte
#define HAL_WBL_ADADMXCFD             HAL_WBL_ADADMXCFD_MASK
#define HAL_WBL_ADADMXCFD_READABLE    1
#define HAL_WBL_ADADMXCFD_WRITABLE    1
#define HAL_WBL_ADADMXCFD_SIGNED      0
#define HAL_WBL_ADADMXCFD_ADR         0xB00010B4

#define HAL_WBL_ADADHITHR_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG2)
#define HAL_WBL_ADADHITHR_LSB         4
#define HAL_WBL_ADADHITHR_MSB         7
#define HAL_WBL_ADADHITHR_MASK        0x000000F0
#define HAL_WBL_ADADHITHR_TYPE        UByte
#define HAL_WBL_ADADHITHR             HAL_WBL_ADADHITHR_MASK
#define HAL_WBL_ADADHITHR_READABLE    1
#define HAL_WBL_ADADHITHR_WRITABLE    1
#define HAL_WBL_ADADHITHR_SIGNED      0
#define HAL_WBL_ADADHITHR_ADR         0xB00010B4

#define HAL_WBL_ADADLOTHR_REGISTER    (HAL_WBLREG_MAP->ADFLYCFG2)
#define HAL_WBL_ADADLOTHR_LSB         0
#define HAL_WBL_ADADLOTHR_MSB         3
#define HAL_WBL_ADADLOTHR_MASK        0x0000000F
#define HAL_WBL_ADADLOTHR_TYPE        UByte
#define HAL_WBL_ADADLOTHR             HAL_WBL_ADADLOTHR_MASK
#define HAL_WBL_ADADLOTHR_READABLE    1
#define HAL_WBL_ADADLOTHR_WRITABLE    1
#define HAL_WBL_ADADLOTHR_SIGNED      0
#define HAL_WBL_ADADLOTHR_ADR         0xB00010B4

// Register ADFLYS
#define HAL_WBL_ADADCFD_REGISTER    (HAL_WBLREG_MAP->ADFLYS)
#define HAL_WBL_ADADCFD_LSB         8
#define HAL_WBL_ADADCFD_MSB         11
#define HAL_WBL_ADADCFD_MASK        0x00000F00
#define HAL_WBL_ADADCFD_TYPE        UByte
#define HAL_WBL_ADADCFD             HAL_WBL_ADADCFD_MASK
#define HAL_WBL_ADADCFD_READABLE    1
#define HAL_WBL_ADADCFD_WRITABLE    0
#define HAL_WBL_ADADCFD_SIGNED      0
#define HAL_WBL_ADADCFD_ADR         0xB00010B8

#define HAL_WBL_ADWDCFD_REGISTER    (HAL_WBLREG_MAP->ADFLYS)
#define HAL_WBL_ADWDCFD_LSB         4
#define HAL_WBL_ADWDCFD_MSB         7
#define HAL_WBL_ADWDCFD_MASK        0x000000F0
#define HAL_WBL_ADWDCFD_TYPE        UByte
#define HAL_WBL_ADWDCFD             HAL_WBL_ADWDCFD_MASK
#define HAL_WBL_ADWDCFD_READABLE    1
#define HAL_WBL_ADWDCFD_WRITABLE    0
#define HAL_WBL_ADWDCFD_SIGNED      0
#define HAL_WBL_ADWDCFD_ADR         0xB00010B8

#define HAL_WBL_ADBTCFD_REGISTER    (HAL_WBLREG_MAP->ADFLYS)
#define HAL_WBL_ADBTCFD_LSB         0
#define HAL_WBL_ADBTCFD_MSB         3
#define HAL_WBL_ADBTCFD_MASK        0x0000000F
#define HAL_WBL_ADBTCFD_TYPE        UByte
#define HAL_WBL_ADBTCFD             HAL_WBL_ADBTCFD_MASK
#define HAL_WBL_ADBTCFD_READABLE    1
#define HAL_WBL_ADBTCFD_WRITABLE    0
#define HAL_WBL_ADBTCFD_SIGNED      0
#define HAL_WBL_ADBTCFD_ADR         0xB00010B8

// Register LPDETCFG
#define HAL_WBL_LPINVWBL_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPINVWBL_LSB         22
#define HAL_WBL_LPINVWBL_MSB         22
#define HAL_WBL_LPINVWBL_MASK        0x00400000
#define HAL_WBL_LPINVWBL_TYPE        Bool
#define HAL_WBL_LPINVWBL             HAL_WBL_LPINVWBL_MASK
#define HAL_WBL_LPINVWBL_READABLE    1
#define HAL_WBL_LPINVWBL_WRITABLE    1
#define HAL_WBL_LPINVWBL_SIGNED      0
#define HAL_WBL_LPINVWBL_ADR         0xB00010C0

#define HAL_WBL_LPIHPFCFG_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPIHPFCFG_LSB         18
#define HAL_WBL_LPIHPFCFG_MSB         21
#define HAL_WBL_LPIHPFCFG_MASK        0x003C0000
#define HAL_WBL_LPIHPFCFG_TYPE        halWBL_InputHpfCfg_t
#define HAL_WBL_LPIHPFCFG             HAL_WBL_LPIHPFCFG_MASK
#define HAL_WBL_LPIHPFCFG_READABLE    1
#define HAL_WBL_LPIHPFCFG_WRITABLE    1
#define HAL_WBL_LPIHPFCFG_SIGNED      0
#define HAL_WBL_LPIHPFCFG_ADR         0xB00010C0

#define HAL_WBL_LPILPFCFG_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPILPFCFG_LSB         15
#define HAL_WBL_LPILPFCFG_MSB         17
#define HAL_WBL_LPILPFCFG_MASK        0x00038000
#define HAL_WBL_LPILPFCFG_TYPE        halWBL_InputLpfCfg_t
#define HAL_WBL_LPILPFCFG             HAL_WBL_LPILPFCFG_MASK
#define HAL_WBL_LPILPFCFG_READABLE    1
#define HAL_WBL_LPILPFCFG_WRITABLE    1
#define HAL_WBL_LPILPFCFG_SIGNED      0
#define HAL_WBL_LPILPFCFG_ADR         0xB00010C0

#define HAL_WBL_LPATTACK_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPATTACK_LSB         12
#define HAL_WBL_LPATTACK_MSB         14
#define HAL_WBL_LPATTACK_MASK        0x00007000
#define HAL_WBL_LPATTACK_TYPE        UByte
#define HAL_WBL_LPATTACK             HAL_WBL_LPATTACK_MASK
#define HAL_WBL_LPATTACK_READABLE    1
#define HAL_WBL_LPATTACK_WRITABLE    1
#define HAL_WBL_LPATTACK_SIGNED      0
#define HAL_WBL_LPATTACK_ADR         0xB00010C0

#define HAL_WBL_LPDECAY_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPDECAY_LSB         9
#define HAL_WBL_LPDECAY_MSB         11
#define HAL_WBL_LPDECAY_MASK        0x00000E00
#define HAL_WBL_LPDECAY_TYPE        UByte
#define HAL_WBL_LPDECAY             HAL_WBL_LPDECAY_MASK
#define HAL_WBL_LPDECAY_READABLE    1
#define HAL_WBL_LPDECAY_WRITABLE    1
#define HAL_WBL_LPDECAY_SIGNED      0
#define HAL_WBL_LPDECAY_ADR         0xB00010C0

#define HAL_WBL_LPLPFBW_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPLPFBW_LSB         6
#define HAL_WBL_LPLPFBW_MSB         8
#define HAL_WBL_LPLPFBW_MASK        0x000001C0
#define HAL_WBL_LPLPFBW_TYPE        halWBL_LPP_LPFBW_t
#define HAL_WBL_LPLPFBW             HAL_WBL_LPLPFBW_MASK
#define HAL_WBL_LPLPFBW_READABLE    1
#define HAL_WBL_LPLPFBW_WRITABLE    1
#define HAL_WBL_LPLPFBW_SIGNED      0
#define HAL_WBL_LPLPFBW_ADR         0xB00010C0

#define HAL_WBL_LPLPFBYP_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPLPFBYP_LSB         5
#define HAL_WBL_LPLPFBYP_MSB         5
#define HAL_WBL_LPLPFBYP_MASK        0x00000020
#define HAL_WBL_LPLPFBYP_TYPE        Bool
#define HAL_WBL_LPLPFBYP             HAL_WBL_LPLPFBYP_MASK
#define HAL_WBL_LPLPFBYP_READABLE    1
#define HAL_WBL_LPLPFBYP_WRITABLE    1
#define HAL_WBL_LPLPFBYP_SIGNED      0
#define HAL_WBL_LPLPFBYP_ADR         0xB00010C0

#define HAL_WBL_LPDECLVL_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPDECLVL_LSB         2
#define HAL_WBL_LPDECLVL_MSB         4
#define HAL_WBL_LPDECLVL_MASK        0x0000001C
#define HAL_WBL_LPDECLVL_TYPE        halWBL_LPP_DECLEVEL_t
#define HAL_WBL_LPDECLVL             HAL_WBL_LPDECLVL_MASK
#define HAL_WBL_LPDECLVL_READABLE    1
#define HAL_WBL_LPDECLVL_WRITABLE    1
#define HAL_WBL_LPDECLVL_SIGNED      0
#define HAL_WBL_LPDECLVL_ADR         0xB00010C0

#define HAL_WBL_LPWIN_REGISTER    (HAL_WBLREG_MAP->LPDETCFG)
#define HAL_WBL_LPWIN_LSB         0
#define HAL_WBL_LPWIN_MSB         1
#define HAL_WBL_LPWIN_MASK        0x00000003
#define HAL_WBL_LPWIN_TYPE        halWBL_LPP_WINDOW_t
#define HAL_WBL_LPWIN             HAL_WBL_LPWIN_MASK
#define HAL_WBL_LPWIN_READABLE    1
#define HAL_WBL_LPWIN_WRITABLE    1
#define HAL_WBL_LPWIN_SIGNED      0
#define HAL_WBL_LPWIN_ADR         0xB00010C0

// Register LPDETS
#define HAL_WBL_LPMXPRPT_REGISTER    (HAL_WBLREG_MAP->LPDETS)
#define HAL_WBL_LPMXPRPT_LSB         16
#define HAL_WBL_LPMXPRPT_MSB         23
#define HAL_WBL_LPMXPRPT_MASK        0x00FF0000
#define HAL_WBL_LPMXPRPT_TYPE        UByte
#define HAL_WBL_LPMXPRPT             HAL_WBL_LPMXPRPT_MASK
#define HAL_WBL_LPMXPRPT_READABLE    1
#define HAL_WBL_LPMXPRPT_WRITABLE    0
#define HAL_WBL_LPMXPRPT_SIGNED      0
#define HAL_WBL_LPMXPRPT_ADR         0xB00010C4

#define HAL_WBL_LPMXWBL_REGISTER    (HAL_WBLREG_MAP->LPDETS)
#define HAL_WBL_LPMXWBL_LSB         8
#define HAL_WBL_LPMXWBL_MSB         15
#define HAL_WBL_LPMXWBL_MASK        0x0000FF00
#define HAL_WBL_LPMXWBL_TYPE        UByte
#define HAL_WBL_LPMXWBL             HAL_WBL_LPMXWBL_MASK
#define HAL_WBL_LPMXWBL_READABLE    1
#define HAL_WBL_LPMXWBL_WRITABLE    0
#define HAL_WBL_LPMXWBL_SIGNED      0
#define HAL_WBL_LPMXWBL_ADR         0xB00010C4

#define HAL_WBL_LPDECTHR_REGISTER    (HAL_WBLREG_MAP->LPDETS)
#define HAL_WBL_LPDECTHR_LSB         0
#define HAL_WBL_LPDECTHR_MSB         7
#define HAL_WBL_LPDECTHR_MASK        0x000000FF
#define HAL_WBL_LPDECTHR_TYPE        UByte
#define HAL_WBL_LPDECTHR             HAL_WBL_LPDECTHR_MASK
#define HAL_WBL_LPDECTHR_READABLE    1
#define HAL_WBL_LPDECTHR_WRITABLE    0
#define HAL_WBL_LPDECTHR_SIGNED      0
#define HAL_WBL_LPDECTHR_ADR         0xB00010C4

// Register LPFLYCFG1

#if (CHIP_REV >= 0xC0)

#define HAL_WBL_LPADRFLYVE_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPADRFLYVE_LSB         31
#define HAL_WBL_LPADRFLYVE_MSB         31
#define HAL_WBL_LPADRFLYVE_MASK        0x80000000
#define HAL_WBL_LPADRFLYVE_TYPE        Bool
#define HAL_WBL_LPADRFLYVE             HAL_WBL_LPADRFLYVE_MASK
#define HAL_WBL_LPADRFLYVE_READABLE    1
#define HAL_WBL_LPADRFLYVE_WRITABLE    1
#define HAL_WBL_LPADRFLYVE_SIGNED      0
#define HAL_WBL_LPADRFLYVE_ADR         0xB00010C8

#define HAL_WBL_LPLZBITRS_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPLZBITRS_LSB         30
#define HAL_WBL_LPLZBITRS_MSB         30
#define HAL_WBL_LPLZBITRS_MASK        0x40000000
#define HAL_WBL_LPLZBITRS_TYPE        Bool
#define HAL_WBL_LPLZBITRS             HAL_WBL_LPLZBITRS_MASK
#define HAL_WBL_LPLZBITRS_READABLE    1
#define HAL_WBL_LPLZBITRS_WRITABLE    1
#define HAL_WBL_LPLZBITRS_SIGNED      0
#define HAL_WBL_LPLZBITRS_ADR         0xB00010C8

#define HAL_WBL_LPRBSFLY_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPRBSFLY_LSB         29
#define HAL_WBL_LPRBSFLY_MSB         29
#define HAL_WBL_LPRBSFLY_MASK        0x20000000
#define HAL_WBL_LPRBSFLY_TYPE        Bool
#define HAL_WBL_LPRBSFLY             HAL_WBL_LPRBSFLY_MASK
#define HAL_WBL_LPRBSFLY_READABLE    1
#define HAL_WBL_LPRBSFLY_WRITABLE    1
#define HAL_WBL_LPRBSFLY_SIGNED      0
#define HAL_WBL_LPRBSFLY_ADR         0xB00010C8

#endif // #if (CHIP_REV >= 0xC0)

#define HAL_WBL_LPWDMXCFD_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPWDMXCFD_LSB         24
#define HAL_WBL_LPWDMXCFD_MSB         27
#define HAL_WBL_LPWDMXCFD_MASK        0x0F000000
#define HAL_WBL_LPWDMXCFD_TYPE        UByte
#define HAL_WBL_LPWDMXCFD             HAL_WBL_LPWDMXCFD_MASK
#define HAL_WBL_LPWDMXCFD_READABLE    1
#define HAL_WBL_LPWDMXCFD_WRITABLE    1
#define HAL_WBL_LPWDMXCFD_SIGNED      0
#define HAL_WBL_LPWDMXCFD_ADR         0xB00010C8

#define HAL_WBL_LPWDHITHR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPWDHITHR_LSB         20
#define HAL_WBL_LPWDHITHR_MSB         23
#define HAL_WBL_LPWDHITHR_MASK        0x00F00000
#define HAL_WBL_LPWDHITHR_TYPE        UByte
#define HAL_WBL_LPWDHITHR             HAL_WBL_LPWDHITHR_MASK
#define HAL_WBL_LPWDHITHR_READABLE    1
#define HAL_WBL_LPWDHITHR_WRITABLE    1
#define HAL_WBL_LPWDHITHR_SIGNED      0
#define HAL_WBL_LPWDHITHR_ADR         0xB00010C8

#define HAL_WBL_LPWDLOTHR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPWDLOTHR_LSB         16
#define HAL_WBL_LPWDLOTHR_MSB         19
#define HAL_WBL_LPWDLOTHR_MASK        0x000F0000
#define HAL_WBL_LPWDLOTHR_TYPE        UByte
#define HAL_WBL_LPWDLOTHR             HAL_WBL_LPWDLOTHR_MASK
#define HAL_WBL_LPWDLOTHR_READABLE    1
#define HAL_WBL_LPWDLOTHR_WRITABLE    1
#define HAL_WBL_LPWDLOTHR_SIGNED      0
#define HAL_WBL_LPWDLOTHR_ADR         0xB00010C8

#define HAL_WBL_LPBTMXCFD_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPBTMXCFD_LSB         12
#define HAL_WBL_LPBTMXCFD_MSB         15
#define HAL_WBL_LPBTMXCFD_MASK        0x0000F000
#define HAL_WBL_LPBTMXCFD_TYPE        UByte
#define HAL_WBL_LPBTMXCFD             HAL_WBL_LPBTMXCFD_MASK
#define HAL_WBL_LPBTMXCFD_READABLE    1
#define HAL_WBL_LPBTMXCFD_WRITABLE    1
#define HAL_WBL_LPBTMXCFD_SIGNED      0
#define HAL_WBL_LPBTMXCFD_ADR         0xB00010C8

#define HAL_WBL_LPBTHITLA_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPBTHITLA_LSB         8
#define HAL_WBL_LPBTHITLA_MSB         11
#define HAL_WBL_LPBTHITLA_MASK        0x00000F00
#define HAL_WBL_LPBTHITLA_TYPE        UByte
#define HAL_WBL_LPBTHITLA             HAL_WBL_LPBTHITLA_MASK
#define HAL_WBL_LPBTHITLA_READABLE    1
#define HAL_WBL_LPBTHITLA_WRITABLE    1
#define HAL_WBL_LPBTHITLA_SIGNED      0
#define HAL_WBL_LPBTHITLA_ADR         0xB00010C8

#define HAL_WBL_LPBTHITHR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPBTHITHR_LSB         4
#define HAL_WBL_LPBTHITHR_MSB         7
#define HAL_WBL_LPBTHITHR_MASK        0x000000F0
#define HAL_WBL_LPBTHITHR_TYPE        UByte
#define HAL_WBL_LPBTHITHR             HAL_WBL_LPBTHITHR_MASK
#define HAL_WBL_LPBTHITHR_READABLE    1
#define HAL_WBL_LPBTHITHR_WRITABLE    1
#define HAL_WBL_LPBTHITHR_SIGNED      0
#define HAL_WBL_LPBTHITHR_ADR         0xB00010C8

#define HAL_WBL_LPBTLOTHR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG1)
#define HAL_WBL_LPBTLOTHR_LSB         0
#define HAL_WBL_LPBTLOTHR_MSB         3
#define HAL_WBL_LPBTLOTHR_MASK        0x0000000F
#define HAL_WBL_LPBTLOTHR_TYPE        UByte
#define HAL_WBL_LPBTLOTHR             HAL_WBL_LPBTLOTHR_MASK
#define HAL_WBL_LPBTLOTHR_READABLE    1
#define HAL_WBL_LPBTLOTHR_WRITABLE    1
#define HAL_WBL_LPBTLOTHR_SIGNED      0
#define HAL_WBL_LPBTLOTHR_ADR         0xB00010C8

// Register LPFLYCFG2
#define HAL_WBL_LPFRZFLY_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPFRZFLY_LSB         31
#define HAL_WBL_LPFRZFLY_MSB         31
#define HAL_WBL_LPFRZFLY_MASK        0x80000000
#define HAL_WBL_LPFRZFLY_TYPE        Bool
#define HAL_WBL_LPFRZFLY             HAL_WBL_LPFRZFLY_MASK
#define HAL_WBL_LPFRZFLY_READABLE    1
#define HAL_WBL_LPFRZFLY_WRITABLE    1
#define HAL_WBL_LPFRZFLY_SIGNED      0
#define HAL_WBL_LPFRZFLY_ADR         0xB00010CC

#define HAL_WBL_INVLPADDR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_INVLPADDR_LSB         30
#define HAL_WBL_INVLPADDR_MSB         30
#define HAL_WBL_INVLPADDR_MASK        0x40000000
#define HAL_WBL_INVLPADDR_TYPE        Bool
#define HAL_WBL_INVLPADDR             HAL_WBL_INVLPADDR_MASK
#define HAL_WBL_INVLPADDR_READABLE    1
#define HAL_WBL_INVLPADDR_WRITABLE    1
#define HAL_WBL_INVLPADDR_SIGNED      0
#define HAL_WBL_INVLPADDR_ADR         0xB00010CC

#define HAL_WBL_LPMSKL1_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPMSKL1_LSB         29
#define HAL_WBL_LPMSKL1_MSB         29
#define HAL_WBL_LPMSKL1_MASK        0x20000000
#define HAL_WBL_LPMSKL1_TYPE        Bool
#define HAL_WBL_LPMSKL1             HAL_WBL_LPMSKL1_MASK
#define HAL_WBL_LPMSKL1_READABLE    1
#define HAL_WBL_LPMSKL1_WRITABLE    1
#define HAL_WBL_LPMSKL1_SIGNED      0
#define HAL_WBL_LPMSKL1_ADR         0xB00010CC

#define HAL_WBL_LPMSK2XMS_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPMSK2XMS_LSB         28
#define HAL_WBL_LPMSK2XMS_MSB         28
#define HAL_WBL_LPMSK2XMS_MASK        0x10000000
#define HAL_WBL_LPMSK2XMS_TYPE        Bool
#define HAL_WBL_LPMSK2XMS             HAL_WBL_LPMSK2XMS_MASK
#define HAL_WBL_LPMSK2XMS_READABLE    1
#define HAL_WBL_LPMSK2XMS_WRITABLE    1
#define HAL_WBL_LPMSK2XMS_SIGNED      0
#define HAL_WBL_LPMSK2XMS_ADR         0xB00010CC

#define HAL_WBL_LPMSK4MSB_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPMSK4MSB_LSB         27
#define HAL_WBL_LPMSK4MSB_MSB         27
#define HAL_WBL_LPMSK4MSB_MASK        0x08000000
#define HAL_WBL_LPMSK4MSB_TYPE        Bool
#define HAL_WBL_LPMSK4MSB             HAL_WBL_LPMSK4MSB_MASK
#define HAL_WBL_LPMSK4MSB_READABLE    1
#define HAL_WBL_LPMSK4MSB_WRITABLE    1
#define HAL_WBL_LPMSK4MSB_SIGNED      0
#define HAL_WBL_LPMSK4MSB_ADR         0xB00010CC

#define HAL_WBL_LPBSYDET_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPBSYDET_LSB         26
#define HAL_WBL_LPBSYDET_MSB         26
#define HAL_WBL_LPBSYDET_MASK        0x04000000
#define HAL_WBL_LPBSYDET_TYPE        Bool
#define HAL_WBL_LPBSYDET             HAL_WBL_LPBSYDET_MASK
#define HAL_WBL_LPBSYDET_READABLE    1
#define HAL_WBL_LPBSYDET_WRITABLE    1
#define HAL_WBL_LPBSYDET_SIGNED      0
#define HAL_WBL_LPBSYDET_ADR         0xB00010CC

#define HAL_WBL_LPEVENODD_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPEVENODD_LSB         25
#define HAL_WBL_LPEVENODD_MSB         25
#define HAL_WBL_LPEVENODD_MASK        0x02000000
#define HAL_WBL_LPEVENODD_TYPE        Bool
#define HAL_WBL_LPEVENODD             HAL_WBL_LPEVENODD_MASK
#define HAL_WBL_LPEVENODD_READABLE    1
#define HAL_WBL_LPEVENODD_WRITABLE    1
#define HAL_WBL_LPEVENODD_SIGNED      0
#define HAL_WBL_LPEVENODD_ADR         0xB00010CC

#define HAL_WBL_LPERCOON_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPERCOON_LSB         24
#define HAL_WBL_LPERCOON_MSB         24
#define HAL_WBL_LPERCOON_MASK        0x01000000
#define HAL_WBL_LPERCOON_TYPE        Bool
#define HAL_WBL_LPERCOON             HAL_WBL_LPERCOON_MASK
#define HAL_WBL_LPERCOON_READABLE    1
#define HAL_WBL_LPERCOON_WRITABLE    1
#define HAL_WBL_LPERCOON_SIGNED      0
#define HAL_WBL_LPERCOON_ADR         0xB00010CC

#define HAL_WBL_LPADMXCFD_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPADMXCFD_LSB         20
#define HAL_WBL_LPADMXCFD_MSB         23
#define HAL_WBL_LPADMXCFD_MASK        0x00F00000
#define HAL_WBL_LPADMXCFD_TYPE        UByte
#define HAL_WBL_LPADMXCFD             HAL_WBL_LPADMXCFD_MASK
#define HAL_WBL_LPADMXCFD_READABLE    1
#define HAL_WBL_LPADMXCFD_WRITABLE    1
#define HAL_WBL_LPADMXCFD_SIGNED      0
#define HAL_WBL_LPADMXCFD_ADR         0xB00010CC

#define HAL_WBL_LPADHITHR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPADHITHR_LSB         16
#define HAL_WBL_LPADHITHR_MSB         19
#define HAL_WBL_LPADHITHR_MASK        0x000F0000
#define HAL_WBL_LPADHITHR_TYPE        UByte
#define HAL_WBL_LPADHITHR             HAL_WBL_LPADHITHR_MASK
#define HAL_WBL_LPADHITHR_READABLE    1
#define HAL_WBL_LPADHITHR_WRITABLE    1
#define HAL_WBL_LPADHITHR_SIGNED      0
#define HAL_WBL_LPADHITHR_ADR         0xB00010CC

#define HAL_WBL_LPADLOTHR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPADLOTHR_LSB         12
#define HAL_WBL_LPADLOTHR_MSB         15
#define HAL_WBL_LPADLOTHR_MASK        0x0000F000
#define HAL_WBL_LPADLOTHR_TYPE        UByte
#define HAL_WBL_LPADLOTHR             HAL_WBL_LPADLOTHR_MASK
#define HAL_WBL_LPADLOTHR_READABLE    1
#define HAL_WBL_LPADLOTHR_WRITABLE    1
#define HAL_WBL_LPADLOTHR_SIGNED      0
#define HAL_WBL_LPADLOTHR_ADR         0xB00010CC

#define HAL_WBL_LPRAMXCFD_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPRAMXCFD_LSB         8
#define HAL_WBL_LPRAMXCFD_MSB         11
#define HAL_WBL_LPRAMXCFD_MASK        0x00000F00
#define HAL_WBL_LPRAMXCFD_TYPE        UByte
#define HAL_WBL_LPRAMXCFD             HAL_WBL_LPRAMXCFD_MASK
#define HAL_WBL_LPRAMXCFD_READABLE    1
#define HAL_WBL_LPRAMXCFD_WRITABLE    1
#define HAL_WBL_LPRAMXCFD_SIGNED      0
#define HAL_WBL_LPRAMXCFD_ADR         0xB00010CC

#define HAL_WBL_LPRAHITHR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPRAHITHR_LSB         4
#define HAL_WBL_LPRAHITHR_MSB         7
#define HAL_WBL_LPRAHITHR_MASK        0x000000F0
#define HAL_WBL_LPRAHITHR_TYPE        UByte
#define HAL_WBL_LPRAHITHR             HAL_WBL_LPRAHITHR_MASK
#define HAL_WBL_LPRAHITHR_READABLE    1
#define HAL_WBL_LPRAHITHR_WRITABLE    1
#define HAL_WBL_LPRAHITHR_SIGNED      0
#define HAL_WBL_LPRAHITHR_ADR         0xB00010CC

#define HAL_WBL_LPRALOTHR_REGISTER    (HAL_WBLREG_MAP->LPFLYCFG2)
#define HAL_WBL_LPRALOTHR_LSB         0
#define HAL_WBL_LPRALOTHR_MSB         3
#define HAL_WBL_LPRALOTHR_MASK        0x0000000F
#define HAL_WBL_LPRALOTHR_TYPE        UByte
#define HAL_WBL_LPRALOTHR             HAL_WBL_LPRALOTHR_MASK
#define HAL_WBL_LPRALOTHR_READABLE    1
#define HAL_WBL_LPRALOTHR_WRITABLE    1
#define HAL_WBL_LPRALOTHR_SIGNED      0
#define HAL_WBL_LPRALOTHR_ADR         0xB00010CC

// Register LPFLYS
#define HAL_WBL_LPADCFD_REGISTER    (HAL_WBLREG_MAP->LPFLYS)
#define HAL_WBL_LPADCFD_LSB         12
#define HAL_WBL_LPADCFD_MSB         15
#define HAL_WBL_LPADCFD_MASK        0x0000F000
#define HAL_WBL_LPADCFD_TYPE        UByte
#define HAL_WBL_LPADCFD             HAL_WBL_LPADCFD_MASK
#define HAL_WBL_LPADCFD_READABLE    1
#define HAL_WBL_LPADCFD_WRITABLE    0
#define HAL_WBL_LPADCFD_SIGNED      0
#define HAL_WBL_LPADCFD_ADR         0xB00010D0

#define HAL_WBL_LPRACFD_REGISTER    (HAL_WBLREG_MAP->LPFLYS)
#define HAL_WBL_LPRACFD_LSB         8
#define HAL_WBL_LPRACFD_MSB         11
#define HAL_WBL_LPRACFD_MASK        0x00000F00
#define HAL_WBL_LPRACFD_TYPE        UByte
#define HAL_WBL_LPRACFD             HAL_WBL_LPRACFD_MASK
#define HAL_WBL_LPRACFD_READABLE    1
#define HAL_WBL_LPRACFD_WRITABLE    0
#define HAL_WBL_LPRACFD_SIGNED      0
#define HAL_WBL_LPRACFD_ADR         0xB00010D0

#define HAL_WBL_LPWDCFD_REGISTER    (HAL_WBLREG_MAP->LPFLYS)
#define HAL_WBL_LPWDCFD_LSB         4
#define HAL_WBL_LPWDCFD_MSB         7
#define HAL_WBL_LPWDCFD_MASK        0x000000F0
#define HAL_WBL_LPWDCFD_TYPE        UByte
#define HAL_WBL_LPWDCFD             HAL_WBL_LPWDCFD_MASK
#define HAL_WBL_LPWDCFD_READABLE    1
#define HAL_WBL_LPWDCFD_WRITABLE    0
#define HAL_WBL_LPWDCFD_SIGNED      0
#define HAL_WBL_LPWDCFD_ADR         0xB00010D0

#define HAL_WBL_LPBTCFD_REGISTER    (HAL_WBLREG_MAP->LPFLYS)
#define HAL_WBL_LPBTCFD_LSB         0
#define HAL_WBL_LPBTCFD_MSB         3
#define HAL_WBL_LPBTCFD_MASK        0x0000000F
#define HAL_WBL_LPBTCFD_TYPE        UByte
#define HAL_WBL_LPBTCFD             HAL_WBL_LPBTCFD_MASK
#define HAL_WBL_LPBTCFD_READABLE    1
#define HAL_WBL_LPBTCFD_WRITABLE    0
#define HAL_WBL_LPBTCFD_SIGNED      0
#define HAL_WBL_LPBTCFD_ADR         0xB00010D0

#if (CHIP_REV >= 0xC0)

// Register LPWINCFG
#define HAL_WBL_LPWINCTR_REGISTER    (HAL_WBLREG_MAP->LPWINCFG)
#define HAL_WBL_LPWINCTR_LSB         8
#define HAL_WBL_LPWINCTR_MSB         15
#define HAL_WBL_LPWINCTR_MASK        0x0000FF00
#define HAL_WBL_LPWINCTR_TYPE        UByte
#define HAL_WBL_LPWINCTR             HAL_WBL_LPWINCTR_MASK
#define HAL_WBL_LPWINCTR_READABLE    1
#define HAL_WBL_LPWINCTR_WRITABLE    1
#define HAL_WBL_LPWINCTR_SIGNED      0
#define HAL_WBL_LPWINCTR_ADR         0xB00010D4

#define HAL_WBL_LPWINWID_REGISTER    (HAL_WBLREG_MAP->LPWINCFG)
#define HAL_WBL_LPWINWID_LSB         0
#define HAL_WBL_LPWINWID_MSB         3
#define HAL_WBL_LPWINWID_MASK        0x0000000F
#define HAL_WBL_LPWINWID_TYPE        UByte
#define HAL_WBL_LPWINWID             HAL_WBL_LPWINWID_MASK
#define HAL_WBL_LPWINWID_READABLE    1
#define HAL_WBL_LPWINWID_WRITABLE    1
#define HAL_WBL_LPWINWID_SIGNED      0
#define HAL_WBL_LPWINWID_ADR         0xB00010D4

#endif // #if (CHIP_REV >= 0xC0)

// Register DRWBDCFD
#define HAL_WBL_DRANAPRD_REGISTER    (HAL_WBLREG_MAP->DRWBDCFD)
#define HAL_WBL_DRANAPRD_LSB         19
#define HAL_WBL_DRANAPRD_MSB         19
#define HAL_WBL_DRANAPRD_MASK        0x00080000
#define HAL_WBL_DRANAPRD_TYPE        Bool
#define HAL_WBL_DRANAPRD             HAL_WBL_DRANAPRD_MASK
#define HAL_WBL_DRANAPRD_READABLE    1
#define HAL_WBL_DRANAPRD_WRITABLE    1
#define HAL_WBL_DRANAPRD_SIGNED      0
#define HAL_WBL_DRANAPRD_ADR         0xB00010E0

#define HAL_WBL_DRANAMOD_REGISTER    (HAL_WBLREG_MAP->DRWBDCFD)
#define HAL_WBL_DRANAMOD_LSB         18
#define HAL_WBL_DRANAMOD_MSB         18
#define HAL_WBL_DRANAMOD_MASK        0x00040000
#define HAL_WBL_DRANAMOD_TYPE        Bool
#define HAL_WBL_DRANAMOD             HAL_WBL_DRANAMOD_MASK
#define HAL_WBL_DRANAMOD_READABLE    1
#define HAL_WBL_DRANAMOD_WRITABLE    1
#define HAL_WBL_DRANAMOD_SIGNED      0
#define HAL_WBL_DRANAMOD_ADR         0xB00010E0

#define HAL_WBL_DRINVWBL_REGISTER    (HAL_WBLREG_MAP->DRWBDCFD)
#define HAL_WBL_DRINVWBL_LSB         17
#define HAL_WBL_DRINVWBL_MSB         17
#define HAL_WBL_DRINVWBL_MASK        0x00020000
#define HAL_WBL_DRINVWBL_TYPE        Bool
#define HAL_WBL_DRINVWBL             HAL_WBL_DRINVWBL_MASK
#define HAL_WBL_DRINVWBL_READABLE    1
#define HAL_WBL_DRINVWBL_WRITABLE    1
#define HAL_WBL_DRINVWBL_SIGNED      0
#define HAL_WBL_DRINVWBL_ADR         0xB00010E0

#define HAL_WBL_DRIHPFCFG_REGISTER    (HAL_WBLREG_MAP->DRWBDCFD)
#define HAL_WBL_DRIHPFCFG_LSB         13
#define HAL_WBL_DRIHPFCFG_MSB         16
#define HAL_WBL_DRIHPFCFG_MASK        0x0001E000
#define HAL_WBL_DRIHPFCFG_TYPE        halWBL_InputHpfCfg_t
#define HAL_WBL_DRIHPFCFG             HAL_WBL_DRIHPFCFG_MASK
#define HAL_WBL_DRIHPFCFG_READABLE    1
#define HAL_WBL_DRIHPFCFG_WRITABLE    1
#define HAL_WBL_DRIHPFCFG_SIGNED      0
#define HAL_WBL_DRIHPFCFG_ADR         0xB00010E0

#define HAL_WBL_DRILPFCFG_REGISTER    (HAL_WBLREG_MAP->DRWBDCFD)
#define HAL_WBL_DRILPFCFG_LSB         10
#define HAL_WBL_DRILPFCFG_MSB         12
#define HAL_WBL_DRILPFCFG_MASK        0x00001C00
#define HAL_WBL_DRILPFCFG_TYPE        halWBL_InputLpfCfg_t
#define HAL_WBL_DRILPFCFG             HAL_WBL_DRILPFCFG_MASK
#define HAL_WBL_DRILPFCFG_READABLE    1
#define HAL_WBL_DRILPFCFG_WRITABLE    1
#define HAL_WBL_DRILPFCFG_SIGNED      0
#define HAL_WBL_DRILPFCFG_ADR         0xB00010E0

#define HAL_WBL_DRDECAY_REGISTER    (HAL_WBLREG_MAP->DRWBDCFD)
#define HAL_WBL_DRDECAY_LSB         4
#define HAL_WBL_DRDECAY_MSB         6
#define HAL_WBL_DRDECAY_MASK        0x00000070
#define HAL_WBL_DRDECAY_TYPE        UByte
#define HAL_WBL_DRDECAY             HAL_WBL_DRDECAY_MASK
#define HAL_WBL_DRDECAY_READABLE    1
#define HAL_WBL_DRDECAY_WRITABLE    1
#define HAL_WBL_DRDECAY_SIGNED      0
#define HAL_WBL_DRDECAY_ADR         0xB00010E0

#define HAL_WBL_DRLPFBW_REGISTER    (HAL_WBLREG_MAP->DRWBDCFD)
#define HAL_WBL_DRLPFBW_LSB         1
#define HAL_WBL_DRLPFBW_MSB         3
#define HAL_WBL_DRLPFBW_MASK        0x0000000E
#define HAL_WBL_DRLPFBW_TYPE        halWBL_DRLPFBWSEL_t
#define HAL_WBL_DRLPFBW             HAL_WBL_DRLPFBW_MASK
#define HAL_WBL_DRLPFBW_READABLE    1
#define HAL_WBL_DRLPFBW_WRITABLE    1
#define HAL_WBL_DRLPFBW_SIGNED      0
#define HAL_WBL_DRLPFBW_ADR         0xB00010E0

#define HAL_WBL_DRLPFBYP_REGISTER    (HAL_WBLREG_MAP->DRWBDCFD)
#define HAL_WBL_DRLPFBYP_LSB         0
#define HAL_WBL_DRLPFBYP_MSB         0
#define HAL_WBL_DRLPFBYP_MASK        0x00000001
#define HAL_WBL_DRLPFBYP_TYPE        Bool
#define HAL_WBL_DRLPFBYP             HAL_WBL_DRLPFBYP_MASK
#define HAL_WBL_DRLPFBYP_READABLE    1
#define HAL_WBL_DRLPFBYP_WRITABLE    1
#define HAL_WBL_DRLPFBYP_SIGNED      0
#define HAL_WBL_DRLPFBYP_ADR         0xB00010E0

// Register DRWBLDETS
#define HAL_WBL_DRHDRMIN_REGISTER    (HAL_WBLREG_MAP->DRWBLDETS)
#define HAL_WBL_DRHDRMIN_LSB         8
#define HAL_WBL_DRHDRMIN_MSB         15
#define HAL_WBL_DRHDRMIN_MASK        0x0000FF00
#define HAL_WBL_DRHDRMIN_TYPE        SByte
#define HAL_WBL_DRHDRMIN             HAL_WBL_DRHDRMIN_MASK
#define HAL_WBL_DRHDRMIN_READABLE    1
#define HAL_WBL_DRHDRMIN_WRITABLE    0
#define HAL_WBL_DRHDRMIN_SIGNED      1
#define HAL_WBL_DRHDRMIN_ADR         0xB00010E4

#define HAL_WBL_DRHDRMAX_REGISTER    (HAL_WBLREG_MAP->DRWBLDETS)
#define HAL_WBL_DRHDRMAX_LSB         0
#define HAL_WBL_DRHDRMAX_MSB         7
#define HAL_WBL_DRHDRMAX_MASK        0x000000FF
#define HAL_WBL_DRHDRMAX_TYPE        SByte
#define HAL_WBL_DRHDRMAX             HAL_WBL_DRHDRMAX_MASK
#define HAL_WBL_DRHDRMAX_READABLE    1
#define HAL_WBL_DRHDRMAX_WRITABLE    0
#define HAL_WBL_DRHDRMAX_SIGNED      1
#define HAL_WBL_DRHDRMAX_ADR         0xB00010E4

// Register BDFLYADDR
#define HAL_WBL_BDFLYADDR_REGISTER    (HAL_WBLREG_MAP->BDFLYADDR)
#define HAL_WBL_BDFLYADDR_LSB         0
#define HAL_WBL_BDFLYADDR_MSB         23
#define HAL_WBL_BDFLYADDR_MASK        0x00FFFFFF
#define HAL_WBL_BDFLYADDR_TYPE        UInt32
#define HAL_WBL_BDFLYADDR             HAL_WBL_BDFLYADDR_MASK
#define HAL_WBL_BDFLYADDR_READABLE    1
#define HAL_WBL_BDFLYADDR_WRITABLE    0
#define HAL_WBL_BDFLYADDR_SIGNED      0
#define HAL_WBL_BDFLYADDR_ADR         0xB00010F0

// Register HRWAPADDR
#define HAL_WBL_ZONFLYADR_REGISTER    (HAL_WBLREG_MAP->HRWAPADDR)
#define HAL_WBL_ZONFLYADR_LSB         18
#define HAL_WBL_ZONFLYADR_MSB         22
#define HAL_WBL_ZONFLYADR_MASK        0x007C0000
#define HAL_WBL_ZONFLYADR_TYPE        UByte
#define HAL_WBL_ZONFLYADR             HAL_WBL_ZONFLYADR_MASK
#define HAL_WBL_ZONFLYADR_READABLE    1
#define HAL_WBL_ZONFLYADR_WRITABLE    0
#define HAL_WBL_ZONFLYADR_SIGNED      0
#define HAL_WBL_ZONFLYADR_ADR         0xB00010F4

#define HAL_WBL_TRKFLYADR_REGISTER    (HAL_WBLREG_MAP->HRWAPADDR)
#define HAL_WBL_TRKFLYADR_LSB         6
#define HAL_WBL_TRKFLYADR_MSB         17
#define HAL_WBL_TRKFLYADR_MASK        0x0003FFC0
#define HAL_WBL_TRKFLYADR_TYPE        UInt16
#define HAL_WBL_TRKFLYADR             HAL_WBL_TRKFLYADR_MASK
#define HAL_WBL_TRKFLYADR_READABLE    1
#define HAL_WBL_TRKFLYADR_WRITABLE    0
#define HAL_WBL_TRKFLYADR_SIGNED      0
#define HAL_WBL_TRKFLYADR_ADR         0xB00010F4

#define HAL_WBL_SEGFLYADR_REGISTER    (HAL_WBLREG_MAP->HRWAPADDR)
#define HAL_WBL_SEGFLYADR_LSB         0
#define HAL_WBL_SEGFLYADR_MSB         5
#define HAL_WBL_SEGFLYADR_MASK        0x0000003F
#define HAL_WBL_SEGFLYADR_TYPE        UByte
#define HAL_WBL_SEGFLYADR             HAL_WBL_SEGFLYADR_MASK
#define HAL_WBL_SEGFLYADR_READABLE    1
#define HAL_WBL_SEGFLYADR_WRITABLE    0
#define HAL_WBL_SEGFLYADR_SIGNED      0
#define HAL_WBL_SEGFLYADR_ADR         0xB00010F4

// Register HDWAPADDR
#define HAL_WBL_PSBFLYADR_REGISTER    (HAL_WBLREG_MAP->HDWAPADDR)
#define HAL_WBL_PSBFLYADR_LSB         3
#define HAL_WBL_PSBFLYADR_MSB         21
#define HAL_WBL_PSBFLYADR_MASK        0x003FFFF8
#define HAL_WBL_PSBFLYADR_TYPE        UInt32
#define HAL_WBL_PSBFLYADR             HAL_WBL_PSBFLYADR_MASK
#define HAL_WBL_PSBFLYADR_READABLE    1
#define HAL_WBL_PSBFLYADR_WRITABLE    0
#define HAL_WBL_PSBFLYADR_SIGNED      0
#define HAL_WBL_PSBFLYADR_ADR         0xB00010F8

#define HAL_WBL_SGOFLYADR_REGISTER    (HAL_WBLREG_MAP->HDWAPADDR)
#define HAL_WBL_SGOFLYADR_LSB         0
#define HAL_WBL_SGOFLYADR_MSB         2
#define HAL_WBL_SGOFLYADR_MASK        0x00000007
#define HAL_WBL_SGOFLYADR_TYPE        UByte
#define HAL_WBL_SGOFLYADR             HAL_WBL_SGOFLYADR_MASK
#define HAL_WBL_SGOFLYADR_READABLE    1
#define HAL_WBL_SGOFLYADR_WRITABLE    0
#define HAL_WBL_SGOFLYADR_SIGNED      0
#define HAL_WBL_SGOFLYADR_ADR         0xB00010F8

// Register HDWAPBADR
#define HAL_WBL_HDBLKADR_REGISTER    (HAL_WBLREG_MAP->HDWAPBADR)
#define HAL_WBL_HDBLKADR_LSB         0
#define HAL_WBL_HDBLKADR_MSB         18
#define HAL_WBL_HDBLKADR_MASK        0x0007FFFF
#define HAL_WBL_HDBLKADR_TYPE        UInt32
#define HAL_WBL_HDBLKADR             HAL_WBL_HDBLKADR_MASK
#define HAL_WBL_HDBLKADR_READABLE    1
#define HAL_WBL_HDBLKADR_WRITABLE    0
#define HAL_WBL_HDBLKADR_SIGNED      0
#define HAL_WBL_HDBLKADR_ADR         0xB00010FC

// Register ADFLYADR
#define HAL_WBL_ADFLYADR_REGISTER    (HAL_WBLREG_MAP->ADFLYADR)
#define HAL_WBL_ADFLYADR_LSB         0
#define HAL_WBL_ADFLYADR_MSB         23
#define HAL_WBL_ADFLYADR_MASK        0x00FFFFFF
#define HAL_WBL_ADFLYADR_TYPE        UInt32
#define HAL_WBL_ADFLYADR             HAL_WBL_ADFLYADR_MASK
#define HAL_WBL_ADFLYADR_READABLE    1
#define HAL_WBL_ADFLYADR_WRITABLE    0
#define HAL_WBL_ADFLYADR_SIGNED      0
#define HAL_WBL_ADFLYADR_ADR         0xB0001100

// Register LPFLYADR
#define HAL_WBL_LPFLYADR_REGISTER    (HAL_WBLREG_MAP->LPFLYADR)
#define HAL_WBL_LPFLYADR_LSB         0
#define HAL_WBL_LPFLYADR_MSB         23
#define HAL_WBL_LPFLYADR_MASK        0x00FFFFFF
#define HAL_WBL_LPFLYADR_TYPE        UInt32
#define HAL_WBL_LPFLYADR             HAL_WBL_LPFLYADR_MASK
#define HAL_WBL_LPFLYADR_READABLE    1
#define HAL_WBL_LPFLYADR_WRITABLE    0
#define HAL_WBL_LPFLYADR_SIGNED      0
#define HAL_WBL_LPFLYADR_ADR         0xB0001104

// Register LPDECADDR
#define HAL_WBL_LPDECADDR_REGISTER    (HAL_WBLREG_MAP->LPDECADDR)
#define HAL_WBL_LPDECADDR_LSB         0
#define HAL_WBL_LPDECADDR_MSB         23
#define HAL_WBL_LPDECADDR_MASK        0x00FFFFFF
#define HAL_WBL_LPDECADDR_TYPE        UInt32
#define HAL_WBL_LPDECADDR             HAL_WBL_LPDECADDR_MASK
#define HAL_WBL_LPDECADDR_READABLE    1
#define HAL_WBL_LPDECADDR_WRITABLE    0
#define HAL_WBL_LPDECADDR_SIGNED      0
#define HAL_WBL_LPDECADDR_ADR         0xB0001108

// Register BDADRCFG
#define HAL_WBL_BDADRCH_REGISTER    (HAL_WBLREG_MAP->BDADRCFG)
#define HAL_WBL_BDADRCH_LSB         0
#define HAL_WBL_BDADRCH_MSB         23
#define HAL_WBL_BDADRCH_MASK        0x00FFFFFF
#define HAL_WBL_BDADRCH_TYPE        UInt32
#define HAL_WBL_BDADRCH             HAL_WBL_BDADRCH_MASK
#define HAL_WBL_BDADRCH_READABLE    1
#define HAL_WBL_BDADRCH_WRITABLE    1
#define HAL_WBL_BDADRCH_SIGNED      0
#define HAL_WBL_BDADRCH_ADR         0xB0001110

// Register HRADRCFG
#define HAL_WBL_ZONRCH_REGISTER    (HAL_WBLREG_MAP->HRADRCFG)
#define HAL_WBL_ZONRCH_LSB         18
#define HAL_WBL_ZONRCH_MSB         22
#define HAL_WBL_ZONRCH_MASK        0x007C0000
#define HAL_WBL_ZONRCH_TYPE        UByte
#define HAL_WBL_ZONRCH             HAL_WBL_ZONRCH_MASK
#define HAL_WBL_ZONRCH_READABLE    1
#define HAL_WBL_ZONRCH_WRITABLE    1
#define HAL_WBL_ZONRCH_SIGNED      0
#define HAL_WBL_ZONRCH_ADR         0xB0001114

#define HAL_WBL_TRKRCH_REGISTER    (HAL_WBLREG_MAP->HRADRCFG)
#define HAL_WBL_TRKRCH_LSB         6
#define HAL_WBL_TRKRCH_MSB         17
#define HAL_WBL_TRKRCH_MASK        0x0003FFC0
#define HAL_WBL_TRKRCH_TYPE        UInt16
#define HAL_WBL_TRKRCH             HAL_WBL_TRKRCH_MASK
#define HAL_WBL_TRKRCH_READABLE    1
#define HAL_WBL_TRKRCH_WRITABLE    1
#define HAL_WBL_TRKRCH_SIGNED      0
#define HAL_WBL_TRKRCH_ADR         0xB0001114

#define HAL_WBL_SEGRCH_REGISTER    (HAL_WBLREG_MAP->HRADRCFG)
#define HAL_WBL_SEGRCH_LSB         0
#define HAL_WBL_SEGRCH_MSB         5
#define HAL_WBL_SEGRCH_MASK        0x0000003F
#define HAL_WBL_SEGRCH_TYPE        UByte
#define HAL_WBL_SEGRCH             HAL_WBL_SEGRCH_MASK
#define HAL_WBL_SEGRCH_READABLE    1
#define HAL_WBL_SEGRCH_WRITABLE    1
#define HAL_WBL_SEGRCH_SIGNED      0
#define HAL_WBL_SEGRCH_ADR         0xB0001114

// Register HDADRCFG
#define HAL_WBL_PSBRCH_REGISTER    (HAL_WBLREG_MAP->HDADRCFG)
#define HAL_WBL_PSBRCH_LSB         3
#define HAL_WBL_PSBRCH_MSB         21
#define HAL_WBL_PSBRCH_MASK        0x003FFFF8
#define HAL_WBL_PSBRCH_TYPE        UInt32
#define HAL_WBL_PSBRCH             HAL_WBL_PSBRCH_MASK
#define HAL_WBL_PSBRCH_READABLE    1
#define HAL_WBL_PSBRCH_WRITABLE    1
#define HAL_WBL_PSBRCH_SIGNED      0
#define HAL_WBL_PSBRCH_ADR         0xB0001118

#define HAL_WBL_SGORCH_REGISTER    (HAL_WBLREG_MAP->HDADRCFG)
#define HAL_WBL_SGORCH_LSB         0
#define HAL_WBL_SGORCH_MSB         2
#define HAL_WBL_SGORCH_MASK        0x00000007
#define HAL_WBL_SGORCH_TYPE        UByte
#define HAL_WBL_SGORCH             HAL_WBL_SGORCH_MASK
#define HAL_WBL_SGORCH_READABLE    1
#define HAL_WBL_SGORCH_WRITABLE    1
#define HAL_WBL_SGORCH_SIGNED      0
#define HAL_WBL_SGORCH_ADR         0xB0001118

// Register HDBADRCFG
#define HAL_WBL_HDBADRCH_REGISTER    (HAL_WBLREG_MAP->HDBADRCFG)
#define HAL_WBL_HDBADRCH_LSB         0
#define HAL_WBL_HDBADRCH_MSB         18
#define HAL_WBL_HDBADRCH_MASK        0x0007FFFF
#define HAL_WBL_HDBADRCH_TYPE        UInt32
#define HAL_WBL_HDBADRCH             HAL_WBL_HDBADRCH_MASK
#define HAL_WBL_HDBADRCH_READABLE    1
#define HAL_WBL_HDBADRCH_WRITABLE    1
#define HAL_WBL_HDBADRCH_SIGNED      0
#define HAL_WBL_HDBADRCH_ADR         0xB000111C

// Register ADADRCFG
#define HAL_WBL_ADADRCH_REGISTER    (HAL_WBLREG_MAP->ADADRCFG)
#define HAL_WBL_ADADRCH_LSB         0
#define HAL_WBL_ADADRCH_MSB         23
#define HAL_WBL_ADADRCH_MASK        0x00FFFFFF
#define HAL_WBL_ADADRCH_TYPE        UInt32
#define HAL_WBL_ADADRCH             HAL_WBL_ADADRCH_MASK
#define HAL_WBL_ADADRCH_READABLE    1
#define HAL_WBL_ADADRCH_WRITABLE    1
#define HAL_WBL_ADADRCH_SIGNED      0
#define HAL_WBL_ADADRCH_ADR         0xB0001120

// Register LPADRCFG
#define HAL_WBL_LPADRCH_REGISTER    (HAL_WBLREG_MAP->LPADRCFG)
#define HAL_WBL_LPADRCH_LSB         0
#define HAL_WBL_LPADRCH_MSB         23
#define HAL_WBL_LPADRCH_MASK        0x00FFFFFF
#define HAL_WBL_LPADRCH_TYPE        UInt32
#define HAL_WBL_LPADRCH             HAL_WBL_LPADRCH_MASK
#define HAL_WBL_LPADRCH_READABLE    1
#define HAL_WBL_LPADRCH_WRITABLE    1
#define HAL_WBL_LPADRCH_SIGNED      0
#define HAL_WBL_LPADRCH_ADR         0xB0001124

// Register ADBFRDDAT
#define HAL_WBL_WBADRDAT1_REGISTER    (HAL_WBLREG_MAP->ADBFRDDAT)
#define HAL_WBL_WBADRDAT1_LSB         0
#define HAL_WBL_WBADRDAT1_MSB         31
#define HAL_WBL_WBADRDAT1_MASK        0xFFFFFFFF
#define HAL_WBL_WBADRDAT1_TYPE        UInt32
#define HAL_WBL_WBADRDAT1             HAL_WBL_WBADRDAT1_MASK
#define HAL_WBL_WBADRDAT1_READABLE    1
#define HAL_WBL_WBADRDAT1_WRITABLE    0
#define HAL_WBL_WBADRDAT1_SIGNED      0
#define HAL_WBL_WBADRDAT1_ADR         0xB0001130

// Register ADBFRDEND
#define HAL_WBL_WBADRDAT2_REGISTER    (HAL_WBLREG_MAP->ADBFRDEND)
#define HAL_WBL_WBADRDAT2_LSB         0
#define HAL_WBL_WBADRDAT2_MSB         31
#define HAL_WBL_WBADRDAT2_MASK        0xFFFFFFFF
#define HAL_WBL_WBADRDAT2_TYPE        UInt32
#define HAL_WBL_WBADRDAT2             HAL_WBL_WBADRDAT2_MASK
#define HAL_WBL_WBADRDAT2_READABLE    1
#define HAL_WBL_WBADRDAT2_WRITABLE    0
#define HAL_WBL_WBADRDAT2_SIGNED      0
#define HAL_WBL_WBADRDAT2_ADR         0xB0001134

// Register WBADBUFS
#define HAL_WBL_WBADBUFLL_REGISTER    (HAL_WBLREG_MAP->WBADBUFS)
#define HAL_WBL_WBADBUFLL_LSB         14
#define HAL_WBL_WBADBUFLL_MSB         14
#define HAL_WBL_WBADBUFLL_MASK        0x00004000
#define HAL_WBL_WBADBUFLL_TYPE        Bool
#define HAL_WBL_WBADBUFLL             HAL_WBL_WBADBUFLL_MASK
#define HAL_WBL_WBADBUFLL_READABLE    1
#define HAL_WBL_WBADBUFLL_WRITABLE    0
#define HAL_WBL_WBADBUFLL_SIGNED      0
#define HAL_WBL_WBADBUFLL_ADR         0xB0001138

#define HAL_WBL_ERRFREE_REGISTER    (HAL_WBLREG_MAP->WBADBUFS)
#define HAL_WBL_ERRFREE_LSB         13
#define HAL_WBL_ERRFREE_MSB         13
#define HAL_WBL_ERRFREE_MASK        0x00002000
#define HAL_WBL_ERRFREE_TYPE        Bool
#define HAL_WBL_ERRFREE             HAL_WBL_ERRFREE_MASK
#define HAL_WBL_ERRFREE_READABLE    1
#define HAL_WBL_ERRFREE_WRITABLE    0
#define HAL_WBL_ERRFREE_SIGNED      0
#define HAL_WBL_ERRFREE_ADR         0xB0001138

#define HAL_WBL_WBLCOR_REGISTER    (HAL_WBLREG_MAP->WBADBUFS)
#define HAL_WBL_WBLCOR_LSB         12
#define HAL_WBL_WBLCOR_MSB         12
#define HAL_WBL_WBLCOR_MASK        0x00001000
#define HAL_WBL_WBLCOR_TYPE        Bool
#define HAL_WBL_WBLCOR             HAL_WBL_WBLCOR_MASK
#define HAL_WBL_WBLCOR_READABLE    1
#define HAL_WBL_WBLCOR_WRITABLE    0
#define HAL_WBL_WBLCOR_SIGNED      0
#define HAL_WBL_WBLCOR_ADR         0xB0001138

#define HAL_WBL_WBLUNCOR_REGISTER    (HAL_WBLREG_MAP->WBADBUFS)
#define HAL_WBL_WBLUNCOR_LSB         11
#define HAL_WBL_WBLUNCOR_MSB         11
#define HAL_WBL_WBLUNCOR_MASK        0x00000800
#define HAL_WBL_WBLUNCOR_TYPE        Bool
#define HAL_WBL_WBLUNCOR             HAL_WBL_WBLUNCOR_MASK
#define HAL_WBL_WBLUNCOR_READABLE    1
#define HAL_WBL_WBLUNCOR_WRITABLE    0
#define HAL_WBL_WBLUNCOR_SIGNED      0
#define HAL_WBL_WBLUNCOR_ADR         0xB0001138

#define HAL_WBL_WBLUNCORB_REGISTER    (HAL_WBLREG_MAP->WBADBUFS)
#define HAL_WBL_WBLUNCORB_LSB         10
#define HAL_WBL_WBLUNCORB_MSB         10
#define HAL_WBL_WBLUNCORB_MASK        0x00000400
#define HAL_WBL_WBLUNCORB_TYPE        Bool
#define HAL_WBL_WBLUNCORB             HAL_WBL_WBLUNCORB_MASK
#define HAL_WBL_WBLUNCORB_READABLE    1
#define HAL_WBL_WBLUNCORB_WRITABLE    0
#define HAL_WBL_WBLUNCORB_SIGNED      0
#define HAL_WBL_WBLUNCORB_ADR         0xB0001138

#define HAL_WBL_WBADBFBSY_REGISTER    (HAL_WBLREG_MAP->WBADBUFS)
#define HAL_WBL_WBADBFBSY_LSB         7
#define HAL_WBL_WBADBFBSY_MSB         7
#define HAL_WBL_WBADBFBSY_MASK        0x00000080
#define HAL_WBL_WBADBFBSY_TYPE        Bool
#define HAL_WBL_WBADBFBSY             HAL_WBL_WBADBFBSY_MASK
#define HAL_WBL_WBADBFBSY_READABLE    1
#define HAL_WBL_WBADBFBSY_WRITABLE    0
#define HAL_WBL_WBADBFBSY_SIGNED      0
#define HAL_WBL_WBADBFBSY_ADR         0xB0001138

#define HAL_WBL_WBADBFRDY_REGISTER    (HAL_WBLREG_MAP->WBADBUFS)
#define HAL_WBL_WBADBFRDY_LSB         6
#define HAL_WBL_WBADBFRDY_MSB         6
#define HAL_WBL_WBADBFRDY_MASK        0x00000040
#define HAL_WBL_WBADBFRDY_TYPE        Bool
#define HAL_WBL_WBADBFRDY             HAL_WBL_WBADBFRDY_MASK
#define HAL_WBL_WBADBFRDY_READABLE    1
#define HAL_WBL_WBADBFRDY_WRITABLE    0
#define HAL_WBL_WBADBFRDY_SIGNED      0
#define HAL_WBL_WBADBFRDY_ADR         0xB0001138

#define HAL_WBL_WBLNBERR_REGISTER    (HAL_WBLREG_MAP->WBADBUFS)
#define HAL_WBL_WBLNBERR_LSB         3
#define HAL_WBL_WBLNBERR_MSB         5
#define HAL_WBL_WBLNBERR_MASK        0x00000038
#define HAL_WBL_WBLNBERR_TYPE        UByte
#define HAL_WBL_WBLNBERR             HAL_WBL_WBLNBERR_MASK
#define HAL_WBL_WBLNBERR_READABLE    1
#define HAL_WBL_WBLNBERR_WRITABLE    0
#define HAL_WBL_WBLNBERR_SIGNED      0
#define HAL_WBL_WBLNBERR_ADR         0xB0001138

// Register WBADERRAT
#define HAL_WBL_WBLERRS4_REGISTER    (HAL_WBLREG_MAP->WBADERRAT)
#define HAL_WBL_WBLERRS4_LSB         24
#define HAL_WBL_WBLERRS4_MSB         31
#define HAL_WBL_WBLERRS4_MASK        0xFF000000
#define HAL_WBL_WBLERRS4_TYPE        UByte
#define HAL_WBL_WBLERRS4             HAL_WBL_WBLERRS4_MASK
#define HAL_WBL_WBLERRS4_READABLE    1
#define HAL_WBL_WBLERRS4_WRITABLE    0
#define HAL_WBL_WBLERRS4_SIGNED      0
#define HAL_WBL_WBLERRS4_ADR         0xB0001140

#define HAL_WBL_WBLERRS3_REGISTER    (HAL_WBLREG_MAP->WBADERRAT)
#define HAL_WBL_WBLERRS3_LSB         16
#define HAL_WBL_WBLERRS3_MSB         23
#define HAL_WBL_WBLERRS3_MASK        0x00FF0000
#define HAL_WBL_WBLERRS3_TYPE        UByte
#define HAL_WBL_WBLERRS3             HAL_WBL_WBLERRS3_MASK
#define HAL_WBL_WBLERRS3_READABLE    1
#define HAL_WBL_WBLERRS3_WRITABLE    0
#define HAL_WBL_WBLERRS3_SIGNED      0
#define HAL_WBL_WBLERRS3_ADR         0xB0001140

#define HAL_WBL_WBLERRS2_REGISTER    (HAL_WBLREG_MAP->WBADERRAT)
#define HAL_WBL_WBLERRS2_LSB         8
#define HAL_WBL_WBLERRS2_MSB         15
#define HAL_WBL_WBLERRS2_MASK        0x0000FF00
#define HAL_WBL_WBLERRS2_TYPE        UByte
#define HAL_WBL_WBLERRS2             HAL_WBL_WBLERRS2_MASK
#define HAL_WBL_WBLERRS2_READABLE    1
#define HAL_WBL_WBLERRS2_WRITABLE    0
#define HAL_WBL_WBLERRS2_SIGNED      0
#define HAL_WBL_WBLERRS2_ADR         0xB0001140

#define HAL_WBL_WBLERRS1_REGISTER    (HAL_WBLREG_MAP->WBADERRAT)
#define HAL_WBL_WBLERRS1_LSB         0
#define HAL_WBL_WBLERRS1_MSB         7
#define HAL_WBL_WBLERRS1_MASK        0x000000FF
#define HAL_WBL_WBLERRS1_TYPE        UByte
#define HAL_WBL_WBLERRS1             HAL_WBL_WBLERRS1_MASK
#define HAL_WBL_WBLERRS1_READABLE    1
#define HAL_WBL_WBLERRS1_WRITABLE    0
#define HAL_WBL_WBLERRS1_SIGNED      0
#define HAL_WBL_WBLERRS1_ADR         0xB0001140

// Register BDTIMCFG1
#define HAL_WBL_BDCFLKCHK_REGISTER    (HAL_WBLREG_MAP->BDTIMCFG1)
#define HAL_WBL_BDCFLKCHK_LSB         29
#define HAL_WBL_BDCFLKCHK_MSB         29
#define HAL_WBL_BDCFLKCHK_MASK        0x20000000
#define HAL_WBL_BDCFLKCHK_TYPE        Bool
#define HAL_WBL_BDCFLKCHK             HAL_WBL_BDCFLKCHK_MASK
#define HAL_WBL_BDCFLKCHK_READABLE    1
#define HAL_WBL_BDCFLKCHK_WRITABLE    1
#define HAL_WBL_BDCFLKCHK_SIGNED      0
#define HAL_WBL_BDCFLKCHK_ADR         0xB0001160

#define HAL_WBL_BDFBTDLY_REGISTER    (HAL_WBLREG_MAP->BDTIMCFG1)
#define HAL_WBL_BDFBTDLY_LSB         22
#define HAL_WBL_BDFBTDLY_MSB         28
#define HAL_WBL_BDFBTDLY_MASK        0x1FC00000
#define HAL_WBL_BDFBTDLY_TYPE        UByte
#define HAL_WBL_BDFBTDLY             HAL_WBL_BDFBTDLY_MASK
#define HAL_WBL_BDFBTDLY_READABLE    1
#define HAL_WBL_BDFBTDLY_WRITABLE    1
#define HAL_WBL_BDFBTDLY_SIGNED      0
#define HAL_WBL_BDFBTDLY_ADR         0xB0001160

#define HAL_WBL_BDFWBDLY_REGISTER    (HAL_WBLREG_MAP->BDTIMCFG1)
#define HAL_WBL_BDFWBDLY_LSB         16
#define HAL_WBL_BDFWBDLY_MSB         21
#define HAL_WBL_BDFWBDLY_MASK        0x003F0000
#define HAL_WBL_BDFWBDLY_TYPE        UByte
#define HAL_WBL_BDFWBDLY             HAL_WBL_BDFWBDLY_MASK
#define HAL_WBL_BDFWBDLY_READABLE    1
#define HAL_WBL_BDFWBDLY_WRITABLE    1
#define HAL_WBL_BDFWBDLY_SIGNED      0
#define HAL_WBL_BDFWBDLY_ADR         0xB0001160

#define HAL_WBL_BDDEBTDLY_REGISTER    (HAL_WBLREG_MAP->BDTIMCFG1)
#define HAL_WBL_BDDEBTDLY_LSB         6
#define HAL_WBL_BDDEBTDLY_MSB         12
#define HAL_WBL_BDDEBTDLY_MASK        0x00001FC0
#define HAL_WBL_BDDEBTDLY_TYPE        UByte
#define HAL_WBL_BDDEBTDLY             HAL_WBL_BDDEBTDLY_MASK
#define HAL_WBL_BDDEBTDLY_READABLE    1
#define HAL_WBL_BDDEBTDLY_WRITABLE    1
#define HAL_WBL_BDDEBTDLY_SIGNED      0
#define HAL_WBL_BDDEBTDLY_ADR         0xB0001160

#define HAL_WBL_BDDEWBDLY_REGISTER    (HAL_WBLREG_MAP->BDTIMCFG1)
#define HAL_WBL_BDDEWBDLY_LSB         0
#define HAL_WBL_BDDEWBDLY_MSB         5
#define HAL_WBL_BDDEWBDLY_MASK        0x0000003F
#define HAL_WBL_BDDEWBDLY_TYPE        UByte
#define HAL_WBL_BDDEWBDLY             HAL_WBL_BDDEWBDLY_MASK
#define HAL_WBL_BDDEWBDLY_READABLE    1
#define HAL_WBL_BDDEWBDLY_WRITABLE    1
#define HAL_WBL_BDDEWBDLY_SIGNED      0
#define HAL_WBL_BDDEWBDLY_ADR         0xB0001160

// Register BDTIMCFG2
#define HAL_WBL_BDIDBTDLY_REGISTER    (HAL_WBLREG_MAP->BDTIMCFG2)
#define HAL_WBL_BDIDBTDLY_LSB         6
#define HAL_WBL_BDIDBTDLY_MSB         12
#define HAL_WBL_BDIDBTDLY_MASK        0x00001FC0
#define HAL_WBL_BDIDBTDLY_TYPE        UByte
#define HAL_WBL_BDIDBTDLY             HAL_WBL_BDIDBTDLY_MASK
#define HAL_WBL_BDIDBTDLY_READABLE    1
#define HAL_WBL_BDIDBTDLY_WRITABLE    1
#define HAL_WBL_BDIDBTDLY_SIGNED      0
#define HAL_WBL_BDIDBTDLY_ADR         0xB0001164

#define HAL_WBL_BDIDWBDLY_REGISTER    (HAL_WBLREG_MAP->BDTIMCFG2)
#define HAL_WBL_BDIDWBDLY_LSB         0
#define HAL_WBL_BDIDWBDLY_MSB         5
#define HAL_WBL_BDIDWBDLY_MASK        0x0000003F
#define HAL_WBL_BDIDWBDLY_TYPE        UByte
#define HAL_WBL_BDIDWBDLY             HAL_WBL_BDIDWBDLY_MASK
#define HAL_WBL_BDIDWBDLY_READABLE    1
#define HAL_WBL_BDIDWBDLY_WRITABLE    1
#define HAL_WBL_BDIDWBDLY_SIGNED      0
#define HAL_WBL_BDIDWBDLY_ADR         0xB0001164

// Register HDTIMCFG1
#define HAL_WBL_HDCFLKCHK_REGISTER    (HAL_WBLREG_MAP->HDTIMCFG1)
#define HAL_WBL_HDCFLKCHK_LSB         30
#define HAL_WBL_HDCFLKCHK_MSB         30
#define HAL_WBL_HDCFLKCHK_MASK        0x40000000
#define HAL_WBL_HDCFLKCHK_TYPE        Bool
#define HAL_WBL_HDCFLKCHK             HAL_WBL_HDCFLKCHK_MASK
#define HAL_WBL_HDCFLKCHK_READABLE    1
#define HAL_WBL_HDCFLKCHK_WRITABLE    1
#define HAL_WBL_HDCFLKCHK_SIGNED      0
#define HAL_WBL_HDCFLKCHK_ADR         0xB0001170

#define HAL_WBL_HDFRTDLY_REGISTER    (HAL_WBLREG_MAP->HDTIMCFG1)
#define HAL_WBL_HDFRTDLY_LSB         16
#define HAL_WBL_HDFRTDLY_MSB         29
#define HAL_WBL_HDFRTDLY_MASK        0x3FFF0000
#define HAL_WBL_HDFRTDLY_TYPE        UInt16
#define HAL_WBL_HDFRTDLY             HAL_WBL_HDFRTDLY_MASK
#define HAL_WBL_HDFRTDLY_READABLE    1
#define HAL_WBL_HDFRTDLY_WRITABLE    1
#define HAL_WBL_HDFRTDLY_SIGNED      0
#define HAL_WBL_HDFRTDLY_ADR         0xB0001170

#define HAL_WBL_HDDMDDLY_REGISTER    (HAL_WBLREG_MAP->HDTIMCFG1)
#define HAL_WBL_HDDMDDLY_LSB         0
#define HAL_WBL_HDDMDDLY_MSB         13
#define HAL_WBL_HDDMDDLY_MASK        0x00003FFF
#define HAL_WBL_HDDMDDLY_TYPE        UInt16
#define HAL_WBL_HDDMDDLY             HAL_WBL_HDDMDDLY_MASK
#define HAL_WBL_HDDMDDLY_READABLE    1
#define HAL_WBL_HDDMDDLY_WRITABLE    1
#define HAL_WBL_HDDMDDLY_SIGNED      0
#define HAL_WBL_HDDMDDLY_ADR         0xB0001170

// Register HDTIMCFG2
#define HAL_WBL_HDICEDLY_REGISTER    (HAL_WBLREG_MAP->HDTIMCFG2)
#define HAL_WBL_HDICEDLY_LSB         0
#define HAL_WBL_HDICEDLY_MSB         13
#define HAL_WBL_HDICEDLY_MASK        0x00003FFF
#define HAL_WBL_HDICEDLY_TYPE        UInt16
#define HAL_WBL_HDICEDLY             HAL_WBL_HDICEDLY_MASK
#define HAL_WBL_HDICEDLY_READABLE    1
#define HAL_WBL_HDICEDLY_WRITABLE    1
#define HAL_WBL_HDICEDLY_SIGNED      0
#define HAL_WBL_HDICEDLY_ADR         0xB0001174

// Register DRTIMCFG1
#define HAL_WBL_HDRFLYGRV_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_HDRFLYGRV_LSB         31
#define HAL_WBL_HDRFLYGRV_MSB         31
#define HAL_WBL_HDRFLYGRV_MASK        0x80000000
#define HAL_WBL_HDRFLYGRV_TYPE        halWBL_HDRFLYGRV_t
#define HAL_WBL_HDRFLYGRV             HAL_WBL_HDRFLYGRV_MASK
#define HAL_WBL_HDRFLYGRV_READABLE    1
#define HAL_WBL_HDRFLYGRV_WRITABLE    1
#define HAL_WBL_HDRFLYGRV_SIGNED      0
#define HAL_WBL_HDRFLYGRV_ADR         0xB0001180

#define HAL_WBL_HDRFLYRD_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_HDRFLYRD_LSB         30
#define HAL_WBL_HDRFLYRD_MSB         30
#define HAL_WBL_HDRFLYRD_MASK        0x40000000
#define HAL_WBL_HDRFLYRD_TYPE        Bool
#define HAL_WBL_HDRFLYRD             HAL_WBL_HDRFLYRD_MASK
#define HAL_WBL_HDRFLYRD_READABLE    1
#define HAL_WBL_HDRFLYRD_WRITABLE    1
#define HAL_WBL_HDRFLYRD_SIGNED      0
#define HAL_WBL_HDRFLYRD_ADR         0xB0001180

#if (CHIP_REV >= 0xC0)

#define HAL_WBL_HDRFLYRST_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_HDRFLYRST_LSB         29
#define HAL_WBL_HDRFLYRST_MSB         29
#define HAL_WBL_HDRFLYRST_MASK        0x20000000
#define HAL_WBL_HDRFLYRST_TYPE        Bool
#define HAL_WBL_HDRFLYRST             HAL_WBL_HDRFLYRST_MASK
#define HAL_WBL_HDRFLYRST_READABLE    1
#define HAL_WBL_HDRFLYRST_WRITABLE    1
#define HAL_WBL_HDRFLYRST_SIGNED      0
#define HAL_WBL_HDRFLYRST_ADR         0xB0001180

#endif // #if (CHIP_REV >= 0xC0)

#define HAL_WBL_HDRFLYLKT_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_HDRFLYLKT_LSB         25
#define HAL_WBL_HDRFLYLKT_MSB         28
#define HAL_WBL_HDRFLYLKT_MASK        0x1E000000
#define HAL_WBL_HDRFLYLKT_TYPE        UByte
#define HAL_WBL_HDRFLYLKT             HAL_WBL_HDRFLYLKT_MASK
#define HAL_WBL_HDRFLYLKT_READABLE    1
#define HAL_WBL_HDRFLYLKT_WRITABLE    1
#define HAL_WBL_HDRFLYLKT_SIGNED      0
#define HAL_WBL_HDRFLYLKT_ADR         0xB0001180

#define HAL_WBL_SECINREVS_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_SECINREVS_LSB         23
#define HAL_WBL_SECINREVS_MSB         24
#define HAL_WBL_SECINREVS_MASK        0x01800000
#define HAL_WBL_SECINREVS_TYPE        halWBL_DVDRAM_SecInRevSource_t
#define HAL_WBL_SECINREVS             HAL_WBL_SECINREVS_MASK
#define HAL_WBL_SECINREVS_READABLE    1
#define HAL_WBL_SECINREVS_WRITABLE    1
#define HAL_WBL_SECINREVS_SIGNED      0
#define HAL_WBL_SECINREVS_ADR         0xB0001180

#define HAL_WBL_LGEXTEND_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_LGEXTEND_LSB         21
#define HAL_WBL_LGEXTEND_MSB         21
#define HAL_WBL_LGEXTEND_MASK        0x00200000
#define HAL_WBL_LGEXTEND_TYPE        halWBL_LGEXTEND_t
#define HAL_WBL_LGEXTEND             HAL_WBL_LGEXTEND_MASK
#define HAL_WBL_LGEXTEND_READABLE    1
#define HAL_WBL_LGEXTEND_WRITABLE    1
#define HAL_WBL_LGEXTEND_SIGNED      0
#define HAL_WBL_LGEXTEND_ADR         0xB0001180

#define HAL_WBL_MLH3TAP_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_MLH3TAP_LSB         20
#define HAL_WBL_MLH3TAP_MSB         20
#define HAL_WBL_MLH3TAP_MASK        0x00100000
#define HAL_WBL_MLH3TAP_TYPE        halWBL_MLH3TAP_t
#define HAL_WBL_MLH3TAP             HAL_WBL_MLH3TAP_MASK
#define HAL_WBL_MLH3TAP_READABLE    1
#define HAL_WBL_MLH3TAP_WRITABLE    1
#define HAL_WBL_MLH3TAP_SIGNED      0
#define HAL_WBL_MLH3TAP_ADR         0xB0001180

#if (CHIP_REV >= 0xC0)

#define HAL_WBL_SWBLHLDLGON_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_SWBLHLDLGON_LSB         19
#define HAL_WBL_SWBLHLDLGON_MSB         19
#define HAL_WBL_SWBLHLDLGON_MASK        0x00080000
#define HAL_WBL_SWBLHLDLGON_TYPE        halWBL_SWBLHOLDLGON_t
#define HAL_WBL_SWBLHLDLGON             HAL_WBL_SWBLHLDLGON_MASK
#define HAL_WBL_SWBLHLDLGON_READABLE    1
#define HAL_WBL_SWBLHLDLGON_WRITABLE    1
#define HAL_WBL_SWBLHLDLGON_SIGNED      0
#define HAL_WBL_SWBLHLDLGON_ADR         0xB0001180

#endif // #if (CHIP_REV >= 0xC0)

#define HAL_WBL_XHDRONLGT_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_XHDRONLGT_LSB         18
#define HAL_WBL_XHDRONLGT_MSB         18
#define HAL_WBL_XHDRONLGT_MASK        0x00040000
#define HAL_WBL_XHDRONLGT_TYPE        halWBL_XHDRONLGT_t
#define HAL_WBL_XHDRONLGT             HAL_WBL_XHDRONLGT_MASK
#define HAL_WBL_XHDRONLGT_READABLE    1
#define HAL_WBL_XHDRONLGT_WRITABLE    1
#define HAL_WBL_XHDRONLGT_SIGNED      0
#define HAL_WBL_XHDRONLGT_ADR         0xB0001180

#define HAL_WBL_INWBINVON_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_INWBINVON_LSB         17
#define HAL_WBL_INWBINVON_MSB         17
#define HAL_WBL_INWBINVON_MASK        0x00020000
#define HAL_WBL_INWBINVON_TYPE        halWBL_INWBINVON_t
#define HAL_WBL_INWBINVON             HAL_WBL_INWBINVON_MASK
#define HAL_WBL_INWBINVON_READABLE    1
#define HAL_WBL_INWBINVON_WRITABLE    1
#define HAL_WBL_INWBINVON_SIGNED      0
#define HAL_WBL_INWBINVON_ADR         0xB0001180

#define HAL_WBL_INTHDRON_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_INTHDRON_LSB         16
#define HAL_WBL_INTHDRON_MSB         16
#define HAL_WBL_INTHDRON_MASK        0x00010000
#define HAL_WBL_INTHDRON_TYPE        halWBL_INTHDRON_t
#define HAL_WBL_INTHDRON             HAL_WBL_INTHDRON_MASK
#define HAL_WBL_INTHDRON_READABLE    1
#define HAL_WBL_INTHDRON_WRITABLE    1
#define HAL_WBL_INTHDRON_SIGNED      0
#define HAL_WBL_INTHDRON_ADR         0xB0001180

#define HAL_WBL_AVHDLPFOF_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_AVHDLPFOF_LSB         15
#define HAL_WBL_AVHDLPFOF_MSB         15
#define HAL_WBL_AVHDLPFOF_MASK        0x00008000
#define HAL_WBL_AVHDLPFOF_TYPE        halWBL_AVHDLPFOF_t
#define HAL_WBL_AVHDLPFOF             HAL_WBL_AVHDLPFOF_MASK
#define HAL_WBL_AVHDLPFOF_READABLE    1
#define HAL_WBL_AVHDLPFOF_WRITABLE    1
#define HAL_WBL_AVHDLPFOF_SIGNED      0
#define HAL_WBL_AVHDLPFOF_ADR         0xB0001180

#define HAL_WBL_HDRLEN_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_HDRLEN_LSB         8
#define HAL_WBL_HDRLEN_MSB         14
#define HAL_WBL_HDRLEN_MASK        0x00007F00
#define HAL_WBL_HDRLEN_TYPE        UByte
#define HAL_WBL_HDRLEN             HAL_WBL_HDRLEN_MASK
#define HAL_WBL_HDRLEN_READABLE    1
#define HAL_WBL_HDRLEN_WRITABLE    1
#define HAL_WBL_HDRLEN_SIGNED      0
#define HAL_WBL_HDRLEN_ADR         0xB0001180

#define HAL_WBL_IWPSLCLVL_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_IWPSLCLVL_LSB         5
#define HAL_WBL_IWPSLCLVL_MSB         7
#define HAL_WBL_IWPSLCLVL_MASK        0x000000E0
#define HAL_WBL_IWPSLCLVL_TYPE        halWBL_DVDRAM_IWPSliceLevel_t
#define HAL_WBL_IWPSLCLVL             HAL_WBL_IWPSLCLVL_MASK
#define HAL_WBL_IWPSLCLVL_READABLE    1
#define HAL_WBL_IWPSLCLVL_WRITABLE    1
#define HAL_WBL_IWPSLCLVL_SIGNED      0
#define HAL_WBL_IWPSLCLVL_ADR         0xB0001180

#define HAL_WBL_SELHDRLEN_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_SELHDRLEN_LSB         3
#define HAL_WBL_SELHDRLEN_MSB         3
#define HAL_WBL_SELHDRLEN_MASK        0x00000008
#define HAL_WBL_SELHDRLEN_TYPE        halWBL_SELHDRLEN_t
#define HAL_WBL_SELHDRLEN             HAL_WBL_SELHDRLEN_MASK
#define HAL_WBL_SELHDRLEN_READABLE    1
#define HAL_WBL_SELHDRLEN_WRITABLE    1
#define HAL_WBL_SELHDRLEN_SIGNED      0
#define HAL_WBL_SELHDRLEN_ADR         0xB0001180

#define HAL_WBL_MLLSLCDET_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_MLLSLCDET_LSB         2
#define HAL_WBL_MLLSLCDET_MSB         2
#define HAL_WBL_MLLSLCDET_MASK        0x00000004
#define HAL_WBL_MLLSLCDET_TYPE        halWBL_MLLSLCDET_t
#define HAL_WBL_MLLSLCDET             HAL_WBL_MLLSLCDET_MASK
#define HAL_WBL_MLLSLCDET_READABLE    1
#define HAL_WBL_MLLSLCDET_WRITABLE    1
#define HAL_WBL_MLLSLCDET_SIGNED      0
#define HAL_WBL_MLLSLCDET_ADR         0xB0001180

#define HAL_WBL_PLLINTCNT_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_PLLINTCNT_LSB         1
#define HAL_WBL_PLLINTCNT_MSB         1
#define HAL_WBL_PLLINTCNT_MASK        0x00000002
#define HAL_WBL_PLLINTCNT_TYPE        halWBL_PLLINTCNT_t
#define HAL_WBL_PLLINTCNT             HAL_WBL_PLLINTCNT_MASK
#define HAL_WBL_PLLINTCNT_READABLE    1
#define HAL_WBL_PLLINTCNT_WRITABLE    1
#define HAL_WBL_PLLINTCNT_SIGNED      0
#define HAL_WBL_PLLINTCNT_ADR         0xB0001180

#define HAL_WBL_PPRFIN_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG1)
#define HAL_WBL_PPRFIN_LSB         0
#define HAL_WBL_PPRFIN_MSB         0
#define HAL_WBL_PPRFIN_MASK        0x00000001
#define HAL_WBL_PPRFIN_TYPE        halWBL_PPRFIN_t
#define HAL_WBL_PPRFIN             HAL_WBL_PPRFIN_MASK
#define HAL_WBL_PPRFIN_READABLE    1
#define HAL_WBL_PPRFIN_WRITABLE    1
#define HAL_WBL_PPRFIN_SIGNED      0
#define HAL_WBL_PPRFIN_ADR         0xB0001180

// Register DRTIMCFG2

#if (CHIP_REV >= 0xC0)

#define HAL_WBL_HDRFLYMXCFD_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG2)
#define HAL_WBL_HDRFLYMXCFD_LSB         20
#define HAL_WBL_HDRFLYMXCFD_MSB         23
#define HAL_WBL_HDRFLYMXCFD_MASK        0x00F00000
#define HAL_WBL_HDRFLYMXCFD_TYPE        UByte
#define HAL_WBL_HDRFLYMXCFD             HAL_WBL_HDRFLYMXCFD_MASK
#define HAL_WBL_HDRFLYMXCFD_READABLE    1
#define HAL_WBL_HDRFLYMXCFD_WRITABLE    1
#define HAL_WBL_HDRFLYMXCFD_SIGNED      0
#define HAL_WBL_HDRFLYMXCFD_ADR         0xB0001184

#define HAL_WBL_HEADSLIPMGN_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG2)
#define HAL_WBL_HEADSLIPMGN_LSB         16
#define HAL_WBL_HEADSLIPMGN_MSB         17
#define HAL_WBL_HEADSLIPMGN_MASK        0x00030000
#define HAL_WBL_HEADSLIPMGN_TYPE        halWBL_DVDRAM_HeaderSlipMargin_t
#define HAL_WBL_HEADSLIPMGN             HAL_WBL_HEADSLIPMGN_MASK
#define HAL_WBL_HEADSLIPMGN_READABLE    1
#define HAL_WBL_HEADSLIPMGN_WRITABLE    1
#define HAL_WBL_HEADSLIPMGN_SIGNED      0
#define HAL_WBL_HEADSLIPMGN_ADR         0xB0001184

#define HAL_WBL_HEADSLCPEAK_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG2)
#define HAL_WBL_HEADSLCPEAK_LSB         14
#define HAL_WBL_HEADSLCPEAK_MSB         15
#define HAL_WBL_HEADSLCPEAK_MASK        0x0000C000
#define HAL_WBL_HEADSLCPEAK_TYPE        halWBL_DVDRAM_HeaderSliceLGLevelPeak_t
#define HAL_WBL_HEADSLCPEAK             HAL_WBL_HEADSLCPEAK_MASK
#define HAL_WBL_HEADSLCPEAK_READABLE    1
#define HAL_WBL_HEADSLCPEAK_WRITABLE    1
#define HAL_WBL_HEADSLCPEAK_SIGNED      0
#define HAL_WBL_HEADSLCPEAK_ADR         0xB0001184

#define HAL_WBL_HEADSLCAVG_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG2)
#define HAL_WBL_HEADSLCAVG_LSB         10
#define HAL_WBL_HEADSLCAVG_MSB         12
#define HAL_WBL_HEADSLCAVG_MASK        0x00001C00
#define HAL_WBL_HEADSLCAVG_TYPE        halWBL_DVDRAM_HeaderSliceLGLevelAvg_t
#define HAL_WBL_HEADSLCAVG             HAL_WBL_HEADSLCAVG_MASK
#define HAL_WBL_HEADSLCAVG_READABLE    1
#define HAL_WBL_HEADSLCAVG_WRITABLE    1
#define HAL_WBL_HEADSLCAVG_SIGNED      0
#define HAL_WBL_HEADSLCAVG_ADR         0xB0001184

#endif // #if (CHIP_REV >= 0xC0)

#define HAL_WBL_HHEN_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG2)
#define HAL_WBL_HHEN_LSB         9
#define HAL_WBL_HHEN_MSB         9
#define HAL_WBL_HHEN_MASK        0x00000200
#define HAL_WBL_HHEN_TYPE        halWBL_HHEN_t
#define HAL_WBL_HHEN             HAL_WBL_HHEN_MASK
#define HAL_WBL_HHEN_READABLE    1
#define HAL_WBL_HHEN_WRITABLE    1
#define HAL_WBL_HHEN_SIGNED      0
#define HAL_WBL_HHEN_ADR         0xB0001184

#define HAL_WBL_HRFEN_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG2)
#define HAL_WBL_HRFEN_LSB         8
#define HAL_WBL_HRFEN_MSB         8
#define HAL_WBL_HRFEN_MASK        0x00000100
#define HAL_WBL_HRFEN_TYPE        halWBL_HRFEN_t
#define HAL_WBL_HRFEN             HAL_WBL_HRFEN_MASK
#define HAL_WBL_HRFEN_READABLE    1
#define HAL_WBL_HRFEN_WRITABLE    1
#define HAL_WBL_HRFEN_SIGNED      0
#define HAL_WBL_HRFEN_ADR         0xB0001184

#define HAL_WBL_HDRLENLG_REGISTER    (HAL_WBLREG_MAP->DRTIMCFG2)
#define HAL_WBL_HDRLENLG_LSB         0
#define HAL_WBL_HDRLENLG_MSB         6
#define HAL_WBL_HDRLENLG_MASK        0x0000007F
#define HAL_WBL_HDRLENLG_TYPE        UByte
#define HAL_WBL_HDRLENLG             HAL_WBL_HDRLENLG_MASK
#define HAL_WBL_HDRLENLG_READABLE    1
#define HAL_WBL_HDRLENLG_WRITABLE    1
#define HAL_WBL_HDRLENLG_SIGNED      0
#define HAL_WBL_HDRLENLG_ADR         0xB0001184

// Register DRTIMS1
#define HAL_WBL_HDRFLYLCK_REGISTER    (HAL_WBLREG_MAP->DRTIMS1)
#define HAL_WBL_HDRFLYLCK_LSB         21
#define HAL_WBL_HDRFLYLCK_MSB         21
#define HAL_WBL_HDRFLYLCK_MASK        0x00200000
#define HAL_WBL_HDRFLYLCK_TYPE        Bool
#define HAL_WBL_HDRFLYLCK             HAL_WBL_HDRFLYLCK_MASK
#define HAL_WBL_HDRFLYLCK_READABLE    1
#define HAL_WBL_HDRFLYLCK_WRITABLE    0
#define HAL_WBL_HDRFLYLCK_SIGNED      0
#define HAL_WBL_HDRFLYLCK_ADR         0xB0001188

#define HAL_WBL_HDRFLYPRE_REGISTER    (HAL_WBLREG_MAP->DRTIMS1)
#define HAL_WBL_HDRFLYPRE_LSB         20
#define HAL_WBL_HDRFLYPRE_MSB         20
#define HAL_WBL_HDRFLYPRE_MASK        0x00100000
#define HAL_WBL_HDRFLYPRE_TYPE        Bool
#define HAL_WBL_HDRFLYPRE             HAL_WBL_HDRFLYPRE_MASK
#define HAL_WBL_HDRFLYPRE_READABLE    1
#define HAL_WBL_HDRFLYPRE_WRITABLE    0
#define HAL_WBL_HDRFLYPRE_SIGNED      0
#define HAL_WBL_HDRFLYPRE_ADR         0xB0001188

#define HAL_WBL_HDRFLYRES_REGISTER    (HAL_WBLREG_MAP->DRTIMS1)
#define HAL_WBL_HDRFLYRES_LSB         19
#define HAL_WBL_HDRFLYRES_MSB         19
#define HAL_WBL_HDRFLYRES_MASK        0x00080000
#define HAL_WBL_HDRFLYRES_TYPE        Bool
#define HAL_WBL_HDRFLYRES             HAL_WBL_HDRFLYRES_MASK
#define HAL_WBL_HDRFLYRES_READABLE    1
#define HAL_WBL_HDRFLYRES_WRITABLE    0
#define HAL_WBL_HDRFLYRES_SIGNED      0
#define HAL_WBL_HDRFLYRES_ADR         0xB0001188

#define HAL_WBL_LGWBMLH_REGISTER    (HAL_WBLREG_MAP->DRTIMS1)
#define HAL_WBL_LGWBMLH_LSB         17
#define HAL_WBL_LGWBMLH_MSB         17
#define HAL_WBL_LGWBMLH_MASK        0x00020000
#define HAL_WBL_LGWBMLH_TYPE        Bool
#define HAL_WBL_LGWBMLH             HAL_WBL_LGWBMLH_MASK
#define HAL_WBL_LGWBMLH_READABLE    1
#define HAL_WBL_LGWBMLH_WRITABLE    0
#define HAL_WBL_LGWBMLH_SIGNED      0
#define HAL_WBL_LGWBMLH_ADR         0xB0001188

#define HAL_WBL_LGWBSLC_REGISTER    (HAL_WBLREG_MAP->DRTIMS1)
#define HAL_WBL_LGWBSLC_LSB         16
#define HAL_WBL_LGWBSLC_MSB         16
#define HAL_WBL_LGWBSLC_MASK        0x00010000
#define HAL_WBL_LGWBSLC_TYPE        Bool
#define HAL_WBL_LGWBSLC             HAL_WBL_LGWBSLC_MASK
#define HAL_WBL_LGWBSLC_READABLE    1
#define HAL_WBL_LGWBSLC_WRITABLE    0
#define HAL_WBL_LGWBSLC_SIGNED      0
#define HAL_WBL_LGWBSLC_ADR         0xB0001188

#define HAL_WBL_HDRFLYCFD_REGISTER    (HAL_WBLREG_MAP->DRTIMS1)
#define HAL_WBL_HDRFLYCFD_LSB         12
#define HAL_WBL_HDRFLYCFD_MSB         15
#define HAL_WBL_HDRFLYCFD_MASK        0x0000F000
#define HAL_WBL_HDRFLYCFD_TYPE        UByte
#define HAL_WBL_HDRFLYCFD             HAL_WBL_HDRFLYCFD_MASK
#define HAL_WBL_HDRFLYCFD_READABLE    1
#define HAL_WBL_HDRFLYCFD_WRITABLE    0
#define HAL_WBL_HDRFLYCFD_SIGNED      0
#define HAL_WBL_HDRFLYCFD_ADR         0xB0001188

#define HAL_WBL_AVEHDUPD_REGISTER    (HAL_WBLREG_MAP->DRTIMS1)
#define HAL_WBL_AVEHDUPD_LSB         11
#define HAL_WBL_AVEHDUPD_MSB         11
#define HAL_WBL_AVEHDUPD_MASK        0x00000800
#define HAL_WBL_AVEHDUPD_TYPE        Bool
#define HAL_WBL_AVEHDUPD             HAL_WBL_AVEHDUPD_MASK
#define HAL_WBL_AVEHDUPD_READABLE    1
#define HAL_WBL_AVEHDUPD_WRITABLE    0
#define HAL_WBL_AVEHDUPD_SIGNED      0
#define HAL_WBL_AVEHDUPD_ADR         0xB0001188

#define HAL_WBL_AVEHD_REGISTER    (HAL_WBLREG_MAP->DRTIMS1)
#define HAL_WBL_AVEHD_LSB         0
#define HAL_WBL_AVEHD_MSB         10
#define HAL_WBL_AVEHD_MASK        0x000007FF
#define HAL_WBL_AVEHD_TYPE        UInt16
#define HAL_WBL_AVEHD             HAL_WBL_AVEHD_MASK
#define HAL_WBL_AVEHD_READABLE    1
#define HAL_WBL_AVEHD_WRITABLE    0
#define HAL_WBL_AVEHD_SIGNED      0
#define HAL_WBL_AVEHD_ADR         0xB0001188

// Register DRTIMS2
#define HAL_WBL_SECIREVCN_REGISTER    (HAL_WBLREG_MAP->DRTIMS2)
#define HAL_WBL_SECIREVCN_LSB         0
#define HAL_WBL_SECIREVCN_MSB         5
#define HAL_WBL_SECIREVCN_MASK        0x0000003F
#define HAL_WBL_SECIREVCN_TYPE        UByte
#define HAL_WBL_SECIREVCN             HAL_WBL_SECIREVCN_MASK
#define HAL_WBL_SECIREVCN_READABLE    1
#define HAL_WBL_SECIREVCN_WRITABLE    0
#define HAL_WBL_SECIREVCN_SIGNED      0
#define HAL_WBL_SECIREVCN_ADR         0xB000118C

// Register DRTIMDLY
#define HAL_WBL_BTDLYENC_REGISTER    (HAL_WBLREG_MAP->DRTIMDLY)
#define HAL_WBL_BTDLYENC_LSB         16
#define HAL_WBL_BTDLYENC_MSB         23
#define HAL_WBL_BTDLYENC_MASK        0x00FF0000
#define HAL_WBL_BTDLYENC_TYPE        UByte
#define HAL_WBL_BTDLYENC             HAL_WBL_BTDLYENC_MASK
#define HAL_WBL_BTDLYENC_READABLE    1
#define HAL_WBL_BTDLYENC_WRITABLE    1
#define HAL_WBL_BTDLYENC_SIGNED      0
#define HAL_WBL_BTDLYENC_ADR         0xB0001190

#define HAL_WBL_WBDLYENC_REGISTER    (HAL_WBLREG_MAP->DRTIMDLY)
#define HAL_WBL_WBDLYENC_LSB         12
#define HAL_WBL_WBDLYENC_MSB         14
#define HAL_WBL_WBDLYENC_MASK        0x00007000
#define HAL_WBL_WBDLYENC_TYPE        UByte
#define HAL_WBL_WBDLYENC             HAL_WBL_WBDLYENC_MASK
#define HAL_WBL_WBDLYENC_READABLE    1
#define HAL_WBL_WBDLYENC_WRITABLE    1
#define HAL_WBL_WBDLYENC_SIGNED      0
#define HAL_WBL_WBDLYENC_ADR         0xB0001190

#define HAL_WBL_WBDLYDEC_REGISTER    (HAL_WBLREG_MAP->DRTIMDLY)
#define HAL_WBL_WBDLYDEC_LSB         8
#define HAL_WBL_WBDLYDEC_MSB         10
#define HAL_WBL_WBDLYDEC_MASK        0x00000700
#define HAL_WBL_WBDLYDEC_TYPE        SByte
#define HAL_WBL_WBDLYDEC             HAL_WBL_WBDLYDEC_MASK
#define HAL_WBL_WBDLYDEC_READABLE    1
#define HAL_WBL_WBDLYDEC_WRITABLE    1
#define HAL_WBL_WBDLYDEC_SIGNED      1
#define HAL_WBL_WBDLYDEC_ADR         0xB0001190

#define HAL_WBL_BTDLYDEC_REGISTER    (HAL_WBLREG_MAP->DRTIMDLY)
#define HAL_WBL_BTDLYDEC_LSB         0
#define HAL_WBL_BTDLYDEC_MSB         7
#define HAL_WBL_BTDLYDEC_MASK        0x000000FF
#define HAL_WBL_BTDLYDEC_TYPE        UByte
#define HAL_WBL_BTDLYDEC             HAL_WBL_BTDLYDEC_MASK
#define HAL_WBL_BTDLYDEC_READABLE    1
#define HAL_WBL_BTDLYDEC_WRITABLE    1
#define HAL_WBL_BTDLYDEC_SIGNED      0
#define HAL_WBL_BTDLYDEC_ADR         0xB0001190

// Register WCGCFG1
#define HAL_WBL_FRQTRNSCL_REGISTER    (HAL_WBLREG_MAP->WCGCFG1)
#define HAL_WBL_FRQTRNSCL_LSB         16
#define HAL_WBL_FRQTRNSCL_MSB         18
#define HAL_WBL_FRQTRNSCL_MASK        0x00070000
#define HAL_WBL_FRQTRNSCL_TYPE        halWBL_WCLK_FREQUENCYSCALE_t
#define HAL_WBL_FRQTRNSCL             HAL_WBL_FRQTRNSCL_MASK
#define HAL_WBL_FRQTRNSCL_READABLE    1
#define HAL_WBL_FRQTRNSCL_WRITABLE    1
#define HAL_WBL_FRQTRNSCL_SIGNED      0
#define HAL_WBL_FRQTRNSCL_ADR         0xB00011A0

#define HAL_WBL_FRQTRNSRC_REGISTER    (HAL_WBLREG_MAP->WCGCFG1)
#define HAL_WBL_FRQTRNSRC_LSB         15
#define HAL_WBL_FRQTRNSRC_MSB         15
#define HAL_WBL_FRQTRNSRC_MASK        0x00008000
#define HAL_WBL_FRQTRNSRC_TYPE        halWBL_WCLK_FREQUENCY_SOURCE_t
#define HAL_WBL_FRQTRNSRC             HAL_WBL_FRQTRNSRC_MASK
#define HAL_WBL_FRQTRNSRC_READABLE    1
#define HAL_WBL_FRQTRNSRC_WRITABLE    1
#define HAL_WBL_FRQTRNSRC_SIGNED      0
#define HAL_WBL_FRQTRNSRC_ADR         0xB00011A0

#define HAL_WBL_PIPATHSEL_REGISTER    (HAL_WBLREG_MAP->WCGCFG1)
#define HAL_WBL_PIPATHSEL_LSB         14
#define HAL_WBL_PIPATHSEL_MSB         14
#define HAL_WBL_PIPATHSEL_MASK        0x00004000
#define HAL_WBL_PIPATHSEL_TYPE        Bool
#define HAL_WBL_PIPATHSEL             HAL_WBL_PIPATHSEL_MASK
#define HAL_WBL_PIPATHSEL_READABLE    1
#define HAL_WBL_PIPATHSEL_WRITABLE    1
#define HAL_WBL_PIPATHSEL_SIGNED      0
#define HAL_WBL_PIPATHSEL_ADR         0xB00011A0

#define HAL_WBL_FRQCMPPHO_REGISTER    (HAL_WBLREG_MAP->WCGCFG1)
#define HAL_WBL_FRQCMPPHO_LSB         4
#define HAL_WBL_FRQCMPPHO_MSB         13
#define HAL_WBL_FRQCMPPHO_MASK        0x00003FF0
#define HAL_WBL_FRQCMPPHO_TYPE        SInt16
#define HAL_WBL_FRQCMPPHO             HAL_WBL_FRQCMPPHO_MASK
#define HAL_WBL_FRQCMPPHO_READABLE    1
#define HAL_WBL_FRQCMPPHO_WRITABLE    1
#define HAL_WBL_FRQCMPPHO_SIGNED      1
#define HAL_WBL_FRQCMPPHO_ADR         0xB00011A0

#define HAL_WBL_FRQCMPGAI_REGISTER    (HAL_WBLREG_MAP->WCGCFG1)
#define HAL_WBL_FRQCMPGAI_LSB         0
#define HAL_WBL_FRQCMPGAI_MSB         3
#define HAL_WBL_FRQCMPGAI_MASK        0x0000000F
#define HAL_WBL_FRQCMPGAI_TYPE        halWBL_FreqCompGain_t
#define HAL_WBL_FRQCMPGAI             HAL_WBL_FRQCMPGAI_MASK
#define HAL_WBL_FRQCMPGAI_READABLE    1
#define HAL_WBL_FRQCMPGAI_WRITABLE    1
#define HAL_WBL_FRQCMPGAI_SIGNED      0
#define HAL_WBL_FRQCMPGAI_ADR         0xB00011A0

// Register WCGSTA
#define HAL_WBL_FRQCMP_REGISTER    (HAL_WBLREG_MAP->WCGSTA)
#define HAL_WBL_FRQCMP_LSB         7
#define HAL_WBL_FRQCMP_MSB         26
#define HAL_WBL_FRQCMP_MASK        0x07FFFF80
#define HAL_WBL_FRQCMP_TYPE        SInt32
#define HAL_WBL_FRQCMP             HAL_WBL_FRQCMP_MASK
#define HAL_WBL_FRQCMP_READABLE    1
#define HAL_WBL_FRQCMP_WRITABLE    0
#define HAL_WBL_FRQCMP_SIGNED      1
#define HAL_WBL_FRQCMP_ADR         0xB00011A8

#define HAL_WBL_FRQCMPPHD_REGISTER    (HAL_WBLREG_MAP->WCGSTA)
#define HAL_WBL_FRQCMPPHD_LSB         0
#define HAL_WBL_FRQCMPPHD_MSB         6
#define HAL_WBL_FRQCMPPHD_MASK        0x0000007F
#define HAL_WBL_FRQCMPPHD_TYPE        SByte
#define HAL_WBL_FRQCMPPHD             HAL_WBL_FRQCMPPHD_MASK
#define HAL_WBL_FRQCMPPHD_READABLE    1
#define HAL_WBL_FRQCMPPHD_WRITABLE    0
#define HAL_WBL_FRQCMPPHD_SIGNED      1
#define HAL_WBL_FRQCMPPHD_ADR         0xB00011A8

// Register WRCLKFRQ
#define HAL_WBL_WRCLKFRQ_REGISTER    (HAL_WBLREG_MAP->WRCLKFRQ)
#define HAL_WBL_WRCLKFRQ_LSB         0
#define HAL_WBL_WRCLKFRQ_MSB         19
#define HAL_WBL_WRCLKFRQ_MASK        0x000FFFFF
#define HAL_WBL_WRCLKFRQ_TYPE        UInt32
#define HAL_WBL_WRCLKFRQ             HAL_WBL_WRCLKFRQ_MASK
#define HAL_WBL_WRCLKFRQ_READABLE    1
#define HAL_WBL_WRCLKFRQ_WRITABLE    1
#define HAL_WBL_WRCLKFRQ_SIGNED      0
#define HAL_WBL_WRCLKFRQ_ADR         0xB00011AC

// Register WBENIFCF1
#define HAL_WBL_WBW0CMP_REGISTER    (HAL_WBLREG_MAP->WBENIFCF1)
#define HAL_WBL_WBW0CMP_LSB         8
#define HAL_WBL_WBW0CMP_MSB         15
#define HAL_WBL_WBW0CMP_MASK        0x0000FF00
#define HAL_WBL_WBW0CMP_TYPE        UByte
#define HAL_WBL_WBW0CMP             HAL_WBL_WBW0CMP_MASK
#define HAL_WBL_WBW0CMP_READABLE    1
#define HAL_WBL_WBW0CMP_WRITABLE    1
#define HAL_WBL_WBW0CMP_SIGNED      0
#define HAL_WBL_WBW0CMP_ADR         0xB00011C0

#define HAL_WBL_WBADRCMP_REGISTER    (HAL_WBLREG_MAP->WBENIFCF1)
#define HAL_WBL_WBADRCMP_LSB         0
#define HAL_WBL_WBADRCMP_MSB         7
#define HAL_WBL_WBADRCMP_MASK        0x000000FF
#define HAL_WBL_WBADRCMP_TYPE        UByte
#define HAL_WBL_WBADRCMP             HAL_WBL_WBADRCMP_MASK
#define HAL_WBL_WBADRCMP_READABLE    1
#define HAL_WBL_WBADRCMP_WRITABLE    1
#define HAL_WBL_WBADRCMP_SIGNED      0
#define HAL_WBL_WBADRCMP_ADR         0xB00011C0

// Register WBENIFCF2
#define HAL_WBL_HFORWBL_REGISTER    (HAL_WBLREG_MAP->WBENIFCF2)
#define HAL_WBL_HFORWBL_LSB         20
#define HAL_WBL_HFORWBL_MSB         20
#define HAL_WBL_HFORWBL_MASK        0x00100000
#define HAL_WBL_HFORWBL_TYPE        Bool
#define HAL_WBL_HFORWBL             HAL_WBL_HFORWBL_MASK
#define HAL_WBL_HFORWBL_READABLE    1
#define HAL_WBL_HFORWBL_WRITABLE    1
#define HAL_WBL_HFORWBL_SIGNED      0
#define HAL_WBL_HFORWBL_ADR         0xB00011C4

#define HAL_WBL_HFADCOMP_REGISTER    (HAL_WBLREG_MAP->WBENIFCF2)
#define HAL_WBL_HFADCOMP_LSB         0
#define HAL_WBL_HFADCOMP_MSB         19
#define HAL_WBL_HFADCOMP_MASK        0x000FFFFF
#define HAL_WBL_HFADCOMP_TYPE        UInt32
#define HAL_WBL_HFADCOMP             HAL_WBL_HFADCOMP_MASK
#define HAL_WBL_HFADCOMP_READABLE    1
#define HAL_WBL_HFADCOMP_WRITABLE    1
#define HAL_WBL_HFADCOMP_SIGNED      0
#define HAL_WBL_HFADCOMP_ADR         0xB00011C4

// Register WBENIFCF3
#define HAL_WBL_HFADRSTF_REGISTER    (HAL_WBLREG_MAP->WBENIFCF3)
#define HAL_WBL_HFADRSTF_LSB         12
#define HAL_WBL_HFADRSTF_MSB         12
#define HAL_WBL_HFADRSTF_MASK        0x00001000
#define HAL_WBL_HFADRSTF_TYPE        Bool
#define HAL_WBL_HFADRSTF             HAL_WBL_HFADRSTF_MASK
#define HAL_WBL_HFADRSTF_READABLE    1
#define HAL_WBL_HFADRSTF_WRITABLE    1
#define HAL_WBL_HFADRSTF_SIGNED      0
#define HAL_WBL_HFADRSTF_ADR         0xB00011C8

#define HAL_WBL_HFADMXCFD_REGISTER    (HAL_WBLREG_MAP->WBENIFCF3)
#define HAL_WBL_HFADMXCFD_LSB         8
#define HAL_WBL_HFADMXCFD_MSB         11
#define HAL_WBL_HFADMXCFD_MASK        0x00000F00
#define HAL_WBL_HFADMXCFD_TYPE        UByte
#define HAL_WBL_HFADMXCFD             HAL_WBL_HFADMXCFD_MASK
#define HAL_WBL_HFADMXCFD_READABLE    1
#define HAL_WBL_HFADMXCFD_WRITABLE    1
#define HAL_WBL_HFADMXCFD_SIGNED      0
#define HAL_WBL_HFADMXCFD_ADR         0xB00011C8

#define HAL_WBL_HFADHITHR_REGISTER    (HAL_WBLREG_MAP->WBENIFCF3)
#define HAL_WBL_HFADHITHR_LSB         4
#define HAL_WBL_HFADHITHR_MSB         7
#define HAL_WBL_HFADHITHR_MASK        0x000000F0
#define HAL_WBL_HFADHITHR_TYPE        UByte
#define HAL_WBL_HFADHITHR             HAL_WBL_HFADHITHR_MASK
#define HAL_WBL_HFADHITHR_READABLE    1
#define HAL_WBL_HFADHITHR_WRITABLE    1
#define HAL_WBL_HFADHITHR_SIGNED      0
#define HAL_WBL_HFADHITHR_ADR         0xB00011C8

#define HAL_WBL_HFADLOTHR_REGISTER    (HAL_WBLREG_MAP->WBENIFCF3)
#define HAL_WBL_HFADLOTHR_LSB         0
#define HAL_WBL_HFADLOTHR_MSB         3
#define HAL_WBL_HFADLOTHR_MASK        0x0000000F
#define HAL_WBL_HFADLOTHR_TYPE        UByte
#define HAL_WBL_HFADLOTHR             HAL_WBL_HFADLOTHR_MASK
#define HAL_WBL_HFADLOTHR_READABLE    1
#define HAL_WBL_HFADLOTHR_WRITABLE    1
#define HAL_WBL_HFADLOTHR_SIGNED      0
#define HAL_WBL_HFADLOTHR_ADR         0xB00011C8

// Register NOISHPCFG
#define HAL_WBL_NOISHPSPD_REGISTER    (HAL_WBLREG_MAP->NOISHPCFG)
#define HAL_WBL_NOISHPSPD_LSB         6
#define HAL_WBL_NOISHPSPD_MSB         9
#define HAL_WBL_NOISHPSPD_MASK        0x000003C0
#define HAL_WBL_NOISHPSPD_TYPE        halWBL_NoiseShaperSpeedSel_t
#define HAL_WBL_NOISHPSPD             HAL_WBL_NOISHPSPD_MASK
#define HAL_WBL_NOISHPSPD_READABLE    1
#define HAL_WBL_NOISHPSPD_WRITABLE    1
#define HAL_WBL_NOISHPSPD_SIGNED      0
#define HAL_WBL_NOISHPSPD_ADR         0xB00011D0

#define HAL_WBL_NOIOUTSEL_REGISTER    (HAL_WBLREG_MAP->NOISHPCFG)
#define HAL_WBL_NOIOUTSEL_LSB         5
#define HAL_WBL_NOIOUTSEL_MSB         5
#define HAL_WBL_NOIOUTSEL_MASK        0x00000020
#define HAL_WBL_NOIOUTSEL_TYPE        Bool
#define HAL_WBL_NOIOUTSEL             HAL_WBL_NOIOUTSEL_MASK
#define HAL_WBL_NOIOUTSEL_READABLE    1
#define HAL_WBL_NOIOUTSEL_WRITABLE    1
#define HAL_WBL_NOIOUTSEL_SIGNED      0
#define HAL_WBL_NOIOUTSEL_ADR         0xB00011D0

#define HAL_WBL_FDBKSEL_REGISTER    (HAL_WBLREG_MAP->NOISHPCFG)
#define HAL_WBL_FDBKSEL_LSB         4
#define HAL_WBL_FDBKSEL_MSB         4
#define HAL_WBL_FDBKSEL_MASK        0x00000010
#define HAL_WBL_FDBKSEL_TYPE        Bool
#define HAL_WBL_FDBKSEL             HAL_WBL_FDBKSEL_MASK
#define HAL_WBL_FDBKSEL_READABLE    1
#define HAL_WBL_FDBKSEL_WRITABLE    1
#define HAL_WBL_FDBKSEL_SIGNED      0
#define HAL_WBL_FDBKSEL_ADR         0xB00011D0

#define HAL_WBL_EXTFRQSPD_REGISTER    (HAL_WBLREG_MAP->NOISHPCFG)
#define HAL_WBL_EXTFRQSPD_LSB         2
#define HAL_WBL_EXTFRQSPD_MSB         3
#define HAL_WBL_EXTFRQSPD_MASK        0x0000000C
#define HAL_WBL_EXTFRQSPD_TYPE        halWBL_ExtFreqSpeedSel_t
#define HAL_WBL_EXTFRQSPD             HAL_WBL_EXTFRQSPD_MASK
#define HAL_WBL_EXTFRQSPD_READABLE    1
#define HAL_WBL_EXTFRQSPD_WRITABLE    1
#define HAL_WBL_EXTFRQSPD_SIGNED      0
#define HAL_WBL_EXTFRQSPD_ADR         0xB00011D0

#define HAL_WBL_NOISRCIN_REGISTER    (HAL_WBLREG_MAP->NOISHPCFG)
#define HAL_WBL_NOISRCIN_LSB         1
#define HAL_WBL_NOISRCIN_MSB         1
#define HAL_WBL_NOISRCIN_MASK        0x00000002
#define HAL_WBL_NOISRCIN_TYPE        Bool
#define HAL_WBL_NOISRCIN             HAL_WBL_NOISRCIN_MASK
#define HAL_WBL_NOISRCIN_READABLE    1
#define HAL_WBL_NOISRCIN_WRITABLE    1
#define HAL_WBL_NOISRCIN_SIGNED      0
#define HAL_WBL_NOISRCIN_ADR         0xB00011D0

#define HAL_WBL_NOIFRZIN_REGISTER    (HAL_WBLREG_MAP->NOISHPCFG)
#define HAL_WBL_NOIFRZIN_LSB         0
#define HAL_WBL_NOIFRZIN_MSB         0
#define HAL_WBL_NOIFRZIN_MASK        0x00000001
#define HAL_WBL_NOIFRZIN_TYPE        Bool
#define HAL_WBL_NOIFRZIN             HAL_WBL_NOIFRZIN_MASK
#define HAL_WBL_NOIFRZIN_READABLE    1
#define HAL_WBL_NOIFRZIN_WRITABLE    1
#define HAL_WBL_NOIFRZIN_SIGNED      0
#define HAL_WBL_NOIFRZIN_ADR         0xB00011D0

// Register NSMON
#define HAL_WBL_NSFREQ_REGISTER    (HAL_WBLREG_MAP->NSMON)
#define HAL_WBL_NSFREQ_LSB         0
#define HAL_WBL_NSFREQ_MSB         19
#define HAL_WBL_NSFREQ_MASK        0x000FFFFF
#define HAL_WBL_NSFREQ_TYPE        UInt32
#define HAL_WBL_NSFREQ             HAL_WBL_NSFREQ_MASK
#define HAL_WBL_NSFREQ_READABLE    1
#define HAL_WBL_NSFREQ_WRITABLE    0
#define HAL_WBL_NSFREQ_SIGNED      0
#define HAL_WBL_NSFREQ_ADR         0xB00011D4

// Register CDWBLINTS
#define HAL_WBL_ATADRCHS_REGISTER    (HAL_WBLREG_MAP->CDWBLINTS)
#define HAL_WBL_ATADRCHS_LSB         7
#define HAL_WBL_ATADRCHS_MSB         7
#define HAL_WBL_ATADRCHS_MASK        0x00000080
#define HAL_WBL_ATADRCHS_TYPE        Bool
#define HAL_WBL_ATADRCHS             HAL_WBL_ATADRCHS_MASK
#define HAL_WBL_ATADRCHS_READABLE    1
#define HAL_WBL_ATADRCHS_WRITABLE    1
#define HAL_WBL_ATADRCHS_SIGNED      0
#define HAL_WBL_ATADRCHS_ADR         0xB00011E0

#define HAL_WBL_ATNEWADS_REGISTER    (HAL_WBLREG_MAP->CDWBLINTS)
#define HAL_WBL_ATNEWADS_LSB         6
#define HAL_WBL_ATNEWADS_MSB         6
#define HAL_WBL_ATNEWADS_MASK        0x00000040
#define HAL_WBL_ATNEWADS_TYPE        Bool
#define HAL_WBL_ATNEWADS             HAL_WBL_ATNEWADS_MASK
#define HAL_WBL_ATNEWADS_READABLE    1
#define HAL_WBL_ATNEWADS_WRITABLE    1
#define HAL_WBL_ATNEWADS_SIGNED      0
#define HAL_WBL_ATNEWADS_ADR         0xB00011E0

#define HAL_WBL_ATADRESS_REGISTER    (HAL_WBLREG_MAP->CDWBLINTS)
#define HAL_WBL_ATADRESS_LSB         5
#define HAL_WBL_ATADRESS_MSB         5
#define HAL_WBL_ATADRESS_MASK        0x00000020
#define HAL_WBL_ATADRESS_TYPE        Bool
#define HAL_WBL_ATADRESS             HAL_WBL_ATADRESS_MASK
#define HAL_WBL_ATADRESS_READABLE    1
#define HAL_WBL_ATADRESS_WRITABLE    1
#define HAL_WBL_ATADRESS_SIGNED      0
#define HAL_WBL_ATADRESS_ADR         0xB00011E0

#define HAL_WBL_ATADOLCKS_REGISTER    (HAL_WBLREG_MAP->CDWBLINTS)
#define HAL_WBL_ATADOLCKS_LSB         4
#define HAL_WBL_ATADOLCKS_MSB         4
#define HAL_WBL_ATADOLCKS_MASK        0x00000010
#define HAL_WBL_ATADOLCKS_TYPE        Bool
#define HAL_WBL_ATADOLCKS             HAL_WBL_ATADOLCKS_MASK
#define HAL_WBL_ATADOLCKS_READABLE    1
#define HAL_WBL_ATADOLCKS_WRITABLE    1
#define HAL_WBL_ATADOLCKS_SIGNED      0
#define HAL_WBL_ATADOLCKS_ADR         0xB00011E0

#define HAL_WBL_ATADILCKS_REGISTER    (HAL_WBLREG_MAP->CDWBLINTS)
#define HAL_WBL_ATADILCKS_LSB         3
#define HAL_WBL_ATADILCKS_MSB         3
#define HAL_WBL_ATADILCKS_MASK        0x00000008
#define HAL_WBL_ATADILCKS_TYPE        Bool
#define HAL_WBL_ATADILCKS             HAL_WBL_ATADILCKS_MASK
#define HAL_WBL_ATADILCKS_READABLE    1
#define HAL_WBL_ATADILCKS_WRITABLE    1
#define HAL_WBL_ATADILCKS_SIGNED      0
#define HAL_WBL_ATADILCKS_ADR         0xB00011E0

#define HAL_WBL_ATSYRESS_REGISTER    (HAL_WBLREG_MAP->CDWBLINTS)
#define HAL_WBL_ATSYRESS_LSB         2
#define HAL_WBL_ATSYRESS_MSB         2
#define HAL_WBL_ATSYRESS_MASK        0x00000004
#define HAL_WBL_ATSYRESS_TYPE        Bool
#define HAL_WBL_ATSYRESS             HAL_WBL_ATSYRESS_MASK
#define HAL_WBL_ATSYRESS_READABLE    1
#define HAL_WBL_ATSYRESS_WRITABLE    1
#define HAL_WBL_ATSYRESS_SIGNED      0
#define HAL_WBL_ATSYRESS_ADR         0xB00011E0

#define HAL_WBL_ATSYOLCKS_REGISTER    (HAL_WBLREG_MAP->CDWBLINTS)
#define HAL_WBL_ATSYOLCKS_LSB         1
#define HAL_WBL_ATSYOLCKS_MSB         1
#define HAL_WBL_ATSYOLCKS_MASK        0x00000002
#define HAL_WBL_ATSYOLCKS_TYPE        Bool
#define HAL_WBL_ATSYOLCKS             HAL_WBL_ATSYOLCKS_MASK
#define HAL_WBL_ATSYOLCKS_READABLE    1
#define HAL_WBL_ATSYOLCKS_WRITABLE    1
#define HAL_WBL_ATSYOLCKS_SIGNED      0
#define HAL_WBL_ATSYOLCKS_ADR         0xB00011E0

#define HAL_WBL_ATSYILCKS_REGISTER    (HAL_WBLREG_MAP->CDWBLINTS)
#define HAL_WBL_ATSYILCKS_LSB         0
#define HAL_WBL_ATSYILCKS_MSB         0
#define HAL_WBL_ATSYILCKS_MASK        0x00000001
#define HAL_WBL_ATSYILCKS_TYPE        Bool
#define HAL_WBL_ATSYILCKS             HAL_WBL_ATSYILCKS_MASK
#define HAL_WBL_ATSYILCKS_READABLE    1
#define HAL_WBL_ATSYILCKS_WRITABLE    1
#define HAL_WBL_ATSYILCKS_SIGNED      0
#define HAL_WBL_ATSYILCKS_ADR         0xB00011E0

// Register CDWBLINTE
#define HAL_WBL_ATADRCHE_REGISTER    (HAL_WBLREG_MAP->CDWBLINTE)
#define HAL_WBL_ATADRCHE_LSB         7
#define HAL_WBL_ATADRCHE_MSB         7
#define HAL_WBL_ATADRCHE_MASK        0x00000080
#define HAL_WBL_ATADRCHE_TYPE        Bool
#define HAL_WBL_ATADRCHE             HAL_WBL_ATADRCHE_MASK
#define HAL_WBL_ATADRCHE_READABLE    1
#define HAL_WBL_ATADRCHE_WRITABLE    1
#define HAL_WBL_ATADRCHE_SIGNED      0
#define HAL_WBL_ATADRCHE_ADR         0xB00011E4

#define HAL_WBL_ATNEWADE_REGISTER    (HAL_WBLREG_MAP->CDWBLINTE)
#define HAL_WBL_ATNEWADE_LSB         6
#define HAL_WBL_ATNEWADE_MSB         6
#define HAL_WBL_ATNEWADE_MASK        0x00000040
#define HAL_WBL_ATNEWADE_TYPE        Bool
#define HAL_WBL_ATNEWADE             HAL_WBL_ATNEWADE_MASK
#define HAL_WBL_ATNEWADE_READABLE    1
#define HAL_WBL_ATNEWADE_WRITABLE    1
#define HAL_WBL_ATNEWADE_SIGNED      0
#define HAL_WBL_ATNEWADE_ADR         0xB00011E4

#define HAL_WBL_ATADRESE_REGISTER    (HAL_WBLREG_MAP->CDWBLINTE)
#define HAL_WBL_ATADRESE_LSB         5
#define HAL_WBL_ATADRESE_MSB         5
#define HAL_WBL_ATADRESE_MASK        0x00000020
#define HAL_WBL_ATADRESE_TYPE        Bool
#define HAL_WBL_ATADRESE             HAL_WBL_ATADRESE_MASK
#define HAL_WBL_ATADRESE_READABLE    1
#define HAL_WBL_ATADRESE_WRITABLE    1
#define HAL_WBL_ATADRESE_SIGNED      0
#define HAL_WBL_ATADRESE_ADR         0xB00011E4

#define HAL_WBL_ATADOLCKE_REGISTER    (HAL_WBLREG_MAP->CDWBLINTE)
#define HAL_WBL_ATADOLCKE_LSB         4
#define HAL_WBL_ATADOLCKE_MSB         4
#define HAL_WBL_ATADOLCKE_MASK        0x00000010
#define HAL_WBL_ATADOLCKE_TYPE        Bool
#define HAL_WBL_ATADOLCKE             HAL_WBL_ATADOLCKE_MASK
#define HAL_WBL_ATADOLCKE_READABLE    1
#define HAL_WBL_ATADOLCKE_WRITABLE    1
#define HAL_WBL_ATADOLCKE_SIGNED      0
#define HAL_WBL_ATADOLCKE_ADR         0xB00011E4

#define HAL_WBL_ATADILCKE_REGISTER    (HAL_WBLREG_MAP->CDWBLINTE)
#define HAL_WBL_ATADILCKE_LSB         3
#define HAL_WBL_ATADILCKE_MSB         3
#define HAL_WBL_ATADILCKE_MASK        0x00000008
#define HAL_WBL_ATADILCKE_TYPE        Bool
#define HAL_WBL_ATADILCKE             HAL_WBL_ATADILCKE_MASK
#define HAL_WBL_ATADILCKE_READABLE    1
#define HAL_WBL_ATADILCKE_WRITABLE    1
#define HAL_WBL_ATADILCKE_SIGNED      0
#define HAL_WBL_ATADILCKE_ADR         0xB00011E4

#define HAL_WBL_ATSYRESE_REGISTER    (HAL_WBLREG_MAP->CDWBLINTE)
#define HAL_WBL_ATSYRESE_LSB         2
#define HAL_WBL_ATSYRESE_MSB         2
#define HAL_WBL_ATSYRESE_MASK        0x00000004
#define HAL_WBL_ATSYRESE_TYPE        Bool
#define HAL_WBL_ATSYRESE             HAL_WBL_ATSYRESE_MASK
#define HAL_WBL_ATSYRESE_READABLE    1
#define HAL_WBL_ATSYRESE_WRITABLE    1
#define HAL_WBL_ATSYRESE_SIGNED      0
#define HAL_WBL_ATSYRESE_ADR         0xB00011E4

#define HAL_WBL_ATSYOLCKE_REGISTER    (HAL_WBLREG_MAP->CDWBLINTE)
#define HAL_WBL_ATSYOLCKE_LSB         1
#define HAL_WBL_ATSYOLCKE_MSB         1
#define HAL_WBL_ATSYOLCKE_MASK        0x00000002
#define HAL_WBL_ATSYOLCKE_TYPE        Bool
#define HAL_WBL_ATSYOLCKE             HAL_WBL_ATSYOLCKE_MASK
#define HAL_WBL_ATSYOLCKE_READABLE    1
#define HAL_WBL_ATSYOLCKE_WRITABLE    1
#define HAL_WBL_ATSYOLCKE_SIGNED      0
#define HAL_WBL_ATSYOLCKE_ADR         0xB00011E4

#define HAL_WBL_ATSYILCKE_REGISTER    (HAL_WBLREG_MAP->CDWBLINTE)
#define HAL_WBL_ATSYILCKE_LSB         0
#define HAL_WBL_ATSYILCKE_MSB         0
#define HAL_WBL_ATSYILCKE_MASK        0x00000001
#define HAL_WBL_ATSYILCKE_TYPE        Bool
#define HAL_WBL_ATSYILCKE             HAL_WBL_ATSYILCKE_MASK
#define HAL_WBL_ATSYILCKE_READABLE    1
#define HAL_WBL_ATSYILCKE_WRITABLE    1
#define HAL_WBL_ATSYILCKE_SIGNED      0
#define HAL_WBL_ATSYILCKE_ADR         0xB00011E4

// Register CDWBLINT
#define HAL_WBL_ATADRCHI_REGISTER    (HAL_WBLREG_MAP->CDWBLINT)
#define HAL_WBL_ATADRCHI_LSB         7
#define HAL_WBL_ATADRCHI_MSB         7
#define HAL_WBL_ATADRCHI_MASK        0x00000080
#define HAL_WBL_ATADRCHI_TYPE        Bool
#define HAL_WBL_ATADRCHI             HAL_WBL_ATADRCHI_MASK
#define HAL_WBL_ATADRCHI_READABLE    1
#define HAL_WBL_ATADRCHI_WRITABLE    0
#define HAL_WBL_ATADRCHI_SIGNED      0
#define HAL_WBL_ATADRCHI_ADR         0xB00011E8

#define HAL_WBL_ATNEWADI_REGISTER    (HAL_WBLREG_MAP->CDWBLINT)
#define HAL_WBL_ATNEWADI_LSB         6
#define HAL_WBL_ATNEWADI_MSB         6
#define HAL_WBL_ATNEWADI_MASK        0x00000040
#define HAL_WBL_ATNEWADI_TYPE        Bool
#define HAL_WBL_ATNEWADI             HAL_WBL_ATNEWADI_MASK
#define HAL_WBL_ATNEWADI_READABLE    1
#define HAL_WBL_ATNEWADI_WRITABLE    0
#define HAL_WBL_ATNEWADI_SIGNED      0
#define HAL_WBL_ATNEWADI_ADR         0xB00011E8

#define HAL_WBL_ATADRESI_REGISTER    (HAL_WBLREG_MAP->CDWBLINT)
#define HAL_WBL_ATADRESI_LSB         5
#define HAL_WBL_ATADRESI_MSB         5
#define HAL_WBL_ATADRESI_MASK        0x00000020
#define HAL_WBL_ATADRESI_TYPE        Bool
#define HAL_WBL_ATADRESI             HAL_WBL_ATADRESI_MASK
#define HAL_WBL_ATADRESI_READABLE    1
#define HAL_WBL_ATADRESI_WRITABLE    0
#define HAL_WBL_ATADRESI_SIGNED      0
#define HAL_WBL_ATADRESI_ADR         0xB00011E8

#define HAL_WBL_ATADOLCKI_REGISTER    (HAL_WBLREG_MAP->CDWBLINT)
#define HAL_WBL_ATADOLCKI_LSB         4
#define HAL_WBL_ATADOLCKI_MSB         4
#define HAL_WBL_ATADOLCKI_MASK        0x00000010
#define HAL_WBL_ATADOLCKI_TYPE        Bool
#define HAL_WBL_ATADOLCKI             HAL_WBL_ATADOLCKI_MASK
#define HAL_WBL_ATADOLCKI_READABLE    1
#define HAL_WBL_ATADOLCKI_WRITABLE    0
#define HAL_WBL_ATADOLCKI_SIGNED      0
#define HAL_WBL_ATADOLCKI_ADR         0xB00011E8

#define HAL_WBL_ATADILCKI_REGISTER    (HAL_WBLREG_MAP->CDWBLINT)
#define HAL_WBL_ATADILCKI_LSB         3
#define HAL_WBL_ATADILCKI_MSB         3
#define HAL_WBL_ATADILCKI_MASK        0x00000008
#define HAL_WBL_ATADILCKI_TYPE        Bool
#define HAL_WBL_ATADILCKI             HAL_WBL_ATADILCKI_MASK
#define HAL_WBL_ATADILCKI_READABLE    1
#define HAL_WBL_ATADILCKI_WRITABLE    0
#define HAL_WBL_ATADILCKI_SIGNED      0
#define HAL_WBL_ATADILCKI_ADR         0xB00011E8

#define HAL_WBL_ATSYRESI_REGISTER    (HAL_WBLREG_MAP->CDWBLINT)
#define HAL_WBL_ATSYRESI_LSB         2
#define HAL_WBL_ATSYRESI_MSB         2
#define HAL_WBL_ATSYRESI_MASK        0x00000004
#define HAL_WBL_ATSYRESI_TYPE        Bool
#define HAL_WBL_ATSYRESI             HAL_WBL_ATSYRESI_MASK
#define HAL_WBL_ATSYRESI_READABLE    1
#define HAL_WBL_ATSYRESI_WRITABLE    0
#define HAL_WBL_ATSYRESI_SIGNED      0
#define HAL_WBL_ATSYRESI_ADR         0xB00011E8

#define HAL_WBL_ATSYOLCKI_REGISTER    (HAL_WBLREG_MAP->CDWBLINT)
#define HAL_WBL_ATSYOLCKI_LSB         1
#define HAL_WBL_ATSYOLCKI_MSB         1
#define HAL_WBL_ATSYOLCKI_MASK        0x00000002
#define HAL_WBL_ATSYOLCKI_TYPE        Bool
#define HAL_WBL_ATSYOLCKI             HAL_WBL_ATSYOLCKI_MASK
#define HAL_WBL_ATSYOLCKI_READABLE    1
#define HAL_WBL_ATSYOLCKI_WRITABLE    0
#define HAL_WBL_ATSYOLCKI_SIGNED      0
#define HAL_WBL_ATSYOLCKI_ADR         0xB00011E8

#define HAL_WBL_ATSYILCKI_REGISTER    (HAL_WBLREG_MAP->CDWBLINT)
#define HAL_WBL_ATSYILCKI_LSB         0
#define HAL_WBL_ATSYILCKI_MSB         0
#define HAL_WBL_ATSYILCKI_MASK        0x00000001
#define HAL_WBL_ATSYILCKI_TYPE        Bool
#define HAL_WBL_ATSYILCKI             HAL_WBL_ATSYILCKI_MASK
#define HAL_WBL_ATSYILCKI_READABLE    1
#define HAL_WBL_ATSYILCKI_WRITABLE    0
#define HAL_WBL_ATSYILCKI_SIGNED      0
#define HAL_WBL_ATSYILCKI_ADR         0xB00011E8

// Register ATPLLCFG
#define HAL_WBL_CDPRSCAL_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_CDPRSCAL_LSB         24
#define HAL_WBL_CDPRSCAL_MSB         26
#define HAL_WBL_CDPRSCAL_MASK        0x07000000
#define HAL_WBL_CDPRSCAL_TYPE        halWBL_PrescalerCfg_t
#define HAL_WBL_CDPRSCAL             HAL_WBL_CDPRSCAL_MASK
#define HAL_WBL_CDPRSCAL_READABLE    1
#define HAL_WBL_CDPRSCAL_WRITABLE    1
#define HAL_WBL_CDPRSCAL_SIGNED      0
#define HAL_WBL_CDPRSCAL_ADR         0xB0001200

#define HAL_WBL_ATNDTOGS_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_ATNDTOGS_LSB         21
#define HAL_WBL_ATNDTOGS_MSB         23
#define HAL_WBL_ATNDTOGS_MASK        0x00E00000
#define HAL_WBL_ATNDTOGS_TYPE        halWBL_CDATIP_PHASEGAIN_t
#define HAL_WBL_ATNDTOGS             HAL_WBL_ATNDTOGS_MASK
#define HAL_WBL_ATNDTOGS_READABLE    1
#define HAL_WBL_ATNDTOGS_WRITABLE    1
#define HAL_WBL_ATNDTOGS_SIGNED      0
#define HAL_WBL_ATNDTOGS_ADR         0xB0001200

#define HAL_WBL_ATNDTOM_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_ATNDTOM_LSB         20
#define HAL_WBL_ATNDTOM_MSB         20
#define HAL_WBL_ATNDTOM_MASK        0x00100000
#define HAL_WBL_ATNDTOM_TYPE        Bool
#define HAL_WBL_ATNDTOM             HAL_WBL_ATNDTOM_MASK
#define HAL_WBL_ATNDTOM_READABLE    1
#define HAL_WBL_ATNDTOM_WRITABLE    1
#define HAL_WBL_ATNDTOM_SIGNED      0
#define HAL_WBL_ATNDTOM_ADR         0xB0001200

#define HAL_WBL_ATPLLHLD_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_ATPLLHLD_LSB         17
#define HAL_WBL_ATPLLHLD_MSB         17
#define HAL_WBL_ATPLLHLD_MASK        0x00020000
#define HAL_WBL_ATPLLHLD_TYPE        Bool
#define HAL_WBL_ATPLLHLD             HAL_WBL_ATPLLHLD_MASK
#define HAL_WBL_ATPLLHLD_READABLE    1
#define HAL_WBL_ATPLLHLD_WRITABLE    1
#define HAL_WBL_ATPLLHLD_SIGNED      0
#define HAL_WBL_ATPLLHLD_ADR         0xB0001200

#define HAL_WBL_ATKLPFCFG_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_ATKLPFCFG_LSB         14
#define HAL_WBL_ATKLPFCFG_MSB         16
#define HAL_WBL_ATKLPFCFG_MASK        0x0001C000
#define HAL_WBL_ATKLPFCFG_TYPE        halWBL_CD_ATIPLPFBANDWIDTH_t
#define HAL_WBL_ATKLPFCFG             HAL_WBL_ATKLPFCFG_MASK
#define HAL_WBL_ATKLPFCFG_READABLE    1
#define HAL_WBL_ATKLPFCFG_WRITABLE    1
#define HAL_WBL_ATKLPFCFG_SIGNED      0
#define HAL_WBL_ATKLPFCFG_ADR         0xB0001200

#define HAL_WBL_ATKPCFG_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_ATKPCFG_LSB         11
#define HAL_WBL_ATKPCFG_MSB         13
#define HAL_WBL_ATKPCFG_MASK        0x00003800
#define HAL_WBL_ATKPCFG_TYPE        halWBL_CD_ATIPKP_BANDWIDTH_t
#define HAL_WBL_ATKPCFG             HAL_WBL_ATKPCFG_MASK
#define HAL_WBL_ATKPCFG_READABLE    1
#define HAL_WBL_ATKPCFG_WRITABLE    1
#define HAL_WBL_ATKPCFG_SIGNED      0
#define HAL_WBL_ATKPCFG_ADR         0xB0001200

#define HAL_WBL_ATIHPFCFG_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_ATIHPFCFG_LSB         9
#define HAL_WBL_ATIHPFCFG_MSB         10
#define HAL_WBL_ATIHPFCFG_MASK        0x00000600
#define HAL_WBL_ATIHPFCFG_TYPE        halWBL_CD_INPUT_HPF_BANDWIDTH_t
#define HAL_WBL_ATIHPFCFG             HAL_WBL_ATIHPFCFG_MASK
#define HAL_WBL_ATIHPFCFG_READABLE    1
#define HAL_WBL_ATIHPFCFG_WRITABLE    1
#define HAL_WBL_ATIHPFCFG_SIGNED      0
#define HAL_WBL_ATIHPFCFG_ADR         0xB0001200

#define HAL_WBL_CDLPKLCFG_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_CDLPKLCFG_LSB         6
#define HAL_WBL_CDLPKLCFG_MSB         8
#define HAL_WBL_CDLPKLCFG_MASK        0x000001C0
#define HAL_WBL_CDLPKLCFG_TYPE        halWBL_CD_KLPF_BANDWIDTH_t
#define HAL_WBL_CDLPKLCFG             HAL_WBL_CDLPKLCFG_MASK
#define HAL_WBL_CDLPKLCFG_READABLE    1
#define HAL_WBL_CDLPKLCFG_WRITABLE    1
#define HAL_WBL_CDLPKLCFG_SIGNED      0
#define HAL_WBL_CDLPKLCFG_ADR         0xB0001200

#define HAL_WBL_CDLPKICFG_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_CDLPKICFG_LSB         3
#define HAL_WBL_CDLPKICFG_MSB         5
#define HAL_WBL_CDLPKICFG_MASK        0x00000038
#define HAL_WBL_CDLPKICFG_TYPE        halWBL_CD_KI_BANDWIDTH_t
#define HAL_WBL_CDLPKICFG             HAL_WBL_CDLPKICFG_MASK
#define HAL_WBL_CDLPKICFG_READABLE    1
#define HAL_WBL_CDLPKICFG_WRITABLE    1
#define HAL_WBL_CDLPKICFG_SIGNED      0
#define HAL_WBL_CDLPKICFG_ADR         0xB0001200

#define HAL_WBL_CDLPKPCFG_REGISTER    (HAL_WBLREG_MAP->ATPLLCFG)
#define HAL_WBL_CDLPKPCFG_LSB         0
#define HAL_WBL_CDLPKPCFG_MSB         2
#define HAL_WBL_CDLPKPCFG_MASK        0x00000007
#define HAL_WBL_CDLPKPCFG_TYPE        halWBL_CD_KP_BANDWIDTH_t
#define HAL_WBL_CDLPKPCFG             HAL_WBL_CDLPKPCFG_MASK
#define HAL_WBL_CDLPKPCFG_READABLE    1
#define HAL_WBL_CDLPKPCFG_WRITABLE    1
#define HAL_WBL_CDLPKPCFG_SIGNED      0
#define HAL_WBL_CDLPKPCFG_ADR         0xB0001200

// Register ATPLLFRQ
#define HAL_WBL_ATPLLFRQ_REGISTER    (HAL_WBLREG_MAP->ATPLLFRQ)
#define HAL_WBL_ATPLLFRQ_LSB         0
#define HAL_WBL_ATPLLFRQ_MSB         15
#define HAL_WBL_ATPLLFRQ_MASK        0x0000FFFF
#define HAL_WBL_ATPLLFRQ_TYPE        UInt16
#define HAL_WBL_ATPLLFRQ             HAL_WBL_ATPLLFRQ_MASK
#define HAL_WBL_ATPLLFRQ_READABLE    1
#define HAL_WBL_ATPLLFRQ_WRITABLE    1
#define HAL_WBL_ATPLLFRQ_SIGNED      0
#define HAL_WBL_ATPLLFRQ_ADR         0xB0001204

// Register ATFLYCFG
#define HAL_WBL_SUB80EN_REGISTER    (HAL_WBLREG_MAP->ATFLYCFG)
#define HAL_WBL_SUB80EN_LSB         18
#define HAL_WBL_SUB80EN_MSB         18
#define HAL_WBL_SUB80EN_MASK        0x00040000
#define HAL_WBL_SUB80EN_TYPE        Bool
#define HAL_WBL_SUB80EN             HAL_WBL_SUB80EN_MASK
#define HAL_WBL_SUB80EN_READABLE    1
#define HAL_WBL_SUB80EN_WRITABLE    1
#define HAL_WBL_SUB80EN_SIGNED      0
#define HAL_WBL_SUB80EN_ADR         0xB0001220

#define HAL_WBL_ATRSTFLY_REGISTER    (HAL_WBLREG_MAP->ATFLYCFG)
#define HAL_WBL_ATRSTFLY_LSB         17
#define HAL_WBL_ATRSTFLY_MSB         17
#define HAL_WBL_ATRSTFLY_MASK        0x00020000
#define HAL_WBL_ATRSTFLY_TYPE        Bool
#define HAL_WBL_ATRSTFLY             HAL_WBL_ATRSTFLY_MASK
#define HAL_WBL_ATRSTFLY_READABLE    1
#define HAL_WBL_ATRSTFLY_WRITABLE    1
#define HAL_WBL_ATRSTFLY_SIGNED      0
#define HAL_WBL_ATRSTFLY_ADR         0xB0001220

#define HAL_WBL_ATSYHITHR_REGISTER    (HAL_WBLREG_MAP->ATFLYCFG)
#define HAL_WBL_ATSYHITHR_LSB         14
#define HAL_WBL_ATSYHITHR_MSB         16
#define HAL_WBL_ATSYHITHR_MASK        0x0001C000
#define HAL_WBL_ATSYHITHR_TYPE        UByte
#define HAL_WBL_ATSYHITHR             HAL_WBL_ATSYHITHR_MASK
#define HAL_WBL_ATSYHITHR_READABLE    1
#define HAL_WBL_ATSYHITHR_WRITABLE    1
#define HAL_WBL_ATSYHITHR_SIGNED      0
#define HAL_WBL_ATSYHITHR_ADR         0xB0001220

#define HAL_WBL_ATSYLOTHR_REGISTER    (HAL_WBLREG_MAP->ATFLYCFG)
#define HAL_WBL_ATSYLOTHR_LSB         11
#define HAL_WBL_ATSYLOTHR_MSB         13
#define HAL_WBL_ATSYLOTHR_MASK        0x00003800
#define HAL_WBL_ATSYLOTHR_TYPE        UByte
#define HAL_WBL_ATSYLOTHR             HAL_WBL_ATSYLOTHR_MASK
#define HAL_WBL_ATSYLOTHR_READABLE    1
#define HAL_WBL_ATSYLOTHR_WRITABLE    1
#define HAL_WBL_ATSYLOTHR_SIGNED      0
#define HAL_WBL_ATSYLOTHR_ADR         0xB0001220

#define HAL_WBL_ATADHITHR_REGISTER    (HAL_WBLREG_MAP->ATFLYCFG)
#define HAL_WBL_ATADHITHR_LSB         8
#define HAL_WBL_ATADHITHR_MSB         10
#define HAL_WBL_ATADHITHR_MASK        0x00000700
#define HAL_WBL_ATADHITHR_TYPE        UByte
#define HAL_WBL_ATADHITHR             HAL_WBL_ATADHITHR_MASK
#define HAL_WBL_ATADHITHR_READABLE    1
#define HAL_WBL_ATADHITHR_WRITABLE    1
#define HAL_WBL_ATADHITHR_SIGNED      0
#define HAL_WBL_ATADHITHR_ADR         0xB0001220

#define HAL_WBL_ATADLOTHR_REGISTER    (HAL_WBLREG_MAP->ATFLYCFG)
#define HAL_WBL_ATADLOTHR_LSB         5
#define HAL_WBL_ATADLOTHR_MSB         7
#define HAL_WBL_ATADLOTHR_MASK        0x000000E0
#define HAL_WBL_ATADLOTHR_TYPE        UByte
#define HAL_WBL_ATADLOTHR             HAL_WBL_ATADLOTHR_MASK
#define HAL_WBL_ATADLOTHR_READABLE    1
#define HAL_WBL_ATADLOTHR_WRITABLE    1
#define HAL_WBL_ATADLOTHR_SIGNED      0
#define HAL_WBL_ATADLOTHR_ADR         0xB0001220

#define HAL_WBL_ATWINWID_REGISTER    (HAL_WBLREG_MAP->ATFLYCFG)
#define HAL_WBL_ATWINWID_LSB         0
#define HAL_WBL_ATWINWID_MSB         4
#define HAL_WBL_ATWINWID_MASK        0x0000001F
#define HAL_WBL_ATWINWID_TYPE        UByte
#define HAL_WBL_ATWINWID             HAL_WBL_ATWINWID_MASK
#define HAL_WBL_ATWINWID_READABLE    1
#define HAL_WBL_ATWINWID_WRITABLE    1
#define HAL_WBL_ATWINWID_SIGNED      0
#define HAL_WBL_ATWINWID_ADR         0xB0001220

// Register ATFLYS
#define HAL_WBL_ATSYCFD_REGISTER    (HAL_WBLREG_MAP->ATFLYS)
#define HAL_WBL_ATSYCFD_LSB         9
#define HAL_WBL_ATSYCFD_MSB         11
#define HAL_WBL_ATSYCFD_MASK        0x00000E00
#define HAL_WBL_ATSYCFD_TYPE        UByte
#define HAL_WBL_ATSYCFD             HAL_WBL_ATSYCFD_MASK
#define HAL_WBL_ATSYCFD_READABLE    1
#define HAL_WBL_ATSYCFD_WRITABLE    0
#define HAL_WBL_ATSYCFD_SIGNED      0
#define HAL_WBL_ATSYCFD_ADR         0xB0001224

#define HAL_WBL_ATADCFD_REGISTER    (HAL_WBLREG_MAP->ATFLYS)
#define HAL_WBL_ATADCFD_LSB         6
#define HAL_WBL_ATADCFD_MSB         8
#define HAL_WBL_ATADCFD_MASK        0x000001C0
#define HAL_WBL_ATADCFD_TYPE        UByte
#define HAL_WBL_ATADCFD             HAL_WBL_ATADCFD_MASK
#define HAL_WBL_ATADCFD_READABLE    1
#define HAL_WBL_ATADCFD_WRITABLE    0
#define HAL_WBL_ATADCFD_SIGNED      0
#define HAL_WBL_ATADCFD_ADR         0xB0001224

#define HAL_WBL_ATMISSSY_REGISTER    (HAL_WBLREG_MAP->ATFLYS)
#define HAL_WBL_ATMISSSY_LSB         5
#define HAL_WBL_ATMISSSY_MSB         5
#define HAL_WBL_ATMISSSY_MASK        0x00000020
#define HAL_WBL_ATMISSSY_TYPE        Bool
#define HAL_WBL_ATMISSSY             HAL_WBL_ATMISSSY_MASK
#define HAL_WBL_ATMISSSY_READABLE    1
#define HAL_WBL_ATMISSSY_WRITABLE    0
#define HAL_WBL_ATMISSSY_SIGNED      0
#define HAL_WBL_ATMISSSY_ADR         0xB0001224

#define HAL_WBL_ATOOWIN_REGISTER    (HAL_WBLREG_MAP->ATFLYS)
#define HAL_WBL_ATOOWIN_LSB         4
#define HAL_WBL_ATOOWIN_MSB         4
#define HAL_WBL_ATOOWIN_MASK        0x00000010
#define HAL_WBL_ATOOWIN_TYPE        Bool
#define HAL_WBL_ATOOWIN             HAL_WBL_ATOOWIN_MASK
#define HAL_WBL_ATOOWIN_READABLE    1
#define HAL_WBL_ATOOWIN_WRITABLE    0
#define HAL_WBL_ATOOWIN_SIGNED      0
#define HAL_WBL_ATOOWIN_ADR         0xB0001224

#define HAL_WBL_ATADRES_REGISTER    (HAL_WBLREG_MAP->ATFLYS)
#define HAL_WBL_ATADRES_LSB         3
#define HAL_WBL_ATADRES_MSB         3
#define HAL_WBL_ATADRES_MASK        0x00000008
#define HAL_WBL_ATADRES_TYPE        Bool
#define HAL_WBL_ATADRES             HAL_WBL_ATADRES_MASK
#define HAL_WBL_ATADRES_READABLE    1
#define HAL_WBL_ATADRES_WRITABLE    0
#define HAL_WBL_ATADRES_SIGNED      0
#define HAL_WBL_ATADRES_ADR         0xB0001224

#define HAL_WBL_ATSYRES_REGISTER    (HAL_WBLREG_MAP->ATFLYS)
#define HAL_WBL_ATSYRES_LSB         2
#define HAL_WBL_ATSYRES_MSB         2
#define HAL_WBL_ATSYRES_MASK        0x00000004
#define HAL_WBL_ATSYRES_TYPE        Bool
#define HAL_WBL_ATSYRES             HAL_WBL_ATSYRES_MASK
#define HAL_WBL_ATSYRES_READABLE    1
#define HAL_WBL_ATSYRES_WRITABLE    0
#define HAL_WBL_ATSYRES_SIGNED      0
#define HAL_WBL_ATSYRES_ADR         0xB0001224

#define HAL_WBL_ATADLCK_REGISTER    (HAL_WBLREG_MAP->ATFLYS)
#define HAL_WBL_ATADLCK_LSB         1
#define HAL_WBL_ATADLCK_MSB         1
#define HAL_WBL_ATADLCK_MASK        0x00000002
#define HAL_WBL_ATADLCK_TYPE        Bool
#define HAL_WBL_ATADLCK             HAL_WBL_ATADLCK_MASK
#define HAL_WBL_ATADLCK_READABLE    1
#define HAL_WBL_ATADLCK_WRITABLE    0
#define HAL_WBL_ATADLCK_SIGNED      0
#define HAL_WBL_ATADLCK_ADR         0xB0001224

#define HAL_WBL_ATSYLCK_REGISTER    (HAL_WBLREG_MAP->ATFLYS)
#define HAL_WBL_ATSYLCK_LSB         0
#define HAL_WBL_ATSYLCK_MSB         0
#define HAL_WBL_ATSYLCK_MASK        0x00000001
#define HAL_WBL_ATSYLCK_TYPE        Bool
#define HAL_WBL_ATSYLCK             HAL_WBL_ATSYLCK_MASK
#define HAL_WBL_ATSYLCK_READABLE    1
#define HAL_WBL_ATSYLCK_WRITABLE    0
#define HAL_WBL_ATSYLCK_SIGNED      0
#define HAL_WBL_ATSYLCK_ADR         0xB0001224

// Register ATFLYADR
#define HAL_WBL_ATFLYADR_REGISTER    (HAL_WBLREG_MAP->ATFLYADR)
#define HAL_WBL_ATFLYADR_LSB         0
#define HAL_WBL_ATFLYADR_MSB         23
#define HAL_WBL_ATFLYADR_MASK        0x00FFFFFF
#define HAL_WBL_ATFLYADR_TYPE        UInt32
#define HAL_WBL_ATFLYADR             HAL_WBL_ATFLYADR_MASK
#define HAL_WBL_ATFLYADR_READABLE    1
#define HAL_WBL_ATFLYADR_WRITABLE    0
#define HAL_WBL_ATFLYADR_SIGNED      0
#define HAL_WBL_ATFLYADR_ADR         0xB0001228

// Register ATFLYMSF
#define HAL_WBL_ATFLYMIN_REGISTER    (HAL_WBLREG_MAP->ATFLYMSF)
#define HAL_WBL_ATFLYMIN_LSB         16
#define HAL_WBL_ATFLYMIN_MSB         23
#define HAL_WBL_ATFLYMIN_MASK        0x00FF0000
#define HAL_WBL_ATFLYMIN_TYPE        UByte
#define HAL_WBL_ATFLYMIN             HAL_WBL_ATFLYMIN_MASK
#define HAL_WBL_ATFLYMIN_READABLE    1
#define HAL_WBL_ATFLYMIN_WRITABLE    0
#define HAL_WBL_ATFLYMIN_SIGNED      0
#define HAL_WBL_ATFLYMIN_ADR         0xB000122C

#define HAL_WBL_ATFLYSEC_REGISTER    (HAL_WBLREG_MAP->ATFLYMSF)
#define HAL_WBL_ATFLYSEC_LSB         8
#define HAL_WBL_ATFLYSEC_MSB         15
#define HAL_WBL_ATFLYSEC_MASK        0x0000FF00
#define HAL_WBL_ATFLYSEC_TYPE        UByte
#define HAL_WBL_ATFLYSEC             HAL_WBL_ATFLYSEC_MASK
#define HAL_WBL_ATFLYSEC_READABLE    1
#define HAL_WBL_ATFLYSEC_WRITABLE    0
#define HAL_WBL_ATFLYSEC_SIGNED      0
#define HAL_WBL_ATFLYSEC_ADR         0xB000122C

#define HAL_WBL_ATFLYFRM_REGISTER    (HAL_WBLREG_MAP->ATFLYMSF)
#define HAL_WBL_ATFLYFRM_LSB         0
#define HAL_WBL_ATFLYFRM_MSB         7
#define HAL_WBL_ATFLYFRM_MASK        0x000000FF
#define HAL_WBL_ATFLYFRM_TYPE        UByte
#define HAL_WBL_ATFLYFRM             HAL_WBL_ATFLYFRM_MASK
#define HAL_WBL_ATFLYFRM_READABLE    1
#define HAL_WBL_ATFLYFRM_WRITABLE    0
#define HAL_WBL_ATFLYFRM_SIGNED      0
#define HAL_WBL_ATFLYFRM_ADR         0xB000122C

// Register ATADRCFG
#define HAL_WBL_ATADRCH_REGISTER    (HAL_WBLREG_MAP->ATADRCFG)
#define HAL_WBL_ATADRCH_LSB         0
#define HAL_WBL_ATADRCH_MSB         23
#define HAL_WBL_ATADRCH_MASK        0x00FFFFFF
#define HAL_WBL_ATADRCH_TYPE        UInt32
#define HAL_WBL_ATADRCH             HAL_WBL_ATADRCH_MASK
#define HAL_WBL_ATADRCH_READABLE    1
#define HAL_WBL_ATADRCH_WRITABLE    1
#define HAL_WBL_ATADRCH_SIGNED      0
#define HAL_WBL_ATADRCH_ADR         0xB0001230

// Register ATMSFRCFG
#define HAL_WBL_ATMINRCH_REGISTER    (HAL_WBLREG_MAP->ATMSFRCFG)
#define HAL_WBL_ATMINRCH_LSB         16
#define HAL_WBL_ATMINRCH_MSB         23
#define HAL_WBL_ATMINRCH_MASK        0x00FF0000
#define HAL_WBL_ATMINRCH_TYPE        UByte
#define HAL_WBL_ATMINRCH             HAL_WBL_ATMINRCH_MASK
#define HAL_WBL_ATMINRCH_READABLE    1
#define HAL_WBL_ATMINRCH_WRITABLE    1
#define HAL_WBL_ATMINRCH_SIGNED      0
#define HAL_WBL_ATMINRCH_ADR         0xB0001234

#define HAL_WBL_ATSECRCH_REGISTER    (HAL_WBLREG_MAP->ATMSFRCFG)
#define HAL_WBL_ATSECRCH_LSB         8
#define HAL_WBL_ATSECRCH_MSB         15
#define HAL_WBL_ATSECRCH_MASK        0x0000FF00
#define HAL_WBL_ATSECRCH_TYPE        UByte
#define HAL_WBL_ATSECRCH             HAL_WBL_ATSECRCH_MASK
#define HAL_WBL_ATSECRCH_READABLE    1
#define HAL_WBL_ATSECRCH_WRITABLE    1
#define HAL_WBL_ATSECRCH_SIGNED      0
#define HAL_WBL_ATSECRCH_ADR         0xB0001234

#define HAL_WBL_ATFRMRCH_REGISTER    (HAL_WBLREG_MAP->ATMSFRCFG)
#define HAL_WBL_ATFRMRCH_LSB         0
#define HAL_WBL_ATFRMRCH_MSB         7
#define HAL_WBL_ATFRMRCH_MASK        0x000000FF
#define HAL_WBL_ATFRMRCH_TYPE        UByte
#define HAL_WBL_ATFRMRCH             HAL_WBL_ATFRMRCH_MASK
#define HAL_WBL_ATFRMRCH_READABLE    1
#define HAL_WBL_ATFRMRCH_WRITABLE    1
#define HAL_WBL_ATFRMRCH_SIGNED      0
#define HAL_WBL_ATFRMRCH_ADR         0xB0001234

// Register ATADBFRDD
#define HAL_WBL_ATMIN_REGISTER    (HAL_WBLREG_MAP->ATADBFRDD)
#define HAL_WBL_ATMIN_LSB         16
#define HAL_WBL_ATMIN_MSB         23
#define HAL_WBL_ATMIN_MASK        0x00FF0000
#define HAL_WBL_ATMIN_TYPE        UByte
#define HAL_WBL_ATMIN             HAL_WBL_ATMIN_MASK
#define HAL_WBL_ATMIN_READABLE    1
#define HAL_WBL_ATMIN_WRITABLE    0
#define HAL_WBL_ATMIN_SIGNED      0
#define HAL_WBL_ATMIN_ADR         0xB0001240

#define HAL_WBL_ATSEC_REGISTER    (HAL_WBLREG_MAP->ATADBFRDD)
#define HAL_WBL_ATSEC_LSB         8
#define HAL_WBL_ATSEC_MSB         15
#define HAL_WBL_ATSEC_MASK        0x0000FF00
#define HAL_WBL_ATSEC_TYPE        UByte
#define HAL_WBL_ATSEC             HAL_WBL_ATSEC_MASK
#define HAL_WBL_ATSEC_READABLE    1
#define HAL_WBL_ATSEC_WRITABLE    0
#define HAL_WBL_ATSEC_SIGNED      0
#define HAL_WBL_ATSEC_ADR         0xB0001240

#define HAL_WBL_ATFRM_REGISTER    (HAL_WBLREG_MAP->ATADBFRDD)
#define HAL_WBL_ATFRM_LSB         0
#define HAL_WBL_ATFRM_MSB         7
#define HAL_WBL_ATFRM_MASK        0x000000FF
#define HAL_WBL_ATFRM_TYPE        UByte
#define HAL_WBL_ATFRM             HAL_WBL_ATFRM_MASK
#define HAL_WBL_ATFRM_READABLE    1
#define HAL_WBL_ATFRM_WRITABLE    0
#define HAL_WBL_ATFRM_SIGNED      0
#define HAL_WBL_ATFRM_ADR         0xB0001240

// Register ATADBFRDE
#define HAL_WBL_ATBLKADR_REGISTER    (HAL_WBLREG_MAP->ATADBFRDE)
#define HAL_WBL_ATBLKADR_LSB         0
#define HAL_WBL_ATBLKADR_MSB         23
#define HAL_WBL_ATBLKADR_MASK        0x00FFFFFF
#define HAL_WBL_ATBLKADR_TYPE        UInt32
#define HAL_WBL_ATBLKADR             HAL_WBL_ATBLKADR_MASK
#define HAL_WBL_ATBLKADR_READABLE    1
#define HAL_WBL_ATBLKADR_WRITABLE    0
#define HAL_WBL_ATBLKADR_SIGNED      0
#define HAL_WBL_ATBLKADR_ADR         0xB0001244

// Register ATADBFS
#define HAL_WBL_ATADBFFLL_REGISTER    (HAL_WBLREG_MAP->ATADBFS)
#define HAL_WBL_ATADBFFLL_LSB         14
#define HAL_WBL_ATADBFFLL_MSB         14
#define HAL_WBL_ATADBFFLL_MASK        0x00004000
#define HAL_WBL_ATADBFFLL_TYPE        Bool
#define HAL_WBL_ATADBFFLL             HAL_WBL_ATADBFFLL_MASK
#define HAL_WBL_ATADBFFLL_READABLE    1
#define HAL_WBL_ATADBFFLL_WRITABLE    0
#define HAL_WBL_ATADBFFLL_SIGNED      0
#define HAL_WBL_ATADBFFLL_ADR         0xB0001248

#define HAL_WBL_CDERRFREE_REGISTER    (HAL_WBLREG_MAP->ATADBFS)
#define HAL_WBL_CDERRFREE_LSB         13
#define HAL_WBL_CDERRFREE_MSB         13
#define HAL_WBL_CDERRFREE_MASK        0x00002000
#define HAL_WBL_CDERRFREE_TYPE        Bool
#define HAL_WBL_CDERRFREE             HAL_WBL_CDERRFREE_MASK
#define HAL_WBL_CDERRFREE_READABLE    1
#define HAL_WBL_CDERRFREE_WRITABLE    0
#define HAL_WBL_CDERRFREE_SIGNED      0
#define HAL_WBL_CDERRFREE_ADR         0xB0001248

#define HAL_WBL_ATADBFBSY_REGISTER    (HAL_WBLREG_MAP->ATADBFS)
#define HAL_WBL_ATADBFBSY_LSB         7
#define HAL_WBL_ATADBFBSY_MSB         7
#define HAL_WBL_ATADBFBSY_MASK        0x00000080
#define HAL_WBL_ATADBFBSY_TYPE        Bool
#define HAL_WBL_ATADBFBSY             HAL_WBL_ATADBFBSY_MASK
#define HAL_WBL_ATADBFBSY_READABLE    1
#define HAL_WBL_ATADBFBSY_WRITABLE    0
#define HAL_WBL_ATADBFBSY_SIGNED      0
#define HAL_WBL_ATADBFBSY_ADR         0xB0001248

#define HAL_WBL_ATADBFRDY_REGISTER    (HAL_WBLREG_MAP->ATADBFS)
#define HAL_WBL_ATADBFRDY_LSB         6
#define HAL_WBL_ATADBFRDY_MSB         6
#define HAL_WBL_ATADBFRDY_MASK        0x00000040
#define HAL_WBL_ATADBFRDY_TYPE        Bool
#define HAL_WBL_ATADBFRDY             HAL_WBL_ATADBFRDY_MASK
#define HAL_WBL_ATADBFRDY_READABLE    1
#define HAL_WBL_ATADBFRDY_WRITABLE    0
#define HAL_WBL_ATADBFRDY_SIGNED      0
#define HAL_WBL_ATADBFRDY_ADR         0xB0001248

#define HAL_WBL_CDSPCINFO_REGISTER    (HAL_WBLREG_MAP->ATADBFS)
#define HAL_WBL_CDSPCINFO_LSB         0
#define HAL_WBL_CDSPCINFO_MSB         0
#define HAL_WBL_CDSPCINFO_MASK        0x00000001
#define HAL_WBL_CDSPCINFO_TYPE        Bool
#define HAL_WBL_CDSPCINFO             HAL_WBL_CDSPCINFO_MASK
#define HAL_WBL_CDSPCINFO_READABLE    1
#define HAL_WBL_CDSPCINFO_WRITABLE    0
#define HAL_WBL_CDSPCINFO_SIGNED      0
#define HAL_WBL_CDSPCINFO_ADR         0xB0001248

// Register ATADERRAT
#define HAL_WBL_ATERRS4_REGISTER    (HAL_WBLREG_MAP->ATADERRAT)
#define HAL_WBL_ATERRS4_LSB         24
#define HAL_WBL_ATERRS4_MSB         31
#define HAL_WBL_ATERRS4_MASK        0xFF000000
#define HAL_WBL_ATERRS4_TYPE        UByte
#define HAL_WBL_ATERRS4             HAL_WBL_ATERRS4_MASK
#define HAL_WBL_ATERRS4_READABLE    1
#define HAL_WBL_ATERRS4_WRITABLE    0
#define HAL_WBL_ATERRS4_SIGNED      0
#define HAL_WBL_ATERRS4_ADR         0xB0001250

#define HAL_WBL_ATERRS3_REGISTER    (HAL_WBLREG_MAP->ATADERRAT)
#define HAL_WBL_ATERRS3_LSB         16
#define HAL_WBL_ATERRS3_MSB         23
#define HAL_WBL_ATERRS3_MASK        0x00FF0000
#define HAL_WBL_ATERRS3_TYPE        UByte
#define HAL_WBL_ATERRS3             HAL_WBL_ATERRS3_MASK
#define HAL_WBL_ATERRS3_READABLE    1
#define HAL_WBL_ATERRS3_WRITABLE    0
#define HAL_WBL_ATERRS3_SIGNED      0
#define HAL_WBL_ATERRS3_ADR         0xB0001250

#define HAL_WBL_ATERRS2_REGISTER    (HAL_WBLREG_MAP->ATADERRAT)
#define HAL_WBL_ATERRS2_LSB         8
#define HAL_WBL_ATERRS2_MSB         15
#define HAL_WBL_ATERRS2_MASK        0x0000FF00
#define HAL_WBL_ATERRS2_TYPE        UByte
#define HAL_WBL_ATERRS2             HAL_WBL_ATERRS2_MASK
#define HAL_WBL_ATERRS2_READABLE    1
#define HAL_WBL_ATERRS2_WRITABLE    0
#define HAL_WBL_ATERRS2_SIGNED      0
#define HAL_WBL_ATERRS2_ADR         0xB0001250

#define HAL_WBL_ATERRS1_REGISTER    (HAL_WBLREG_MAP->ATADERRAT)
#define HAL_WBL_ATERRS1_LSB         0
#define HAL_WBL_ATERRS1_MSB         7
#define HAL_WBL_ATERRS1_MASK        0x000000FF
#define HAL_WBL_ATERRS1_TYPE        UByte
#define HAL_WBL_ATERRS1             HAL_WBL_ATERRS1_MASK
#define HAL_WBL_ATERRS1_READABLE    1
#define HAL_WBL_ATERRS1_WRITABLE    0
#define HAL_WBL_ATERRS1_SIGNED      0
#define HAL_WBL_ATERRS1_ADR         0xB0001250

// Register CDWCGCFG
#define HAL_WBL_CDFRQMLTX_REGISTER    (HAL_WBLREG_MAP->CDWCGCFG)
#define HAL_WBL_CDFRQMLTX_LSB         16
#define HAL_WBL_CDFRQMLTX_MSB         24
#define HAL_WBL_CDFRQMLTX_MASK        0x01FF0000
#define HAL_WBL_CDFRQMLTX_TYPE        UInt16
#define HAL_WBL_CDFRQMLTX             HAL_WBL_CDFRQMLTX_MASK
#define HAL_WBL_CDFRQMLTX_READABLE    1
#define HAL_WBL_CDFRQMLTX_WRITABLE    1
#define HAL_WBL_CDFRQMLTX_SIGNED      0
#define HAL_WBL_CDFRQMLTX_ADR         0xB0001270

#define HAL_WBL_CDFLPFBYP_REGISTER    (HAL_WBLREG_MAP->CDWCGCFG)
#define HAL_WBL_CDFLPFBYP_LSB         15
#define HAL_WBL_CDFLPFBYP_MSB         15
#define HAL_WBL_CDFLPFBYP_MASK        0x00008000
#define HAL_WBL_CDFLPFBYP_TYPE        Bool
#define HAL_WBL_CDFLPFBYP             HAL_WBL_CDFLPFBYP_MASK
#define HAL_WBL_CDFLPFBYP_READABLE    1
#define HAL_WBL_CDFLPFBYP_WRITABLE    1
#define HAL_WBL_CDFLPFBYP_SIGNED      0
#define HAL_WBL_CDFLPFBYP_ADR         0xB0001270

#define HAL_WBL_CDFLPFCFG_REGISTER    (HAL_WBLREG_MAP->CDWCGCFG)
#define HAL_WBL_CDFLPFCFG_LSB         11
#define HAL_WBL_CDFLPFCFG_MSB         14
#define HAL_WBL_CDFLPFCFG_MASK        0x00007800
#define HAL_WBL_CDFLPFCFG_TYPE        halWBL_WCLK_FREQLPFBW_t
#define HAL_WBL_CDFLPFCFG             HAL_WBL_CDFLPFCFG_MASK
#define HAL_WBL_CDFLPFCFG_READABLE    1
#define HAL_WBL_CDFLPFCFG_WRITABLE    1
#define HAL_WBL_CDFLPFCFG_SIGNED      0
#define HAL_WBL_CDFLPFCFG_ADR         0xB0001270

#define HAL_WBL_CDPIPTHS_REGISTER    (HAL_WBLREG_MAP->CDWCGCFG)
#define HAL_WBL_CDPIPTHS_LSB         10
#define HAL_WBL_CDPIPTHS_MSB         10
#define HAL_WBL_CDPIPTHS_MASK        0x00000400
#define HAL_WBL_CDPIPTHS_TYPE        Bool
#define HAL_WBL_CDPIPTHS             HAL_WBL_CDPIPTHS_MASK
#define HAL_WBL_CDPIPTHS_READABLE    1
#define HAL_WBL_CDPIPTHS_WRITABLE    1
#define HAL_WBL_CDPIPTHS_SIGNED      0
#define HAL_WBL_CDPIPTHS_ADR         0xB0001270

#define HAL_WBL_CDFCMPGAI_REGISTER    (HAL_WBLREG_MAP->CDWCGCFG)
#define HAL_WBL_CDFCMPGAI_LSB         6
#define HAL_WBL_CDFCMPGAI_MSB         9
#define HAL_WBL_CDFCMPGAI_MASK        0x000003C0
#define HAL_WBL_CDFCMPGAI_TYPE        halWBL_CDFreqCompGain_t
#define HAL_WBL_CDFCMPGAI             HAL_WBL_CDFCMPGAI_MASK
#define HAL_WBL_CDFCMPGAI_READABLE    1
#define HAL_WBL_CDFCMPGAI_WRITABLE    1
#define HAL_WBL_CDFCMPGAI_SIGNED      0
#define HAL_WBL_CDFCMPGAI_ADR         0xB0001270

#define HAL_WBL_CDFTRNSCL_REGISTER    (HAL_WBLREG_MAP->CDWCGCFG)
#define HAL_WBL_CDFTRNSCL_LSB         3
#define HAL_WBL_CDFTRNSCL_MSB         5
#define HAL_WBL_CDFTRNSCL_MASK        0x00000038
#define HAL_WBL_CDFTRNSCL_TYPE        halWBL_WCLK_FREQUENCYSCALE_t
#define HAL_WBL_CDFTRNSCL             HAL_WBL_CDFTRNSCL_MASK
#define HAL_WBL_CDFTRNSCL_READABLE    1
#define HAL_WBL_CDFTRNSCL_WRITABLE    1
#define HAL_WBL_CDFTRNSCL_SIGNED      0
#define HAL_WBL_CDFTRNSCL_ADR         0xB0001270

#define HAL_WBL_CDFTRNSRC_REGISTER    (HAL_WBLREG_MAP->CDWCGCFG)
#define HAL_WBL_CDFTRNSRC_LSB         0
#define HAL_WBL_CDFTRNSRC_MSB         0
#define HAL_WBL_CDFTRNSRC_MASK        0x00000001
#define HAL_WBL_CDFTRNSRC_TYPE        halWBL_WCLK_FREQUENCY_SOURCE_t
#define HAL_WBL_CDFTRNSRC             HAL_WBL_CDFTRNSRC_MASK
#define HAL_WBL_CDFTRNSRC_READABLE    1
#define HAL_WBL_CDFTRNSRC_WRITABLE    1
#define HAL_WBL_CDFTRNSRC_SIGNED      0
#define HAL_WBL_CDFTRNSRC_ADR         0xB0001270

// Register CDWCLKFRQ
#define HAL_WBL_CDWCLKFRQ_REGISTER    (HAL_WBLREG_MAP->CDWCLKFRQ)
#define HAL_WBL_CDWCLKFRQ_LSB         0
#define HAL_WBL_CDWCLKFRQ_MSB         19
#define HAL_WBL_CDWCLKFRQ_MASK        0x000FFFFF
#define HAL_WBL_CDWCLKFRQ_TYPE        UInt32
#define HAL_WBL_CDWCLKFRQ             HAL_WBL_CDWCLKFRQ_MASK
#define HAL_WBL_CDWCLKFRQ_READABLE    1
#define HAL_WBL_CDWCLKFRQ_WRITABLE    1
#define HAL_WBL_CDWCLKFRQ_SIGNED      0
#define HAL_WBL_CDWCLKFRQ_ADR         0xB0001274

// Register CDWCGS1
#define HAL_WBL_CDFCMPPHD_REGISTER    (HAL_WBLREG_MAP->CDWCGS1)
#define HAL_WBL_CDFCMPPHD_LSB         0
#define HAL_WBL_CDFCMPPHD_MSB         14
#define HAL_WBL_CDFCMPPHD_MASK        0x00007FFF
#define HAL_WBL_CDFCMPPHD_TYPE        SInt16
#define HAL_WBL_CDFCMPPHD             HAL_WBL_CDFCMPPHD_MASK
#define HAL_WBL_CDFCMPPHD_READABLE    1
#define HAL_WBL_CDFCMPPHD_WRITABLE    0
#define HAL_WBL_CDFCMPPHD_SIGNED      1
#define HAL_WBL_CDFCMPPHD_ADR         0xB0001278

// Register CDWCGS2
#define HAL_WBL_CDFRQCMP_REGISTER    (HAL_WBLREG_MAP->CDWCGS2)
#define HAL_WBL_CDFRQCMP_LSB         0
#define HAL_WBL_CDFRQCMP_MSB         19
#define HAL_WBL_CDFRQCMP_MASK        0x000FFFFF
#define HAL_WBL_CDFRQCMP_TYPE        SInt32
#define HAL_WBL_CDFRQCMP             HAL_WBL_CDFRQCMP_MASK
#define HAL_WBL_CDFRQCMP_READABLE    1
#define HAL_WBL_CDFRQCMP_WRITABLE    0
#define HAL_WBL_CDFRQCMP_SIGNED      1
#define HAL_WBL_CDFRQCMP_ADR         0xB000127C

// Register CSSMRCTL
#define HAL_WBL_CSSLPPDLY_REGISTER    (HAL_WBLREG_MAP->CSSMRCTL)
#define HAL_WBL_CSSLPPDLY_LSB         3
#define HAL_WBL_CSSLPPDLY_MSB         6
#define HAL_WBL_CSSLPPDLY_MASK        0x00000078
#define HAL_WBL_CSSLPPDLY_TYPE        UByte
#define HAL_WBL_CSSLPPDLY             HAL_WBL_CSSLPPDLY_MASK
#define HAL_WBL_CSSLPPDLY_READABLE    1
#define HAL_WBL_CSSLPPDLY_WRITABLE    1
#define HAL_WBL_CSSLPPDLY_SIGNED      0
#define HAL_WBL_CSSLPPDLY_ADR         0xB0001300

#define HAL_WBL_CSSPLRLCK_REGISTER    (HAL_WBLREG_MAP->CSSMRCTL)
#define HAL_WBL_CSSPLRLCK_LSB         2
#define HAL_WBL_CSSPLRLCK_MSB         2
#define HAL_WBL_CSSPLRLCK_MASK        0x00000004
#define HAL_WBL_CSSPLRLCK_TYPE        halWBL_DVDMRCSSWblDivLockSel_t
#define HAL_WBL_CSSPLRLCK             HAL_WBL_CSSPLRLCK_MASK
#define HAL_WBL_CSSPLRLCK_READABLE    1
#define HAL_WBL_CSSPLRLCK_WRITABLE    1
#define HAL_WBL_CSSPLRLCK_SIGNED      0
#define HAL_WBL_CSSPLRLCK_ADR         0xB0001300

#define HAL_WBL_CSSPOLAR_REGISTER    (HAL_WBLREG_MAP->CSSMRCTL)
#define HAL_WBL_CSSPOLAR_LSB         1
#define HAL_WBL_CSSPOLAR_MSB         1
#define HAL_WBL_CSSPOLAR_MASK        0x00000002
#define HAL_WBL_CSSPOLAR_TYPE        halWBL_DVDMRCSSWblDivPolarSel_t
#define HAL_WBL_CSSPOLAR             HAL_WBL_CSSPOLAR_MASK
#define HAL_WBL_CSSPOLAR_READABLE    1
#define HAL_WBL_CSSPOLAR_WRITABLE    1
#define HAL_WBL_CSSPOLAR_SIGNED      0
#define HAL_WBL_CSSPOLAR_ADR         0xB0001300

#define HAL_WBL_CSSPLRMOD_REGISTER    (HAL_WBLREG_MAP->CSSMRCTL)
#define HAL_WBL_CSSPLRMOD_LSB         0
#define HAL_WBL_CSSPLRMOD_MSB         0
#define HAL_WBL_CSSPLRMOD_MASK        0x00000001
#define HAL_WBL_CSSPLRMOD_TYPE        halWBL_DVDMRCSSWblDivManSel_t
#define HAL_WBL_CSSPLRMOD             HAL_WBL_CSSPLRMOD_MASK
#define HAL_WBL_CSSPLRMOD_READABLE    1
#define HAL_WBL_CSSPLRMOD_WRITABLE    1
#define HAL_WBL_CSSPLRMOD_SIGNED      0
#define HAL_WBL_CSSPLRMOD_ADR         0xB0001300

// Register CSSPLRSTA
#define HAL_WBL_CSSPLRSGN_REGISTER    (HAL_WBLREG_MAP->CSSPLRSTA)
#define HAL_WBL_CSSPLRSGN_LSB         4
#define HAL_WBL_CSSPLRSGN_MSB         4
#define HAL_WBL_CSSPLRSGN_MASK        0x00000010
#define HAL_WBL_CSSPLRSGN_TYPE        halWBL_DVDMRCSSWblDivPolarSignVal_t
#define HAL_WBL_CSSPLRSGN             HAL_WBL_CSSPLRSGN_MASK
#define HAL_WBL_CSSPLRSGN_READABLE    1
#define HAL_WBL_CSSPLRSGN_WRITABLE    0
#define HAL_WBL_CSSPLRSGN_SIGNED      0
#define HAL_WBL_CSSPLRSGN_ADR         0xB0001304

#define HAL_WBL_CSSPLRCON_REGISTER    (HAL_WBLREG_MAP->CSSPLRSTA)
#define HAL_WBL_CSSPLRCON_LSB         0
#define HAL_WBL_CSSPLRCON_MSB         3
#define HAL_WBL_CSSPLRCON_MASK        0x0000000F
#define HAL_WBL_CSSPLRCON_TYPE        UByte
#define HAL_WBL_CSSPLRCON             HAL_WBL_CSSPLRCON_MASK
#define HAL_WBL_CSSPLRCON_READABLE    1
#define HAL_WBL_CSSPLRCON_WRITABLE    0
#define HAL_WBL_CSSPLRCON_SIGNED      0
#define HAL_WBL_CSSPLRCON_ADR         0xB0001304

// Register WBLDBG

#if (CHIP_REV <= 0xB3)

#define HAL_WBL_WBLMIOSEL_REGISTER    (HAL_WBLREG_MAP->WBLDBG)
#define HAL_WBL_WBLMIOSEL_LSB         12
#define HAL_WBL_WBLMIOSEL_MSB         17
#define HAL_WBL_WBLMIOSEL_MASK        0x0003F000
#define HAL_WBL_WBLMIOSEL_TYPE        halWBL_MIOSEL_t
#define HAL_WBL_WBLMIOSEL             HAL_WBL_WBLMIOSEL_MASK
#define HAL_WBL_WBLMIOSEL_READABLE    1
#define HAL_WBL_WBLMIOSEL_WRITABLE    1
#define HAL_WBL_WBLMIOSEL_SIGNED      0
#define HAL_WBL_WBLMIOSEL_ADR         0xB0001308

#define HAL_WBL_WBLAPPSEL_REGISTER    (HAL_WBLREG_MAP->WBLDBG)
#define HAL_WBL_WBLAPPSEL_LSB         6
#define HAL_WBL_WBLAPPSEL_MSB         11
#define HAL_WBL_WBLAPPSEL_MASK        0x00000FC0
#define HAL_WBL_WBLAPPSEL_TYPE        halWBL_ApplSignalSel_t
#define HAL_WBL_WBLAPPSEL             HAL_WBL_WBLAPPSEL_MASK
#define HAL_WBL_WBLAPPSEL_READABLE    1
#define HAL_WBL_WBLAPPSEL_WRITABLE    1
#define HAL_WBL_WBLAPPSEL_SIGNED      0
#define HAL_WBL_WBLAPPSEL_ADR         0xB0001308

#define HAL_WBL_WBLDBGSEL_REGISTER    (HAL_WBLREG_MAP->WBLDBG)
#define HAL_WBL_WBLDBGSEL_LSB         0
#define HAL_WBL_WBLDBGSEL_MSB         5
#define HAL_WBL_WBLDBGSEL_MASK        0x0000003F
#define HAL_WBL_WBLDBGSEL_TYPE        halWBL_SignalSel_t
#define HAL_WBL_WBLDBGSEL             HAL_WBL_WBLDBGSEL_MASK
#define HAL_WBL_WBLDBGSEL_READABLE    1
#define HAL_WBL_WBLDBGSEL_WRITABLE    1
#define HAL_WBL_WBLDBGSEL_SIGNED      0
#define HAL_WBL_WBLDBGSEL_ADR         0xB0001308

#endif // #if (CHIP_REV <= 0xB3)

#if (CHIP_REV >= 0xC0)

#define HAL_WBL_WBLDBG3SEL_REGISTER    (HAL_WBLREG_MAP->WBLDBG)
#define HAL_WBL_WBLDBG3SEL_LSB         18
#define HAL_WBL_WBLDBG3SEL_MSB         23
#define HAL_WBL_WBLDBG3SEL_MASK        0x00FC0000
#define HAL_WBL_WBLDBG3SEL_TYPE        halWBL_SignalSel_t
#define HAL_WBL_WBLDBG3SEL             HAL_WBL_WBLDBG3SEL_MASK
#define HAL_WBL_WBLDBG3SEL_READABLE    1
#define HAL_WBL_WBLDBG3SEL_WRITABLE    1
#define HAL_WBL_WBLDBG3SEL_SIGNED      0
#define HAL_WBL_WBLDBG3SEL_ADR         0xB0001308

#define HAL_WBL_WBLDBG2SEL_REGISTER    (HAL_WBLREG_MAP->WBLDBG)
#define HAL_WBL_WBLDBG2SEL_LSB         12
#define HAL_WBL_WBLDBG2SEL_MSB         17
#define HAL_WBL_WBLDBG2SEL_MASK        0x0003F000
#define HAL_WBL_WBLDBG2SEL_TYPE        halWBL_SignalSel_t
#define HAL_WBL_WBLDBG2SEL             HAL_WBL_WBLDBG2SEL_MASK
#define HAL_WBL_WBLDBG2SEL_READABLE    1
#define HAL_WBL_WBLDBG2SEL_WRITABLE    1
#define HAL_WBL_WBLDBG2SEL_SIGNED      0
#define HAL_WBL_WBLDBG2SEL_ADR         0xB0001308

#define HAL_WBL_WBLDBG1SEL_REGISTER    (HAL_WBLREG_MAP->WBLDBG)
#define HAL_WBL_WBLDBG1SEL_LSB         6
#define HAL_WBL_WBLDBG1SEL_MSB         11
#define HAL_WBL_WBLDBG1SEL_MASK        0x00000FC0
#define HAL_WBL_WBLDBG1SEL_TYPE        halWBL_SignalSel_t
#define HAL_WBL_WBLDBG1SEL             HAL_WBL_WBLDBG1SEL_MASK
#define HAL_WBL_WBLDBG1SEL_READABLE    1
#define HAL_WBL_WBLDBG1SEL_WRITABLE    1
#define HAL_WBL_WBLDBG1SEL_SIGNED      0
#define HAL_WBL_WBLDBG1SEL_ADR         0xB0001308

#define HAL_WBL_WBLMIOSEL_REGISTER    (HAL_WBLREG_MAP->WBLDBG)
#define HAL_WBL_WBLMIOSEL_LSB         0
#define HAL_WBL_WBLMIOSEL_MSB         5
#define HAL_WBL_WBLMIOSEL_MASK        0x0000003F
#define HAL_WBL_WBLMIOSEL_TYPE        halWBL_MIOSEL_t
#define HAL_WBL_WBLMIOSEL             HAL_WBL_WBLMIOSEL_MASK
#define HAL_WBL_WBLMIOSEL_READABLE    1
#define HAL_WBL_WBLMIOSEL_WRITABLE    1
#define HAL_WBL_WBLMIOSEL_SIGNED      0
#define HAL_WBL_WBLMIOSEL_ADR         0xB0001308

#endif // #if (CHIP_REV >= 0xC0)

// Register WPLDBGCTL
#define HAL_WBL_NSBYPCTL_REGISTER    (HAL_WBLREG_MAP->WPLDBGCTL)
#define HAL_WBL_NSBYPCTL_LSB         7
#define HAL_WBL_NSBYPCTL_MSB         7
#define HAL_WBL_NSBYPCTL_MASK        0x00000080
#define HAL_WBL_NSBYPCTL_TYPE        halWBL_NSBypassCntlVal_t
#define HAL_WBL_NSBYPCTL             HAL_WBL_NSBYPCTL_MASK
#define HAL_WBL_NSBYPCTL_READABLE    1
#define HAL_WBL_NSBYPCTL_WRITABLE    1
#define HAL_WBL_NSBYPCTL_SIGNED      0
#define HAL_WBL_NSBYPCTL_ADR         0xB000130C

#define HAL_WBL_EXTEFMLD_REGISTER    (HAL_WBLREG_MAP->WPLDBGCTL)
#define HAL_WBL_EXTEFMLD_LSB         0
#define HAL_WBL_EXTEFMLD_MSB         6
#define HAL_WBL_EXTEFMLD_MASK        0x0000007F
#define HAL_WBL_EXTEFMLD_TYPE        UByte
#define HAL_WBL_EXTEFMLD             HAL_WBL_EXTEFMLD_MASK
#define HAL_WBL_EXTEFMLD_READABLE    1
#define HAL_WBL_EXTEFMLD_WRITABLE    1
#define HAL_WBL_EXTEFMLD_SIGNED      0
#define HAL_WBL_EXTEFMLD_ADR         0xB000130C

// Register WPLDBGSTS
#define HAL_WBL_EFMLDMON_REGISTER    (HAL_WBLREG_MAP->WPLDBGSTS)
#define HAL_WBL_EFMLDMON_LSB         0
#define HAL_WBL_EFMLDMON_MSB         6
#define HAL_WBL_EFMLDMON_MASK        0x0000007F
#define HAL_WBL_EFMLDMON_TYPE        UByte
#define HAL_WBL_EFMLDMON             HAL_WBL_EFMLDMON_MASK
#define HAL_WBL_EFMLDMON_READABLE    1
#define HAL_WBL_EFMLDMON_WRITABLE    0
#define HAL_WBL_EFMLDMON_SIGNED      0
#define HAL_WBL_EFMLDMON_ADR         0xB0001400

// Enumerations
typedef enum
{
	halWBL_IntegBW2eM5  = 5,
	halWBL_IntegBW2eM6  = 6,
	halWBL_IntegBW2eM7  = 7,
	halWBL_IntegBW2eM8  = 8,
	halWBL_IntegBW2eM9  = 9,
	halWBL_IntegBW2eM10 = 10,
	halWBL_IntegBW2eM11 = 11,
	halWBL_IntegBW2eM12 = 12,
	halWBL_IntegBW2eM13 = 13,
	halWBL_IntegBW2eM14 = 14,
	halWBL_IntegBW2eM15 = 15 
} halWBL_AGCAOCIntegratorBW_t;

typedef enum
{
	halWBL_AmplMeasModeLPFilter       = 2,
	halWBL_AmplMeasModeImmediateDecay = 3 
} halWBL_AmplMeasMode_t;

typedef enum
{
	halWBL_AmplitudeLPFBW43p3kHz = 0,    // BW LPF = 43.3 kHz
	halWBL_AmplitudeLPFBW19p9kHz = 1,    // BW LPF = 19.9 kHz
	halWBL_AmplitudeLPFBW9p3kHz  = 2,    // BW LPF = 9.3 kHz
	halWBL_AmplitudeLPFBW4p7kHz  = 3,    // BW LPF = 4.7 kHz
	halWBL_AmplitudeLPFBW2p3kHz  = 4,    // BW LPF = 2.3 kHz
	halWBL_AmplitudeLPFBW1p2kHz  = 5,    // BW LPF = 1.2 kHz
	halWBL_AmplitudeLPFBW585Hz   = 6,    // BW LPF = 585 Hz
	halWBL_AmplitudeLPFBW293Hz   = 7     // BW LPF = 293 Hz
} halWBL_AmplitudeLPFBW_t;

#if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_InputHpfBypassed1 = 0,    // High pass filter bypassed
	halWBL_InputHpf2e11      = 1,    // Khp = 2^-11
	halWBL_InputHpf2e10      = 2,    // Khp = 2^-10
	halWBL_InputHpf2e9       = 3,    // Khp = 2^-9
	halWBL_InputHpf2e8       = 4,    // Khp = 2^-8
	halWBL_InputHpf2e7       = 5,    // Khp = 2^-7
	halWBL_InputHpf2e6       = 6,    // Khp = 2^-6
	halWBL_InputHpf2e5       = 7,    // Khp = 2^-5
	halWBL_InputHpf2e4       = 8,    // Khp = 2^-4
	halWBL_InputHpf2e3       = 9,    // Khp = 2^-3
	halWBL_InputHpf2e2       = 10,    // Khp = 2^-2
	halWBL_InputHpfBypassed2 = 11,    // HP filter bypassed
	halWBL_InputHpfBypassed3 = 12,    // High pass filter bypassed
	halWBL_InputHpfBypassed4 = 13,    // High pass filter bypassed
	halWBL_InputHpfBypassed5 = 14,    // High pass filter bypassed
	halWBL_InputHpfBypassed6 = 15     // High pass filter bypassed
} halWBL_InputHpfCfg_t;

typedef enum
{
	halWBL_InputLpfBypassed1 = 0,    // Lowpass filter bypassed
	halWBL_InputLpf2e4       = 1,    // Klpf = 2^-4
	halWBL_InputLpf2e3       = 2,    // Klpf = 2^-3
	halWBL_InputLpf2e2       = 3,    // Klpf = 2^-2
	halWBL_InputLpf2e3a2e2   = 4,    // Klpf = 2^-2 + 2^-3
	halWBL_InputLpf2e4a2e1   = 5,    // Klpf = 2^-4 + 2^-1
	halWBL_InputLpf2e2a2e1   = 6,    // Klpf = 2^-2 + 2^-1
	halWBL_InputLpfBypassed2 = 7     // Lowpass filter bypassed
} halWBL_InputLpfCfg_t;

#endif // #if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_LoopKlpf2e1 = 0,    // Klpf = 2^-1
	halWBL_LoopKlpf2e2 = 1,    // Klpf = 2^-2
	halWBL_LoopKlpf2e3 = 2,    // Klpf = 2^-3
	halWBL_LoopKlpf2e4 = 3,    // Klpf = 2^-4
	halWBL_LoopKlpf2e5 = 4,    // Klpf = 2^-5
	halWBL_LoopKlpf2e6 = 5,    // Klpf = 2^-6
	halWBL_LoopKlpf2e7 = 6,    // Klpf = 2^-7
	halWBL_LoopKlpf2e8 = 7     // Klpf = 2^-8
} halWBL_LoopFilter_t;

typedef enum
{
	halWBL_KP0   = 0,    // 0
	halWBL_KP2e9 = 1,    // Kp = 2^-9
	halWBL_KP2e8 = 2,    // Kp = 2^-8
	halWBL_KP2e7 = 3,    // Kp = 2^-7
	halWBL_KP2e6 = 4,    // Kp = 2^-6
	halWBL_KP2e5 = 5,    // Kp = 2^-5
	halWBL_KP2e4 = 6,    // Kp = 2^-4
	halWBL_KP2e3 = 7,    // Kp = 2^-3
	halWBL_KP2e2 = 8,    // Kp = 2^-2
	halWBL_KP2e1 = 9,    // Kp = 2^-1
	halWBL_KP1   = 10     // Kp = 1
} halWBL_KP_t;

typedef enum
{
	halWBL_KI0    = 0,    // Ki = 0
	halWBL_KI2e18 = 1,    // Ki = 2^-18
	halWBL_KI2e17 = 2,    // Ki = 2^-17
	halWBL_KI2e16 = 3,    // Ki = 2^-16
	halWBL_KI2e15 = 4,    // Ki = 2^-15
	halWBL_KI2e14 = 5,    // Ki = 2^-14
	halWBL_KI2e13 = 6,    // Ki = 2^-13
	halWBL_KI2e12 = 7,    // Ki = 2^-12
	halWBL_KI2e11 = 8,    // Ki = 2^-11
	halWBL_KI2e10 = 9,    // Ki = 2^-10
	halWBL_KI2e9  = 10,    // Ki = 2^-9
	halWBL_KI2e8  = 11,    // Ki = 2^-8
	halWBL_KI2e7  = 12,    // Ki = 2^-7
	halWBL_KI2e6  = 13     // Ki = 2^-6
} halWBL_KI_t;

typedef enum
{
	halWBL_INPUTGAIN_1   = 0,
	halWBL_INPUTGAIN_1_5 = 1,
	halWBL_INPUTGAIN_2   = 2,
	halWBL_INPUTGAIN_3   = 3 
} halWBL_INPUTGAIN_t;

typedef enum
{
	halWBL_INPUTCLIP_NO   = 0,
	halWBL_INPUTCLIP_5_16 = 1,
	halWBL_INPUTCLIP_6_16 = 2,
	halWBL_INPUTCLIP_7_16 = 3,
	halWBL_INPUTCLIP_8_16 = 4 
} halWBL_INPUTCLIP_t;

typedef enum
{
	halWBL_AOPCDiv1  = 0,    // Wobble prescale factor for AOPC = 2^-0.
	halWBL_AOPCDiv2  = 1,    // Wobble prescale factor for AOPC = 2^-1.
	halWBL_AOPCDiv4  = 2,    // Wobble prescale factor for AOPC = 2^-2.
	halWBL_AOPCDiv8  = 3,    // Wobble prescale factor for AOPC = 2^-3.
	halWBL_AOPCDiv16 = 4,    // Wobble prescale factor for AOPC = 2^-4.
	halWBL_AOPCDiv32 = 5,    // Wobble prescale factor for AOPC = 2^-5.
	halWBL_AOPCDiv64 = 6     // Wobble prescale factor for AOPC = 2^-6.
} halWBL_PrescalerCfg_t;

typedef enum
{
	halWBL_BeatLpf2e1 = 0,    // Wobblebeat detection filter Klpf = 2^-1.
	halWBL_BeatLpf2e2 = 1,    // Wobblebeat detection filter Klpf = 2^-2.
	halWBL_BeatLpf2e3 = 2,    // Wobblebeat detection filter Klpf = 2^-3.
	halWBL_BeatLpf2e4 = 3     // Wobblebeat detection filter Klpf = 2^-4.
} halWBL_BeatFilterConfig_t;

#if (CHIP_REV <= 0xB3)

typedef enum
{
	halWBL_InputHpfBypassed1 = 0,    // High pass filter bypassed
	halWBL_InputHpf2e11      = 1,    // Khp = 2^-11
	halWBL_InputHpf2e10      = 2,    // Khp = 2^-10
	halWBL_InputHpf2e9       = 3,    // Khp = 2^-9
	halWBL_InputHpf2e8       = 4,    // Khp = 2^-8
	halWBL_InputHpf2e7       = 5,    // Khp = 2^-7
	halWBL_InputHpf2e6       = 6,    // Khp = 2^-6
	halWBL_InputHpf2e5       = 7,    // Khp = 2^-5
	halWBL_InputHpf2e4       = 8,    // Khp = 2^-4
	halWBL_InputHpf2e3       = 9,    // Khp = 2^-3
	halWBL_InputHpf2e2       = 10,    // Khp = 2^-2
	halWBL_InputHpfBypassed2 = 11,    // HP filter bypassed
	halWBL_InputHpfBypassed3 = 12,    // High pass filter bypassed
	halWBL_InputHpfBypassed4 = 13,    // High pass filter bypassed
	halWBL_InputHpfBypassed5 = 14,    // High pass filter bypassed
	halWBL_InputHpfBypassed6 = 15     // High pass filter bypassed
} halWBL_InputHpfCfg_t;

typedef enum
{
	halWBL_InputLpfBypassed1 = 0,    // Lowpass filter bypassed
	halWBL_InputLpf2e4       = 1,    // Klpf = 2^-4
	halWBL_InputLpf2e3       = 2,    // Klpf = 2^-3
	halWBL_InputLpf2e2       = 3,    // Klpf = 2^-2
	halWBL_InputLpf2e3a2e2   = 4,    // Klpf = 2^-2 + 2^-3
	halWBL_InputLpf2e4a2e1   = 5,    // Klpf = 2^-4 + 2^-1
	halWBL_InputLpf2e2a2e1   = 6,    // Klpf = 2^-2 + 2^-1
	halWBL_InputLpfBypassed2 = 7     // Lowpass filter bypassed
} halWBL_InputLpfCfg_t;

#endif // #if (CHIP_REV <= 0xB3)

typedef enum
{
	halWBL_LPP_LPFBW_6_4KHZ = 0,
	halWBL_LPP_LPFBW_3KHZ   = 1,
	halWBL_LPP_LPFBW_1_4KHZ = 2,
	halWBL_LPP_LPFBW_700HZ  = 3,
	halWBL_LPP_LPFBW_350HZ  = 4,
	halWBL_LPP_LPFBW_175HZ  = 5,
	halWBL_LPP_LPFBW_88HZ   = 6,
	halWBL_LPP_LPFBW_44HZ   = 7 
} halWBL_LPP_LPFBW_t;

typedef enum
{
	halWBL_LPP_DECLEVEL_5_16  = 0,
	halWBL_LPP_DECLEVEL_6_16  = 1,
	halWBL_LPP_DECLEVEL_7_16  = 2,
	halWBL_LPP_DECLEVEL_8_16  = 3,
	halWBL_LPP_DECLEVEL_9_16  = 4,
	halWBL_LPP_DECLEVEL_10_16 = 5,
	halWBL_LPP_DECLEVEL_11_16 = 6,
	halWBL_LPP_DECLEVEL_12_16 = 7 
} halWBL_LPP_DECLEVEL_t;

typedef enum
{
	halWBL_LPP_WINDOW_NO_WINDOW         = 0,
	halWBL_LPP_WINDOW_ALWAYS_WINDOW     = 1,
	halWBL_LPP_WINDOW_IF_WOBBLE_IN_LOCK = 2,
	halWBL_LPP_WINDOW_IF_LPP_IN_LOCK    = 3 
} halWBL_LPP_WINDOW_t;

typedef enum
{
	halWBL_DRLPFBW_6p4KHZ = 0,    // The bandwidth scales with the wobble frequency=6.4 kHz
	halWBL_DRLPFBW_3KHZ   = 1,    // The bandwidth scales with the wobble frequency=3   kHz
	halWBL_DRLPFBW_1p4KHZ = 2,    // The bandwidth scales with the wobble frequency=1.4 kHz
	halWBL_DRLPFBW_700HZ  = 3,    // The bandwidth scales with the wobble frequency=700  Hz
	halWBL_DRLPFBW_350HZ  = 4,    // The bandwidth scales with the wobble frequency=350  Hz
	halWBL_DRLPFBW_175HZ  = 5,    // The bandwidth scales with the wobble frequency=175  Hz
	halWBL_DRLPFBW_88HZ   = 6,    // The bandwidth scales with the wobble frequency= 88  Hz
	halWBL_DRLPFBW_44HZ   = 7     // The bandwidth scales with the wobble frequency= 44  Hz
} halWBL_DRLPFBWSEL_t;

typedef enum
{
	halWBL_LandAndGroove = 0,
	halWBL_GrooveOnly    = 1 
} halWBL_HDRFLYGRV_t;

typedef enum
{
	halWBL_DetectedLandGroove     = 0,
	halWBL_InterpolatedLandGroove = 1,
	halWBL_RegisterRead           = 2 
} halWBL_DVDRAM_SecInRevSource_t;

typedef enum
{
	halWBL_DontHoldLGState = 0,
	halWBL_HoldLGState     = 1 
} halWBL_LGEXTEND_t;

typedef enum
{
	halWBL_Use1TapFilter = 0,
	halWBL_Use3TapFilter = 1 
} halWBL_MLH3TAP_t;

#if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_DisableServoWobbleHoldLG = 0,
	halWBL_EnableServoWobbleHoldLG  = 1 
} halWBL_SWBLHOLDLGON_t;

#endif // #if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_DoNotLengthenHdr = 0,
	halWBL_LengthenHdr      = 1 
} halWBL_XHDRONLGT_t;

typedef enum
{
	halWBL_DoNotInvertWobbleInLand = 0,
	halWBL_InvertWobbleInLand      = 1 
} halWBL_INWBINVON_t;

typedef enum
{
	halWBL_IntHdrIndOff = 0,
	halWBL_IntHdrIndOn  = 1 
} halWBL_INTHDRON_t;

typedef enum
{
	halWBL_AverageHeaderDistanceLPFOff = 0,
	halWBL_AverageHeaderDistanceLPFOn  = 1 
} halWBL_AVHDLPFOF_t;

typedef enum
{
	halWBL_AverageIWPx1_5 = 0,
	halWBL_AverageIWPx2   = 1,
	halWBL_AverageIWPx3   = 2,
	halWBL_AverageIWPx4   = 3,
	halWBL_AverageIWPx6   = 4,
	halWBL_AverageIWPx8   = 5,
	halWBL_AverageIWPx12  = 6,
	halWBL_AverageIWPx16  = 7 
} halWBL_DVDRAM_IWPSliceLevel_t;

typedef enum
{
	halWBL_HdrLngthProgrammed   = 0,
	halWBL_HdrLngthInterpolated = 1 
} halWBL_SELHDRLEN_t;

typedef enum
{
	halWBL_UseSlicerMethod = 0,
	halWBL_UseMHLMethod    = 1 
} halWBL_MLLSLCDET_t;

typedef enum
{
	halWBL_UseInternalCnter = 0,
	halWBL_UseWblPll        = 1 
} halWBL_PLLINTCNT_t;

typedef enum
{
	halWBL_UseRFInput = 0,
	halWBL_UsePPInput = 1 
} halWBL_PPRFIN_t;

#if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_ExactlyTheSameWobbleTime = 0,
	halWBL_OneWobblePeriodSlip      = 1,
	halWBL_TwoWobblePeriodSlip      = 2 
} halWBL_DVDRAM_HeaderSlipMargin_t;

typedef enum
{
	halWBL_IWPpeakMAverageIWP_x0   = 0,
	halWBL_IWPpeakMAverageIWP_xp25 = 1,
	halWBL_IWPpeakMAverageIWP_xp5  = 2,
	halWBL_IWPpeakMAverageIWP_xp75 = 3 
} halWBL_DVDRAM_HeaderSliceLGLevelPeak_t;

typedef enum
{
	halWBL_AvgIWPx0   = 0,
	halWBL_AvgIWPx1   = 1,
	halWBL_AvgIWPx1p5 = 2,
	halWBL_AvgIWPx2   = 3,
	halWBL_AvgIWPx2p5 = 4,
	halWBL_AvgIWPx3   = 5,
	halWBL_AvgIWPx4   = 6,
	halWBL_AvgIWPx5   = 7 
} halWBL_DVDRAM_HeaderSliceLGLevelAvg_t;

#endif // #if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_HdrHoldDisable = 0,
	halWBL_HdrHoldEnable  = 1 
} halWBL_HHEN_t;

typedef enum
{
	halWBL_HdrRfDisable = 0,
	halWBL_HdrRfEnable  = 1 
} halWBL_HRFEN_t;

#if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_WCLK_FREQSCALE_MULT1   = 0,
	halWBL_WCLK_FREQSCALE_MULT1_5 = 1,
	halWBL_WCLK_FREQSCALE_MULT2   = 2,
	halWBL_WCLK_FREQSCALE_MULT3   = 3,
	halWBL_WCLK_FREQSCALE_MULT4   = 4,
	halWBL_WCLK_FREQSCALE_DIV2    = 5,
	halWBL_WCLK_FREQSCALE_DIV4    = 6 
} halWBL_WCLK_FREQUENCYSCALE_t;

typedef enum
{
	halWBL_WCLK_PLL            = 0,
	halWBL_WCLK_WRITECLOCKFREQ = 1 
} halWBL_WCLK_FREQUENCY_SOURCE_t;

#endif // #if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_FreqCompGainBypass = 0,
	halWBL_FreqCompGain2em1   = 1,
	halWBL_FreqCompGain2e0    = 2,
	halWBL_FreqCompGain2e1    = 3,
	halWBL_FreqCompGain2e2    = 4,
	halWBL_FreqCompGain2e3    = 5,
	halWBL_FreqCompGain2e4    = 6,
	halWBL_FreqCompGain2e5    = 7,
	halWBL_FreqCompGain2e6    = 8,
	halWBL_FreqCompGain2e7    = 9,
	halWBL_FreqCompGain2e8    = 10,
	halWBL_FreqCompGain2e9    = 11,
	halWBL_FreqCompGain2e10   = 12,
	halWBL_FreqCompGain2e11   = 13,
	halWBL_FreqCompGain2e12   = 14,
	halWBL_FreqCompGain2e13   = 15 
} halWBL_FreqCompGain_t;

typedef enum
{
	halWBL_NoSubsampling      = 0,
	halWBL_Discard_1_Sample   = 1,
	halWBL_Discard_2_Samples  = 2,
	halWBL_Discard_3_Samples  = 3,
	halWBL_Discard_4_Samples  = 4,
	halWBL_Discard_5_Samples  = 5,
	halWBL_Discard_6_Samples  = 6,
	halWBL_Discard_7_Samples  = 7,
	halWBL_Discard_8_Samples  = 8,
	halWBL_Discard_9_Samples  = 9,
	halWBL_Discard_10_Samples = 10,
	halWBL_Discard_11_Samples = 11,
	halWBL_Discard_12_Samples = 12,
	halWBL_Discard_13_Samples = 13,
	halWBL_Discard_14_Samples = 14,
	halWBL_Discard_15_Samples = 15 
} halWBL_NoiseShaperSpeedSel_t;

typedef enum
{
	halWBL_clk_div8 = 0,
	halWBL_clk_div6 = 1,
	halWBL_clk_div4 = 2,
	halWBL_clk_div2 = 3 
} halWBL_ExtFreqSpeedSel_t;

typedef enum
{
	halWBL_CDATIPPhaseGain2em2 = 0,
	halWBL_CDATIPPhaseGain2em1 = 1,
	halWBL_CDATIPPhaseGain2e0  = 2,
	halWBL_CDATIPPhaseGain2e1  = 3,
	halWBL_CDATIPPhaseGain2e2  = 4 
} halWBL_CDATIP_PHASEGAIN_t;

typedef enum
{
	halWBL_CD_ATIPLPF_2_62KHZ  = 0,
	halWBL_CD_ATIPLPF_5_26KHZ  = 1,
	halWBL_CD_ATIPLPF_10_5KHZ  = 2,
	halWBL_CD_ATIPLPF_21_2KHZ  = 3,
	halWBL_CD_ATIPLPF_42_7KHZ  = 4,
	halWBL_CD_ATIPLPF_86_7KHZ  = 5,
	halWBL_CD_ATIPLPF_180_5KHZ = 6,
	halWBL_CD_ATIPLPF_HOLD     = 7 
} halWBL_CD_ATIPLPFBANDWIDTH_t;

typedef enum
{
	halWBL_CD_ATIPKP_360HZ   = 0,
	halWBL_CD_ATIPKP_655HZ   = 1,
	halWBL_CD_ATIPKP_1_30KHZ = 2,
	halWBL_CD_ATIPKP_2_62KHZ = 3,
	halWBL_CD_ATIPKP_5_2KHZ  = 4,
	halWBL_CD_ATIPKP_10_4KHZ = 5,
	halWBL_CD_ATIPKP_20_4KHZ = 6,
	halWBL_CD_ATIPKP_HOLD    = 7 
} halWBL_CD_ATIPKP_BANDWIDTH_t;

typedef enum
{
	halWBL_CD_INPUT_HPFBW_10_5KHZ = 0,
	halWBL_CD_INPUT_HPFBW_20_9KHZ = 1,
	halWBL_CD_INPUT_HPFBW_41_5KHZ = 2,
	halWBL_CD_INPUT_HPFBW_81_9KHZ = 3 
} halWBL_CD_INPUT_HPF_BANDWIDTH_t;

typedef enum
{
	halWBL_CD_KLPF_2_62KHZ  = 0,
	halWBL_CD_KLPF_5_26KHZ  = 1,
	halWBL_CD_KLPF_10_5KHZ  = 2,
	halWBL_CD_KLPF_21_2KHZ  = 3,
	halWBL_CD_KLPF_42_7KHZ  = 4,
	halWBL_CD_KLPF_86_7KHZ  = 5,
	halWBL_CD_KLPF_180_5KHZ = 6,
	halWBL_CD_KLPF_BYPASS   = 7 
} halWBL_CD_KLPF_BANDWIDTH_t;

typedef enum
{
	halWBL_CD_KI_470HZ  = 0,
	halWBL_CD_KI_660HZ  = 1,
	halWBL_CD_KI_930HZ  = 2,
	halWBL_CD_KI_1320HZ = 3,
	halWBL_CD_KI_1860HZ = 4,
	halWBL_CD_KI_2630HZ = 5,
	halWBL_CD_KI_3720HZ = 6,
	halWBL_CD_KI_HOLD   = 7 
} halWBL_CD_KI_BANDWIDTH_t;

typedef enum
{
	halWBL_CD_KP_720HZ   = 0,
	halWBL_CD_KP_1_31KHZ = 1,
	halWBL_CD_KP_2_61KHZ = 2,
	halWBL_CD_KP_5_25KHZ = 3,
	halWBL_CD_KP_10_4KHZ = 4,
	halWBL_CD_KP_20_8KHZ = 5,
	halWBL_CD_KP_40_8KHZ = 6,
	halWBL_CD_KP_HOLD    = 7 
} halWBL_CD_KP_BANDWIDTH_t;

typedef enum
{
	halWBL_WCLK_FREQLPFBW_2em4  = 0,
	halWBL_WCLK_FREQLPFBW_2em5  = 1,
	halWBL_WCLK_FREQLPFBW_2em6  = 2,
	halWBL_WCLK_FREQLPFBW_2em7  = 3,
	halWBL_WCLK_FREQLPFBW_2em8  = 4,
	halWBL_WCLK_FREQLPFBW_2em9  = 5,
	halWBL_WCLK_FREQLPFBW_2em10 = 6,
	halWBL_WCLK_FREQLPFBW_2em11 = 7,
	halWBL_WCLK_FREQLPFBW_2em12 = 8,
	halWBL_WCLK_FREQLPFBW_2em13 = 9,
	halWBL_WCLK_FREQLPFBW_2em14 = 10,
	halWBL_WCLK_FREQLPFBW_2em15 = 11,
	halWBL_WCLK_FREQLPFBW_2em16 = 12,
	halWBL_WCLK_FREQLPFBW_2em17 = 13,
	halWBL_WCLK_FREQLPFBW_2em18 = 14,
	halWBL_WCLK_FREQLPFBW_2em19 = 15 
} halWBL_WCLK_FREQLPFBW_t;

typedef enum
{
	halWBL_CDFreqCompGainBypass = 0,
	halWBL_CDFreqCompGain2em5   = 1,
	halWBL_CDFreqCompGain2em4   = 2,
	halWBL_CDFreqCompGain2em3   = 3,
	halWBL_CDFreqCompGain2em2   = 4,
	halWBL_CDFreqCompGain2em1   = 5,
	halWBL_CDFreqCompGain2e0    = 6,
	halWBL_CDFreqCompGain2e1    = 7,
	halWBL_CDFreqCompGain2e2    = 8,
	halWBL_CDFreqCompGain2e3    = 9,
	halWBL_CDFreqCompGain2e4    = 10,
	halWBL_CDFreqCompGain2e5    = 11 
} halWBL_CDFreqCompGain_t;

#if (CHIP_REV <= 0xB3)

typedef enum
{
	halWBL_WCLK_FREQSCALE_MULT1   = 0,
	halWBL_WCLK_FREQSCALE_MULT1_5 = 1,
	halWBL_WCLK_FREQSCALE_MULT2   = 2,
	halWBL_WCLK_FREQSCALE_MULT3   = 3,
	halWBL_WCLK_FREQSCALE_MULT4   = 4,
	halWBL_WCLK_FREQSCALE_DIV2    = 5,
	halWBL_WCLK_FREQSCALE_DIV4    = 6 
} halWBL_WCLK_FREQUENCYSCALE_t;

typedef enum
{
	halWBL_WCLK_PLL            = 0,
	halWBL_WCLK_WRITECLOCKFREQ = 1 
} halWBL_WCLK_FREQUENCY_SOURCE_t;

#endif // #if (CHIP_REV <= 0xB3)

typedef enum
{
	halWBL_LockPolarityOnBitSync  = 0,
	halWBL_LockPolarityOnWordSync = 1 
} halWBL_DVDMRCSSWblDivLockSel_t;

typedef enum
{
	halWBL_NonInvertedDividedWobble = 0,
	halWBL_InvertedDividedWobble    = 1 
} halWBL_DVDMRCSSWblDivPolarSel_t;

typedef enum
{
	halWBL_AutoMode   = 0,
	halWBL_ManualMode = 1 
} halWBL_DVDMRCSSWblDivManSel_t;

typedef enum
{
	halWBL_CorrectDetectedPolarity   = 0,
	halWBL_IncorrectDetectedPolarity = 1 
} halWBL_DVDMRCSSWblDivPolarSignVal_t;

#if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_WobbleNULLMode        = 0,
	halWBL_WobblePLLMode1        = 1,
	halWBL_WobblePLLMode2        = 2,
	halWBL_WobblePLLMode3        = 3,
	halWBL_WobblePLLMode4        = 4,
	halWBL_WobblePLLMode5        = 5,
	halWBL_WobbleBeatMode1       = 6,
	halWBL_WobbleBeatMode2       = 7,
	halWBL_WobbleBeatMode3       = 8,
	halWBL_WobbleBeatMode4       = 9,
	halWBL_BDFlywheelAddr1       = 10,
	halWBL_BDFlywheelAddr2       = 11,
	halWBL_BDDecodedAddr         = 12,
	halWBL_DVDPFlywheelAddr1     = 13,
	halWBL_DVDPFlywheelAddr2     = 14,
	halWBL_DVDPDecodedAddr1      = 15,
	halWBL_DVDPDecodedAddr2      = 16,
	halWBL_DVDMFlywheelAddr1     = 17,
	halWBL_DVDMFlywheelAddr2     = 18,
	halWBL_DVDMFlywheelAddr3     = 19,
	halWBL_DVDMDecodedAddr1      = 20,
	halWBL_DVDMDecodedAddr2      = 21,
	halWBL_HDDVDRAMFlywheelAddr1 = 22,
	halWBL_HDDVDRAMFlywheelAddr2 = 23,
	halWBL_HDDVDRAMFlywheelAddr3 = 24,
	halWBL_HDDVDRAMDecodedAddr   = 25,
	halWBL_HDDVDBlockAddr1       = 26,
	halWBL_HDDVDBlockAddr2       = 27,
	halWBL_HDDVDBlockAddr3       = 28,
	halWBL_HDDVDRWFlywheelAddr1  = 29,
	halWBL_HDDVDRWFlywheelAddr2  = 30,
	halWBL_HDDVDRWFlywheelAddr3  = 31,
	halWBL_HDDVDRWDecodedAddr    = 32,
	halWBL_WobbleAGC             = 33,
	halWBL_WobbleAGCInt          = 34,
	halWBL_WobbleAGCPeak         = 35,
	halWBL_DVDRAMTimingEngine1   = 36,
	halWBL_DVDRAMTimingEngine2   = 37,
	halWBL_DVDRAMTimingEngine3   = 38,
	halWBL_DVDRAMTimingEngine4   = 39,
	halWBL_BDTimingEngine1       = 40,
	halWBL_BDTimingEngine2       = 41,
	halWBL_HDDVDTimingEngine     = 42,
	halWBL_WobblePLLCD1          = 43,
	halWBL_WobblePLLCD2          = 44,
	halWBL_WobblePLLCD3          = 45,
	halWBL_CDFlywheelBlockAddr1  = 46,
	halWBL_CDFlywheelBlockAddr2  = 47,
	halWBL_CDFlywheelMSFAddr     = 48,
	halWBL_EncoderInterface1     = 49,
	halWBL_EncoderInterface2     = 50,
	halWBL_EncoderInterface3     = 51 
} halWBL_SignalSel_t;

#endif // #if (CHIP_REV >= 0xC0)

typedef enum
{
	halWBL_WBLMIOSEL_00 = 0,
	halWBL_WBLMIOSEL_01 = 1,
	halWBL_WBLMIOSEL_02 = 2,
	halWBL_WBLMIOSEL_03 = 3,
	halWBL_WBLMIOSEL_04 = 4,
	halWBL_WBLMIOSEL_05 = 5,
	halWBL_WBLMIOSEL_06 = 6,
	halWBL_WBLMIOSEL_07 = 7,
	halWBL_WBLMIOSEL_08 = 8,
	halWBL_WBLMIOSEL_09 = 9,
	halWBL_WBLMIOSEL_10 = 10,
	halWBL_WBLMIOSEL_11 = 11,
	halWBL_WBLMIOSEL_12 = 12,
	halWBL_WBLMIOSEL_13 = 13,
	halWBL_WBLMIOSEL_14 = 14,
	halWBL_WBLMIOSEL_15 = 15,
	halWBL_WBLMIOSEL_16 = 16,
	halWBL_WBLMIOSEL_17 = 17,
	halWBL_WBLMIOSEL_18 = 18,
	halWBL_WBLMIOSEL_19 = 19,
	halWBL_WBLMIOSEL_20 = 20,
	halWBL_WBLMIOSEL_21 = 21,
	halWBL_WBLMIOSEL_22 = 22,
	halWBL_WBLMIOSEL_23 = 23,
	halWBL_WBLMIOSEL_24 = 24,
	halWBL_WBLMIOSEL_25 = 25,
	halWBL_WBLMIOSEL_26 = 26,
	halWBL_WBLMIOSEL_27 = 27,
	halWBL_WBLMIOSEL_28 = 28,
	halWBL_WBLMIOSEL_29 = 29,
	halWBL_WBLMIOSEL_30 = 30,
	halWBL_WBLMIOSEL_31 = 31,
	halWBL_WBLMIOSEL_32 = 32,
	halWBL_WBLMIOSEL_33 = 33,
	halWBL_WBLMIOSEL_34 = 34,
	halWBL_WBLMIOSEL_35 = 35,
	halWBL_WBLMIOSEL_36 = 36,
	halWBL_WBLMIOSEL_37 = 37,
	halWBL_WBLMIOSEL_38 = 38,
	halWBL_WBLMIOSEL_39 = 39,
	halWBL_WBLMIOSEL_40 = 40,
	halWBL_WBLMIOSEL_41 = 41,
	halWBL_WBLMIOSEL_42 = 42,
	halWBL_WBLMIOSEL_43 = 43,
	halWBL_WBLMIOSEL_44 = 44,
	halWBL_WBLMIOSEL_45 = 45,
	halWBL_WBLMIOSEL_46 = 46,
	halWBL_WBLMIOSEL_47 = 47,
	halWBL_WBLMIOSEL_48 = 48,
	halWBL_WBLMIOSEL_49 = 49,
	halWBL_WBLMIOSEL_50 = 50,
	halWBL_WBLMIOSEL_51 = 51,
	halWBL_WBLMIOSEL_52 = 52 
} halWBL_MIOSEL_t;

#if (CHIP_REV <= 0xB3)

typedef enum
{
	halWBL_ApplWobblePLLMode        = 0,
	halWBL_ApplWobbleBeatMode       = 1,
	halWBL_ApplBDFlywheelAddr       = 2,
	halWBL_ApplDVDPFlywheelAddr     = 3,
	halWBL_ApplDVDMFlywheelAddr     = 4,
	halWBL_ApplHDDVDRAMFlywheelAddr = 5,
	halWBL_ApplHDDVDRWFlywheelAddr  = 6,
	halWBL_ApplAGC                  = 7,
	halWBL_ApplBDTimingEngine       = 8,
	halWBL_ApplDVDRAMTimingEngine   = 9,
	halWBL_ApplHDDVDTimingEngine    = 10,
	halWBL_ApplPLLCD                = 11,
	halWBL_ApplCDFlywheelBlockAddr1 = 12,
	halWBL_ApplCDFlywheelBlockAddr2 = 13,
	halWBL_ApplEncoderInterface     = 14 
} halWBL_ApplSignalSel_t;

typedef enum
{
	halWBL_WobblePLLMode        = 0,
	halWBL_WobbleBeatMode       = 1,
	halWBL_BDFlywheelAddr       = 2,
	halWBL_BDDecodedAddr        = 3,
	halWBL_DVDPFlywheelAddr     = 4,
	halWBL_DVDPDecodedAddr      = 5,
	halWBL_DVDMFlywheelAddr     = 6,
	halWBL_DVDMDecodedAddr      = 7,
	halWBL_HDDVDRAMFlywheelAddr = 8,
	halWBL_HDDVDBlockAddr       = 9,
	halWBL_HDDVDRAMDecodedAddr  = 10,
	halWBL_HDDVDRWFlywheelAddr  = 11,
	halWBL_HDDVDRWDecodedAddr   = 12,
	halWBL_AGC                  = 13,
	halWBL_BDTimingEngine       = 14,
	halWBL_DVDRAMTimingEngine   = 15,
	halWBL_HDDVDTimingEngine    = 16,
	halWBL_PLLCD                = 17,
	halWBL_CDFlywheelBlockAddr1 = 18,
	halWBL_CDFlywheelBlockAddr2 = 19,
	halWBL_CDFlywheelMSFAddr    = 20,
	halWBL_EncoderInterface     = 21 
} halWBL_SignalSel_t;

#endif // #if (CHIP_REV <= 0xB3)

typedef enum
{
	halWBL_EFMLOADBypassNS = 1,
	halWBL_EFMLOADFromNS   = 0 
} halWBL_NSBypassCntlVal_t;

#endif /* __REG_WOBBLE_H__ */

