Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 23 11:42:00 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Game_timing_summary_routed.rpt -pb top_Game_timing_summary_routed.pb -rpx top_Game_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: top_ADC/segment1/XLXI_47/clk_div_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_Pong/pong/pix_stb_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.615     -124.232                     24                 1736        0.088        0.000                      0                 1736        4.500        0.000                       0                   802  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.615     -124.232                     24                 1736        0.088        0.000                      0                 1736        4.500        0.000                       0                   802  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           24  Failing Endpoints,  Worst Slack       -5.615ns,  Total Violation     -124.232ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.615ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.622ns  (logic 6.343ns (40.602%)  route 9.279ns (59.398%))
  Logic Levels:           11  (DSP48E1=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 f  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 r  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 r  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 r  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.837    18.614    top_ADC/dig2[3]_i_9_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I4_O)        0.124    18.738 r  top_ADC/dig4[3]_i_4/O
                         net (fo=8, routed)           0.933    19.671    top_ADC/dig4[3]_i_4_n_0
    SLICE_X13Y123        LUT5 (Prop_lut5_I4_O)        0.149    19.820 r  top_ADC/dig3[3]_i_2/O
                         net (fo=4, routed)           0.678    20.499    top_ADC/dig3[3]_i_2_n_0
    SLICE_X12Y123        LUT5 (Prop_lut5_I4_O)        0.332    20.831 r  top_ADC/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    20.831    top_ADC/dig3[1]_i_1_n_0
    SLICE_X12Y123        FDRE                                         r  top_ADC/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.493    14.915    top_ADC/CLK100MHZ
    SLICE_X12Y123        FDRE                                         r  top_ADC/dig3_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.077    15.216    top_ADC/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -20.831    
  -------------------------------------------------------------------
                         slack                                 -5.615    

Slack (VIOLATED) :        -5.603ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 6.343ns (40.623%)  route 9.271ns (59.377%))
  Logic Levels:           11  (DSP48E1=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 f  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 r  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 r  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 r  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.837    18.614    top_ADC/dig2[3]_i_9_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I4_O)        0.124    18.738 r  top_ADC/dig4[3]_i_4/O
                         net (fo=8, routed)           0.933    19.671    top_ADC/dig4[3]_i_4_n_0
    SLICE_X13Y123        LUT5 (Prop_lut5_I4_O)        0.149    19.820 r  top_ADC/dig3[3]_i_2/O
                         net (fo=4, routed)           0.670    20.491    top_ADC/dig3[3]_i_2_n_0
    SLICE_X12Y123        LUT5 (Prop_lut5_I0_O)        0.332    20.823 r  top_ADC/dig3[3]_i_1/O
                         net (fo=1, routed)           0.000    20.823    top_ADC/dig3[3]_i_1_n_0
    SLICE_X12Y123        FDRE                                         r  top_ADC/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.493    14.915    top_ADC/CLK100MHZ
    SLICE_X12Y123        FDRE                                         r  top_ADC/dig3_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.081    15.220    top_ADC/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -20.823    
  -------------------------------------------------------------------
                         slack                                 -5.603    

Slack (VIOLATED) :        -5.596ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 6.365ns (40.686%)  route 9.279ns (59.314%))
  Logic Levels:           11  (DSP48E1=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 f  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 r  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 r  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 r  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.837    18.614    top_ADC/dig2[3]_i_9_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I4_O)        0.124    18.738 r  top_ADC/dig4[3]_i_4/O
                         net (fo=8, routed)           0.933    19.671    top_ADC/dig4[3]_i_4_n_0
    SLICE_X13Y123        LUT5 (Prop_lut5_I4_O)        0.149    19.820 r  top_ADC/dig3[3]_i_2/O
                         net (fo=4, routed)           0.678    20.499    top_ADC/dig3[3]_i_2_n_0
    SLICE_X12Y123        LUT5 (Prop_lut5_I4_O)        0.354    20.853 r  top_ADC/dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    20.853    top_ADC/dig3[2]_i_1_n_0
    SLICE_X12Y123        FDRE                                         r  top_ADC/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.493    14.915    top_ADC/CLK100MHZ
    SLICE_X12Y123        FDRE                                         r  top_ADC/dig3_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.118    15.257    top_ADC/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -20.853    
  -------------------------------------------------------------------
                         slack                                 -5.596    

Slack (VIOLATED) :        -5.594ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.642ns  (logic 6.371ns (40.729%)  route 9.271ns (59.270%))
  Logic Levels:           11  (DSP48E1=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 f  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 r  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 r  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 r  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.837    18.614    top_ADC/dig2[3]_i_9_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I4_O)        0.124    18.738 r  top_ADC/dig4[3]_i_4/O
                         net (fo=8, routed)           0.933    19.671    top_ADC/dig4[3]_i_4_n_0
    SLICE_X13Y123        LUT5 (Prop_lut5_I4_O)        0.149    19.820 r  top_ADC/dig3[3]_i_2/O
                         net (fo=4, routed)           0.670    20.491    top_ADC/dig3[3]_i_2_n_0
    SLICE_X12Y123        LUT5 (Prop_lut5_I0_O)        0.360    20.851 r  top_ADC/dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    20.851    top_ADC/dig4[0]_i_1_n_0
    SLICE_X12Y123        FDRE                                         r  top_ADC/dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.493    14.915    top_ADC/CLK100MHZ
    SLICE_X12Y123        FDRE                                         r  top_ADC/dig4_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.118    15.257    top_ADC/dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -20.851    
  -------------------------------------------------------------------
                         slack                                 -5.594    

Slack (VIOLATED) :        -5.486ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.499ns  (logic 6.110ns (39.421%)  route 9.389ns (60.579%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 f  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 r  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 r  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 r  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.837    18.614    top_ADC/dig2[3]_i_9_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I4_O)        0.124    18.738 r  top_ADC/dig4[3]_i_4/O
                         net (fo=8, routed)           0.889    19.628    top_ADC/dig4[3]_i_4_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I1_O)        0.124    19.752 r  top_ADC/dig3[3]_i_3/O
                         net (fo=8, routed)           0.832    20.584    top_ADC/dig3[3]_i_3_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124    20.708 r  top_ADC/dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    20.708    top_ADC/dig4[3]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  top_ADC/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.497    14.919    top_ADC/CLK100MHZ
    SLICE_X10Y122        FDRE                                         r  top_ADC/dig4_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y122        FDRE (Setup_fdre_C_D)        0.079    15.222    top_ADC/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -20.708    
  -------------------------------------------------------------------
                         slack                                 -5.486    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.299ns  (logic 6.110ns (39.937%)  route 9.189ns (60.063%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 f  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 r  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 r  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 r  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.837    18.614    top_ADC/dig2[3]_i_9_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I4_O)        0.124    18.738 r  top_ADC/dig4[3]_i_4/O
                         net (fo=8, routed)           0.889    19.628    top_ADC/dig4[3]_i_4_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I1_O)        0.124    19.752 r  top_ADC/dig3[3]_i_3/O
                         net (fo=8, routed)           0.631    20.383    top_ADC/dig3[3]_i_3_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    20.507 r  top_ADC/dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    20.507    top_ADC/dig4[2]_i_1_n_0
    SLICE_X11Y122        FDRE                                         r  top_ADC/dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.497    14.919    top_ADC/CLK100MHZ
    SLICE_X11Y122        FDRE                                         r  top_ADC/dig4_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X11Y122        FDRE (Setup_fdre_C_D)        0.031    15.174    top_ADC/dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -20.507    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.268ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.230ns  (logic 6.110ns (40.118%)  route 9.120ns (59.882%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 f  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 r  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 r  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 r  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.819    18.596    top_ADC/dig2[3]_i_9_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.124    18.720 r  top_ADC/dig4[3]_i_2/O
                         net (fo=8, routed)           0.769    19.489    top_ADC/dig4[3]_i_2_n_0
    SLICE_X9Y123         LUT5 (Prop_lut5_I4_O)        0.124    19.613 f  top_ADC/dig4[3]_i_5/O
                         net (fo=8, routed)           0.702    20.315    top_ADC/dig4[3]_i_5_n_0
    SLICE_X11Y124        LUT3 (Prop_lut3_I0_O)        0.124    20.439 r  top_ADC/dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    20.439    top_ADC/dig5[1]_i_1_n_0
    SLICE_X11Y124        FDRE                                         r  top_ADC/dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.494    14.916    top_ADC/CLK100MHZ
    SLICE_X11Y124        FDRE                                         r  top_ADC/dig5_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y124        FDRE (Setup_fdre_C_D)        0.031    15.171    top_ADC/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -20.439    
  -------------------------------------------------------------------
                         slack                                 -5.268    

Slack (VIOLATED) :        -5.252ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.258ns  (logic 6.138ns (40.227%)  route 9.120ns (59.773%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 f  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 r  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 r  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 r  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.819    18.596    top_ADC/dig2[3]_i_9_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.124    18.720 r  top_ADC/dig4[3]_i_2/O
                         net (fo=8, routed)           0.769    19.489    top_ADC/dig4[3]_i_2_n_0
    SLICE_X9Y123         LUT5 (Prop_lut5_I4_O)        0.124    19.613 f  top_ADC/dig4[3]_i_5/O
                         net (fo=8, routed)           0.702    20.315    top_ADC/dig4[3]_i_5_n_0
    SLICE_X11Y124        LUT3 (Prop_lut3_I0_O)        0.152    20.467 r  top_ADC/dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    20.467    top_ADC/dig5[3]_i_1_n_0
    SLICE_X11Y124        FDRE                                         r  top_ADC/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.494    14.916    top_ADC/CLK100MHZ
    SLICE_X11Y124        FDRE                                         r  top_ADC/dig5_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X11Y124        FDRE (Setup_fdre_C_D)        0.075    15.215    top_ADC/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -20.467    
  -------------------------------------------------------------------
                         slack                                 -5.252    

Slack (VIOLATED) :        -5.240ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.254ns  (logic 6.110ns (40.056%)  route 9.144ns (59.944%))
  Logic Levels:           11  (DSP48E1=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.899    15.263    top_ADC/dig1[3]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    15.387 r  top_ADC/dig1[3]_i_18/O
                         net (fo=2, routed)           0.665    16.051    top_ADC/dig1[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    16.175 f  top_ADC/dig1[3]_i_12/O
                         net (fo=8, routed)           0.717    16.892    top_ADC/dig1[3]_i_12_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I1_O)        0.124    17.016 f  top_ADC/dig2[3]_i_10/O
                         net (fo=6, routed)           0.637    17.653    top_ADC/dig2[3]_i_10_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I5_O)        0.124    17.777 f  top_ADC/dig2[3]_i_9/O
                         net (fo=6, routed)           0.819    18.596    top_ADC/dig2[3]_i_9_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.124    18.720 f  top_ADC/dig4[3]_i_2/O
                         net (fo=8, routed)           0.769    19.489    top_ADC/dig4[3]_i_2_n_0
    SLICE_X9Y123         LUT5 (Prop_lut5_I4_O)        0.124    19.613 r  top_ADC/dig4[3]_i_5/O
                         net (fo=8, routed)           0.725    20.338    top_ADC/dig4[3]_i_5_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I3_O)        0.124    20.462 r  top_ADC/dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    20.462    top_ADC/dig5[0]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  top_ADC/dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.497    14.919    top_ADC/CLK100MHZ
    SLICE_X10Y122        FDRE                                         r  top_ADC/dig5_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X10Y122        FDRE (Setup_fdre_C_D)        0.079    15.222    top_ADC/dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -20.462    
  -------------------------------------------------------------------
                         slack                                 -5.240    

Slack (VIOLATED) :        -5.223ns  (required time - arrival time)
  Source:                 top_ADC/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ADC/dig2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.185ns  (logic 6.344ns (41.779%)  route 8.841ns (58.221%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.606     5.208    top_ADC/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  top_ADC/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.422 r  top_ADC/XLXI_7/inst/DO[13]
                         net (fo=3, routed)           1.073     7.495    top_ADC/data[13]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[9]_P[26])
                                                      3.656    11.151 r  top_ADC/dig02/P[26]
                         net (fo=12, routed)          1.219    12.370    top_ADC/dig02_n_79
    SLICE_X12Y126        LUT5 (Prop_lut5_I0_O)        0.124    12.494 r  top_ADC/dig4[3]_i_39/O
                         net (fo=8, routed)           0.670    13.164    top_ADC/dig4[3]_i_39_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I2_O)        0.124    13.288 r  top_ADC/dig1[3]_i_26/O
                         net (fo=2, routed)           0.951    14.239    top_ADC/dig1[3]_i_26_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.124    14.363 r  top_ADC/dig1[3]_i_19/O
                         net (fo=12, routed)          0.845    15.208    top_ADC/dig1[3]_i_19_n_0
    SLICE_X11Y126        LUT3 (Prop_lut3_I1_O)        0.150    15.358 r  top_ADC/dig2[3]_i_19/O
                         net (fo=1, routed)           0.640    15.998    top_ADC/dig2[3]_i_19_n_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.332    16.330 r  top_ADC/dig2[3]_i_12/O
                         net (fo=6, routed)           0.658    16.988    top_ADC/dig2[3]_i_12_n_0
    SLICE_X11Y126        LUT3 (Prop_lut3_I2_O)        0.124    17.112 r  top_ADC/dig1[3]_i_10/O
                         net (fo=1, routed)           0.712    17.824    top_ADC/dig1[3]_i_10_n_0
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    17.948 r  top_ADC/dig1[3]_i_5/O
                         net (fo=9, routed)           0.415    18.363    top_ADC/dig1[3]_i_5_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I1_O)        0.124    18.487 r  top_ADC/dig0[3]_i_6/O
                         net (fo=10, routed)          0.908    19.395    top_ADC/dig0[3]_i_6_n_0
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.519 r  top_ADC/dig1[3]_i_3/O
                         net (fo=8, routed)           0.750    20.269    top_ADC/dig1[3]_i_3_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I5_O)        0.124    20.393 r  top_ADC/dig2[3]_i_1/O
                         net (fo=1, routed)           0.000    20.393    top_ADC/dig2[3]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  top_ADC/dig2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         1.493    14.915    top_ADC/CLK100MHZ
    SLICE_X13Y123        FDRE                                         r  top_ADC/dig2_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.031    15.170    top_ADC/dig2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -20.393    
  -------------------------------------------------------------------
                         slack                                 -5.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_Pong/pong/b4/detecty/sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b4/detecty/o_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.690%)  route 0.253ns (52.310%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.562     1.481    top_Pong/pong/b4/detecty/clk
    SLICE_X45Y104        FDRE                                         r  top_Pong/pong/b4/detecty/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  top_Pong/pong/b4/detecty/sync_1_reg/Q
                         net (fo=2, routed)           0.187     1.809    top_Pong/pong/b4/detecty/sync_1
    SLICE_X46Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  top_Pong/pong/b4/detecty/o_onup_INST_0_i_3/O
                         net (fo=2, routed)           0.067     1.921    top_Pong/pong/b4/detecty/o_onup_INST_0_i_3_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  top_Pong/pong/b4/detecty/o_state_i_1/O
                         net (fo=1, routed)           0.000     1.966    top_Pong/pong/b4/detecty/o_state_i_1_n_0
    SLICE_X46Y99         FDRE                                         r  top_Pong/pong/b4/detecty/o_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.838     2.003    top_Pong/pong/b4/detecty/clk
    SLICE_X46Y99         FDRE                                         r  top_Pong/pong/b4/detecty/o_state_reg/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     1.877    top_Pong/pong/b4/detecty/o_state_reg
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 top_Pong/pong/b3/detectx/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b3/detectx/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.571     1.490    top_Pong/pong/b3/detectx/clk
    SLICE_X34Y99         FDRE                                         r  top_Pong/pong/b3/detectx/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  top_Pong/pong/b3/detectx/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.781    top_Pong/pong/b3/detectx/counter_reg[2]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.937 r  top_Pong/pong/b3/detectx/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.938    top_Pong/pong/b3/detectx/counter_reg[0]_i_2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.991 r  top_Pong/pong/b3/detectx/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    top_Pong/pong/b3/detectx/counter_reg[4]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  top_Pong/pong/b3/detectx/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.836     2.001    top_Pong/pong/b3/detectx/clk
    SLICE_X34Y100        FDRE                                         r  top_Pong/pong/b3/detectx/counter_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.889    top_Pong/pong/b3/detectx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 top_Pong/pong/b4/detectx/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b4/detectx/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.569     1.488    top_Pong/pong/b4/detectx/clk
    SLICE_X39Y99         FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b4/detectx/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.749    top_Pong/pong/b4/detectx/counter_reg[11]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  top_Pong/pong/b4/detectx/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    top_Pong/pong/b4/detectx/counter_reg[8]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  top_Pong/pong/b4/detectx/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    top_Pong/pong/b4/detectx/counter_reg[12]_i_1_n_7
    SLICE_X39Y100        FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.835     2.000    top_Pong/pong/b4/detectx/clk
    SLICE_X39Y100        FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[12]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    top_Pong/pong/b4/detectx/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_Pong/pong/b1/detectx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b1/detectx/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.571     1.490    top_Pong/pong/b1/detectx/clk
    SLICE_X37Y99         FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  top_Pong/pong/b1/detectx/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.752    top_Pong/pong/b1/detectx/counter_reg[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  top_Pong/pong/b1/detectx/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.912    top_Pong/pong/b1/detectx/counter_reg[0]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.966 r  top_Pong/pong/b1/detectx/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    top_Pong/pong/b1/detectx/counter_reg[4]_i_1_n_7
    SLICE_X37Y100        FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.836     2.001    top_Pong/pong/b1/detectx/clk
    SLICE_X37Y100        FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    top_Pong/pong/b1/detectx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 top_Pong/pong/b2/detecty/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b2/detecty/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.566     1.485    top_Pong/pong/b2/detecty/clk
    SLICE_X51Y99         FDRE                                         r  top_Pong/pong/b2/detecty/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  top_Pong/pong/b2/detecty/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.747    top_Pong/pong/b2/detecty/counter_reg[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  top_Pong/pong/b2/detecty/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    top_Pong/pong/b2/detecty/counter_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  top_Pong/pong/b2/detecty/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    top_Pong/pong/b2/detecty/counter_reg[8]_i_1_n_7
    SLICE_X51Y100        FDRE                                         r  top_Pong/pong/b2/detecty/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.830     1.995    top_Pong/pong/b2/detecty/clk
    SLICE_X51Y100        FDRE                                         r  top_Pong/pong/b2/detecty/counter_reg[8]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    top_Pong/pong/b2/detecty/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 top_Pong/pong/b5/detectx/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b5/detectx/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.573     1.492    top_Pong/pong/b5/detectx/clk
    SLICE_X29Y99         FDRE                                         r  top_Pong/pong/b5/detectx/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  top_Pong/pong/b5/detectx/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.754    top_Pong/pong/b5/detectx/counter_reg[7]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.914 r  top_Pong/pong/b5/detectx/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.914    top_Pong/pong/b5/detectx/counter_reg[4]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.968 r  top_Pong/pong/b5/detectx/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.968    top_Pong/pong/b5/detectx/counter_reg[8]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  top_Pong/pong/b5/detectx/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.837     2.002    top_Pong/pong/b5/detectx/clk
    SLICE_X29Y100        FDRE                                         r  top_Pong/pong/b5/detectx/counter_reg[8]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    top_Pong/pong/b5/detectx/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 top_Pong/pong/b3/detectx/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b3/detectx/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.571     1.490    top_Pong/pong/b3/detectx/clk
    SLICE_X34Y99         FDRE                                         r  top_Pong/pong/b3/detectx/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  top_Pong/pong/b3/detectx/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.781    top_Pong/pong/b3/detectx/counter_reg[2]
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.937 r  top_Pong/pong/b3/detectx/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.938    top_Pong/pong/b3/detectx/counter_reg[0]_i_2_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.004 r  top_Pong/pong/b3/detectx/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    top_Pong/pong/b3/detectx/counter_reg[4]_i_1_n_5
    SLICE_X34Y100        FDRE                                         r  top_Pong/pong/b3/detectx/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.836     2.001    top_Pong/pong/b3/detectx/clk
    SLICE_X34Y100        FDRE                                         r  top_Pong/pong/b3/detectx/counter_reg[6]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.889    top_Pong/pong/b3/detectx/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 top_Pong/pong/b4/detectx/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b4/detectx/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.569     1.488    top_Pong/pong/b4/detectx/clk
    SLICE_X39Y99         FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  top_Pong/pong/b4/detectx/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.749    top_Pong/pong/b4/detectx/counter_reg[11]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.909 r  top_Pong/pong/b4/detectx/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.909    top_Pong/pong/b4/detectx/counter_reg[8]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  top_Pong/pong/b4/detectx/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    top_Pong/pong/b4/detectx/counter_reg[12]_i_1_n_5
    SLICE_X39Y100        FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.835     2.000    top_Pong/pong/b4/detectx/clk
    SLICE_X39Y100        FDRE                                         r  top_Pong/pong/b4/detectx/counter_reg[14]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    top_Pong/pong/b4/detectx/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 top_Pong/pong/b1/detectx/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b1/detectx/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.571     1.490    top_Pong/pong/b1/detectx/clk
    SLICE_X37Y99         FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  top_Pong/pong/b1/detectx/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.752    top_Pong/pong/b1/detectx/counter_reg[3]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.912 r  top_Pong/pong/b1/detectx/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.912    top_Pong/pong/b1/detectx/counter_reg[0]_i_2_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.977 r  top_Pong/pong/b1/detectx/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    top_Pong/pong/b1/detectx/counter_reg[4]_i_1_n_5
    SLICE_X37Y100        FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.836     2.001    top_Pong/pong/b1/detectx/clk
    SLICE_X37Y100        FDRE                                         r  top_Pong/pong/b1/detectx/counter_reg[6]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    top_Pong/pong/b1/detectx/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_Pong/pong/b2/detecty/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_Pong/pong/b2/detecty/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.566     1.485    top_Pong/pong/b2/detecty/clk
    SLICE_X51Y99         FDRE                                         r  top_Pong/pong/b2/detecty/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  top_Pong/pong/b2/detecty/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.747    top_Pong/pong/b2/detecty/counter_reg[7]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  top_Pong/pong/b2/detecty/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    top_Pong/pong/b2/detecty/counter_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  top_Pong/pong/b2/detecty/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    top_Pong/pong/b2/detecty/counter_reg[8]_i_1_n_5
    SLICE_X51Y100        FDRE                                         r  top_Pong/pong/b2/detecty/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=801, routed)         0.830     1.995    top_Pong/pong/b2/detecty/clk
    SLICE_X51Y100        FDRE                                         r  top_Pong/pong/b2/detecty/counter_reg[10]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    top_Pong/pong/b2/detecty/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       top_ADC/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X12Y125   top_ADC/dig0_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X13Y121   top_ADC/dig0_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y103   top_Pong/pong/b1/y_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y105   top_Pong/pong/b1/y_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y105   top_Pong/pong/b1/y_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y103   top_Pong/pong/b1/y_reg[1]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X41Y103   top_Pong/pong/b1/y_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y103   top_Pong/pong/b1/y_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y103   top_Pong/pong/b1/y_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y105   top_Pong/pong/b1/y_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y105   top_Pong/pong/b1/y_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y103   top_Pong/pong/b1/y_reg[1]/C
Low Pulse Width   Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X41Y103   top_Pong/pong/b1/y_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y103   top_Pong/pong/b1/y_reg[3]/C
Low Pulse Width   Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X41Y104   top_Pong/pong/b1/y_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y104   top_Pong/pong/b1/y_reg[5]/C
Low Pulse Width   Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X41Y104   top_Pong/pong/b1/y_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y104   top_Pong/pong/b1/y_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X11Y122   top_ADC/dig1_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y129   top_ADC/count_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y129   top_ADC/count_reg[21]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y129   top_ADC/count_reg[22]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y129   top_ADC/count_reg[23]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y130   top_ADC/count_reg[24]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y122   top_ADC/dig2_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y122   top_ADC/dig2_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X13Y123   top_ADC/dig2_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X13Y123   top_ADC/dig3_reg[0]/C



