ca65 V2.18 - N/A
Main file   : ./src/SND Tone.asm
Current file: ./src/SND Tone.asm

000000r 1               .setcpu "65C02"
000000r 1               
000000r 1               .include "../../../6502.inc"
000000r 2               ; ***                     ***
000000r 2               ; ***   6502 INCLUDES     ***
000000r 2               ; ***                     ***
000000r 2               
000000r 2               ; LCD Card | IO 1 | $8000-$800F
000000r 2               LCD_PORTB       = $8000
000000r 2               LCD_PORTA       = $8001
000000r 2               LCD_DDRB        = $8002
000000r 2               LCD_DDRA        = $8003
000000r 2               LCD_T1CL        = $8004
000000r 2               LCD_T1CH        = $8005
000000r 2               LCD_T1LL        = $8006
000000r 2               LCD_T1LH        = $8007
000000r 2               LCD_T2CL        = $8008
000000r 2               LCD_T2CH        = $8009
000000r 2               LCD_SR          = $800A
000000r 2               LCD_ACR         = $800B
000000r 2               LCD_PCR         = $800C
000000r 2               LCD_IFR         = $800D
000000r 2               LCD_IER         = $800E
000000r 2               LCD_ORA         = $800F
000000r 2               LCD_E           = %10000000
000000r 2               LCD_RW          = %01000000
000000r 2               LCD_RS          = %00100000
000000r 2               
000000r 2               ; RAM Card | IO 1 & 2 | $8000-$87FF
000000r 2               RAM_DATA        = $8000     ; R/W ($8000-$83FE)
000000r 2               RAM_DATA_H      = $8400     ; R/W ($8400-$87FE)
000000r 2               RAM_BANK        = $83FF     ; All three RAM_BANK addresses address the same bank switching
000000r 2               RAM_BANK_L      = $83FF     ; latch and can be univerally interchanged
000000r 2               RAM_BANK_H      = $87FF     ; RAM bank latch value ($00-$FF) sets which of 256 ~1K banks of RAM is selected in both H or L
000000r 2               
000000r 2               ; Emulator | IO 2 | $8400-$840F
000000r 2               EMU_SER_DATA    = $8400     ; Write
000000r 2               EMU_SER_CTRL    = $8401     ; Write
000000r 2               EMU_SER_STATUS  = $8401     ; Read
000000r 2               EMU_KB_CMD      = $8402     ; Write
000000r 2               EMU_KB_DATA     = $8402     ; Read
000000r 2               EMU_MOUSE_X     = $8403     ; Read
000000r 2               EMU_MOUSE_Y     = $8404     ; Read
000000r 2               EMU_MOUSE_W     = $8405     ; Read
000000r 2               EMU_MOUSE_BTNS  = $8406     ; Read
000000r 2               EMU_JOY_BTNS    = $8407     ; Read
000000r 2               EMU_RTC_SEC     = $8408     ; Read
000000r 2               EMU_RTC_MIN     = $8409     ; Read
000000r 2               EMU_RTC_HR      = $840A     ; Read
000000r 2               EMU_RTC_DAY     = $840B     ; Read
000000r 2               EMU_RTC_MON     = $840C     ; Read
000000r 2               EMU_RTC_YR      = $840D     ; Read
000000r 2               EMU_PRAM_DATA   = $840E     ; R/W
000000r 2               EMU_PRAM_ADDR   = $840F     ; R/W
000000r 2               
000000r 2               ; RTC Card | IO 3 | $8800-$881F
000000r 2               RTC_SEC         = $8800
000000r 2               RTC_MIN         = $8801
000000r 2               RTC_HR          = $8802
000000r 2               RTC_DAY         = $8803
000000r 2               RTC_DATE        = $8804
000000r 2               RTC_MON         = $8805
000000r 2               RTC_YR          = $8806
000000r 2               RTC_CENT        = $8807
000000r 2               RTC_ALARM_SEC   = $8808
000000r 2               RTC_ALARM_MIN   = $8809
000000r 2               RTC_ALARM_HR    = $880A
000000r 2               RTC_ALARM_DATE  = $880B
000000r 2               RTC_WD_L        = $880C
000000r 2               RTC_WD_H        = $880D
000000r 2               RTC_CTRL_A      = $880E
000000r 2               RTC_CTRL_B      = $880F
000000r 2               RTC_RAM_ADDR    = $8810
000000r 2               RTC_RAM_DATA    = $8813
000000r 2               
000000r 2               ; Storage Card | IO 4 | $8C00-$8C07
000000r 2               ST_DATA         = $8C00     ; R/W
000000r 2               ST_ERROR        = $8C01     ; Read
000000r 2               ST_FEATURE      = $8C01     ; Write
000000r 2               ST_SECT_CNT     = $8C02     ; R/W
000000r 2               ST_LBA_0        = $8C03     ; R/W
000000r 2               ST_LBA_1        = $8C04     ; R/W
000000r 2               ST_LBA_2        = $8C05     ; R/W
000000r 2               ST_LBA_3        = $8C06     ; R/W
000000r 2               ST_STATUS       = $8C07     ; Read
000000r 2               ST_CMD          = $8C07     ; Write
000000r 2               ST_ERR_AMNF     = %00000001
000000r 2               ST_ERR_ABRT     = %00000100
000000r 2               ST_ERR_IDNF     = %00010000
000000r 2               ST_ERR_UNC      = %01000000
000000r 2               ST_ERR_BBK      = %10000000
000000r 2               ST_STATUS_ERR   = %00000001
000000r 2               ST_STATUS_IDX   = %00000010
000000r 2               ST_STATUS_CORR  = %00000100
000000r 2               ST_STATUS_DRQ   = %00001000
000000r 2               ST_STATUS_DSC   = %00010000
000000r 2               ST_STATUS_DWF   = %00100000
000000r 2               ST_STATUS_RDY   = %01000000
000000r 2               ST_STATUS_BSY   = %10000000
000000r 2               
000000r 2               ; Serial Card | IO 5 | $9000-$9003
000000r 2               SC_DATA         = $9000     ; R/W
000000r 2               SC_RESET        = $9001     ; Write
000000r 2               SC_STATUS       = $9001     ; Read
000000r 2               SC_CMD          = $9002     ; R/W
000000r 2               SC_CTRL         = $9003     ; R/W
000000r 2               
000000r 2               ; GPIO Card / Input Board | IO 6 | $9400-$940F
000000r 2               GPIO_PORTB      = $9400
000000r 2               GPIO_PORTA      = $9401
000000r 2               GPIO_DDRB       = $9402
000000r 2               GPIO_DDRA       = $9403
000000r 2               GPIO_T1CL       = $9404
000000r 2               GPIO_T1CH       = $9405
000000r 2               GPIO_T1LL       = $9406
000000r 2               GPIO_T1LH       = $9407
000000r 2               GPIO_T2CL       = $9408
000000r 2               GPIO_T2CH       = $9409
000000r 2               GPIO_SR         = $940A
000000r 2               GPIO_ACR        = $940B
000000r 2               GPIO_PCR        = $940C
000000r 2               GPIO_IFR        = $940D
000000r 2               GPIO_IER        = $940E
000000r 2               GPIO_ORA        = $940F
000000r 2               
000000r 2               ; Sound Card | IO 7 | $9800-$980F
000000r 2               SND_PORTB       = $9400
000000r 2               SND_PORTA       = $9401
000000r 2               SND_DDRB        = $9402
000000r 2               SND_DDRA        = $9403
000000r 2               SND_T1CL        = $9404
000000r 2               SND_T1CH        = $9405
000000r 2               SND_T1LL        = $9406
000000r 2               SND_T1LH        = $9407
000000r 2               SND_T2CL        = $9408
000000r 2               SND_T2CH        = $9409
000000r 2               SND_SR          = $940A
000000r 2               SND_ACR         = $940B
000000r 2               SND_PCR         = $940C
000000r 2               SND_IFR         = $940D
000000r 2               SND_IER         = $940E
000000r 2               SND_ORA         = $940F
000000r 2               SND_BC1H        = %11100000   ; SND_PCR CA2
000000r 2               SND_BC1L        = %11000000   ; SND_PCR CA2
000000r 2               SND_BDIRH       = %00001110   ; SND_PCR CB2
000000r 2               SND_BDIRL       = %00001100   ; SND_PCR CB2
000000r 2               
000000r 2               ; Video Card / VGA Card | IO 8 | $9C00-$9C01
000000r 2               VC_DATA         = $9C00       ; R/W
000000r 2               VC_REG          = $9C01       ; Write
000000r 2               VC_STATUS       = $9C01       ; Read
000000r 2               
000000r 1               
000000r 1               .segment "ZEROPAGE"
000000r 1               .segment "STACK"
000000r 1               .segment "INPUT_BUFFER"
000000r 1               .segment "KERNAL_VARS"
000000r 1               .segment "USER_VARS"
000000r 1               .segment "PROGRAM"
000000r 1               
000000r 1               reset:
000000r 1  A9 FF          lda #%11111111          ; Set all pins on port A and B to outputs
000002r 1  8D 03 94       sta SND_DDRA
000005r 1  8D 02 94       sta SND_DDRB
000008r 1  A9 00          lda #$00
00000Ar 1  8D 01 94       sta SND_PORTA
00000Dr 1               
00000Dr 1  20 rr rr       jsr ay_inactive
000010r 1               
000010r 1  20 rr rr       jsr ay_latch
000013r 1  A9 07          lda #$07
000015r 1  8D 01 94       sta SND_PORTA
000018r 1  20 rr rr       jsr ay_inactive
00001Br 1  20 rr rr       jsr ay_write
00001Er 1  A9 3E          lda #%00111110
000020r 1  8D 01 94       sta SND_PORTA
000023r 1  20 rr rr       jsr ay_inactive
000026r 1               
000026r 1  20 rr rr       jsr ay_latch
000029r 1  A9 08          lda #$08
00002Br 1  8D 01 94       sta SND_PORTA
00002Er 1  20 rr rr       jsr ay_inactive
000031r 1  20 rr rr       jsr ay_write
000034r 1  A9 0F          lda #%00001111
000036r 1  8D 01 94       sta SND_PORTA
000039r 1  20 rr rr       jsr ay_inactive
00003Cr 1               
00003Cr 1               loop:
00003Cr 1  20 rr rr       jsr ay_latch
00003Fr 1  A9 00          lda #$00
000041r 1  8D 01 94       sta SND_PORTA
000044r 1  20 rr rr       jsr ay_inactive
000047r 1  20 rr rr       jsr ay_write
00004Ar 1  A9 DF          lda #223
00004Cr 1  8D 01 94       sta SND_PORTA
00004Fr 1  20 rr rr       jsr ay_inactive
000052r 1               
000052r 1  20 rr rr       jsr ay_latch
000055r 1  A9 01          lda #$01
000057r 1  8D 01 94       sta SND_PORTA
00005Ar 1  20 rr rr       jsr ay_inactive
00005Dr 1  20 rr rr       jsr ay_write
000060r 1  A9 01          lda #1
000062r 1  8D 01 94       sta SND_PORTA
000065r 1  20 rr rr       jsr ay_inactive
000068r 1               
000068r 1  20 rr rr       jsr delay
00006Br 1  20 rr rr       jsr delay
00006Er 1  20 rr rr       jsr delay
000071r 1  20 rr rr       jsr delay
000074r 1               
000074r 1  20 rr rr       jsr ay_latch
000077r 1  A9 00          lda #$00
000079r 1  8D 01 94       sta SND_PORTA
00007Cr 1  20 rr rr       jsr ay_inactive
00007Fr 1  20 rr rr       jsr ay_write
000082r 1  A9 AA          lda #170
000084r 1  8D 01 94       sta SND_PORTA
000087r 1  20 rr rr       jsr ay_inactive
00008Ar 1               
00008Ar 1  20 rr rr       jsr ay_latch
00008Dr 1  A9 01          lda #$01
00008Fr 1  8D 01 94       sta SND_PORTA
000092r 1  20 rr rr       jsr ay_inactive
000095r 1  20 rr rr       jsr ay_write
000098r 1  A9 01          lda #1
00009Ar 1  8D 01 94       sta SND_PORTA
00009Dr 1  20 rr rr       jsr ay_inactive
0000A0r 1               
0000A0r 1  20 rr rr       jsr delay
0000A3r 1  20 rr rr       jsr delay
0000A6r 1  20 rr rr       jsr delay
0000A9r 1  20 rr rr       jsr delay
0000ACr 1               
0000ACr 1  20 rr rr       jsr ay_latch
0000AFr 1  A9 00          lda #$00
0000B1r 1  8D 01 94       sta SND_PORTA
0000B4r 1  20 rr rr       jsr ay_inactive
0000B7r 1  20 rr rr       jsr ay_write
0000BAr 1  A9 7B          lda #123
0000BCr 1  8D 01 94       sta SND_PORTA
0000BFr 1  20 rr rr       jsr ay_inactive
0000C2r 1               
0000C2r 1  20 rr rr       jsr ay_latch
0000C5r 1  A9 01          lda #$01
0000C7r 1  8D 01 94       sta SND_PORTA
0000CAr 1  20 rr rr       jsr ay_inactive
0000CDr 1  20 rr rr       jsr ay_write
0000D0r 1  A9 01          lda #1
0000D2r 1  8D 01 94       sta SND_PORTA
0000D5r 1  20 rr rr       jsr ay_inactive
0000D8r 1               
0000D8r 1  20 rr rr       jsr delay
0000DBr 1  20 rr rr       jsr delay
0000DEr 1  20 rr rr       jsr delay
0000E1r 1  20 rr rr       jsr delay
0000E4r 1               
0000E4r 1  20 rr rr       jsr ay_latch
0000E7r 1  A9 00          lda #$00
0000E9r 1  8D 01 94       sta SND_PORTA
0000ECr 1  20 rr rr       jsr ay_inactive
0000EFr 1  20 rr rr       jsr ay_write
0000F2r 1  A9 66          lda #102
0000F4r 1  8D 01 94       sta SND_PORTA
0000F7r 1  20 rr rr       jsr ay_inactive
0000FAr 1               
0000FAr 1  20 rr rr       jsr ay_latch
0000FDr 1  A9 01          lda #$01
0000FFr 1  8D 01 94       sta SND_PORTA
000102r 1  20 rr rr       jsr ay_inactive
000105r 1  20 rr rr       jsr ay_write
000108r 1  A9 01          lda #1
00010Ar 1  8D 01 94       sta SND_PORTA
00010Dr 1  20 rr rr       jsr ay_inactive
000110r 1               
000110r 1  20 rr rr       jsr delay
000113r 1  20 rr rr       jsr delay
000116r 1  20 rr rr       jsr delay
000119r 1  20 rr rr       jsr delay
00011Cr 1               
00011Cr 1  20 rr rr       jsr ay_latch
00011Fr 1  A9 00          lda #$00
000121r 1  8D 01 94       sta SND_PORTA
000124r 1  20 rr rr       jsr ay_inactive
000127r 1  20 rr rr       jsr ay_write
00012Ar 1  A9 3F          lda #63
00012Cr 1  8D 01 94       sta SND_PORTA
00012Fr 1  20 rr rr       jsr ay_inactive
000132r 1               
000132r 1  20 rr rr       jsr ay_latch
000135r 1  A9 01          lda #$01
000137r 1  8D 01 94       sta SND_PORTA
00013Ar 1  20 rr rr       jsr ay_inactive
00013Dr 1  20 rr rr       jsr ay_write
000140r 1  A9 01          lda #1
000142r 1  8D 01 94       sta SND_PORTA
000145r 1  20 rr rr       jsr ay_inactive
000148r 1               
000148r 1  20 rr rr       jsr delay
00014Br 1  20 rr rr       jsr delay
00014Er 1  20 rr rr       jsr delay
000151r 1  20 rr rr       jsr delay
000154r 1               
000154r 1  20 rr rr       jsr ay_latch
000157r 1  A9 00          lda #$00
000159r 1  8D 01 94       sta SND_PORTA
00015Cr 1  20 rr rr       jsr ay_inactive
00015Fr 1  20 rr rr       jsr ay_write
000162r 1  A9 1C          lda #28
000164r 1  8D 01 94       sta SND_PORTA
000167r 1  20 rr rr       jsr ay_inactive
00016Ar 1               
00016Ar 1  20 rr rr       jsr ay_latch
00016Dr 1  A9 01          lda #$01
00016Fr 1  8D 01 94       sta SND_PORTA
000172r 1  20 rr rr       jsr ay_inactive
000175r 1  20 rr rr       jsr ay_write
000178r 1  A9 01          lda #1
00017Ar 1  8D 01 94       sta SND_PORTA
00017Dr 1  20 rr rr       jsr ay_inactive
000180r 1               
000180r 1  20 rr rr       jsr delay
000183r 1  20 rr rr       jsr delay
000186r 1  20 rr rr       jsr delay
000189r 1  20 rr rr       jsr delay
00018Cr 1               
00018Cr 1  20 rr rr       jsr ay_latch
00018Fr 1  A9 00          lda #$00
000191r 1  8D 01 94       sta SND_PORTA
000194r 1  20 rr rr       jsr ay_inactive
000197r 1  20 rr rr       jsr ay_write
00019Ar 1  A9 FD          lda #253
00019Cr 1  8D 01 94       sta SND_PORTA
00019Fr 1  20 rr rr       jsr ay_inactive
0001A2r 1               
0001A2r 1  20 rr rr       jsr ay_latch
0001A5r 1  A9 01          lda #$01
0001A7r 1  8D 01 94       sta SND_PORTA
0001AAr 1  20 rr rr       jsr ay_inactive
0001ADr 1  20 rr rr       jsr ay_write
0001B0r 1  A9 00          lda #0
0001B2r 1  8D 01 94       sta SND_PORTA
0001B5r 1  20 rr rr       jsr ay_inactive
0001B8r 1               
0001B8r 1  20 rr rr       jsr delay
0001BBr 1  20 rr rr       jsr delay
0001BEr 1  20 rr rr       jsr delay
0001C1r 1  20 rr rr       jsr delay
0001C4r 1               
0001C4r 1  4C rr rr       jmp loop
0001C7r 1               
0001C7r 1               delay:
0001C7r 1  DA             phx
0001C8r 1  A2 FF          ldx #$FF
0001CAr 1               delay_loop:
0001CAr 1  CA             dex
0001CBr 1  D0 FD          bne delay_loop
0001CDr 1  FA             plx
0001CEr 1  60             rts
0001CFr 1               
0001CFr 1               ay_inactive:
0001CFr 1  DA             phx
0001D0r 1  A2 CC          ldx #(SND_BDIRL | SND_BC1L)   ; BDIR LOW, BC1 LOW
0001D2r 1  8E 0C 94       stx SND_PCR
0001D5r 1  FA             plx
0001D6r 1  60             rts
0001D7r 1               
0001D7r 1               ay_latch:
0001D7r 1  DA             phx
0001D8r 1  A2 EE          ldx #(SND_BDIRH | SND_BC1H)   ; BDIR HIGH, BC1 HIGH
0001DAr 1  8E 0C 94       stx SND_PCR
0001DDr 1  FA             plx
0001DEr 1  60             rts
0001DFr 1               
0001DFr 1               ay_write:
0001DFr 1  DA             phx
0001E0r 1  A2 CE          ldx #(SND_BDIRH | SND_BC1L)   ; BDIR HIGH, BC1 LOW
0001E2r 1  8E 0C 94       stx SND_PCR
0001E5r 1  FA             plx
0001E6r 1  60             rts
0001E7r 1               
0001E7r 1               .segment "KERNAL"
000000r 1               .segment "CART"
000000r 1               .segment "WOZMON"
000000r 1               .segment "VECTORS"
000000r 1               
