INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Traffic_Light/Traffic_Light.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Traffic_Light/Traffic_Light.srcs/sources_1/new/TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Traffic_Light/Traffic_Light.srcs/sources_1/new/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Traffic_Light/Traffic_Light.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Traffic_Light/Traffic_Light.srcs/sources_1/new/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Traffic_Light/Traffic_Light.srcs/sources_1/new/or_gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Traffic_Light/Traffic_Light.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
