Warning (10268): Verilog HDL information at DOWNSAMPLER.v(26): always construct contains both blocking and non-blocking assignments File: C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DOWNSAMPLER.v Line: 26
