/* Generated by Yosys 0.41 (git sha1 c1ad37779ee, g++ 13.2.0-23ubuntu4 -fPIC -O3) */

(* top =  1  *)
(* src = "lock.sv:9.1-31.10" *)
module lock(hz100, reset, pb, left, right, ss7, ss6, ss5, ss4, ss3, ss2, ss1, ss0, red, green, blue);
  (* src = "lock.sv:15.28-15.32" *)
  output blue;
  wire blue;
  (* abc9_carry = 32'd1 *)
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire blue_SB_CARRY_I1_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire blue_SB_CARRY_I1_CI_SB_CARRY_CO_CI;
  wire blue_SB_CARRY_I1_CI_SB_CARRY_CO_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire blue_SB_CARRY_I1_CO;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] blue_SB_CARRY_I1_CO_SB_LUT4_I2_O;
  (* hdlname = "d blue" *)
  (* src = "lock.sv:38.28-38.32" *)
  wire \d.blue ;
  (* hdlname = "d genblk1[0].si SEG7[0]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[0] ;
  (* hdlname = "d genblk1[0].si SEG7[10]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[10] ;
  (* hdlname = "d genblk1[0].si SEG7[11]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[11] ;
  (* hdlname = "d genblk1[0].si SEG7[12]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[12] ;
  (* hdlname = "d genblk1[0].si SEG7[13]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[13] ;
  (* hdlname = "d genblk1[0].si SEG7[14]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[14] ;
  (* hdlname = "d genblk1[0].si SEG7[15]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[15] ;
  (* hdlname = "d genblk1[0].si SEG7[1]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[1] ;
  (* hdlname = "d genblk1[0].si SEG7[2]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[2] ;
  (* hdlname = "d genblk1[0].si SEG7[3]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[3] ;
  (* hdlname = "d genblk1[0].si SEG7[4]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[4] ;
  (* hdlname = "d genblk1[0].si SEG7[5]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[5] ;
  (* hdlname = "d genblk1[0].si SEG7[6]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[6] ;
  (* hdlname = "d genblk1[0].si SEG7[7]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[7] ;
  (* hdlname = "d genblk1[0].si SEG7[8]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[8] ;
  (* hdlname = "d genblk1[0].si SEG7[9]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[0].si.SEG7[9] ;
  (* hdlname = "d genblk1[0].si in" *)
  (* src = "lock.sv:158.21-158.23" *)
  wire [3:0] \d.genblk1[0].si.in ;
  (* hdlname = "d genblk1[1].si SEG7[0]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[0] ;
  (* hdlname = "d genblk1[1].si SEG7[10]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[10] ;
  (* hdlname = "d genblk1[1].si SEG7[11]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[11] ;
  (* hdlname = "d genblk1[1].si SEG7[12]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[12] ;
  (* hdlname = "d genblk1[1].si SEG7[13]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[13] ;
  (* hdlname = "d genblk1[1].si SEG7[14]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[14] ;
  (* hdlname = "d genblk1[1].si SEG7[15]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[15] ;
  (* hdlname = "d genblk1[1].si SEG7[1]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[1] ;
  (* hdlname = "d genblk1[1].si SEG7[2]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[2] ;
  (* hdlname = "d genblk1[1].si SEG7[3]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[3] ;
  (* hdlname = "d genblk1[1].si SEG7[4]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[4] ;
  (* hdlname = "d genblk1[1].si SEG7[5]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[5] ;
  (* hdlname = "d genblk1[1].si SEG7[6]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[6] ;
  (* hdlname = "d genblk1[1].si SEG7[7]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[7] ;
  (* hdlname = "d genblk1[1].si SEG7[8]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[8] ;
  (* hdlname = "d genblk1[1].si SEG7[9]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[1].si.SEG7[9] ;
  (* hdlname = "d genblk1[1].si in" *)
  (* src = "lock.sv:158.21-158.23" *)
  wire [3:0] \d.genblk1[1].si.in ;
  (* hdlname = "d genblk1[2].si SEG7[0]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[0] ;
  (* hdlname = "d genblk1[2].si SEG7[10]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[10] ;
  (* hdlname = "d genblk1[2].si SEG7[11]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[11] ;
  (* hdlname = "d genblk1[2].si SEG7[12]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[12] ;
  (* hdlname = "d genblk1[2].si SEG7[13]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[13] ;
  (* hdlname = "d genblk1[2].si SEG7[14]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[14] ;
  (* hdlname = "d genblk1[2].si SEG7[15]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[15] ;
  (* hdlname = "d genblk1[2].si SEG7[1]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[1] ;
  (* hdlname = "d genblk1[2].si SEG7[2]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[2] ;
  (* hdlname = "d genblk1[2].si SEG7[3]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[3] ;
  (* hdlname = "d genblk1[2].si SEG7[4]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[4] ;
  (* hdlname = "d genblk1[2].si SEG7[5]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[5] ;
  (* hdlname = "d genblk1[2].si SEG7[6]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[6] ;
  (* hdlname = "d genblk1[2].si SEG7[7]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[7] ;
  (* hdlname = "d genblk1[2].si SEG7[8]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[8] ;
  (* hdlname = "d genblk1[2].si SEG7[9]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[2].si.SEG7[9] ;
  (* hdlname = "d genblk1[2].si in" *)
  (* src = "lock.sv:158.21-158.23" *)
  wire [3:0] \d.genblk1[2].si.in ;
  (* hdlname = "d genblk1[3].si SEG7[0]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[0] ;
  (* hdlname = "d genblk1[3].si SEG7[10]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[10] ;
  (* hdlname = "d genblk1[3].si SEG7[11]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[11] ;
  (* hdlname = "d genblk1[3].si SEG7[12]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[12] ;
  (* hdlname = "d genblk1[3].si SEG7[13]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[13] ;
  (* hdlname = "d genblk1[3].si SEG7[14]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[14] ;
  (* hdlname = "d genblk1[3].si SEG7[15]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[15] ;
  (* hdlname = "d genblk1[3].si SEG7[1]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[1] ;
  (* hdlname = "d genblk1[3].si SEG7[2]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[2] ;
  (* hdlname = "d genblk1[3].si SEG7[3]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[3] ;
  (* hdlname = "d genblk1[3].si SEG7[4]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[4] ;
  (* hdlname = "d genblk1[3].si SEG7[5]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[5] ;
  (* hdlname = "d genblk1[3].si SEG7[6]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[6] ;
  (* hdlname = "d genblk1[3].si SEG7[7]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[7] ;
  (* hdlname = "d genblk1[3].si SEG7[8]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[8] ;
  (* hdlname = "d genblk1[3].si SEG7[9]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[3].si.SEG7[9] ;
  (* hdlname = "d genblk1[3].si in" *)
  (* src = "lock.sv:158.21-158.23" *)
  wire [3:0] \d.genblk1[3].si.in ;
  (* hdlname = "d genblk1[4].si SEG7[0]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[0] ;
  (* hdlname = "d genblk1[4].si SEG7[10]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[10] ;
  (* hdlname = "d genblk1[4].si SEG7[11]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[11] ;
  (* hdlname = "d genblk1[4].si SEG7[12]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[12] ;
  (* hdlname = "d genblk1[4].si SEG7[13]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[13] ;
  (* hdlname = "d genblk1[4].si SEG7[14]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[14] ;
  (* hdlname = "d genblk1[4].si SEG7[15]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[15] ;
  (* hdlname = "d genblk1[4].si SEG7[1]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[1] ;
  (* hdlname = "d genblk1[4].si SEG7[2]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[2] ;
  (* hdlname = "d genblk1[4].si SEG7[3]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[3] ;
  (* hdlname = "d genblk1[4].si SEG7[4]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[4] ;
  (* hdlname = "d genblk1[4].si SEG7[5]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[5] ;
  (* hdlname = "d genblk1[4].si SEG7[6]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[6] ;
  (* hdlname = "d genblk1[4].si SEG7[7]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[7] ;
  (* hdlname = "d genblk1[4].si SEG7[8]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[8] ;
  (* hdlname = "d genblk1[4].si SEG7[9]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[4].si.SEG7[9] ;
  (* hdlname = "d genblk1[4].si in" *)
  (* src = "lock.sv:158.21-158.23" *)
  wire [3:0] \d.genblk1[4].si.in ;
  (* hdlname = "d genblk1[5].si SEG7[0]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[0] ;
  (* hdlname = "d genblk1[5].si SEG7[10]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[10] ;
  (* hdlname = "d genblk1[5].si SEG7[11]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[11] ;
  (* hdlname = "d genblk1[5].si SEG7[12]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[12] ;
  (* hdlname = "d genblk1[5].si SEG7[13]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[13] ;
  (* hdlname = "d genblk1[5].si SEG7[14]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[14] ;
  (* hdlname = "d genblk1[5].si SEG7[15]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[15] ;
  (* hdlname = "d genblk1[5].si SEG7[1]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[1] ;
  (* hdlname = "d genblk1[5].si SEG7[2]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[2] ;
  (* hdlname = "d genblk1[5].si SEG7[3]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[3] ;
  (* hdlname = "d genblk1[5].si SEG7[4]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[4] ;
  (* hdlname = "d genblk1[5].si SEG7[5]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[5] ;
  (* hdlname = "d genblk1[5].si SEG7[6]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[6] ;
  (* hdlname = "d genblk1[5].si SEG7[7]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[7] ;
  (* hdlname = "d genblk1[5].si SEG7[8]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[8] ;
  (* hdlname = "d genblk1[5].si SEG7[9]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[5].si.SEG7[9] ;
  (* hdlname = "d genblk1[5].si in" *)
  (* src = "lock.sv:158.21-158.23" *)
  wire [3:0] \d.genblk1[5].si.in ;
  (* hdlname = "d genblk1[6].si SEG7[0]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[0] ;
  (* hdlname = "d genblk1[6].si SEG7[10]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[10] ;
  (* hdlname = "d genblk1[6].si SEG7[11]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[11] ;
  (* hdlname = "d genblk1[6].si SEG7[12]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[12] ;
  (* hdlname = "d genblk1[6].si SEG7[13]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[13] ;
  (* hdlname = "d genblk1[6].si SEG7[14]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[14] ;
  (* hdlname = "d genblk1[6].si SEG7[15]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[15] ;
  (* hdlname = "d genblk1[6].si SEG7[1]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[1] ;
  (* hdlname = "d genblk1[6].si SEG7[2]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[2] ;
  (* hdlname = "d genblk1[6].si SEG7[3]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[3] ;
  (* hdlname = "d genblk1[6].si SEG7[4]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[4] ;
  (* hdlname = "d genblk1[6].si SEG7[5]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[5] ;
  (* hdlname = "d genblk1[6].si SEG7[6]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[6] ;
  (* hdlname = "d genblk1[6].si SEG7[7]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[7] ;
  (* hdlname = "d genblk1[6].si SEG7[8]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[8] ;
  (* hdlname = "d genblk1[6].si SEG7[9]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[6].si.SEG7[9] ;
  (* hdlname = "d genblk1[6].si in" *)
  (* src = "lock.sv:158.21-158.23" *)
  wire [3:0] \d.genblk1[6].si.in ;
  (* hdlname = "d genblk1[7].si SEG7[0]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[0] ;
  (* hdlname = "d genblk1[7].si SEG7[10]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[10] ;
  (* hdlname = "d genblk1[7].si SEG7[11]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[11] ;
  (* hdlname = "d genblk1[7].si SEG7[12]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[12] ;
  (* hdlname = "d genblk1[7].si SEG7[13]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[13] ;
  (* hdlname = "d genblk1[7].si SEG7[14]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[14] ;
  (* hdlname = "d genblk1[7].si SEG7[15]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[15] ;
  (* hdlname = "d genblk1[7].si SEG7[1]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[1] ;
  (* hdlname = "d genblk1[7].si SEG7[2]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[2] ;
  (* hdlname = "d genblk1[7].si SEG7[3]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[3] ;
  (* hdlname = "d genblk1[7].si SEG7[4]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[4] ;
  (* hdlname = "d genblk1[7].si SEG7[5]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[5] ;
  (* hdlname = "d genblk1[7].si SEG7[6]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[6] ;
  (* hdlname = "d genblk1[7].si SEG7[7]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[7] ;
  (* hdlname = "d genblk1[7].si SEG7[8]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[8] ;
  (* hdlname = "d genblk1[7].si SEG7[9]" *)
  (* src = "lock.sv:163.13-163.17" *)
  wire [6:0] \d.genblk1[7].si.SEG7[9] ;
  (* hdlname = "d green" *)
  (* src = "lock.sv:38.21-38.26" *)
  wire \d.green ;
  (* hdlname = "d red" *)
  (* src = "lock.sv:38.16-38.19" *)
  wire \d.red ;
  (* hdlname = "d seq" *)
  (* src = "lock.sv:36.22-36.25" *)
  (* unused_bits = "28 29 30 31" *)
  wire [31:0] \d.seq ;
  (* hdlname = "d ss" *)
  (* src = "lock.sv:37.23-37.25" *)
  wire [63:0] \d.ss ;
  (* hdlname = "d ssX" *)
  (* src = "lock.sv:41.16-41.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27 28 29 30 32 33 34 35 36 37 38 40 41 42 43 44 45 46 48 49 50 51 52 53 54 56 57 58 59 60 61 62" *)
  wire [63:0] \d.ssX ;
  (* hdlname = "f clk" *)
  (* src = "lock.sv:117.15-117.18" *)
  wire \f.clk ;
  (* hdlname = "f in" *)
  (* src = "lock.sv:118.21-118.23" *)
  (* unused_bits = "4" *)
  wire [4:0] \f.in ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \f.in_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \f.in_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* enum_type = "$enum0" *)
  (* enum_value_0000 = "\\LS0" *)
  (* enum_value_0001 = "\\LS1" *)
  (* enum_value_0010 = "\\LS2" *)
  (* enum_value_0011 = "\\LS3" *)
  (* enum_value_0100 = "\\LS4" *)
  (* enum_value_0101 = "\\LS5" *)
  (* enum_value_0110 = "\\LS6" *)
  (* enum_value_0111 = "\\LS7" *)
  (* enum_value_1000 = "\\OPEN" *)
  (* enum_value_1001 = "\\ALARM" *)
  (* enum_value_1010 = "\\INIT" *)
  (* hdlname = "f next_state" *)
  (* src = "lock.sv:123.11-123.21" *)
  (* wiretype = "\\state_t" *)
  wire [3:0] \f.next_state ;
  (* abc9_carry = 32'd1 *)
  (* src = "lock.sv:142.32-142.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \f.next_state_SB_DFFR_D_1_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \f.next_state_SB_DFFR_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \f.next_state_SB_DFFS_D_1_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.next_state_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \f.next_state_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "lock.sv:142.32-142.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \f.next_state_SB_LUT4_O_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "lock.sv:142.32-142.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \f.next_state_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "lock.sv:142.32-142.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \f.next_state_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* hdlname = "f rst" *)
  (* src = "lock.sv:117.20-117.23" *)
  wire \f.rst ;
  (* hdlname = "f seq" *)
  (* src = "lock.sv:119.22-119.25" *)
  (* unused_bits = "28 29 30 31" *)
  wire [31:0] \f.seq ;
  (* src = "lock.sv:15.21-15.26" *)
  output green;
  wire green;
  (* src = "lock.sv:11.16-11.21" *)
  input hz100;
  wire hz100;
  (* src = "lock.sv:19.15-19.21" *)
  (* unused_bits = "4" *)
  wire [4:0] keyout;
  (* src = "lock.sv:13.22-13.26" *)
  output [7:0] left;
  wire [7:0] left;
  (* src = "lock.sv:12.23-12.25" *)
  input [20:0] pb;
  wire [20:0] pb;
  (* src = "lock.sv:15.16-15.19" *)
  output red;
  wire red;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] red_SB_LUT4_O_I3;
  (* src = "lock.sv:11.23-11.28" *)
  input reset;
  wire reset;
  (* src = "lock.sv:13.28-13.33" *)
  output [7:0] right;
  wire [7:0] right;
  (* src = "lock.sv:24.16-24.19" *)
  (* unused_bits = "28 29 30 31" *)
  wire [31:0] seq;
  (* hdlname = "sk clk" *)
  (* src = "lock.sv:91.15-91.18" *)
  wire \sk.clk ;
  (* hdlname = "sk delay" *)
  (* src = "lock.sv:97.15-97.20" *)
  wire [1:0] \sk.delay ;
  wire \sk.delay_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \sk.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 ;
  (* hdlname = "sk in" *)
  (* src = "lock.sv:92.22-92.24" *)
  wire [19:0] \sk.in ;
  (* hdlname = "sk out" *)
  (* src = "lock.sv:94.22-94.25" *)
  (* unused_bits = "4" *)
  wire [4:0] \sk.out ;
  (* hdlname = "sk rst" *)
  (* src = "lock.sv:91.20-91.23" *)
  wire \sk.rst ;
  (* hdlname = "sk strobe" *)
  (* src = "lock.sv:93.16-93.22" *)
  wire \sk.strobe ;
  (* src = "lock.sv:14.45-14.48" *)
  output [7:0] ss0;
  wire [7:0] ss0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss0_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss0_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss0_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss0_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss0_SB_LUT4_O_I3;
  (* src = "lock.sv:14.40-14.43" *)
  output [7:0] ss1;
  wire [7:0] ss1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_5_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss1_SB_LUT4_O_7_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss1_SB_LUT4_O_I1;
  (* src = "lock.sv:14.35-14.38" *)
  output [7:0] ss2;
  wire [7:0] ss2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss2_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss2_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss2_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss2_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss2_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss2_SB_LUT4_O_I2;
  (* src = "lock.sv:14.30-14.33" *)
  output [7:0] ss3;
  wire [7:0] ss3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss3_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* src = "lock.sv:14.25-14.28" *)
  output [7:0] ss4;
  wire [7:0] ss4;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss4_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss4_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss4_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss4_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss4_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss4_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss4_SB_LUT4_O_I1;
  (* src = "lock.sv:14.20-14.23" *)
  output [7:0] ss5;
  wire [7:0] ss5;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss5_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss5_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss5_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss5_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss5_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss5_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss5_SB_LUT4_O_I1;
  (* src = "lock.sv:14.15-14.18" *)
  output [7:0] ss6;
  wire [7:0] ss6;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss6_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss6_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss6_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss6_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss6_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss6_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss6_SB_LUT4_O_I1;
  (* src = "lock.sv:14.10-14.13" *)
  output [7:0] ss7;
  wire [7:0] ss7;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss7_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss7_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss7_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss7_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss7_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] ss7_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss7_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss7_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss7_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss7_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] ss7_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O;
  (* hdlname = "ssr clk" *)
  (* src = "lock.sv:77.15-77.18" *)
  wire \ssr.clk ;
  (* hdlname = "ssr en" *)
  (* src = "lock.sv:77.25-77.27" *)
  wire \ssr.en ;
  (* hdlname = "ssr in" *)
  (* src = "lock.sv:78.21-78.23" *)
  (* unused_bits = "4" *)
  wire [4:0] \ssr.in ;
  (* hdlname = "ssr out" *)
  (* src = "lock.sv:79.23-79.26" *)
  (* unused_bits = "28 29 30 31" *)
  wire [31:0] \ssr.out ;
  (* hdlname = "ssr rst" *)
  (* src = "lock.sv:77.20-77.23" *)
  wire \ssr.rst ;
  (* src = "lock.sv:20.9-20.15" *)
  wire strobe;
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY blue_SB_CARRY_I1 (
    .CI(blue_SB_CARRY_I1_CI),
    .CO(blue_SB_CARRY_I1_CO),
    .I0(1'h1),
    .I1(blue)
  );
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY blue_SB_CARRY_I1_CI_SB_CARRY_CO (
    .CI(blue_SB_CARRY_I1_CI_SB_CARRY_CO_CI),
    .CO(blue_SB_CARRY_I1_CI),
    .I0(1'h0),
    .I1(blue_SB_CARRY_I1_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) blue_SB_CARRY_I1_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\f.next_state_SB_DFFR_D_Q [1]),
    .O(blue_SB_CARRY_I1_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) blue_SB_CARRY_I1_CO_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(blue_SB_CARRY_I1_CO),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc090)
  ) blue_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(pb[19]),
    .I1(\f.in_SB_LUT4_O_I3 [1]),
    .I2(\f.in_SB_LUT4_O_I3 [2]),
    .I3(\f.in_SB_LUT4_O_I3 [3]),
    .O(blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) blue_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\f.next_state_SB_DFFR_D_Q [0]),
    .O(blue)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:98.3-103.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \f.clk_SB_DFFR_Q  (
    .C(hz100),
    .D(\sk.delay [0]),
    .Q(\f.clk ),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h333c)
  ) \f.in_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\f.in [3]),
    .I2(\f.in_SB_LUT4_I1_I2 [1]),
    .I3(\f.in_SB_LUT4_I1_I2 [2]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \f.in_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .O(\f.in_SB_LUT4_I1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \f.in_SB_LUT4_I1_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [0]),
    .I2(\f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [1]),
    .I3(\f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [2]),
    .O(\f.in_SB_LUT4_I1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\ssr.out [11]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(\f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\ssr.out [3]),
    .I1(\ssr.out [7]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(\f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc4)
  ) \f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2  (
    .I0(\ssr.out [15]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(\f.in_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f78)
  ) \f.in_SB_LUT4_I2  (
    .I0(ss3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(ss3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(\f.in [1]),
    .I3(ss3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \f.in_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pb[19]),
    .I3(\f.in_SB_LUT4_O_I3 [3]),
    .O(\f.in [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \f.in_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [0]),
    .I3(\f.in_SB_LUT4_O_1_I3 [1]),
    .O(\f.in [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \f.in_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [1]),
    .I3(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [2]),
    .O(\f.in_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a8a)
  ) \f.in_SB_LUT4_O_2  (
    .I0(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [0]),
    .I1(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [1]),
    .I2(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [2]),
    .I3(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [3]),
    .O(\f.in [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030b)
  ) \f.in_SB_LUT4_O_3  (
    .I0(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [2]),
    .I1(\f.in_SB_LUT4_O_3_I1 [1]),
    .I2(\f.in_SB_LUT4_O_3_I1 [2]),
    .I3(\f.in_SB_LUT4_O_3_I1 [3]),
    .O(\f.in [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(pb[19]),
    .I1(pb[18]),
    .I2(pb[15]),
    .I3(pb[14]),
    .O(\f.in_SB_LUT4_O_3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1110)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(pb[19]),
    .I1(pb[18]),
    .I2(pb[17]),
    .I3(pb[16]),
    .O(\f.in_SB_LUT4_O_3_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h50d0)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2  (
    .I0(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [1]),
    .I1(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [2]),
    .I2(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [3]),
    .O(\f.in_SB_LUT4_O_3_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pb[5]),
    .I2(pb[4]),
    .I3(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [2]),
    .O(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(pb[15]),
    .I1(pb[14]),
    .I2(pb[13]),
    .I3(pb[12]),
    .O(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(pb[19]),
    .I1(pb[18]),
    .I2(pb[17]),
    .I3(pb[16]),
    .O(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(pb[11]),
    .I1(pb[10]),
    .I2(pb[9]),
    .I3(pb[8]),
    .O(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pb[7]),
    .I3(pb[6]),
    .O(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pb[11]),
    .I3(pb[10]),
    .O(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1110)
  ) \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(pb[5]),
    .I1(pb[4]),
    .I2(pb[3]),
    .I3(pb[2]),
    .O(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 [2]),
    .I3(\f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 [3]),
    .O(\f.in_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(\f.in [2]),
    .I1(\f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1 [1]),
    .I2(\f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1 [2]),
    .I3(\f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1 [3]),
    .O(\f.in_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O[0]),
    .I1(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O[1]),
    .I2(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O[2]),
    .I3(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O[3]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_2  (
    .I0(pb[18]),
    .I1(pb[17]),
    .I2(pb[16]),
    .I3(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3 [3]),
    .O(\f.in_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(pb[15]),
    .I1(pb[14]),
    .I2(pb[13]),
    .I3(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(pb[12]),
    .I1(pb[11]),
    .I2(pb[10]),
    .I3(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(pb[9]),
    .I1(pb[8]),
    .I2(pb[7]),
    .I3(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4445)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(pb[6]),
    .I1(pb[5]),
    .I2(pb[4]),
    .I3(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3033)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pb[3]),
    .I2(pb[2]),
    .I3(pb[1]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\ssr.out [0]),
    .I1(\ssr.out [8]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3313)
  ) \f.in_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\ssr.out [24]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:125.3-130.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \f.next_state_SB_DFFR_D  (
    .C(\f.clk ),
    .D(\f.next_state [2]),
    .Q(\f.next_state_SB_DFFR_D_Q [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:125.3-130.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \f.next_state_SB_DFFR_D_1  (
    .C(\f.clk ),
    .D(\f.next_state [0]),
    .Q(\f.next_state_SB_DFFR_D_1_Q ),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:125.3-130.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \f.next_state_SB_DFFS_D  (
    .C(\f.clk ),
    .D(\f.next_state [3]),
    .Q(\f.next_state_SB_DFFR_D_Q [0]),
    .S(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:125.3-130.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \f.next_state_SB_DFFS_D_1  (
    .C(\f.clk ),
    .D(\f.next_state [1]),
    .Q(\f.next_state_SB_DFFS_D_1_Q [0]),
    .S(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \f.next_state_SB_DFFS_D_1_Q_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I3(\f.next_state_SB_DFFS_D_1_Q [1]),
    .O(ss0_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) \f.next_state_SB_DFFS_D_1_Q_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\f.next_state_SB_DFFR_D_Q [0]),
    .I2(\f.next_state_SB_DFFR_D_Q [1]),
    .I3(\f.next_state_SB_DFFR_D_1_Q ),
    .O(\f.next_state_SB_DFFS_D_1_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:142.32-142.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f57)
  ) \f.next_state_SB_LUT4_O  (
    .I0(\f.next_state_SB_LUT4_O_I0 [0]),
    .I1(blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[3]),
    .I2(\f.next_state_SB_DFFR_D_Q [0]),
    .I3(\f.next_state_SB_LUT4_O_I3 ),
    .O(\f.next_state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf1f5)
  ) \f.next_state_SB_LUT4_O_1  (
    .I0(\f.next_state_SB_DFFR_D_Q [0]),
    .I1(\f.next_state_SB_DFFR_D_1_Q ),
    .I2(blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[2]),
    .I3(blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[3]),
    .O(\f.next_state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4f0)
  ) \f.next_state_SB_LUT4_O_2  (
    .I0(\f.next_state_SB_DFFR_D_Q [0]),
    .I1(\f.next_state_SB_LUT4_O_2_I1 [1]),
    .I2(\f.next_state_SB_LUT4_O_2_I1 [2]),
    .I3(blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[3]),
    .O(\f.next_state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [2]),
    .I3(\f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3 ),
    .O(\f.next_state_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\f.in_SB_LUT4_O_3_I1 [2]),
    .I2(ss0_SB_LUT4_O_I3[3]),
    .I3(pb[17]),
    .O(\f.next_state_SB_LUT4_O_2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(\f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [2])
  );
  (* src = "lock.sv:56.26-56.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3 ),
    .CO(blue_SB_CARRY_I1_CI_SB_CARRY_CO_CI),
    .I0(1'h0),
    .I1(\f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\f.next_state_SB_DFFR_D_1_Q ),
    .O(\f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \f.next_state_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\f.next_state_SB_DFFR_D_Q [0]),
    .I2(\f.next_state_SB_LUT4_O_3_I2 [1]),
    .I3(blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[3]),
    .O(\f.next_state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:142.32-142.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \f.next_state_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_DFFR_D_Q [1]),
    .I3(\f.next_state_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .O(\f.next_state_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030b)
  ) \f.next_state_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\f.in_SB_LUT4_O_3_I1 [2]),
    .I1(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I2(blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[2]),
    .I3(pb[17]),
    .O(\f.next_state_SB_LUT4_O_I0 [0])
  );
  (* src = "lock.sv:142.32-142.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \f.next_state_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\f.next_state_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\f.next_state_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(\f.next_state_SB_DFFR_D_Q [1])
  );
  (* src = "lock.sv:142.32-142.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \f.next_state_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\f.next_state_SB_DFFR_D_1_Q ),
    .CO(\f.next_state_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(1'h0),
    .I1(\f.next_state_SB_DFFS_D_1_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) green_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I3(\f.next_state_SB_DFFS_D_1_Q [1]),
    .O(green)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) red_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(red_SB_LUT4_O_I3[1]),
    .O(red)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) red_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\f.next_state_SB_DFFR_D_Q [0]),
    .I2(\f.next_state_SB_DFFR_D_Q [1]),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(red_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:98.3-103.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \sk.delay_SB_DFFR_Q  (
    .C(hz100),
    .D(\sk.delay_SB_DFFR_Q_D ),
    .Q(\sk.delay [0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \sk.delay_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [0]),
    .I1(\sk.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [3]),
    .I3(\f.in_SB_LUT4_O_1_I3 [1]),
    .O(\sk.delay_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \sk.delay_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pb[3]),
    .I1(pb[2]),
    .I2(pb[1]),
    .I3(pb[0]),
    .O(\sk.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss0_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss0_SB_LUT4_O_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfccc)
  ) ss0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(red_SB_LUT4_O_I3[1]),
    .I2(ss0_SB_LUT4_O_1_I2[1]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f67)
  ) ss0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(\ssr.out [3]),
    .I1(\ssr.out [2]),
    .I2(\ssr.out [1]),
    .I3(\ssr.out [0]),
    .O(ss0_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) ss0_SB_LUT4_O_2 (
    .I0(\f.next_state_SB_DFFR_D_Q [0]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss0[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) ss0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I2(ss0_SB_LUT4_O_3_I2[1]),
    .I3(ss0_SB_LUT4_O_3_I2[2]),
    .O(ss0[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb8b0)
  ) ss0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(\ssr.out [3]),
    .I1(\ssr.out [2]),
    .I2(\ssr.out [1]),
    .I3(\ssr.out [0]),
    .O(ss0_SB_LUT4_O_3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd300)
  ) ss0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(ss0_SB_LUT4_O_4_I2[0]),
    .I1(\ssr.out [3]),
    .I2(\ssr.out [2]),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss0_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss0_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_4_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss0[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha6ef)
  ) ss0_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(\ssr.out [3]),
    .I1(\ssr.out [2]),
    .I2(\ssr.out [1]),
    .I3(\ssr.out [0]),
    .O(ss0_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5070)
  ) ss0_SB_LUT4_O_5 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I1(ss0_SB_LUT4_O_5_I1[1]),
    .I2(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I3(ss0_SB_LUT4_O_5_I1[3]),
    .O(ss0[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss0_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ssr.out [3]),
    .I3(\ssr.out [0]),
    .O(ss0_SB_LUT4_O_5_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0704)
  ) ss0_SB_LUT4_O_5_I1_SB_LUT4_O_1 (
    .I0(\ssr.out [3]),
    .I1(\ssr.out [2]),
    .I2(\ssr.out [1]),
    .I3(\ssr.out [0]),
    .O(ss0_SB_LUT4_O_5_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss0_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_6_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cdb)
  ) ss0_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(\ssr.out [3]),
    .I1(\ssr.out [2]),
    .I2(\ssr.out [1]),
    .I3(\ssr.out [0]),
    .O(ss0_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss0_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss0_SB_LUT4_O_7_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd6fb)
  ) ss0_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(\ssr.out [3]),
    .I1(\ssr.out [2]),
    .I2(\ssr.out [1]),
    .I3(\ssr.out [0]),
    .O(ss0_SB_LUT4_O_7_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5b37)
  ) ss0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\ssr.out [3]),
    .I1(\ssr.out [2]),
    .I2(\ssr.out [1]),
    .I3(\ssr.out [0]),
    .O(ss0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0232)
  ) ss0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\ssr.out [24]),
    .I1(\ssr.out [25]),
    .I2(\ssr.out [26]),
    .I3(\ssr.out [27]),
    .O(ss0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss1_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss1_SB_LUT4_O_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss1_SB_LUT4_O_1_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f67)
  ) ss1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) ss1_SB_LUT4_O_2 (
    .I0(\f.next_state_SB_DFFR_D_Q [0]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc4)
  ) ss1_SB_LUT4_O_3 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I1(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I2(ss1_SB_LUT4_O_4_I3[2]),
    .I3(ss1_SB_LUT4_O_4_I3[3]),
    .O(ss1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc4)
  ) ss1_SB_LUT4_O_4 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I1(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I2(ss1_SB_LUT4_O_4_I2[2]),
    .I3(ss1_SB_LUT4_O_4_I3[3]),
    .O(ss1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cf)
  ) ss1_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [7]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_4_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb8b0)
  ) ss1_SB_LUT4_O_4_I3_SB_LUT4_O (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_4_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2666)
  ) ss1_SB_LUT4_O_4_I3_SB_LUT4_O_1 (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_4_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I3(ss1_SB_LUT4_O_5_I3[1]),
    .O(ss1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf200)
  ) ss1_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(\ssr.out [6]),
    .I1(\ssr.out [5]),
    .I2(\ssr.out [4]),
    .I3(ss1_SB_LUT4_O_5_I3_SB_LUT4_O_I3[3]),
    .O(ss1_SB_LUT4_O_5_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5700)
  ) ss1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss1_SB_LUT4_O_5_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I3(ss1_SB_LUT4_O_6_I3[1]),
    .O(ss1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I1(ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1[1]),
    .I2(ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1[2]),
    .I3(ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1[3]),
    .O(ss1_SB_LUT4_O_6_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3013)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0888)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(\ssr.out [5]),
    .I2(\ssr.out [4]),
    .I3(ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2[3]),
    .O(ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) ss1_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I3(ss1_SB_LUT4_O_7_I3[1]),
    .O(ss1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) ss1_SB_LUT4_O_7_I3_SB_LUT4_O (
    .I0(ss1_SB_LUT4_O_1_I1[0]),
    .I1(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I2(ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2[2]),
    .I3(ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2[3]),
    .O(ss1_SB_LUT4_O_7_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1233)
  ) ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4440)
  ) ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5b37)
  ) ss1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\ssr.out [7]),
    .I1(\ssr.out [6]),
    .I2(\ssr.out [5]),
    .I3(\ssr.out [4]),
    .O(ss1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfccc)
  ) ss2_SB_LUT4_O (
    .I0(1'h0),
    .I1(red_SB_LUT4_O_I3[1]),
    .I2(ss2_SB_LUT4_O_I2[1]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfccc)
  ) ss2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(red_SB_LUT4_O_I3[1]),
    .I2(ss2_SB_LUT4_O_1_I2[1]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5b37)
  ) ss2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(\ssr.out [11]),
    .I1(\ssr.out [10]),
    .I2(\ssr.out [9]),
    .I3(\ssr.out [8]),
    .O(ss2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss2_SB_LUT4_O_2_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f67)
  ) ss2_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\ssr.out [11]),
    .I1(\ssr.out [10]),
    .I2(\ssr.out [9]),
    .I3(\ssr.out [8]),
    .O(ss2_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfccc)
  ) ss2_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(red_SB_LUT4_O_I3[1]),
    .I2(ss2_SB_LUT4_O_3_I2[1]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss2[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha6ef)
  ) ss2_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(\ssr.out [11]),
    .I1(\ssr.out [10]),
    .I2(\ssr.out [9]),
    .I3(\ssr.out [8]),
    .O(ss2_SB_LUT4_O_3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfccc)
  ) ss2_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(red_SB_LUT4_O_I3[1]),
    .I2(ss2_SB_LUT4_O_4_I2[1]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss2[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbef6)
  ) ss2_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(\ssr.out [11]),
    .I1(\ssr.out [10]),
    .I2(\ssr.out [9]),
    .I3(\ssr.out [8]),
    .O(ss2_SB_LUT4_O_4_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0040)
  ) ss2_SB_LUT4_O_5 (
    .I0(\f.next_state_SB_DFFR_D_Q [0]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss2[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5070)
  ) ss2_SB_LUT4_O_6 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I1(ss2_SB_LUT4_O_6_I1[1]),
    .I2(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I3(ss2_SB_LUT4_O_6_I1[3]),
    .O(ss2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) ss2_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ssr.out [11]),
    .I3(\ssr.out [8]),
    .O(ss2_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0704)
  ) ss2_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(\ssr.out [11]),
    .I1(\ssr.out [10]),
    .I2(\ssr.out [9]),
    .I3(\ssr.out [8]),
    .O(ss2_SB_LUT4_O_6_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss2_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss2_SB_LUT4_O_7_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cdb)
  ) ss2_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(\ssr.out [11]),
    .I1(\ssr.out [10]),
    .I2(\ssr.out [9]),
    .I3(\ssr.out [8]),
    .O(ss2_SB_LUT4_O_7_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd6fb)
  ) ss2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\ssr.out [11]),
    .I1(\ssr.out [10]),
    .I2(\ssr.out [9]),
    .I3(\ssr.out [8]),
    .O(ss2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) ss3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\f.next_state_SB_DFFR_D_Q [0]),
    .I2(\f.next_state_SB_DFFR_D_Q [1]),
    .I3(ss3_SB_LUT4_O_I3[2]),
    .O(ss3[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss3_SB_LUT4_O_1_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss3[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbef6)
  ) ss3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(\ssr.out [15]),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) ss3_SB_LUT4_O_2 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I1(ss3_SB_LUT4_O_2_I1[1]),
    .I2(ss3_SB_LUT4_O_2_I1[2]),
    .I3(ss3_SB_LUT4_O_2_I3[2]),
    .O(ss3[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\ssr.out [15]),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40f0)
  ) ss3_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(\ssr.out [13]),
    .I1(\ssr.out [12]),
    .I2(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I3(ss3_SB_LUT4_O_3_I1[1]),
    .O(ss3_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) ss3_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(\ssr.out [13]),
    .I2(\ssr.out [12]),
    .I3(ss3_SB_LUT4_O_2_I3[2]),
    .O(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc4c8)
  ) ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(\ssr.out [15]),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(\ssr.out [15]),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) ss3_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [15]),
    .I2(\ssr.out [14]),
    .I3(ss3_SB_LUT4_O_5_I3[2]),
    .O(ss3_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0d0)
  ) ss3_SB_LUT4_O_3 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I1(ss3_SB_LUT4_O_3_I1[1]),
    .I2(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I3(ss3_SB_LUT4_O_3_I1[3]),
    .O(ss3[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss3_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ssr.out [15]),
    .I3(\ssr.out [14]),
    .O(ss3_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0f3)
  ) ss3_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(\ssr.out [15]),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_3_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) ss3_SB_LUT4_O_4 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I1(ss3_SB_LUT4_O_4_I1[1]),
    .I2(ss3_SB_LUT4_O_4_I1[2]),
    .I3(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(ss3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cc3)
  ) ss3_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_4_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf766)
  ) ss3_SB_LUT4_O_4_I1_SB_LUT4_O_1 (
    .I0(\ssr.out [15]),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc4)
  ) ss3_SB_LUT4_O_5 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I1(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I2(ss3_SB_LUT4_O_5_I2[2]),
    .I3(ss3_SB_LUT4_O_5_I3[2]),
    .O(ss3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f66)
  ) ss3_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(\ssr.out [15]),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_5_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) ss3_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_5_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa2a)
  ) ss3_SB_LUT4_O_6 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I1(ss3_SB_LUT4_O_6_I1[1]),
    .I2(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(ss3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb6fb)
  ) ss3_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(\ssr.out [15]),
    .I1(\ssr.out [14]),
    .I2(\ssr.out [13]),
    .I3(\ssr.out [12]),
    .O(ss3_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa8a)
  ) ss3_SB_LUT4_O_7 (
    .I0(\f.next_state_SB_DFFS_D_1_Q [1]),
    .I1(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(ss3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I1 (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I1(ss3_SB_LUT4_O_I3[2]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[2]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I1_1 (
    .I0(\ssr.out [14]),
    .I1(ss3_SB_LUT4_O_I3[2]),
    .I2(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_I2[2]),
    .I3(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_I2[3]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc4c)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_I2_SB_LUT4_O (
    .I0(\ssr.out [10]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_I2_SB_LUT4_O_1 (
    .I0(\ssr.out [2]),
    .I1(\ssr.out [6]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [22]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3313)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O_SB_LUT4_O_1 (
    .I0(\ssr.out [26]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(\ssr.out [12]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(ss3_SB_LUT4_O_I3[2]),
    .I3(ss3_SB_LUT4_O_I3[3]),
    .O(\f.in_SB_LUT4_O_I3_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(\ssr.out [13]),
    .I2(\f.next_state_SB_DFFR_D_Q [1]),
    .I3(ss3_SB_LUT4_O_I3[2]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00df)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(\ssr.out [5]),
    .I1(\f.next_state_SB_DFFR_D_1_Q ),
    .I2(\f.next_state_SB_DFFS_D_1_Q [0]),
    .I3(ss3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O[2]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\ssr.out [1]),
    .I1(\ssr.out [9]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [4]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) ss3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss4_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss4_SB_LUT4_O_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss4[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss4_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss4_SB_LUT4_O_1_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss4[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fb)
  ) ss4_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\ssr.out [19]),
    .I1(\ssr.out [18]),
    .I2(\ssr.out [17]),
    .I3(\ssr.out [16]),
    .O(ss4_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss4_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss4_SB_LUT4_O_2_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss4[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha6ef)
  ) ss4_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\ssr.out [19]),
    .I1(\ssr.out [18]),
    .I2(\ssr.out [17]),
    .I3(\ssr.out [16]),
    .O(ss4_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) ss4_SB_LUT4_O_3 (
    .I0(\f.next_state_SB_DFFR_D_Q [0]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss4[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss4_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss4_SB_LUT4_O_4_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss4[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbef6)
  ) ss4_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(\ssr.out [19]),
    .I1(\ssr.out [18]),
    .I2(\ssr.out [17]),
    .I3(\ssr.out [16]),
    .O(ss4_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss4_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss4_SB_LUT4_O_5_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss4[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f67)
  ) ss4_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(\ssr.out [19]),
    .I1(\ssr.out [18]),
    .I2(\ssr.out [17]),
    .I3(\ssr.out [16]),
    .O(ss4_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss4_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss4_SB_LUT4_O_6_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss4[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5b37)
  ) ss4_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(\ssr.out [19]),
    .I1(\ssr.out [18]),
    .I2(\ssr.out [17]),
    .I3(\ssr.out [16]),
    .O(ss4_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss4_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss4_SB_LUT4_O_7_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss4[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd6fb)
  ) ss4_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(\ssr.out [19]),
    .I1(\ssr.out [18]),
    .I2(\ssr.out [17]),
    .I3(\ssr.out [16]),
    .O(ss4_SB_LUT4_O_7_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cdb)
  ) ss4_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\ssr.out [19]),
    .I1(\ssr.out [18]),
    .I2(\ssr.out [17]),
    .I3(\ssr.out [16]),
    .O(ss4_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss5_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss5_SB_LUT4_O_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss5[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss5_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss5_SB_LUT4_O_1_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss5[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fb)
  ) ss5_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\ssr.out [23]),
    .I1(\ssr.out [22]),
    .I2(\ssr.out [21]),
    .I3(\ssr.out [20]),
    .O(ss5_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss5_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss5_SB_LUT4_O_2_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss5[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha6ef)
  ) ss5_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\ssr.out [23]),
    .I1(\ssr.out [22]),
    .I2(\ssr.out [21]),
    .I3(\ssr.out [20]),
    .O(ss5_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) ss5_SB_LUT4_O_3 (
    .I0(\f.next_state_SB_DFFR_D_Q [0]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss5[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss5_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5_SB_LUT4_O_4_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss5[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbef6)
  ) ss5_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(\ssr.out [23]),
    .I1(\ssr.out [22]),
    .I2(\ssr.out [21]),
    .I3(\ssr.out [20]),
    .O(ss5_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss5_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5_SB_LUT4_O_5_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss5[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f67)
  ) ss5_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(\ssr.out [23]),
    .I1(\ssr.out [22]),
    .I2(\ssr.out [21]),
    .I3(\ssr.out [20]),
    .O(ss5_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss5_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5_SB_LUT4_O_6_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss5[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5b37)
  ) ss5_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(\ssr.out [23]),
    .I1(\ssr.out [22]),
    .I2(\ssr.out [21]),
    .I3(\ssr.out [20]),
    .O(ss5_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss5_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss5_SB_LUT4_O_7_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss5[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd6fb)
  ) ss5_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(\ssr.out [23]),
    .I1(\ssr.out [22]),
    .I2(\ssr.out [21]),
    .I3(\ssr.out [20]),
    .O(ss5_SB_LUT4_O_7_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3cdb)
  ) ss5_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\ssr.out [23]),
    .I1(\ssr.out [22]),
    .I2(\ssr.out [21]),
    .I3(\ssr.out [20]),
    .O(ss5_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss6_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss6_SB_LUT4_O_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss6[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss6_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss6_SB_LUT4_O_1_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss6[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h279f)
  ) ss6_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\ssr.out [24]),
    .I1(\ssr.out [25]),
    .I2(\ssr.out [26]),
    .I3(\ssr.out [27]),
    .O(ss6_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss6_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss6_SB_LUT4_O_2_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss6[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2ffb)
  ) ss6_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\ssr.out [24]),
    .I1(\ssr.out [25]),
    .I2(\ssr.out [26]),
    .I3(\ssr.out [27]),
    .O(ss6_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) ss6_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(red),
    .I3(ss6_SB_LUT4_O_3_I3[1]),
    .O(ss6[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) ss6_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(\ssr.out [24]),
    .I1(\ssr.out [27]),
    .I2(ss0_SB_LUT4_O_I3[2]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss6_SB_LUT4_O_3_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss6_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(ss6_SB_LUT4_O_4_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss6[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdf71)
  ) ss6_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(\ssr.out [24]),
    .I1(\ssr.out [25]),
    .I2(\ssr.out [26]),
    .I3(\ssr.out [27]),
    .O(ss6_SB_LUT4_O_4_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss6_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(ss6_SB_LUT4_O_5_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss6[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef7c)
  ) ss6_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(\ssr.out [24]),
    .I1(\ssr.out [25]),
    .I2(\ssr.out [26]),
    .I3(\ssr.out [27]),
    .O(ss6_SB_LUT4_O_5_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) ss6_SB_LUT4_O_6 (
    .I0(\f.next_state_SB_DFFR_D_Q [0]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss6[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss6_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss6_SB_LUT4_O_7_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss6[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h796d)
  ) ss6_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(\ssr.out [24]),
    .I1(\ssr.out [25]),
    .I2(\ssr.out [26]),
    .I3(\ssr.out [27]),
    .O(ss6_SB_LUT4_O_7_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd7ed)
  ) ss6_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\ssr.out [24]),
    .I1(\ssr.out [25]),
    .I2(\ssr.out [26]),
    .I3(\ssr.out [27]),
    .O(ss6_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss7_SB_LUT4_O (
    .I0(1'h0),
    .I1(ss7_SB_LUT4_O_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss7[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss7_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(ss7_SB_LUT4_O_1_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss7[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3de3)
  ) ss7_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .O(ss7_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss7_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(ss7_SB_LUT4_O_2_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss7[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbba3)
  ) ss7_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .O(ss7_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) ss7_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(ss7_SB_LUT4_O_3_I1[0]),
    .I2(red),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss7[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hba7b)
  ) ss7_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .O(ss7_SB_LUT4_O_3_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) ss7_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(\f.next_state_SB_DFFR_D_Q [0]),
    .I2(\f.next_state_SB_DFFR_D_Q [1]),
    .I3(ss3_SB_LUT4_O_I3[2]),
    .O(ss7[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss7_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss7_SB_LUT4_O_5_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss7[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbfda)
  ) ss7_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .O(ss7_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss7_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss7_SB_LUT4_O_6_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss7[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5edf)
  ) ss7_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .O(ss7_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) ss7_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(ss7_SB_LUT4_O_7_I2[0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(ss7[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h479f)
  ) ss7_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .O(ss7_SB_LUT4_O_7_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf76b)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .O(ss7_SB_LUT4_O_I1[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(\f.clk ),
    .D(\ssr.out [27]),
    .E(\ssr.en ),
    .Q(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3331)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [19]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf53f)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(\ssr.out [23]),
    .I1(\ssr.out [27]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss7_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER ss7_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(\f.clk ),
    .D(\ssr.out [24]),
    .E(\ssr.en ),
    .Q(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [20]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\ssr.out [16]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER ss7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(\f.clk ),
    .D(\ssr.out [26]),
    .E(\ssr.en ),
    .Q(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5ff3)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(\ssr.out [18]),
    .I1(ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(\f.clk ),
    .D(\ssr.out [25]),
    .E(\ssr.en ),
    .Q(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .R(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3331)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0 (
    .I0(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .I1(\f.next_state_SB_DFFR_D_Q [1]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\ssr.out [21]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0c0)
  ) ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(\ssr.out [17]),
    .I1(\ssr.out [25]),
    .I2(\f.next_state_SB_DFFR_D_1_Q ),
    .I3(\f.next_state_SB_DFFS_D_1_Q [0]),
    .O(ss7_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ssr.en_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [0]),
    .I3(ss0_SB_LUT4_O_I3[3]),
    .O(\ssr.en )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q  (
    .C(\f.clk ),
    .D(\ssr.out [23]),
    .E(\ssr.en ),
    .Q(\ssr.out [27]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_1  (
    .C(\f.clk ),
    .D(\ssr.out [22]),
    .E(\ssr.en ),
    .Q(\ssr.out [26]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_10  (
    .C(\f.clk ),
    .D(\ssr.out [13]),
    .E(\ssr.en ),
    .Q(\ssr.out [17]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_11  (
    .C(\f.clk ),
    .D(\ssr.out [12]),
    .E(\ssr.en ),
    .Q(\ssr.out [16]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_12  (
    .C(\f.clk ),
    .D(\ssr.out [11]),
    .E(\ssr.en ),
    .Q(\ssr.out [15]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_13  (
    .C(\f.clk ),
    .D(\ssr.out [10]),
    .E(\ssr.en ),
    .Q(\ssr.out [14]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_14  (
    .C(\f.clk ),
    .D(\ssr.out [9]),
    .E(\ssr.en ),
    .Q(\ssr.out [13]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_15  (
    .C(\f.clk ),
    .D(\ssr.out [8]),
    .E(\ssr.en ),
    .Q(\ssr.out [12]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_16  (
    .C(\f.clk ),
    .D(\ssr.out [7]),
    .E(\ssr.en ),
    .Q(\ssr.out [11]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_17  (
    .C(\f.clk ),
    .D(\ssr.out [6]),
    .E(\ssr.en ),
    .Q(\ssr.out [10]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_18  (
    .C(\f.clk ),
    .D(\ssr.out [5]),
    .E(\ssr.en ),
    .Q(\ssr.out [9]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_19  (
    .C(\f.clk ),
    .D(\ssr.out [4]),
    .E(\ssr.en ),
    .Q(\ssr.out [8]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_2  (
    .C(\f.clk ),
    .D(\ssr.out [21]),
    .E(\ssr.en ),
    .Q(\ssr.out [25]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_20  (
    .C(\f.clk ),
    .D(\ssr.out [3]),
    .E(\ssr.en ),
    .Q(\ssr.out [7]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_21  (
    .C(\f.clk ),
    .D(\ssr.out [2]),
    .E(\ssr.en ),
    .Q(\ssr.out [6]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_22  (
    .C(\f.clk ),
    .D(\ssr.out [1]),
    .E(\ssr.en ),
    .Q(\ssr.out [5]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_23  (
    .C(\f.clk ),
    .D(\ssr.out [0]),
    .E(\ssr.en ),
    .Q(\ssr.out [4]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_24  (
    .C(\f.clk ),
    .D(\f.in [3]),
    .E(\ssr.en ),
    .Q(\ssr.out [3]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_25  (
    .C(\f.clk ),
    .D(\f.in [2]),
    .E(\ssr.en ),
    .Q(\ssr.out [2]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_26  (
    .C(\f.clk ),
    .D(\f.in [1]),
    .E(\ssr.en ),
    .Q(\ssr.out [1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_27  (
    .C(\f.clk ),
    .D(\f.in [0]),
    .E(\ssr.en ),
    .Q(\ssr.out [0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_3  (
    .C(\f.clk ),
    .D(\ssr.out [20]),
    .E(\ssr.en ),
    .Q(\ssr.out [24]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_4  (
    .C(\f.clk ),
    .D(\ssr.out [19]),
    .E(\ssr.en ),
    .Q(\ssr.out [23]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_5  (
    .C(\f.clk ),
    .D(\ssr.out [18]),
    .E(\ssr.en ),
    .Q(\ssr.out [22]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_6  (
    .C(\f.clk ),
    .D(\ssr.out [17]),
    .E(\ssr.en ),
    .Q(\ssr.out [21]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_7  (
    .C(\f.clk ),
    .D(\ssr.out [16]),
    .E(\ssr.en ),
    .Q(\ssr.out [20]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_8  (
    .C(\f.clk ),
    .D(\ssr.out [15]),
    .E(\ssr.en ),
    .Q(\ssr.out [19]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "lock.sv:82.3-86.35|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ssr.out_SB_DFFER_Q_9  (
    .C(\f.clk ),
    .D(\ssr.out [14]),
    .E(\ssr.en ),
    .Q(\ssr.out [18]),
    .R(reset)
  );
  assign { ss2_SB_LUT4_O_4_I2[2], ss2_SB_LUT4_O_4_I2[0] } = { ss0_SB_LUT4_O_I3[3], red_SB_LUT4_O_I3[1] };
  assign ss5_SB_LUT4_O_7_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss1_SB_LUT4_O_5_I3_SB_LUT4_O_I3[2:0] = { \ssr.out [4], \ssr.out [5], \ssr.out [6] };
  assign { \f.next_state_SB_LUT4_O_2_I1 [3], \f.next_state_SB_LUT4_O_2_I1 [0] } = { blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[3], \f.next_state_SB_DFFR_D_Q [0] };
  assign ss1_SB_LUT4_O_5_I3[0] = \f.next_state_SB_DFFS_D_1_Q [1];
  assign ss6_SB_LUT4_O_1_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign { ss2_SB_LUT4_O_3_I2[2], ss2_SB_LUT4_O_3_I2[0] } = { ss0_SB_LUT4_O_I3[3], red_SB_LUT4_O_I3[1] };
  assign ss4_SB_LUT4_O_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss7_SB_LUT4_O_1_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { pb[10], pb[11], pb[12] };
  assign ss4_SB_LUT4_O_6_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss2_SB_LUT4_O_2_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss6_SB_LUT4_O_7_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2:0] = { \f.next_state_SB_DFFS_D_1_Q [0], \f.next_state_SB_DFFR_D_1_Q , \ssr.out [5] };
  assign ss4_SB_LUT4_O_5_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss4_SB_LUT4_O_1_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign { ss2_SB_LUT4_O_1_I2[2], ss2_SB_LUT4_O_1_I2[0] } = { ss0_SB_LUT4_O_I3[3], red_SB_LUT4_O_I3[1] };
  assign ss4_SB_LUT4_O_4_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss7_SB_LUT4_O_I1_SB_LUT4_O_I3[3:1] = { \f.next_state_SB_DFFS_D_1_Q [0], \f.next_state_SB_DFFR_D_1_Q , \f.next_state_SB_DFFR_D_Q [1] };
  assign ss6_SB_LUT4_O_2_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss6_SB_LUT4_O_3_I3[0] = red;
  assign ss7_SB_LUT4_O_5_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign red_SB_LUT4_O_I3[0] = \f.next_state_SB_DFFR_D_1_Q ;
  assign ss3_SB_LUT4_O_5_I3[1:0] = { \ssr.out [14], \ssr.out [15] };
  assign \f.in_SB_LUT4_I1_I2 [0] = \f.in [3];
  assign ss3_SB_LUT4_O_2_I3[1:0] = { \ssr.out [12], \ssr.out [13] };
  assign \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1:0] = { pb[4], pb[5] };
  assign ss4_SB_LUT4_O_2_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss0_SB_LUT4_O_I3[1:0] = { \ssr.out [27], \ssr.out [24] };
  assign ss7_SB_LUT4_O_6_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0] = \f.next_state_SB_DFFS_D_1_Q [1];
  assign \f.in_SB_LUT4_O_I3 [0] = pb[19];
  assign \f.next_state_SB_DFFR_D_Q [2] = \f.next_state_SB_DFFR_D_1_Q ;
  assign \f.in_SB_LUT4_O_1_I3 [0] = \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [0];
  assign { ss3_SB_LUT4_O_6_I1[3:2], ss3_SB_LUT4_O_6_I1[0] } = { ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3:2], \f.next_state_SB_DFFS_D_1_Q [1] };
  assign \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { pb[7], pb[8], pb[9] };
  assign ss7_SB_LUT4_O_7_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss4_SB_LUT4_O_7_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign { ss3_SB_LUT4_O_5_I2[3], ss3_SB_LUT4_O_5_I2[1:0] } = { ss3_SB_LUT4_O_5_I3[2], \f.next_state_SB_DFFS_D_1_Q  };
  assign { \f.next_state_SB_LUT4_O_3_I2 [2], \f.next_state_SB_LUT4_O_3_I2 [0] } = { blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[3], \f.next_state_SB_DFFR_D_Q [0] };
  assign ss7_SB_LUT4_O_2_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss6_SB_LUT4_O_4_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign { ss3_SB_LUT4_O_4_I1[3], ss3_SB_LUT4_O_4_I1[0] } = { ss3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2], \f.next_state_SB_DFFS_D_1_Q [1] };
  assign ss7_SB_LUT4_O_I1_SB_LUT4_O_I1[1] = ss3_SB_LUT4_O_I3[2];
  assign { ss2_SB_LUT4_O_I2[2], ss2_SB_LUT4_O_I2[0] } = { ss0_SB_LUT4_O_I3[3], red_SB_LUT4_O_I3[1] };
  assign \f.in_SB_LUT4_O_3_I1 [0] = \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [2];
  assign blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[1:0] = { \f.next_state_SB_DFFR_D_1_Q , \f.next_state_SB_DFFR_D_Q [0] };
  assign \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { pb[4], pb[5], pb[6] };
  assign { ss3_SB_LUT4_O_3_I1[2], ss3_SB_LUT4_O_3_I1[0] } = \f.next_state_SB_DFFS_D_1_Q ;
  assign ss6_SB_LUT4_O_5_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss3_SB_LUT4_O_I3[1:0] = { \f.next_state_SB_DFFR_D_Q [1], \ssr.out [12] };
  assign \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3 [2:0] = { pb[16], pb[17], pb[18] };
  assign \f.next_state_SB_LUT4_O_I0 [3:1] = { \f.next_state_SB_LUT4_O_I3 , \f.next_state_SB_DFFR_D_Q [0], blue_SB_CARRY_I1_CO_SB_LUT4_I2_O[3] };
  assign ss0_SB_LUT4_O_4_I2[3:1] = { \f.next_state_SB_DFFS_D_1_Q [0], \ssr.out [2], \ssr.out [3] };
  assign { ss3_SB_LUT4_O_2_I1[3], ss3_SB_LUT4_O_2_I1[0] } = { ss3_SB_LUT4_O_2_I3[2], \f.next_state_SB_DFFS_D_1_Q [1] };
  assign ss7_SB_LUT4_O_I1_SB_LUT4_O_I0[3:1] = { \f.next_state_SB_DFFS_D_1_Q [0], \f.next_state_SB_DFFR_D_1_Q , \f.next_state_SB_DFFR_D_Q [1] };
  assign ss0_SB_LUT4_O_3_I2[0] = \f.next_state_SB_DFFS_D_1_Q [1];
  assign ss7_SB_LUT4_O_3_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss3_SB_LUT4_O_1_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss7_SB_LUT4_O_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss5_SB_LUT4_O_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss5_SB_LUT4_O_4_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [1:0] = { \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [2], \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [1] };
  assign ss2_SB_LUT4_O_7_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign { \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [3], \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [1:0] } = { \f.next_state_SB_LUT4_O_2_I1_SB_LUT4_O_I3 , 2'h0 };
  assign { ss0_SB_LUT4_O_5_I1[2], ss0_SB_LUT4_O_5_I1[0] } = \f.next_state_SB_DFFS_D_1_Q ;
  assign \f.in_SB_LUT4_O_I3_SB_LUT4_O_1_I1 [0] = \f.in [2];
  assign { ss0_SB_LUT4_O_1_I2[2], ss0_SB_LUT4_O_1_I2[0] } = { ss0_SB_LUT4_O_I3[3], red_SB_LUT4_O_I3[1] };
  assign { \sk.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 [3:2], \sk.delay_SB_DFFR_Q_D_SB_LUT4_O_I1 [0] } = { \f.in_SB_LUT4_O_1_I3 [1], \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [3], \f.in_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I3_O [0] };
  assign { ss2_SB_LUT4_O_6_I1[2], ss2_SB_LUT4_O_6_I1[0] } = \f.next_state_SB_DFFS_D_1_Q ;
  assign ss0_SB_LUT4_O_6_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss5_SB_LUT4_O_1_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss6_SB_LUT4_O_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss0_SB_LUT4_O_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss0_SB_LUT4_O_7_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss5_SB_LUT4_O_5_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss1_SB_LUT4_O_7_I3_SB_LUT4_O_I2[1:0] = { \f.next_state_SB_DFFS_D_1_Q [0], ss1_SB_LUT4_O_1_I1[0] };
  assign \f.in_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2:0] = { pb[13], pb[14], pb[15] };
  assign ss1_SB_LUT4_O_7_I3[0] = \f.next_state_SB_DFFS_D_1_Q [1];
  assign ss1_SB_LUT4_O_1_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign { ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[3:2], ss7_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { \f.next_state_SB_DFFS_D_1_Q [0], \f.next_state_SB_DFFR_D_1_Q , \ssr.out [18] };
  assign ss3_SB_LUT4_O_I3_SB_LUT4_I3_O[2] = \f.in [1];
  assign ss5_SB_LUT4_O_6_I2[1] = ss0_SB_LUT4_O_I3[3];
  assign ss1_SB_LUT4_O_4_I3[1:0] = \f.next_state_SB_DFFS_D_1_Q ;
  assign ss1_SB_LUT4_O_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss5_SB_LUT4_O_2_I1[2:1] = { ss0_SB_LUT4_O_I3[3], red };
  assign ss1_SB_LUT4_O_6_I3_SB_LUT4_O_I1[0] = \f.next_state_SB_DFFS_D_1_Q [0];
  assign ss1_SB_LUT4_O_6_I3[0] = \f.next_state_SB_DFFS_D_1_Q [1];
  assign { ss1_SB_LUT4_O_4_I2[3], ss1_SB_LUT4_O_4_I2[1:0] } = { ss1_SB_LUT4_O_4_I3[3], \f.next_state_SB_DFFS_D_1_Q  };
  assign ss3_SB_LUT4_O_I3_SB_LUT4_I1_1_I2[1:0] = { ss3_SB_LUT4_O_I3[2], \ssr.out [14] };
  assign \d.blue  = blue;
  assign \d.genblk1[0].si.SEG7[0]  = 7'h3f;
  assign \d.genblk1[0].si.SEG7[10]  = 7'h77;
  assign \d.genblk1[0].si.SEG7[11]  = 7'h7c;
  assign \d.genblk1[0].si.SEG7[12]  = 7'h39;
  assign \d.genblk1[0].si.SEG7[13]  = 7'h5e;
  assign \d.genblk1[0].si.SEG7[14]  = 7'h79;
  assign \d.genblk1[0].si.SEG7[15]  = 7'h71;
  assign \d.genblk1[0].si.SEG7[1]  = 7'h06;
  assign \d.genblk1[0].si.SEG7[2]  = 7'h5b;
  assign \d.genblk1[0].si.SEG7[3]  = 7'h4f;
  assign \d.genblk1[0].si.SEG7[4]  = 7'h66;
  assign \d.genblk1[0].si.SEG7[5]  = 7'h6d;
  assign \d.genblk1[0].si.SEG7[6]  = 7'h7d;
  assign \d.genblk1[0].si.SEG7[7]  = 7'h07;
  assign \d.genblk1[0].si.SEG7[8]  = 7'h7f;
  assign \d.genblk1[0].si.SEG7[9]  = 7'h67;
  assign \d.genblk1[0].si.in  = \ssr.out [3:0];
  assign \d.genblk1[1].si.SEG7[0]  = 7'h3f;
  assign \d.genblk1[1].si.SEG7[10]  = 7'h77;
  assign \d.genblk1[1].si.SEG7[11]  = 7'h7c;
  assign \d.genblk1[1].si.SEG7[12]  = 7'h39;
  assign \d.genblk1[1].si.SEG7[13]  = 7'h5e;
  assign \d.genblk1[1].si.SEG7[14]  = 7'h79;
  assign \d.genblk1[1].si.SEG7[15]  = 7'h71;
  assign \d.genblk1[1].si.SEG7[1]  = 7'h06;
  assign \d.genblk1[1].si.SEG7[2]  = 7'h5b;
  assign \d.genblk1[1].si.SEG7[3]  = 7'h4f;
  assign \d.genblk1[1].si.SEG7[4]  = 7'h66;
  assign \d.genblk1[1].si.SEG7[5]  = 7'h6d;
  assign \d.genblk1[1].si.SEG7[6]  = 7'h7d;
  assign \d.genblk1[1].si.SEG7[7]  = 7'h07;
  assign \d.genblk1[1].si.SEG7[8]  = 7'h7f;
  assign \d.genblk1[1].si.SEG7[9]  = 7'h67;
  assign \d.genblk1[1].si.in  = \ssr.out [7:4];
  assign \d.genblk1[2].si.SEG7[0]  = 7'h3f;
  assign \d.genblk1[2].si.SEG7[10]  = 7'h77;
  assign \d.genblk1[2].si.SEG7[11]  = 7'h7c;
  assign \d.genblk1[2].si.SEG7[12]  = 7'h39;
  assign \d.genblk1[2].si.SEG7[13]  = 7'h5e;
  assign \d.genblk1[2].si.SEG7[14]  = 7'h79;
  assign \d.genblk1[2].si.SEG7[15]  = 7'h71;
  assign \d.genblk1[2].si.SEG7[1]  = 7'h06;
  assign \d.genblk1[2].si.SEG7[2]  = 7'h5b;
  assign \d.genblk1[2].si.SEG7[3]  = 7'h4f;
  assign \d.genblk1[2].si.SEG7[4]  = 7'h66;
  assign \d.genblk1[2].si.SEG7[5]  = 7'h6d;
  assign \d.genblk1[2].si.SEG7[6]  = 7'h7d;
  assign \d.genblk1[2].si.SEG7[7]  = 7'h07;
  assign \d.genblk1[2].si.SEG7[8]  = 7'h7f;
  assign \d.genblk1[2].si.SEG7[9]  = 7'h67;
  assign \d.genblk1[2].si.in  = \ssr.out [11:8];
  assign \d.genblk1[3].si.SEG7[0]  = 7'h3f;
  assign \d.genblk1[3].si.SEG7[10]  = 7'h77;
  assign \d.genblk1[3].si.SEG7[11]  = 7'h7c;
  assign \d.genblk1[3].si.SEG7[12]  = 7'h39;
  assign \d.genblk1[3].si.SEG7[13]  = 7'h5e;
  assign \d.genblk1[3].si.SEG7[14]  = 7'h79;
  assign \d.genblk1[3].si.SEG7[15]  = 7'h71;
  assign \d.genblk1[3].si.SEG7[1]  = 7'h06;
  assign \d.genblk1[3].si.SEG7[2]  = 7'h5b;
  assign \d.genblk1[3].si.SEG7[3]  = 7'h4f;
  assign \d.genblk1[3].si.SEG7[4]  = 7'h66;
  assign \d.genblk1[3].si.SEG7[5]  = 7'h6d;
  assign \d.genblk1[3].si.SEG7[6]  = 7'h7d;
  assign \d.genblk1[3].si.SEG7[7]  = 7'h07;
  assign \d.genblk1[3].si.SEG7[8]  = 7'h7f;
  assign \d.genblk1[3].si.SEG7[9]  = 7'h67;
  assign \d.genblk1[3].si.in  = \ssr.out [15:12];
  assign \d.genblk1[4].si.SEG7[0]  = 7'h3f;
  assign \d.genblk1[4].si.SEG7[10]  = 7'h77;
  assign \d.genblk1[4].si.SEG7[11]  = 7'h7c;
  assign \d.genblk1[4].si.SEG7[12]  = 7'h39;
  assign \d.genblk1[4].si.SEG7[13]  = 7'h5e;
  assign \d.genblk1[4].si.SEG7[14]  = 7'h79;
  assign \d.genblk1[4].si.SEG7[15]  = 7'h71;
  assign \d.genblk1[4].si.SEG7[1]  = 7'h06;
  assign \d.genblk1[4].si.SEG7[2]  = 7'h5b;
  assign \d.genblk1[4].si.SEG7[3]  = 7'h4f;
  assign \d.genblk1[4].si.SEG7[4]  = 7'h66;
  assign \d.genblk1[4].si.SEG7[5]  = 7'h6d;
  assign \d.genblk1[4].si.SEG7[6]  = 7'h7d;
  assign \d.genblk1[4].si.SEG7[7]  = 7'h07;
  assign \d.genblk1[4].si.SEG7[8]  = 7'h7f;
  assign \d.genblk1[4].si.SEG7[9]  = 7'h67;
  assign \d.genblk1[4].si.in  = \ssr.out [19:16];
  assign \d.genblk1[5].si.SEG7[0]  = 7'h3f;
  assign \d.genblk1[5].si.SEG7[10]  = 7'h77;
  assign \d.genblk1[5].si.SEG7[11]  = 7'h7c;
  assign \d.genblk1[5].si.SEG7[12]  = 7'h39;
  assign \d.genblk1[5].si.SEG7[13]  = 7'h5e;
  assign \d.genblk1[5].si.SEG7[14]  = 7'h79;
  assign \d.genblk1[5].si.SEG7[15]  = 7'h71;
  assign \d.genblk1[5].si.SEG7[1]  = 7'h06;
  assign \d.genblk1[5].si.SEG7[2]  = 7'h5b;
  assign \d.genblk1[5].si.SEG7[3]  = 7'h4f;
  assign \d.genblk1[5].si.SEG7[4]  = 7'h66;
  assign \d.genblk1[5].si.SEG7[5]  = 7'h6d;
  assign \d.genblk1[5].si.SEG7[6]  = 7'h7d;
  assign \d.genblk1[5].si.SEG7[7]  = 7'h07;
  assign \d.genblk1[5].si.SEG7[8]  = 7'h7f;
  assign \d.genblk1[5].si.SEG7[9]  = 7'h67;
  assign \d.genblk1[5].si.in  = \ssr.out [23:20];
  assign \d.genblk1[6].si.SEG7[0]  = 7'h3f;
  assign \d.genblk1[6].si.SEG7[10]  = 7'h77;
  assign \d.genblk1[6].si.SEG7[11]  = 7'h7c;
  assign \d.genblk1[6].si.SEG7[12]  = 7'h39;
  assign \d.genblk1[6].si.SEG7[13]  = 7'h5e;
  assign \d.genblk1[6].si.SEG7[14]  = 7'h79;
  assign \d.genblk1[6].si.SEG7[15]  = 7'h71;
  assign \d.genblk1[6].si.SEG7[1]  = 7'h06;
  assign \d.genblk1[6].si.SEG7[2]  = 7'h5b;
  assign \d.genblk1[6].si.SEG7[3]  = 7'h4f;
  assign \d.genblk1[6].si.SEG7[4]  = 7'h66;
  assign \d.genblk1[6].si.SEG7[5]  = 7'h6d;
  assign \d.genblk1[6].si.SEG7[6]  = 7'h7d;
  assign \d.genblk1[6].si.SEG7[7]  = 7'h07;
  assign \d.genblk1[6].si.SEG7[8]  = 7'h7f;
  assign \d.genblk1[6].si.SEG7[9]  = 7'h67;
  assign \d.genblk1[6].si.in  = \ssr.out [27:24];
  assign \d.genblk1[7].si.SEG7[0]  = 7'h3f;
  assign \d.genblk1[7].si.SEG7[10]  = 7'h77;
  assign \d.genblk1[7].si.SEG7[11]  = 7'h7c;
  assign \d.genblk1[7].si.SEG7[12]  = 7'h39;
  assign \d.genblk1[7].si.SEG7[13]  = 7'h5e;
  assign \d.genblk1[7].si.SEG7[14]  = 7'h79;
  assign \d.genblk1[7].si.SEG7[15]  = 7'h71;
  assign \d.genblk1[7].si.SEG7[1]  = 7'h06;
  assign \d.genblk1[7].si.SEG7[2]  = 7'h5b;
  assign \d.genblk1[7].si.SEG7[3]  = 7'h4f;
  assign \d.genblk1[7].si.SEG7[4]  = 7'h66;
  assign \d.genblk1[7].si.SEG7[5]  = 7'h6d;
  assign \d.genblk1[7].si.SEG7[6]  = 7'h7d;
  assign \d.genblk1[7].si.SEG7[7]  = 7'h07;
  assign \d.genblk1[7].si.SEG7[8]  = 7'h7f;
  assign \d.genblk1[7].si.SEG7[9]  = 7'h67;
  assign \d.green  = green;
  assign \d.red  = red;
  assign \d.seq [27:0] = \ssr.out [27:0];
  assign \d.ss  = { ss7, ss6, ss5, ss4, ss3, ss2, ss1, ss0 };
  assign { \d.ssX [63], \d.ssX [55], \d.ssX [47], \d.ssX [39], \d.ssX [31], \d.ssX [23], \d.ssX [15], \d.ssX [7] } = 8'hxx;
  assign \f.rst  = reset;
  assign \f.seq [27:0] = \ssr.out [27:0];
  assign keyout = \f.in ;
  assign left = 8'hxx;
  assign right = 8'hxx;
  assign seq[27:0] = \ssr.out [27:0];
  assign \sk.clk  = hz100;
  assign \sk.delay [1] = \f.clk ;
  assign \sk.in  = pb[19:0];
  assign \sk.out  = \f.in ;
  assign \sk.rst  = reset;
  assign \sk.strobe  = \f.clk ;
  assign \ssr.clk  = \f.clk ;
  assign \ssr.in  = \f.in ;
  assign \ssr.rst  = reset;
  assign strobe = \f.clk ;
endmodule
