#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f0933c41c0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001f0934448d0_0 .net "PC", 31 0, v000001f093442100_0;  1 drivers
v000001f0934455f0_0 .var "clk", 0 0;
v000001f093444b50_0 .net "clkout", 0 0, L_000001f093442fa0;  1 drivers
v000001f093444c90_0 .net "cycles_consumed", 31 0, v000001f093444790_0;  1 drivers
v000001f093444bf0_0 .var "rst", 0 0;
S_000001f093366a00 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001f0933c41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f0933e1b80 .param/l "RType" 0 4 2, C4<000000>;
P_000001f0933e1bb8 .param/l "add" 0 4 5, C4<100000>;
P_000001f0933e1bf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f0933e1c28 .param/l "addu" 0 4 5, C4<100001>;
P_000001f0933e1c60 .param/l "and_" 0 4 5, C4<100100>;
P_000001f0933e1c98 .param/l "andi" 0 4 8, C4<001100>;
P_000001f0933e1cd0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f0933e1d08 .param/l "bne" 0 4 10, C4<000101>;
P_000001f0933e1d40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f0933e1d78 .param/l "j" 0 4 12, C4<000010>;
P_000001f0933e1db0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f0933e1de8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f0933e1e20 .param/l "lw" 0 4 8, C4<100011>;
P_000001f0933e1e58 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f0933e1e90 .param/l "or_" 0 4 5, C4<100101>;
P_000001f0933e1ec8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f0933e1f00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f0933e1f38 .param/l "sll" 0 4 6, C4<000000>;
P_000001f0933e1f70 .param/l "slt" 0 4 5, C4<101010>;
P_000001f0933e1fa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f0933e1fe0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f0933e2018 .param/l "sub" 0 4 5, C4<100010>;
P_000001f0933e2050 .param/l "subu" 0 4 5, C4<100011>;
P_000001f0933e2088 .param/l "sw" 0 4 8, C4<101011>;
P_000001f0933e20c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f0933e20f8 .param/l "xori" 0 4 8, C4<001110>;
L_000001f093443b00 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f0934435c0 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f093443710 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f0934437f0 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f093443940 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f093443240 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f0934430f0 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f093443630 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f093442fa0 .functor OR 1, v000001f0934455f0_0, v000001f0933c9ed0_0, C4<0>, C4<0>;
L_000001f0934434e0 .functor OR 1, L_000001f09348ecb0, L_000001f09348de50, C4<0>, C4<0>;
L_000001f093443b70 .functor AND 1, L_000001f09348df90, L_000001f09348e8f0, C4<1>, C4<1>;
L_000001f0934439b0 .functor NOT 1, v000001f093444bf0_0, C4<0>, C4<0>, C4<0>;
L_000001f093442c90 .functor OR 1, L_000001f09348e210, L_000001f09348e350, C4<0>, C4<0>;
L_000001f0934436a0 .functor OR 1, L_000001f093442c90, L_000001f09348e490, C4<0>, C4<0>;
L_000001f093443010 .functor OR 1, L_000001f09348f890, L_000001f0934a5000, C4<0>, C4<0>;
L_000001f093442d00 .functor AND 1, L_000001f09348f4d0, L_000001f093443010, C4<1>, C4<1>;
L_000001f093442d70 .functor OR 1, L_000001f0934a5a00, L_000001f0934a42e0, C4<0>, C4<0>;
L_000001f093442de0 .functor AND 1, L_000001f0934a4740, L_000001f093442d70, C4<1>, C4<1>;
L_000001f093443080 .functor NOT 1, L_000001f093442fa0, C4<0>, C4<0>, C4<0>;
v000001f093440940_0 .net "ALUOp", 3 0, v000001f0933ca0b0_0;  1 drivers
v000001f093440bc0_0 .net "ALUResult", 31 0, v000001f0934410c0_0;  1 drivers
v000001f093440c60_0 .net "ALUSrc", 0 0, v000001f0933ca150_0;  1 drivers
v000001f0933fa5d0_0 .net "ALUin2", 31 0, L_000001f0934a5c80;  1 drivers
v000001f0933fafd0_0 .net "MemReadEn", 0 0, v000001f0933c9a70_0;  1 drivers
v000001f0933fb7f0_0 .net "MemWriteEn", 0 0, v000001f0933c9930_0;  1 drivers
v000001f0933fa670_0 .net "MemtoReg", 0 0, v000001f0933c9b10_0;  1 drivers
v000001f0933fb110_0 .net "PC", 31 0, v000001f093442100_0;  alias, 1 drivers
v000001f0933fa710_0 .net "PCPlus1", 31 0, L_000001f09348f7f0;  1 drivers
v000001f0933fb1b0_0 .net "PCsrc", 0 0, v000001f0934424c0_0;  1 drivers
v000001f0933fbb10_0 .net "RegDst", 0 0, v000001f0933c9070_0;  1 drivers
v000001f0933fbf70_0 .net "RegWriteEn", 0 0, v000001f0933c91b0_0;  1 drivers
v000001f0933fb750_0 .net "WriteRegister", 4 0, L_000001f09348def0;  1 drivers
v000001f0933fbed0_0 .net *"_ivl_0", 0 0, L_000001f093443b00;  1 drivers
L_000001f093445e40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f0933fb2f0_0 .net/2u *"_ivl_10", 4 0, L_000001f093445e40;  1 drivers
L_000001f093446230 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fb390_0 .net *"_ivl_101", 15 0, L_000001f093446230;  1 drivers
v000001f0933fb890_0 .net *"_ivl_102", 31 0, L_000001f09348e170;  1 drivers
L_000001f093446278 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fc010_0 .net *"_ivl_105", 25 0, L_000001f093446278;  1 drivers
L_000001f0934462c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fb250_0 .net/2u *"_ivl_106", 31 0, L_000001f0934462c0;  1 drivers
v000001f0933fbc50_0 .net *"_ivl_108", 0 0, L_000001f09348df90;  1 drivers
L_000001f093446308 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f0933fb430_0 .net/2u *"_ivl_110", 5 0, L_000001f093446308;  1 drivers
v000001f0933facb0_0 .net *"_ivl_112", 0 0, L_000001f09348e8f0;  1 drivers
v000001f0933fb4d0_0 .net *"_ivl_115", 0 0, L_000001f093443b70;  1 drivers
v000001f0933fb930_0 .net *"_ivl_116", 47 0, L_000001f09348ea30;  1 drivers
L_000001f093446350 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fad50_0 .net *"_ivl_119", 15 0, L_000001f093446350;  1 drivers
L_000001f093445e88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f0933fb570_0 .net/2u *"_ivl_12", 5 0, L_000001f093445e88;  1 drivers
v000001f0933fc0b0_0 .net *"_ivl_120", 47 0, L_000001f09348fbb0;  1 drivers
L_000001f093446398 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933faad0_0 .net *"_ivl_123", 15 0, L_000001f093446398;  1 drivers
v000001f0933fa850_0 .net *"_ivl_125", 0 0, L_000001f09348e3f0;  1 drivers
v000001f0933fa7b0_0 .net *"_ivl_126", 31 0, L_000001f09348ead0;  1 drivers
v000001f0933fa350_0 .net *"_ivl_128", 47 0, L_000001f09348eb70;  1 drivers
v000001f0933fba70_0 .net *"_ivl_130", 47 0, L_000001f09348ec10;  1 drivers
v000001f0933faa30_0 .net *"_ivl_132", 47 0, L_000001f09348f1b0;  1 drivers
v000001f0933fb610_0 .net *"_ivl_134", 47 0, L_000001f09348f390;  1 drivers
v000001f0933fab70_0 .net *"_ivl_14", 0 0, L_000001f093445190;  1 drivers
v000001f0933fac10_0 .net *"_ivl_140", 0 0, L_000001f0934439b0;  1 drivers
L_000001f093446428 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fbd90_0 .net/2u *"_ivl_142", 31 0, L_000001f093446428;  1 drivers
L_000001f093446500 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f0933fb6b0_0 .net/2u *"_ivl_146", 5 0, L_000001f093446500;  1 drivers
v000001f0933fa8f0_0 .net *"_ivl_148", 0 0, L_000001f09348e210;  1 drivers
L_000001f093446548 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f0933fadf0_0 .net/2u *"_ivl_150", 5 0, L_000001f093446548;  1 drivers
v000001f0933fa990_0 .net *"_ivl_152", 0 0, L_000001f09348e350;  1 drivers
v000001f0933fae90_0 .net *"_ivl_155", 0 0, L_000001f093442c90;  1 drivers
L_000001f093446590 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f0933fa530_0 .net/2u *"_ivl_156", 5 0, L_000001f093446590;  1 drivers
v000001f0933fb9d0_0 .net *"_ivl_158", 0 0, L_000001f09348e490;  1 drivers
L_000001f093445ed0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f0933fbe30_0 .net/2u *"_ivl_16", 4 0, L_000001f093445ed0;  1 drivers
v000001f0933fbbb0_0 .net *"_ivl_161", 0 0, L_000001f0934436a0;  1 drivers
L_000001f0934465d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933faf30_0 .net/2u *"_ivl_162", 15 0, L_000001f0934465d8;  1 drivers
v000001f0933fbcf0_0 .net *"_ivl_164", 31 0, L_000001f09348ee90;  1 drivers
v000001f0933fb070_0 .net *"_ivl_167", 0 0, L_000001f09348f610;  1 drivers
v000001f0933fa210_0 .net *"_ivl_168", 15 0, L_000001f09348e5d0;  1 drivers
v000001f0933fa2b0_0 .net *"_ivl_170", 31 0, L_000001f09348e670;  1 drivers
v000001f0933fa3f0_0 .net *"_ivl_174", 31 0, L_000001f09348e710;  1 drivers
L_000001f093446620 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fa490_0 .net *"_ivl_177", 25 0, L_000001f093446620;  1 drivers
L_000001f093446668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fcb80_0 .net/2u *"_ivl_178", 31 0, L_000001f093446668;  1 drivers
v000001f0933fd080_0 .net *"_ivl_180", 0 0, L_000001f09348f4d0;  1 drivers
L_000001f0934466b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fcf40_0 .net/2u *"_ivl_182", 5 0, L_000001f0934466b0;  1 drivers
v000001f0933fd3a0_0 .net *"_ivl_184", 0 0, L_000001f09348f890;  1 drivers
L_000001f0934466f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f0933fd440_0 .net/2u *"_ivl_186", 5 0, L_000001f0934466f8;  1 drivers
v000001f0933fc540_0 .net *"_ivl_188", 0 0, L_000001f0934a5000;  1 drivers
v000001f0933fc680_0 .net *"_ivl_19", 4 0, L_000001f093445230;  1 drivers
v000001f0933fda80_0 .net *"_ivl_191", 0 0, L_000001f093443010;  1 drivers
v000001f0933fd580_0 .net *"_ivl_193", 0 0, L_000001f093442d00;  1 drivers
L_000001f093446740 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f0933fcd60_0 .net/2u *"_ivl_194", 5 0, L_000001f093446740;  1 drivers
v000001f0933fdee0_0 .net *"_ivl_196", 0 0, L_000001f0934a4d80;  1 drivers
L_000001f093446788 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f0933fdf80_0 .net/2u *"_ivl_198", 31 0, L_000001f093446788;  1 drivers
L_000001f093445df8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fcc20_0 .net/2u *"_ivl_2", 5 0, L_000001f093445df8;  1 drivers
v000001f0933fdda0_0 .net *"_ivl_20", 4 0, L_000001f0934452d0;  1 drivers
v000001f0933fde40_0 .net *"_ivl_200", 31 0, L_000001f0934a4240;  1 drivers
v000001f0933fe020_0 .net *"_ivl_204", 31 0, L_000001f0934a4ec0;  1 drivers
L_000001f0934467d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fdb20_0 .net *"_ivl_207", 25 0, L_000001f0934467d0;  1 drivers
L_000001f093446818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fd120_0 .net/2u *"_ivl_208", 31 0, L_000001f093446818;  1 drivers
v000001f0933fe0c0_0 .net *"_ivl_210", 0 0, L_000001f0934a4740;  1 drivers
L_000001f093446860 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fd4e0_0 .net/2u *"_ivl_212", 5 0, L_000001f093446860;  1 drivers
v000001f0933fd8a0_0 .net *"_ivl_214", 0 0, L_000001f0934a5a00;  1 drivers
L_000001f0934468a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f0933fc900_0 .net/2u *"_ivl_216", 5 0, L_000001f0934468a8;  1 drivers
v000001f0933fd940_0 .net *"_ivl_218", 0 0, L_000001f0934a42e0;  1 drivers
v000001f0933fd1c0_0 .net *"_ivl_221", 0 0, L_000001f093442d70;  1 drivers
v000001f0933fc220_0 .net *"_ivl_223", 0 0, L_000001f093442de0;  1 drivers
L_000001f0934468f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f0933fc2c0_0 .net/2u *"_ivl_224", 5 0, L_000001f0934468f0;  1 drivers
v000001f0933fccc0_0 .net *"_ivl_226", 0 0, L_000001f0934a4560;  1 drivers
v000001f0933fce00_0 .net *"_ivl_228", 31 0, L_000001f0934a55a0;  1 drivers
v000001f0933fdbc0_0 .net *"_ivl_24", 0 0, L_000001f093443710;  1 drivers
L_000001f093445f18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f0933fcea0_0 .net/2u *"_ivl_26", 4 0, L_000001f093445f18;  1 drivers
v000001f0933fd620_0 .net *"_ivl_29", 4 0, L_000001f093445410;  1 drivers
v000001f0933fc360_0 .net *"_ivl_32", 0 0, L_000001f0934437f0;  1 drivers
L_000001f093445f60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f0933fcfe0_0 .net/2u *"_ivl_34", 4 0, L_000001f093445f60;  1 drivers
v000001f0933fca40_0 .net *"_ivl_37", 4 0, L_000001f093445690;  1 drivers
v000001f0933fc9a0_0 .net *"_ivl_40", 0 0, L_000001f093443940;  1 drivers
L_000001f093445fa8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fc5e0_0 .net/2u *"_ivl_42", 15 0, L_000001f093445fa8;  1 drivers
v000001f0933fc400_0 .net *"_ivl_45", 15 0, L_000001f09348e850;  1 drivers
v000001f0933fc7c0_0 .net *"_ivl_48", 0 0, L_000001f093443240;  1 drivers
v000001f0933fd9e0_0 .net *"_ivl_5", 5 0, L_000001f093444fb0;  1 drivers
L_000001f093445ff0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fd6c0_0 .net/2u *"_ivl_50", 36 0, L_000001f093445ff0;  1 drivers
L_000001f093446038 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fd260_0 .net/2u *"_ivl_52", 31 0, L_000001f093446038;  1 drivers
v000001f0933fd760_0 .net *"_ivl_55", 4 0, L_000001f09348fcf0;  1 drivers
v000001f0933fdc60_0 .net *"_ivl_56", 36 0, L_000001f09348e990;  1 drivers
v000001f0933fcae0_0 .net *"_ivl_58", 36 0, L_000001f09348efd0;  1 drivers
v000001f0933fd300_0 .net *"_ivl_62", 0 0, L_000001f0934430f0;  1 drivers
L_000001f093446080 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fd800_0 .net/2u *"_ivl_64", 5 0, L_000001f093446080;  1 drivers
v000001f0933fdd00_0 .net *"_ivl_67", 5 0, L_000001f09348f9d0;  1 drivers
v000001f0933fc4a0_0 .net *"_ivl_70", 0 0, L_000001f093443630;  1 drivers
L_000001f0934460c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fc720_0 .net/2u *"_ivl_72", 57 0, L_000001f0934460c8;  1 drivers
L_000001f093446110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f0933fc860_0 .net/2u *"_ivl_74", 31 0, L_000001f093446110;  1 drivers
v000001f093444ab0_0 .net *"_ivl_77", 25 0, L_000001f09348f570;  1 drivers
v000001f0934443d0_0 .net *"_ivl_78", 57 0, L_000001f09348ef30;  1 drivers
v000001f093444d30_0 .net *"_ivl_8", 0 0, L_000001f0934435c0;  1 drivers
v000001f093445c30_0 .net *"_ivl_80", 57 0, L_000001f09348f2f0;  1 drivers
L_000001f093446158 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f093444290_0 .net/2u *"_ivl_84", 31 0, L_000001f093446158;  1 drivers
L_000001f0934461a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f093444dd0_0 .net/2u *"_ivl_88", 5 0, L_000001f0934461a0;  1 drivers
v000001f093445b90_0 .net *"_ivl_90", 0 0, L_000001f09348ecb0;  1 drivers
L_000001f0934461e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f0934446f0_0 .net/2u *"_ivl_92", 5 0, L_000001f0934461e8;  1 drivers
v000001f093445cd0_0 .net *"_ivl_94", 0 0, L_000001f09348de50;  1 drivers
v000001f093444510_0 .net *"_ivl_97", 0 0, L_000001f0934434e0;  1 drivers
v000001f093444830_0 .net *"_ivl_98", 47 0, L_000001f09348fa70;  1 drivers
v000001f093445910_0 .net "adderResult", 31 0, L_000001f09348f6b0;  1 drivers
v000001f093443ed0_0 .net "address", 31 0, L_000001f09348fb10;  1 drivers
v000001f093445870_0 .net "clk", 0 0, L_000001f093442fa0;  alias, 1 drivers
v000001f093444790_0 .var "cycles_consumed", 31 0;
v000001f0934457d0_0 .net "extImm", 31 0, L_000001f09348f250;  1 drivers
v000001f093444150_0 .net "funct", 5 0, L_000001f09348f070;  1 drivers
v000001f093445730_0 .net "hlt", 0 0, v000001f0933c9ed0_0;  1 drivers
v000001f093444970_0 .net "imm", 15 0, L_000001f09348f930;  1 drivers
v000001f093443e30_0 .net "immediate", 31 0, L_000001f0934a46a0;  1 drivers
v000001f0934459b0_0 .net "input_clk", 0 0, v000001f0934455f0_0;  1 drivers
v000001f093445a50_0 .net "instruction", 31 0, L_000001f09348f750;  1 drivers
v000001f093444e70_0 .net "memoryReadData", 31 0, v000001f093441fc0_0;  1 drivers
v000001f093445550_0 .net "nextPC", 31 0, L_000001f09348f110;  1 drivers
v000001f093443f70_0 .net "opcode", 5 0, L_000001f093445050;  1 drivers
v000001f093444a10_0 .net "rd", 4 0, L_000001f093445370;  1 drivers
v000001f093444010_0 .net "readData1", 31 0, L_000001f093443a90;  1 drivers
v000001f0934440b0_0 .net "readData1_w", 31 0, L_000001f0934a5b40;  1 drivers
v000001f0934441f0_0 .net "readData2", 31 0, L_000001f093443860;  1 drivers
v000001f093445af0_0 .net "rs", 4 0, L_000001f0934454b0;  1 drivers
v000001f093444330_0 .net "rst", 0 0, v000001f093444bf0_0;  1 drivers
v000001f093444470_0 .net "rt", 4 0, L_000001f09348e2b0;  1 drivers
v000001f0934445b0_0 .net "shamt", 31 0, L_000001f09348e7b0;  1 drivers
v000001f0934450f0_0 .net "wire_instruction", 31 0, L_000001f0934438d0;  1 drivers
v000001f093444f10_0 .net "writeData", 31 0, L_000001f0934a5d20;  1 drivers
v000001f093444650_0 .net "zero", 0 0, L_000001f0934a4920;  1 drivers
L_000001f093444fb0 .part L_000001f09348f750, 26, 6;
L_000001f093445050 .functor MUXZ 6, L_000001f093444fb0, L_000001f093445df8, L_000001f093443b00, C4<>;
L_000001f093445190 .cmp/eq 6, L_000001f093445050, L_000001f093445e88;
L_000001f093445230 .part L_000001f09348f750, 11, 5;
L_000001f0934452d0 .functor MUXZ 5, L_000001f093445230, L_000001f093445ed0, L_000001f093445190, C4<>;
L_000001f093445370 .functor MUXZ 5, L_000001f0934452d0, L_000001f093445e40, L_000001f0934435c0, C4<>;
L_000001f093445410 .part L_000001f09348f750, 21, 5;
L_000001f0934454b0 .functor MUXZ 5, L_000001f093445410, L_000001f093445f18, L_000001f093443710, C4<>;
L_000001f093445690 .part L_000001f09348f750, 16, 5;
L_000001f09348e2b0 .functor MUXZ 5, L_000001f093445690, L_000001f093445f60, L_000001f0934437f0, C4<>;
L_000001f09348e850 .part L_000001f09348f750, 0, 16;
L_000001f09348f930 .functor MUXZ 16, L_000001f09348e850, L_000001f093445fa8, L_000001f093443940, C4<>;
L_000001f09348fcf0 .part L_000001f09348f750, 6, 5;
L_000001f09348e990 .concat [ 5 32 0 0], L_000001f09348fcf0, L_000001f093446038;
L_000001f09348efd0 .functor MUXZ 37, L_000001f09348e990, L_000001f093445ff0, L_000001f093443240, C4<>;
L_000001f09348e7b0 .part L_000001f09348efd0, 0, 32;
L_000001f09348f9d0 .part L_000001f09348f750, 0, 6;
L_000001f09348f070 .functor MUXZ 6, L_000001f09348f9d0, L_000001f093446080, L_000001f0934430f0, C4<>;
L_000001f09348f570 .part L_000001f09348f750, 0, 26;
L_000001f09348ef30 .concat [ 26 32 0 0], L_000001f09348f570, L_000001f093446110;
L_000001f09348f2f0 .functor MUXZ 58, L_000001f09348ef30, L_000001f0934460c8, L_000001f093443630, C4<>;
L_000001f09348fb10 .part L_000001f09348f2f0, 0, 32;
L_000001f09348f7f0 .arith/sum 32, v000001f093442100_0, L_000001f093446158;
L_000001f09348ecb0 .cmp/eq 6, L_000001f093445050, L_000001f0934461a0;
L_000001f09348de50 .cmp/eq 6, L_000001f093445050, L_000001f0934461e8;
L_000001f09348fa70 .concat [ 32 16 0 0], L_000001f09348fb10, L_000001f093446230;
L_000001f09348e170 .concat [ 6 26 0 0], L_000001f093445050, L_000001f093446278;
L_000001f09348df90 .cmp/eq 32, L_000001f09348e170, L_000001f0934462c0;
L_000001f09348e8f0 .cmp/eq 6, L_000001f09348f070, L_000001f093446308;
L_000001f09348ea30 .concat [ 32 16 0 0], L_000001f093443a90, L_000001f093446350;
L_000001f09348fbb0 .concat [ 32 16 0 0], v000001f093442100_0, L_000001f093446398;
L_000001f09348e3f0 .part L_000001f09348f930, 15, 1;
LS_000001f09348ead0_0_0 .concat [ 1 1 1 1], L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0;
LS_000001f09348ead0_0_4 .concat [ 1 1 1 1], L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0;
LS_000001f09348ead0_0_8 .concat [ 1 1 1 1], L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0;
LS_000001f09348ead0_0_12 .concat [ 1 1 1 1], L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0;
LS_000001f09348ead0_0_16 .concat [ 1 1 1 1], L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0;
LS_000001f09348ead0_0_20 .concat [ 1 1 1 1], L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0;
LS_000001f09348ead0_0_24 .concat [ 1 1 1 1], L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0;
LS_000001f09348ead0_0_28 .concat [ 1 1 1 1], L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0, L_000001f09348e3f0;
LS_000001f09348ead0_1_0 .concat [ 4 4 4 4], LS_000001f09348ead0_0_0, LS_000001f09348ead0_0_4, LS_000001f09348ead0_0_8, LS_000001f09348ead0_0_12;
LS_000001f09348ead0_1_4 .concat [ 4 4 4 4], LS_000001f09348ead0_0_16, LS_000001f09348ead0_0_20, LS_000001f09348ead0_0_24, LS_000001f09348ead0_0_28;
L_000001f09348ead0 .concat [ 16 16 0 0], LS_000001f09348ead0_1_0, LS_000001f09348ead0_1_4;
L_000001f09348eb70 .concat [ 16 32 0 0], L_000001f09348f930, L_000001f09348ead0;
L_000001f09348ec10 .arith/sum 48, L_000001f09348fbb0, L_000001f09348eb70;
L_000001f09348f1b0 .functor MUXZ 48, L_000001f09348ec10, L_000001f09348ea30, L_000001f093443b70, C4<>;
L_000001f09348f390 .functor MUXZ 48, L_000001f09348f1b0, L_000001f09348fa70, L_000001f0934434e0, C4<>;
L_000001f09348f6b0 .part L_000001f09348f390, 0, 32;
L_000001f09348f110 .functor MUXZ 32, L_000001f09348f7f0, L_000001f09348f6b0, v000001f0934424c0_0, C4<>;
L_000001f09348f750 .functor MUXZ 32, L_000001f0934438d0, L_000001f093446428, L_000001f0934439b0, C4<>;
L_000001f09348e210 .cmp/eq 6, L_000001f093445050, L_000001f093446500;
L_000001f09348e350 .cmp/eq 6, L_000001f093445050, L_000001f093446548;
L_000001f09348e490 .cmp/eq 6, L_000001f093445050, L_000001f093446590;
L_000001f09348ee90 .concat [ 16 16 0 0], L_000001f09348f930, L_000001f0934465d8;
L_000001f09348f610 .part L_000001f09348f930, 15, 1;
LS_000001f09348e5d0_0_0 .concat [ 1 1 1 1], L_000001f09348f610, L_000001f09348f610, L_000001f09348f610, L_000001f09348f610;
LS_000001f09348e5d0_0_4 .concat [ 1 1 1 1], L_000001f09348f610, L_000001f09348f610, L_000001f09348f610, L_000001f09348f610;
LS_000001f09348e5d0_0_8 .concat [ 1 1 1 1], L_000001f09348f610, L_000001f09348f610, L_000001f09348f610, L_000001f09348f610;
LS_000001f09348e5d0_0_12 .concat [ 1 1 1 1], L_000001f09348f610, L_000001f09348f610, L_000001f09348f610, L_000001f09348f610;
L_000001f09348e5d0 .concat [ 4 4 4 4], LS_000001f09348e5d0_0_0, LS_000001f09348e5d0_0_4, LS_000001f09348e5d0_0_8, LS_000001f09348e5d0_0_12;
L_000001f09348e670 .concat [ 16 16 0 0], L_000001f09348f930, L_000001f09348e5d0;
L_000001f09348f250 .functor MUXZ 32, L_000001f09348e670, L_000001f09348ee90, L_000001f0934436a0, C4<>;
L_000001f09348e710 .concat [ 6 26 0 0], L_000001f093445050, L_000001f093446620;
L_000001f09348f4d0 .cmp/eq 32, L_000001f09348e710, L_000001f093446668;
L_000001f09348f890 .cmp/eq 6, L_000001f09348f070, L_000001f0934466b0;
L_000001f0934a5000 .cmp/eq 6, L_000001f09348f070, L_000001f0934466f8;
L_000001f0934a4d80 .cmp/eq 6, L_000001f093445050, L_000001f093446740;
L_000001f0934a4240 .functor MUXZ 32, L_000001f09348f250, L_000001f093446788, L_000001f0934a4d80, C4<>;
L_000001f0934a46a0 .functor MUXZ 32, L_000001f0934a4240, L_000001f09348e7b0, L_000001f093442d00, C4<>;
L_000001f0934a4ec0 .concat [ 6 26 0 0], L_000001f093445050, L_000001f0934467d0;
L_000001f0934a4740 .cmp/eq 32, L_000001f0934a4ec0, L_000001f093446818;
L_000001f0934a5a00 .cmp/eq 6, L_000001f09348f070, L_000001f093446860;
L_000001f0934a42e0 .cmp/eq 6, L_000001f09348f070, L_000001f0934468a8;
L_000001f0934a4560 .cmp/eq 6, L_000001f093445050, L_000001f0934468f0;
L_000001f0934a55a0 .functor MUXZ 32, L_000001f093443a90, v000001f093442100_0, L_000001f0934a4560, C4<>;
L_000001f0934a5b40 .functor MUXZ 32, L_000001f0934a55a0, L_000001f093443860, L_000001f093442de0, C4<>;
S_000001f093366b90 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f0933d0fc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f093443a20 .functor NOT 1, v000001f0933ca150_0, C4<0>, C4<0>, C4<0>;
v000001f0933c9d90_0 .net *"_ivl_0", 0 0, L_000001f093443a20;  1 drivers
v000001f0933c8cb0_0 .net "in1", 31 0, L_000001f093443860;  alias, 1 drivers
v000001f0933c97f0_0 .net "in2", 31 0, L_000001f0934a46a0;  alias, 1 drivers
v000001f0933c8f30_0 .net "out", 31 0, L_000001f0934a5c80;  alias, 1 drivers
v000001f0933c8fd0_0 .net "s", 0 0, v000001f0933ca150_0;  alias, 1 drivers
L_000001f0934a5c80 .functor MUXZ 32, L_000001f0934a46a0, L_000001f093443860, L_000001f093443a20, C4<>;
S_000001f0933650b0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f0934400b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f0934400e8 .param/l "add" 0 4 5, C4<100000>;
P_000001f093440120 .param/l "addi" 0 4 8, C4<001000>;
P_000001f093440158 .param/l "addu" 0 4 5, C4<100001>;
P_000001f093440190 .param/l "and_" 0 4 5, C4<100100>;
P_000001f0934401c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f093440200 .param/l "beq" 0 4 10, C4<000100>;
P_000001f093440238 .param/l "bne" 0 4 10, C4<000101>;
P_000001f093440270 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f0934402a8 .param/l "j" 0 4 12, C4<000010>;
P_000001f0934402e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f093440318 .param/l "jr" 0 4 6, C4<001000>;
P_000001f093440350 .param/l "lw" 0 4 8, C4<100011>;
P_000001f093440388 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f0934403c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f0934403f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f093440430 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f093440468 .param/l "sll" 0 4 6, C4<000000>;
P_000001f0934404a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f0934404d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f093440510 .param/l "srl" 0 4 6, C4<000010>;
P_000001f093440548 .param/l "sub" 0 4 5, C4<100010>;
P_000001f093440580 .param/l "subu" 0 4 5, C4<100011>;
P_000001f0934405b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f0934405f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f093440628 .param/l "xori" 0 4 8, C4<001110>;
v000001f0933ca0b0_0 .var "ALUOp", 3 0;
v000001f0933ca150_0 .var "ALUSrc", 0 0;
v000001f0933c9a70_0 .var "MemReadEn", 0 0;
v000001f0933c9930_0 .var "MemWriteEn", 0 0;
v000001f0933c9b10_0 .var "MemtoReg", 0 0;
v000001f0933c9070_0 .var "RegDst", 0 0;
v000001f0933c91b0_0 .var "RegWriteEn", 0 0;
v000001f0933c9110_0 .net "funct", 5 0, L_000001f09348f070;  alias, 1 drivers
v000001f0933c9ed0_0 .var "hlt", 0 0;
v000001f0933c92f0_0 .net "opcode", 5 0, L_000001f093445050;  alias, 1 drivers
v000001f0933c9430_0 .net "rst", 0 0, v000001f093444bf0_0;  alias, 1 drivers
E_000001f0933d11c0 .event anyedge, v000001f0933c9430_0, v000001f0933c92f0_0, v000001f0933c9110_0;
S_000001f093365240 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f0933d1880 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f0934438d0 .functor BUFZ 32, L_000001f09348f430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f0933c99d0_0 .net "Data_Out", 31 0, L_000001f0934438d0;  alias, 1 drivers
v000001f0933c9bb0 .array "InstMem", 2047 0, 31 0;
v000001f0933ca650_0 .net *"_ivl_0", 31 0, L_000001f09348f430;  1 drivers
v000001f0933ca290_0 .net *"_ivl_3", 10 0, L_000001f09348ed50;  1 drivers
v000001f0933c9c50_0 .net *"_ivl_4", 12 0, L_000001f09348fc50;  1 drivers
L_000001f0934463e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0933c9e30_0 .net *"_ivl_7", 1 0, L_000001f0934463e0;  1 drivers
v000001f0933c9cf0_0 .net "addr", 31 0, v000001f093442100_0;  alias, 1 drivers
v000001f0933ca330_0 .var/i "i", 31 0;
L_000001f09348f430 .array/port v000001f0933c9bb0, L_000001f09348fc50;
L_000001f09348ed50 .part v000001f093442100_0, 0, 11;
L_000001f09348fc50 .concat [ 11 2 0 0], L_000001f09348ed50, L_000001f0934463e0;
S_000001f09334f450 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f093443a90 .functor BUFZ 32, L_000001f09348e530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f093443860 .functor BUFZ 32, L_000001f09348e030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f0933ca5b0_0 .net *"_ivl_0", 31 0, L_000001f09348e530;  1 drivers
v000001f0933ca6f0_0 .net *"_ivl_10", 6 0, L_000001f09348e0d0;  1 drivers
L_000001f0934464b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0933a8070_0 .net *"_ivl_13", 1 0, L_000001f0934464b8;  1 drivers
v000001f0933a6db0_0 .net *"_ivl_2", 6 0, L_000001f09348edf0;  1 drivers
L_000001f093446470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0934415c0_0 .net *"_ivl_5", 1 0, L_000001f093446470;  1 drivers
v000001f093440ee0_0 .net *"_ivl_8", 31 0, L_000001f09348e030;  1 drivers
v000001f093440da0_0 .net "clk", 0 0, L_000001f093442fa0;  alias, 1 drivers
v000001f093441b60_0 .var/i "i", 31 0;
v000001f0934409e0_0 .net "readData1", 31 0, L_000001f093443a90;  alias, 1 drivers
v000001f093441c00_0 .net "readData2", 31 0, L_000001f093443860;  alias, 1 drivers
v000001f093440e40_0 .net "readRegister1", 4 0, L_000001f0934454b0;  alias, 1 drivers
v000001f093441340_0 .net "readRegister2", 4 0, L_000001f09348e2b0;  alias, 1 drivers
v000001f093441de0 .array "registers", 31 0, 31 0;
v000001f093440b20_0 .net "rst", 0 0, v000001f093444bf0_0;  alias, 1 drivers
v000001f0934421a0_0 .net "we", 0 0, v000001f0933c91b0_0;  alias, 1 drivers
v000001f093442380_0 .net "writeData", 31 0, L_000001f0934a5d20;  alias, 1 drivers
v000001f093440d00_0 .net "writeRegister", 4 0, L_000001f09348def0;  alias, 1 drivers
E_000001f0933d18c0/0 .event negedge, v000001f0933c9430_0;
E_000001f0933d18c0/1 .event posedge, v000001f093440da0_0;
E_000001f0933d18c0 .event/or E_000001f0933d18c0/0, E_000001f0933d18c0/1;
L_000001f09348e530 .array/port v000001f093441de0, L_000001f09348edf0;
L_000001f09348edf0 .concat [ 5 2 0 0], L_000001f0934454b0, L_000001f093446470;
L_000001f09348e030 .array/port v000001f093441de0, L_000001f09348e0d0;
L_000001f09348e0d0 .concat [ 5 2 0 0], L_000001f09348e2b0, L_000001f0934464b8;
S_000001f09334f5e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f09334f450;
 .timescale 0 0;
v000001f0933ca470_0 .var/i "i", 31 0;
S_000001f093395ef0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f0933d2b00 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f093443550 .functor NOT 1, v000001f0933c9070_0, C4<0>, C4<0>, C4<0>;
v000001f093441480_0 .net *"_ivl_0", 0 0, L_000001f093443550;  1 drivers
v000001f093441840_0 .net "in1", 4 0, L_000001f09348e2b0;  alias, 1 drivers
v000001f093441520_0 .net "in2", 4 0, L_000001f093445370;  alias, 1 drivers
v000001f093442420_0 .net "out", 4 0, L_000001f09348def0;  alias, 1 drivers
v000001f093441660_0 .net "s", 0 0, v000001f0933c9070_0;  alias, 1 drivers
L_000001f09348def0 .functor MUXZ 5, L_000001f093445370, L_000001f09348e2b0, L_000001f093443550, C4<>;
S_000001f093396080 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f0933d2840 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f093442e50 .functor NOT 1, v000001f0933c9b10_0, C4<0>, C4<0>, C4<0>;
v000001f093441ca0_0 .net *"_ivl_0", 0 0, L_000001f093442e50;  1 drivers
v000001f0934417a0_0 .net "in1", 31 0, v000001f0934410c0_0;  alias, 1 drivers
v000001f093442560_0 .net "in2", 31 0, v000001f093441fc0_0;  alias, 1 drivers
v000001f093440f80_0 .net "out", 31 0, L_000001f0934a5d20;  alias, 1 drivers
v000001f093441e80_0 .net "s", 0 0, v000001f0933c9b10_0;  alias, 1 drivers
L_000001f0934a5d20 .functor MUXZ 32, v000001f093441fc0_0, v000001f0934410c0_0, L_000001f093442e50, C4<>;
S_000001f0933805a0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f093380730 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f093380768 .param/l "AND" 0 9 12, C4<0010>;
P_000001f0933807a0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f0933807d8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f093380810 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f093380848 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f093380880 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f0933808b8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f0933808f0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f093380928 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f093380960 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f093380998 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f093446938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f093441200_0 .net/2u *"_ivl_0", 31 0, L_000001f093446938;  1 drivers
v000001f093441160_0 .net "opSel", 3 0, v000001f0933ca0b0_0;  alias, 1 drivers
v000001f093440a80_0 .net "operand1", 31 0, L_000001f0934a5b40;  alias, 1 drivers
v000001f0934413e0_0 .net "operand2", 31 0, L_000001f0934a5c80;  alias, 1 drivers
v000001f0934410c0_0 .var "result", 31 0;
v000001f093441d40_0 .net "zero", 0 0, L_000001f0934a4920;  alias, 1 drivers
E_000001f0933d2400 .event anyedge, v000001f0933ca0b0_0, v000001f093440a80_0, v000001f0933c8f30_0;
L_000001f0934a4920 .cmp/eq 32, v000001f0934410c0_0, L_000001f093446938;
S_000001f093346ac0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f093442680 .param/l "RType" 0 4 2, C4<000000>;
P_000001f0934426b8 .param/l "add" 0 4 5, C4<100000>;
P_000001f0934426f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f093442728 .param/l "addu" 0 4 5, C4<100001>;
P_000001f093442760 .param/l "and_" 0 4 5, C4<100100>;
P_000001f093442798 .param/l "andi" 0 4 8, C4<001100>;
P_000001f0934427d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f093442808 .param/l "bne" 0 4 10, C4<000101>;
P_000001f093442840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f093442878 .param/l "j" 0 4 12, C4<000010>;
P_000001f0934428b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f0934428e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f093442920 .param/l "lw" 0 4 8, C4<100011>;
P_000001f093442958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f093442990 .param/l "or_" 0 4 5, C4<100101>;
P_000001f0934429c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f093442a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f093442a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001f093442a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001f093442aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f093442ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f093442b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001f093442b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001f093442b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001f093442bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f093442bf8 .param/l "xori" 0 4 8, C4<001110>;
v000001f0934424c0_0 .var "PCsrc", 0 0;
v000001f093441020_0 .net "funct", 5 0, L_000001f09348f070;  alias, 1 drivers
v000001f0934406c0_0 .net "opcode", 5 0, L_000001f093445050;  alias, 1 drivers
v000001f093441700_0 .net "operand1", 31 0, L_000001f093443a90;  alias, 1 drivers
v000001f0934412a0_0 .net "operand2", 31 0, L_000001f0934a5c80;  alias, 1 drivers
v000001f093440760_0 .net "rst", 0 0, v000001f093444bf0_0;  alias, 1 drivers
E_000001f0933d1b80/0 .event anyedge, v000001f0933c9430_0, v000001f0933c92f0_0, v000001f0934409e0_0, v000001f0933c8f30_0;
E_000001f0933d1b80/1 .event anyedge, v000001f0933c9110_0;
E_000001f0933d1b80 .event/or E_000001f0933d1b80/0, E_000001f0933d1b80/1;
S_000001f093346c50 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f093440800 .array "DataMem", 2047 0, 31 0;
v000001f093441ac0_0 .net "address", 31 0, v000001f0934410c0_0;  alias, 1 drivers
v000001f0934418e0_0 .net "clock", 0 0, L_000001f093443080;  1 drivers
v000001f093441980_0 .net "data", 31 0, L_000001f093443860;  alias, 1 drivers
v000001f093441a20_0 .var/i "i", 31 0;
v000001f093441fc0_0 .var "q", 31 0;
v000001f0934408a0_0 .net "rden", 0 0, v000001f0933c9a70_0;  alias, 1 drivers
v000001f093441f20_0 .net "wren", 0 0, v000001f0933c9930_0;  alias, 1 drivers
E_000001f0933d2040 .event posedge, v000001f0934418e0_0;
S_000001f093443c50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f093366a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f0933d2900 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f093442060_0 .net "PCin", 31 0, L_000001f09348f110;  alias, 1 drivers
v000001f093442100_0 .var "PCout", 31 0;
v000001f093442240_0 .net "clk", 0 0, L_000001f093442fa0;  alias, 1 drivers
v000001f0934422e0_0 .net "rst", 0 0, v000001f093444bf0_0;  alias, 1 drivers
    .scope S_000001f093346ac0;
T_0 ;
    %wait E_000001f0933d1b80;
    %load/vec4 v000001f093440760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0934424c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f0934406c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f093441700_0;
    %load/vec4 v000001f0934412a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f0934406c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f093441700_0;
    %load/vec4 v000001f0934412a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f0934406c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f0934406c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f0934406c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f093441020_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f0934424c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f093443c50;
T_1 ;
    %wait E_000001f0933d18c0;
    %load/vec4 v000001f0934422e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f093442100_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f093442060_0;
    %assign/vec4 v000001f093442100_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f093365240;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f0933ca330_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f0933ca330_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f0933ca330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %load/vec4 v000001f0933ca330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f0933ca330_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f0933c9bb0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f0933650b0;
T_3 ;
    %wait E_000001f0933d11c0;
    %load/vec4 v000001f0933c9430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f0933c9ed0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f0933c9930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f0933c9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f0933c9a70_0, 0;
    %assign/vec4 v000001f0933c9070_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f0933c9ed0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f0933ca0b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f0933ca150_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f0933c91b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f0933c9930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f0933c9b10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f0933c9a70_0, 0, 1;
    %store/vec4 v000001f0933c9070_0, 0, 1;
    %load/vec4 v000001f0933c92f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c9ed0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c9070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %load/vec4 v000001f0933c9110_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c9070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0933c9070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c9b10_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933c9930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f0933ca150_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f0933ca0b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f09334f450;
T_4 ;
    %wait E_000001f0933d18c0;
    %fork t_1, S_000001f09334f5e0;
    %jmp t_0;
    .scope S_000001f09334f5e0;
t_1 ;
    %load/vec4 v000001f093440b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f0933ca470_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f0933ca470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f0933ca470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093441de0, 0, 4;
    %load/vec4 v000001f0933ca470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f0933ca470_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f0934421a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f093442380_0;
    %load/vec4 v000001f093440d00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093441de0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093441de0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f09334f450;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f09334f450;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f093441b60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f093441b60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f093441b60_0;
    %ix/getv/s 4, v000001f093441b60_0;
    %load/vec4a v000001f093441de0, 4;
    %ix/getv/s 4, v000001f093441b60_0;
    %load/vec4a v000001f093441de0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f093441b60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f093441b60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f0933805a0;
T_6 ;
    %wait E_000001f0933d2400;
    %load/vec4 v000001f093441160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f093440a80_0;
    %load/vec4 v000001f0934413e0_0;
    %add;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f093440a80_0;
    %load/vec4 v000001f0934413e0_0;
    %sub;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f093440a80_0;
    %load/vec4 v000001f0934413e0_0;
    %and;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f093440a80_0;
    %load/vec4 v000001f0934413e0_0;
    %or;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f093440a80_0;
    %load/vec4 v000001f0934413e0_0;
    %xor;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f093440a80_0;
    %load/vec4 v000001f0934413e0_0;
    %or;
    %inv;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f093440a80_0;
    %load/vec4 v000001f0934413e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f0934413e0_0;
    %load/vec4 v000001f093440a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f093440a80_0;
    %ix/getv 4, v000001f0934413e0_0;
    %shiftl 4;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f093440a80_0;
    %ix/getv 4, v000001f0934413e0_0;
    %shiftr 4;
    %assign/vec4 v000001f0934410c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f093346c50;
T_7 ;
    %wait E_000001f0933d2040;
    %load/vec4 v000001f0934408a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f093441ac0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001f093440800, 4;
    %assign/vec4 v000001f093441fc0_0, 0;
T_7.0 ;
    %load/vec4 v000001f093441f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f093441980_0;
    %ix/getv 3, v000001f093441ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f093346c50;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f093441a20_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f093441a20_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f093441a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %load/vec4 v000001f093441a20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f093441a20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f093440800, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f093346c50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f093441a20_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f093441a20_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f093441a20_0;
    %load/vec4a v000001f093440800, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f093441a20_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f093441a20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f093441a20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f093366a00;
T_10 ;
    %wait E_000001f0933d18c0;
    %load/vec4 v000001f093444330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f093444790_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f093444790_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f093444790_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f0933c41c0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0934455f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f093444bf0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f0933c41c0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f0934455f0_0;
    %inv;
    %assign/vec4 v000001f0934455f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f0933c41c0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f093444bf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f093444bf0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001f093444c90_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
