// Generated by CIRCT 42e53322a
module stream_demux_N_OUP3(	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:2:3
  input        inp_valid_i,	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:2:37
  input  [1:0] oup_sel_i,	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:2:59
  input  [2:0] oup_ready_i,	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:2:79
  output       inp_ready_o,	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:2:102
  output [2:0] oup_valid_o	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:2:124
);

  wire N14 = ~(oup_sel_i[0]) & ~(oup_sel_i[1]);	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10
  assign inp_ready_o =
    N14 ? oup_ready_i[0] : oup_sel_i[0] ? oup_ready_i[1] : oup_sel_i[1] & oup_ready_i[2];	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:4:10, :5:10, :8:10, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :21:5
  assign oup_valid_o =
    {~(oup_sel_i[0]) & oup_sel_i[1] & inp_valid_i,
     oup_sel_i[0] & ~(oup_sel_i[1]) & inp_valid_i,
     N14 & inp_valid_i};	// /tmp/tmp.NuQUclvf8H/11586_OpenABC_leaf_level_verilog_nangate45_ariane133_stream_demux_N_OUP3.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :11:10, :13:10, :20:11, :21:5
endmodule

