Partition Merge report for vgatest
Sun Jun 26 17:39:58 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Sun Jun 26 17:39:58 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; vgatest                                     ;
; Top-level Entity Name           ; vgatest                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 7305                                        ;
; Total pins                      ; 16                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 360,448                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                ; Details                                                                                                                                                        ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; refresh_divider:inst8|rclock~reg0                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; refresh_divider:inst8|rclock                                     ; N/A                                                                                                                                                            ;
; refresh_divider:inst8|rclock~reg0                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; refresh_divider:inst8|rclock                                     ; N/A                                                                                                                                                            ;
; snake:inst9|headX[0]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[0]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[1]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[1]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[2]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[2]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[3]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[3]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[4]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headX[4]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[0]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[0]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[1]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[1]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[2]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[2]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[3]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[3]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[4]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; snake:inst9|headY[4]                                                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                              ; N/A                                                                                                                                                            ;
; pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
+--------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5414  ; 62               ; 333                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 10872 ; 91               ; 288                            ; 0                              ;
;     -- 7 input functions                    ; 1     ; 1                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 2450  ; 12               ; 61                             ; 0                              ;
;     -- 5 input functions                    ; 955   ; 24               ; 57                             ; 0                              ;
;     -- 4 input functions                    ; 545   ; 15               ; 25                             ; 0                              ;
;     -- <=3 input functions                  ; 6921  ; 39               ; 145                            ; 0                              ;
; Memory ALUT usage                           ; 0     ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0     ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 6657  ; 90               ; 558                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
;                                             ;       ;                  ;                                ;                                ;
; I/O pins                                    ; 15    ; 0                ; 0                              ; 1                              ;
; I/O registers                               ; 0     ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 0     ; 0                ; 360448                         ; 0                              ;
; Total block memory implementation bits      ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0     ; 0                ; 0                              ; 1                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 49    ; 133              ; 982                            ; 1                              ;
;     -- Registered Input Connections         ; 49    ; 109              ; 617                            ; 0                              ;
;     -- Output Connections                   ; 22    ; 287              ; 34                             ; 822                            ;
;     -- Registered Output Connections        ; 2     ; 287              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 57709 ; 928              ; 4542                           ; 834                            ;
;     -- Registered Connections               ; 26752 ; 749              ; 3014                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 0                ; 22                             ; 49                             ;
;     -- sld_hub:auto_hub                     ; 0     ; 20               ; 278                            ; 122                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 22    ; 278              ; 64                             ; 652                            ;
;     -- hard_block:auto_generated_inst       ; 49    ; 122              ; 652                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 5     ; 45               ; 101                            ; 5                              ;
;     -- Output Ports                         ; 16    ; 62               ; 37                             ; 11                             ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 13               ; 28                             ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 29               ; 23                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 0                ; 35                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 17                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 25               ; 14                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 30               ; 28                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 29               ; 25                             ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                               ;
+-----------------------------------+-----------+---------------+----------+-------------+
; Name                              ; Partition ; Type          ; Location ; Status      ;
+-----------------------------------+-----------+---------------+----------+-------------+
; altera_reserved_tck               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; bpin0                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- bpin0                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- bpin0~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; bpin1                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- bpin1                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- bpin1~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; bpin2                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- bpin2                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- bpin2~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; bpin3                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- bpin3                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- bpin3~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; clock                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- clock                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clock~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; data                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- data                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- data~input                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; gpin0                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- gpin0                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- gpin0~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; gpin1                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- gpin1                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- gpin1~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; gpin2                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- gpin2                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- gpin2~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; gpin3                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- gpin3                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- gpin3~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; hs                                ; Top       ; Output Port   ; n/a      ;             ;
;     -- hs                         ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- hs~output                  ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; pre_syn.bp.inst8_rclock~reg0      ; Top       ; Output Port   ; n/a      ;             ;
;                                   ;           ;               ;          ;             ;
; rpin0                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- rpin0                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- rpin0~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; rpin1                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- rpin1                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- rpin1~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; rpin2                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- rpin2                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- rpin2~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; rpin3                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- rpin3                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- rpin3~output               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; vs                                ; Top       ; Output Port   ; n/a      ;             ;
;     -- vs                         ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- vs~output                  ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
+-----------------------------------+-----------+---------------+----------+-------------+


+----------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                     ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6963                         ;
;                                             ;                              ;
; Combinational ALUT usage for logic          ; 11251                        ;
;     -- 7 input functions                    ; 2                            ;
;     -- 6 input functions                    ; 2523                         ;
;     -- 5 input functions                    ; 1036                         ;
;     -- 4 input functions                    ; 585                          ;
;     -- <=3 input functions                  ; 7105                         ;
;                                             ;                              ;
; Dedicated logic registers                   ; 7305                         ;
;                                             ;                              ;
; I/O pins                                    ; 16                           ;
; Total MLAB memory bits                      ; 0                            ;
; Total block memory bits                     ; 360448                       ;
;                                             ;                              ;
; Total DSP Blocks                            ; 0                            ;
;                                             ;                              ;
; Total PLLs                                  ; 1                            ;
;     -- PLLs                                 ; 1                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; refresh_divider:inst8|rclock ;
; Maximum fan-out                             ; 6611                         ;
; Total fan-out                               ; 62815                        ;
; Average fan-out                             ; 3.37                         ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 11           ; 32768        ; 11           ; 360448 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Jun 26 17:39:55 2016
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off vgatest -c vgatest --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 35 of its 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 20 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning: RST port on the PLL is not properly connected on instance pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/altera_lite/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data"
Info (21057): Implemented 11765 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 11699 logic cells
    Info (21064): Implemented 44 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 932 megabytes
    Info: Processing ended: Sun Jun 26 17:39:58 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


