	component fir is
		port (
			coeff_in_address : in  std_logic_vector(5 downto 0)   := (others => 'X'); -- address
			coeff_in_read    : in  std_logic                      := 'X';             -- read
			coeff_out_valid  : out std_logic_vector(0 downto 0);                      -- readdatavalid
			coeff_out_data   : out std_logic_vector(15 downto 0);                     -- readdata
			coeff_in_we      : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- write
			coeff_in_data    : in  std_logic_vector(15 downto 0)  := (others => 'X'); -- writedata
			ast_sink_data    : in  std_logic_vector(79 downto 0)  := (others => 'X'); -- data
			ast_sink_valid   : in  std_logic                      := 'X';             -- valid
			ast_sink_error   : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- error
			ast_source_data  : out std_logic_vector(219 downto 0);                    -- data
			ast_source_valid : out std_logic;                                         -- valid
			ast_source_error : out std_logic_vector(1 downto 0);                      -- error
			clk              : in  std_logic                      := 'X';             -- clk
			coeff_in_clk     : in  std_logic                      := 'X';             -- clk
			coeff_in_areset  : in  std_logic                      := 'X';             -- reset_n
			reset_n          : in  std_logic                      := 'X'              -- reset_n
		);
	end component fir;

