INFO-FLOW: Workspace D:/subham/newcastle/project/learn/dct_prj/solution1 opened at Thu Apr 06 14:59:45 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: D:/xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.692 sec.
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.823 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 0.927 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.138 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.054 seconds; current allocated memory: 104.895 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp -foptimization-record-file=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.cpp.clang.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.cpp.clang.err.log 
Command       ap_eval done; 1.194 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
Execute       set_directive_top dct -name=dct 
Execute       source D:/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/clang.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.445 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/.systemc_flag -fix-errors D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.399 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/all.directive.json -fix-errors D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.458 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.247 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.313 sec.
Command       clang_tidy done; 0.315 sec.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.357 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I D:/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.clang.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.427 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.955 seconds; current allocated memory: 105.621 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.g.bc"  
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.g.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.161 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.162 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.522 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.524 sec.
Execute       run_link_or_opt -opt -out D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dct -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dct -reflow-float-conversion -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.935 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.936 sec.
Execute       run_link_or_opt -out D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dct 
Execute         ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dct -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dct -mllvm -hls-db-dir -mllvm D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -x ir D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.366 sec.
Execute       source D:/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-178] Inlining function 'dct_1d(short*, short*)' into 'dct_2d(short (*) [8], short (*) [8])' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'read_data(short*, short (*) [8])' into 'dct' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'dct_2d(short (*) [8], short (*) [8])' into 'dct' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'write_data(short (*) [8], short*)' into 'dct' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0)
WARNING: [HLS 214-368] interface mode 'ap_none' with wrong type 'i16*' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/../../../kernel.xml -> D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.403 seconds; current allocated memory: 107.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 107.527 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dct -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.0.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.133 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 115.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.1.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 117.398 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.g.1.bc to D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.o.1.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'dct' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Row_Inner_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DCT_Outer_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Xpose_Col_Inner_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43) in function 'dct' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'dct' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'dct' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'dct' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'dct' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DCT_Inner_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:21) in function 'dct' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'dct' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'buf_2d_in' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
Command         transform done; 0.191 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'dct' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 141.340 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.o.2.bc -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:13) in function 'dct'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43:16) in function 'dct'.
INFO: [HLS 200-472] Inferring partial write operation for 'buf_2d_in[0]' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_outbuf' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34:14)
INFO: [HLS 200-472] Inferring partial write operation for 'col_inbuf' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55:26)
INFO: [HLS 200-472] Inferring partial write operation for 'buf_2d_out' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66:26)
Command         transform done; 0.199 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 187.977 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.672 sec.
Command     elaborate done; 9.044 sec.
Execute     ap_eval exec zip -j D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.109 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
Execute       ap_set_top_model dct 
Execute       get_model_list dct -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dct 
Execute       preproc_iomode -model dct_Pipeline_WR_Loop_Row 
Execute       preproc_iomode -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       preproc_iomode -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       preproc_iomode -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       preproc_iomode -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       preproc_iomode -model dct_Pipeline_RD_Loop_Row 
Execute       get_model_list dct -filter all-wo-channel 
INFO-FLOW: Model list for configure: dct_Pipeline_RD_Loop_Row dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row dct
INFO-FLOW: Configuring Module : dct_Pipeline_RD_Loop_Row ...
Execute       set_default_model dct_Pipeline_RD_Loop_Row 
Execute       apply_spec_resource_limit dct_Pipeline_RD_Loop_Row 
INFO-FLOW: Configuring Module : dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop ...
Execute       set_default_model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       apply_spec_resource_limit dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
INFO-FLOW: Configuring Module : dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop ...
Execute       set_default_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       apply_spec_resource_limit dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO-FLOW: Configuring Module : dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop ...
Execute       set_default_model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       apply_spec_resource_limit dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
INFO-FLOW: Configuring Module : dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop ...
Execute       set_default_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       apply_spec_resource_limit dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO-FLOW: Configuring Module : dct_Pipeline_WR_Loop_Row ...
Execute       set_default_model dct_Pipeline_WR_Loop_Row 
Execute       apply_spec_resource_limit dct_Pipeline_WR_Loop_Row 
INFO-FLOW: Configuring Module : dct ...
Execute       set_default_model dct 
Execute       apply_spec_resource_limit dct 
INFO-FLOW: Model list for preprocess: dct_Pipeline_RD_Loop_Row dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row dct
INFO-FLOW: Preprocessing Module: dct_Pipeline_RD_Loop_Row ...
Execute       set_default_model dct_Pipeline_RD_Loop_Row 
Execute       cdfg_preprocess -model dct_Pipeline_RD_Loop_Row 
Execute       rtl_gen_preprocess dct_Pipeline_RD_Loop_Row 
INFO-FLOW: Preprocessing Module: dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop ...
Execute       set_default_model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       cdfg_preprocess -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       rtl_gen_preprocess dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
INFO-FLOW: Preprocessing Module: dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop ...
Execute       set_default_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       cdfg_preprocess -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       rtl_gen_preprocess dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO-FLOW: Preprocessing Module: dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop ...
Execute       set_default_model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       cdfg_preprocess -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       rtl_gen_preprocess dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
INFO-FLOW: Preprocessing Module: dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop ...
Execute       set_default_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       cdfg_preprocess -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       rtl_gen_preprocess dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO-FLOW: Preprocessing Module: dct_Pipeline_WR_Loop_Row ...
Execute       set_default_model dct_Pipeline_WR_Loop_Row 
Execute       cdfg_preprocess -model dct_Pipeline_WR_Loop_Row 
Execute       rtl_gen_preprocess dct_Pipeline_WR_Loop_Row 
INFO-FLOW: Preprocessing Module: dct ...
Execute       set_default_model dct 
Execute       cdfg_preprocess -model dct 
Execute       rtl_gen_preprocess dct 
INFO-FLOW: Model list for synthesis: dct_Pipeline_RD_Loop_Row dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row dct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_Pipeline_RD_Loop_Row 
Execute       schedule -model dct_Pipeline_RD_Loop_Row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 192.949 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_RD_Loop_Row.
Execute       set_default_model dct_Pipeline_RD_Loop_Row 
Execute       bind -model dct_Pipeline_RD_Loop_Row 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 194.129 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_RD_Loop_Row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       schedule -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 194.988 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.
Execute       set_default_model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       bind -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 195.152 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       schedule -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'col_inbuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 195.594 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.
Execute       set_default_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       bind -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 195.613 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       schedule -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln31_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'col_inbuf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.153 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 196.816 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.
Execute       set_default_model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       bind -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 197.227 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       schedule -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buf_2d_out'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 197.633 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.
Execute       set_default_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       bind -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 197.637 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_Pipeline_WR_Loop_Row 
Execute       schedule -model dct_Pipeline_WR_Loop_Row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'buf_2d_out'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 198.109 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.sched.adb -f 
INFO-FLOW: Finish scheduling dct_Pipeline_WR_Loop_Row.
Execute       set_default_model dct_Pipeline_WR_Loop_Row 
Execute       bind -model dct_Pipeline_WR_Loop_Row 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 198.172 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.bind.adb -f 
INFO-FLOW: Finish binding dct_Pipeline_WR_Loop_Row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct 
Execute       schedule -model dct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.234 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 198.730 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.351 sec.
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.sched.adb -f 
INFO-FLOW: Finish scheduling dct.
Execute       set_default_model dct 
Execute       bind -model dct 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.283 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 199.293 MB.
Execute       syn_report -verbosereport -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.224 sec.
Execute       db_write -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.bind.adb -f 
INFO-FLOW: Finish binding dct.
Execute       get_model_list dct -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dct_Pipeline_RD_Loop_Row 
Execute       rtl_gen_preprocess dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       rtl_gen_preprocess dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       rtl_gen_preprocess dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       rtl_gen_preprocess dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       rtl_gen_preprocess dct_Pipeline_WR_Loop_Row 
Execute       rtl_gen_preprocess dct 
INFO-FLOW: Model list for RTL generation: dct_Pipeline_RD_Loop_Row dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row dct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dct_Pipeline_RD_Loop_Row -top_prefix dct_ -sub_prefix dct_ -mg_file D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_RD_Loop_Row'.
Command       create_rtl_model done; 0.149 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 201.484 MB.
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct_Pipeline_RD_Loop_Row -style xilinx -f -lang vhdl -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/vhdl/dct_dct_Pipeline_RD_Loop_Row 
Execute       gen_rtl dct_Pipeline_RD_Loop_Row -style xilinx -f -lang vlog -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/verilog/dct_dct_Pipeline_RD_Loop_Row 
Execute       syn_report -csynth -model dct_Pipeline_RD_Loop_Row -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_RD_Loop_Row_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dct_Pipeline_RD_Loop_Row -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_RD_Loop_Row_csynth.xml 
Execute       syn_report -verbosereport -model dct_Pipeline_RD_Loop_Row -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dct_Pipeline_RD_Loop_Row -f -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.adb 
Execute       db_write -model dct_Pipeline_RD_Loop_Row -bindview -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct_Pipeline_RD_Loop_Row -p D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -top_prefix dct_ -sub_prefix dct_ -mg_file D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 204.539 MB.
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -style xilinx -f -lang vhdl -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/vhdl/dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       gen_rtl dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -style xilinx -f -lang vlog -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/verilog/dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
Execute       syn_report -csynth -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_csynth.xml 
Execute       syn_report -verbosereport -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -f -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.adb 
Execute       db_write -model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -bindview -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop -p D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -top_prefix dct_ -sub_prefix dct_ -mg_file D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 206.797 MB.
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -style xilinx -f -lang vhdl -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/vhdl/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       gen_rtl dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -style xilinx -f -lang vlog -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/verilog/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
Execute       syn_report -csynth -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_csynth.xml 
Execute       syn_report -verbosereport -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -f -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.adb 
Execute       db_write -model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -bindview -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop -p D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -top_prefix dct_ -sub_prefix dct_ -mg_file D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 208.406 MB.
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -style xilinx -f -lang vhdl -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/vhdl/dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       gen_rtl dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -style xilinx -f -lang vlog -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/verilog/dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
Execute       syn_report -csynth -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_csynth.xml 
Execute       syn_report -verbosereport -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.107 sec.
Execute       db_write -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -f -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.adb 
Execute       db_write -model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -bindview -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop -p D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -top_prefix dct_ -sub_prefix dct_ -mg_file D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 210.855 MB.
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -style xilinx -f -lang vhdl -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/vhdl/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       gen_rtl dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -style xilinx -f -lang vlog -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/verilog/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
Execute       syn_report -csynth -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_csynth.xml 
Execute       syn_report -verbosereport -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -f -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.adb 
Execute       db_write -model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -bindview -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop -p D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dct_Pipeline_WR_Loop_Row -top_prefix dct_ -sub_prefix dct_ -mg_file D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dct_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_Pipeline_WR_Loop_Row'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 212.164 MB.
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct_Pipeline_WR_Loop_Row -style xilinx -f -lang vhdl -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/vhdl/dct_dct_Pipeline_WR_Loop_Row 
Execute       gen_rtl dct_Pipeline_WR_Loop_Row -style xilinx -f -lang vlog -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/verilog/dct_dct_Pipeline_WR_Loop_Row 
Execute       syn_report -csynth -model dct_Pipeline_WR_Loop_Row -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_WR_Loop_Row_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dct_Pipeline_WR_Loop_Row -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_Pipeline_WR_Loop_Row_csynth.xml 
Execute       syn_report -verbosereport -model dct_Pipeline_WR_Loop_Row -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dct_Pipeline_WR_Loop_Row -f -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.adb 
Execute       db_write -model dct_Pipeline_WR_Loop_Row -bindview -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct_Pipeline_WR_Loop_Row -p D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dct -top_prefix  -sub_prefix dct_ -mg_file D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_coeff_table_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_coeff_table_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_coeff_table_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_coeff_table_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_coeff_table_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_coeff_table_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_coeff_table_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_dct_coeff_table_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dct_row_outbuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_col_inbuf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dct_buf_2d_in_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 218.133 MB.
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct -istop -style xilinx -f -lang vhdl -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/vhdl/dct 
Execute       gen_rtl dct -istop -style xilinx -f -lang vlog -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/verilog/dct 
Execute       syn_report -csynth -model dct -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dct -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/dct_csynth.xml 
Execute       syn_report -verbosereport -model dct -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.238 sec.
Execute       db_write -model dct -f -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.adb 
Execute       db_write -model dct -bindview -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct -p D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct 
Execute       export_constraint_db -f -tool general -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.constraint.tcl 
Execute       syn_report -designview -model dct -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.design.xml 
Command       syn_report done; 0.163 sec.
Execute       syn_report -csynthDesign -model dct -o D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model dct -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dct -o D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.protoinst 
Execute       sc_get_clocks dct 
Execute       sc_get_portdomain dct 
INFO-FLOW: Model list for RTL component generation: dct_Pipeline_RD_Loop_Row dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row dct
INFO-FLOW: Handling components in module [dct_Pipeline_RD_Loop_Row] ... 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop] ... 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.compgen.tcl 
INFO-FLOW: Found component dct_mul_mul_16s_15s_29_4_1.
INFO-FLOW: Append model dct_mul_mul_16s_15s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_16s_15s_13ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_13ns_29_4_1
INFO-FLOW: Found component dct_mac_muladd_16s_14ns_29s_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_14ns_29s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_16s_15s_29s_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_29s_29_4_1
INFO-FLOW: Found component dct_mac_muladd_16s_15s_29ns_29_4_1.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_29ns_29_4_1
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop] ... 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop] ... 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop] ... 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct_Pipeline_WR_Loop_Row] ... 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dct] ... 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.compgen.tcl 
INFO-FLOW: Found component dct_dct_coeff_table_0_ROM_AUTO_1R.
INFO-FLOW: Append model dct_dct_coeff_table_0_ROM_AUTO_1R
INFO-FLOW: Found component dct_dct_coeff_table_1_ROM_AUTO_1R.
INFO-FLOW: Append model dct_dct_coeff_table_1_ROM_AUTO_1R
INFO-FLOW: Found component dct_dct_coeff_table_2_ROM_AUTO_1R.
INFO-FLOW: Append model dct_dct_coeff_table_2_ROM_AUTO_1R
INFO-FLOW: Found component dct_dct_coeff_table_3_ROM_AUTO_1R.
INFO-FLOW: Append model dct_dct_coeff_table_3_ROM_AUTO_1R
INFO-FLOW: Found component dct_dct_coeff_table_4_ROM_AUTO_1R.
INFO-FLOW: Append model dct_dct_coeff_table_4_ROM_AUTO_1R
INFO-FLOW: Found component dct_dct_coeff_table_5_ROM_AUTO_1R.
INFO-FLOW: Append model dct_dct_coeff_table_5_ROM_AUTO_1R
INFO-FLOW: Found component dct_dct_coeff_table_6_ROM_AUTO_1R.
INFO-FLOW: Append model dct_dct_coeff_table_6_ROM_AUTO_1R
INFO-FLOW: Found component dct_dct_coeff_table_7_ROM_AUTO_1R.
INFO-FLOW: Append model dct_dct_coeff_table_7_ROM_AUTO_1R
INFO-FLOW: Found component dct_row_outbuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dct_row_outbuf_RAM_AUTO_1R1W
INFO-FLOW: Found component dct_col_inbuf_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model dct_col_inbuf_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component dct_buf_2d_in_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model dct_buf_2d_in_0_RAM_AUTO_1R1W
INFO-FLOW: Found component dct_gmem_m_axi.
INFO-FLOW: Append model dct_gmem_m_axi
INFO-FLOW: Found component dct_control_s_axi.
INFO-FLOW: Append model dct_control_s_axi
INFO-FLOW: Append model dct_Pipeline_RD_Loop_Row
INFO-FLOW: Append model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop
INFO-FLOW: Append model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
INFO-FLOW: Append model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop
INFO-FLOW: Append model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
INFO-FLOW: Append model dct_Pipeline_WR_Loop_Row
INFO-FLOW: Append model dct
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dct_flow_control_loop_pipe_sequential_init dct_mul_mul_16s_15s_29_4_1 dct_mac_muladd_16s_15s_13ns_29_4_1 dct_mac_muladd_16s_14ns_29s_29_4_1 dct_mac_muladd_16s_15s_29s_29_4_1 dct_mac_muladd_16s_15s_29ns_29_4_1 dct_flow_control_loop_pipe_sequential_init dct_flow_control_loop_pipe_sequential_init dct_flow_control_loop_pipe_sequential_init dct_flow_control_loop_pipe_sequential_init dct_flow_control_loop_pipe_sequential_init dct_dct_coeff_table_0_ROM_AUTO_1R dct_dct_coeff_table_1_ROM_AUTO_1R dct_dct_coeff_table_2_ROM_AUTO_1R dct_dct_coeff_table_3_ROM_AUTO_1R dct_dct_coeff_table_4_ROM_AUTO_1R dct_dct_coeff_table_5_ROM_AUTO_1R dct_dct_coeff_table_6_ROM_AUTO_1R dct_dct_coeff_table_7_ROM_AUTO_1R dct_row_outbuf_RAM_AUTO_1R1W dct_col_inbuf_RAM_1WNR_AUTO_1R1W dct_buf_2d_in_0_RAM_AUTO_1R1W dct_gmem_m_axi dct_control_s_axi dct_Pipeline_RD_Loop_Row dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop dct_Pipeline_WR_Loop_Row dct
INFO-FLOW: Generating D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_mul_mul_16s_15s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_13ns_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_14ns_29s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_29s_29_4_1
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_29ns_29_4_1
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_dct_coeff_table_0_ROM_AUTO_1R
INFO-FLOW: To file: write model dct_dct_coeff_table_1_ROM_AUTO_1R
INFO-FLOW: To file: write model dct_dct_coeff_table_2_ROM_AUTO_1R
INFO-FLOW: To file: write model dct_dct_coeff_table_3_ROM_AUTO_1R
INFO-FLOW: To file: write model dct_dct_coeff_table_4_ROM_AUTO_1R
INFO-FLOW: To file: write model dct_dct_coeff_table_5_ROM_AUTO_1R
INFO-FLOW: To file: write model dct_dct_coeff_table_6_ROM_AUTO_1R
INFO-FLOW: To file: write model dct_dct_coeff_table_7_ROM_AUTO_1R
INFO-FLOW: To file: write model dct_row_outbuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dct_col_inbuf_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model dct_buf_2d_in_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dct_gmem_m_axi
INFO-FLOW: To file: write model dct_control_s_axi
INFO-FLOW: To file: write model dct_Pipeline_RD_Loop_Row
INFO-FLOW: To file: write model dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop
INFO-FLOW: To file: write model dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
INFO-FLOW: To file: write model dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop
INFO-FLOW: To file: write model dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
INFO-FLOW: To file: write model dct_Pipeline_WR_Loop_Row
INFO-FLOW: To file: write model dct
INFO-FLOW: Generating D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/vhdl' dstVlogDir='D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/vlog' tclDir='D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db' modelList='dct_flow_control_loop_pipe_sequential_init
dct_mul_mul_16s_15s_29_4_1
dct_mac_muladd_16s_15s_13ns_29_4_1
dct_mac_muladd_16s_14ns_29s_29_4_1
dct_mac_muladd_16s_15s_29s_29_4_1
dct_mac_muladd_16s_15s_29ns_29_4_1
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_dct_coeff_table_0_ROM_AUTO_1R
dct_dct_coeff_table_1_ROM_AUTO_1R
dct_dct_coeff_table_2_ROM_AUTO_1R
dct_dct_coeff_table_3_ROM_AUTO_1R
dct_dct_coeff_table_4_ROM_AUTO_1R
dct_dct_coeff_table_5_ROM_AUTO_1R
dct_dct_coeff_table_6_ROM_AUTO_1R
dct_dct_coeff_table_7_ROM_AUTO_1R
dct_row_outbuf_RAM_AUTO_1R1W
dct_col_inbuf_RAM_1WNR_AUTO_1R1W
dct_buf_2d_in_0_RAM_AUTO_1R1W
dct_gmem_m_axi
dct_control_s_axi
dct_Pipeline_RD_Loop_Row
dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop
dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop
dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
dct_Pipeline_WR_Loop_Row
dct
' expOnly='0'
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.compgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_source done; 0.177 sec.
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.compgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.compgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.compgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.compgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.142 seconds; current allocated memory: 223.582 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dct_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/subham/newcastle/project/learn/dct_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dct_flow_control_loop_pipe_sequential_init
dct_mul_mul_16s_15s_29_4_1
dct_mac_muladd_16s_15s_13ns_29_4_1
dct_mac_muladd_16s_14ns_29s_29_4_1
dct_mac_muladd_16s_15s_29s_29_4_1
dct_mac_muladd_16s_15s_29ns_29_4_1
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_flow_control_loop_pipe_sequential_init
dct_dct_coeff_table_0_ROM_AUTO_1R
dct_dct_coeff_table_1_ROM_AUTO_1R
dct_dct_coeff_table_2_ROM_AUTO_1R
dct_dct_coeff_table_3_ROM_AUTO_1R
dct_dct_coeff_table_4_ROM_AUTO_1R
dct_dct_coeff_table_5_ROM_AUTO_1R
dct_dct_coeff_table_6_ROM_AUTO_1R
dct_dct_coeff_table_7_ROM_AUTO_1R
dct_row_outbuf_RAM_AUTO_1R1W
dct_col_inbuf_RAM_1WNR_AUTO_1R1W
dct_buf_2d_in_0_RAM_AUTO_1R1W
dct_gmem_m_axi
dct_control_s_axi
dct_Pipeline_RD_Loop_Row
dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop
dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop
dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
dct_Pipeline_WR_Loop_Row
dct
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_RD_Loop_Row.tbgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.tbgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.tbgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.tbgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.tbgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct_Pipeline_WR_Loop_Row.tbgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.constraint.tcl 
Execute       sc_get_clocks dct 
Execute       source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE dct LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE dct LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST dct MODULE2INSTS {dct dct dct_Pipeline_RD_Loop_Row grp_dct_Pipeline_RD_Loop_Row_fu_165 dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180 dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209 dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215 dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237 dct_Pipeline_WR_Loop_Row grp_dct_Pipeline_WR_Loop_Row_fu_243} INST2MODULE {dct dct grp_dct_Pipeline_RD_Loop_Row_fu_165 dct_Pipeline_RD_Loop_Row grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180 dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209 dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215 dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237 dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_Pipeline_WR_Loop_Row_fu_243 dct_Pipeline_WR_Loop_Row} INSTDATA {dct {DEPTH 1 CHILDREN {grp_dct_Pipeline_RD_Loop_Row_fu_165 grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180 grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209 grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215 grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237 grp_dct_Pipeline_WR_Loop_Row_fu_243}} grp_dct_Pipeline_RD_Loop_Row_fu_165 {DEPTH 2 CHILDREN {}} grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_180 {DEPTH 2 CHILDREN {}} grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_209 {DEPTH 2 CHILDREN {}} grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_215 {DEPTH 2 CHILDREN {}} grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_237 {DEPTH 2 CHILDREN {}} grp_dct_Pipeline_WR_Loop_Row_fu_243 {DEPTH 2 CHILDREN {}}} MODULEDATA {dct_Pipeline_RD_Loop_Row {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_257_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74 VARIABLE add_ln74 LOOP RD_Loop_Row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_337_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47 VARIABLE add_ln47_1 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_349_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47 VARIABLE add_ln47 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_413_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_1 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U15 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_1_U11 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_1 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_1_U12 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_2 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U16 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_3 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_1_U13 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_4 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U17 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_5 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_1_U18 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_6 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U14 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE mul_ln34 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U15 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_2 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U16 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_3 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U17 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_5 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U14 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_6 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_1_U18 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_7 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_8_fu_508_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_8 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_419_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28 VARIABLE add_ln28 LOOP Row_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_105_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52 VARIABLE add_ln52_1 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_117_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52 VARIABLE add_ln52 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_177_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55 VARIABLE add_ln55 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_188_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:55 VARIABLE add_ln55_1 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_194_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54 VARIABLE add_ln54 LOOP Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_345_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58 VARIABLE add_ln58_1 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_354_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58 VARIABLE add_ln58 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_568_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U47 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_1_U43 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_7 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_1_U44 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_8 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U48 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_9 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_1_U45 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_10 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U49 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_11 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_1_U50 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:31 VARIABLE mul_ln31_12 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U46 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE mul_ln34 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_1_U47 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_9 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U48 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_10 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_1_U49 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_12 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_1_U46 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_13 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_1_U50 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_14 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_15_fu_659_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_15 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_574_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28 VARIABLE add_ln28 LOOP Col_DCT_Loop_DCT_Outer_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_105_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63 VARIABLE add_ln63_1 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_117_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63 VARIABLE add_ln63 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_177_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66 VARIABLE add_ln66 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_188_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66 VARIABLE add_ln66_1 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_194_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65 VARIABLE add_ln65 LOOP Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dct_Pipeline_WR_Loop_Row {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_232_p2 SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87 VARIABLE add_ln87 LOOP WR_Loop_Row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dct {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME row_outbuf_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:41 VARIABLE row_outbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME col_outbuf_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42 VARIABLE col_outbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME col_inbuf_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42 VARIABLE col_inbuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_0_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97 VARIABLE buf_2d_in_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_1_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97 VARIABLE buf_2d_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_2_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97 VARIABLE buf_2d_in_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_3_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97 VARIABLE buf_2d_in_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_4_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97 VARIABLE buf_2d_in_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_5_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97 VARIABLE buf_2d_in_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_6_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97 VARIABLE buf_2d_in_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_2d_in_7_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97 VARIABLE buf_2d_in_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME buf_2d_out_U SOURCE C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:98 VARIABLE buf_2d_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dct_coeff_table_0_U SOURCE {} VARIABLE dct_coeff_table_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dct_coeff_table_1_U SOURCE {} VARIABLE dct_coeff_table_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dct_coeff_table_2_U SOURCE {} VARIABLE dct_coeff_table_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dct_coeff_table_3_U SOURCE {} VARIABLE dct_coeff_table_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dct_coeff_table_4_U SOURCE {} VARIABLE dct_coeff_table_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dct_coeff_table_5_U SOURCE {} VARIABLE dct_coeff_table_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dct_coeff_table_6_U SOURCE {} VARIABLE dct_coeff_table_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME dct_coeff_table_7_U SOURCE {} VARIABLE dct_coeff_table_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 16 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 231.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dct.
INFO: [VLOG 209-307] Generating Verilog RTL for dct.
Execute       syn_report -model dct -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 6.653 sec.
Command   csynth_design done; 15.815 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 15.815 seconds; current allocated memory: 126.848 MB.
Command ap_source done; 26.973 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/subham/newcastle/project/learn/dct_prj/solution1 opened at Thu Apr 06 15:16:11 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: D:/xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.778 sec.
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.926 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.045 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.132 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.102 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct_test.cpp D:/subham/newcastle/project/learn/dct_prj/solution1/./sim/autowrap/testbench/dct_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/subham/newcastle/project/learn/dct_prj/solution1/./sim/autowrap/testbench/dct_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/subham/newcastle/project/learn/dct_prj/solution1/./sim/autowrap/testbench/dct_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.477 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: TB processing: C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp D:/subham/newcastle/project/learn/dct_prj/solution1/./sim/autowrap/testbench/dct.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/subham/newcastle/project/learn/dct_prj/solution1/./sim/autowrap/testbench/dct.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/subham/newcastle/project/learn/dct_prj/solution1/./sim/autowrap/testbench/dct.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.412 sec.
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.178 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
Execute     source D:/subham/newcastle/project/learn/dct_prj/solution1/.autopilot/db/dct.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 16.975 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 25.255 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 25.255 seconds; current allocated memory: 6.391 MB.
Command ap_source done; 36.544 sec.
Execute cleanup_all 
