Protel Design System Design Rule Check
PCB File : D:\Altium Circuit\DATN\DATN_node_V3\Node_V3.PcbDoc
Date     : 4/25/2024
Time     : 4:25:47 PM

Processing Rule : Clearance Constraint (Gap=0.381mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.524mm) (Preferred=0.508mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Bottom Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Bottom Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Bottom Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Bottom Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Bottom Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Bottom Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Bottom Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Bottom Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Top Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Top Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Top Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Top Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Top Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Top Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Top Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,123.952mm) on Top Overlay And Pad Free-16(29.718mm,123.952mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Bottom Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Bottom Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Bottom Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Bottom Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Bottom Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Bottom Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Bottom Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Bottom Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Top Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Top Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Top Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Top Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Top Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Top Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Top Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (29.718mm,76.835mm) on Top Overlay And Pad Free-16(29.718mm,76.835mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Arc (94.426mm,93.701mm) on Top Overlay And Pad U3-1(94.742mm,96.266mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Arc (94.426mm,93.701mm) on Top Overlay And Pad U3-3(94.742mm,91.186mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad 1-1(31.674mm,84.938mm) on Top Layer And Track (30.201mm,86.131mm)(33.147mm,86.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 1-2(31.674mm,81.326mm) on Top Layer And Track (30.201mm,80.137mm)(33.147mm,80.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad 1-2(31.674mm,81.326mm) on Top Layer And Track (30.201mm,82.525mm)(33.147mm,82.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad 2-1(45.199mm,125.324mm) on Top Layer And Track (43.725mm,126.517mm)(46.672mm,126.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 2-2(45.199mm,121.712mm) on Top Layer And Track (43.725mm,120.523mm)(46.672mm,120.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad 2-2(45.199mm,121.712mm) on Top Layer And Track (43.725mm,122.911mm)(46.672mm,122.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(54.483mm,84.836mm) on Top Layer And Text "C10" (54.864mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C10-1(54.483mm,84.836mm) on Top Layer And Track (53.848mm,83.972mm)(53.848mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C10-1(54.483mm,84.836mm) on Top Layer And Track (53.848mm,83.972mm)(57.404mm,83.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-1(54.483mm,84.836mm) on Top Layer And Track (53.848mm,85.674mm)(57.404mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-1(54.483mm,84.836mm) on Top Layer And Track (55.194mm,84.201mm)(56.058mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-1(54.483mm,84.836mm) on Top Layer And Track (55.194mm,85.471mm)(56.058mm,85.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad C10-2(56.769mm,84.836mm) on Top Layer And Text "C10" (54.864mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad C10-2(56.769mm,84.836mm) on Top Layer And Text "C5" (57.429mm,83.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C10-2(56.769mm,84.836mm) on Top Layer And Track (53.848mm,83.972mm)(57.404mm,83.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-2(56.769mm,84.836mm) on Top Layer And Track (53.848mm,85.674mm)(57.404mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-2(56.769mm,84.836mm) on Top Layer And Track (55.194mm,84.201mm)(56.058mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C10-2(56.769mm,84.836mm) on Top Layer And Track (55.194mm,85.471mm)(56.058mm,85.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C10-2(56.769mm,84.836mm) on Top Layer And Track (57.404mm,83.972mm)(57.404mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-1(80.264mm,89.281mm) on Top Layer And Track (79.426mm,88.646mm)(79.426mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C1-1(80.264mm,89.281mm) on Top Layer And Track (79.426mm,88.646mm)(81.128mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-1(80.264mm,89.281mm) on Top Layer And Track (79.629mm,89.992mm)(79.629mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-1(80.264mm,89.281mm) on Top Layer And Track (80.899mm,89.992mm)(80.899mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-1(80.264mm,89.281mm) on Top Layer And Track (81.128mm,88.646mm)(81.128mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(46.99mm,85.852mm) on Top Layer And Text "C11" (45.339mm,85.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C11-1(46.99mm,85.852mm) on Top Layer And Track (44.069mm,85.014mm)(47.625mm,85.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C11-1(46.99mm,85.852mm) on Top Layer And Track (44.069mm,86.716mm)(47.625mm,86.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C11-1(46.99mm,85.852mm) on Top Layer And Track (45.415mm,85.217mm)(46.279mm,85.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C11-1(46.99mm,85.852mm) on Top Layer And Track (45.415mm,86.487mm)(46.279mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C11-1(46.99mm,85.852mm) on Top Layer And Track (47.625mm,85.014mm)(47.625mm,86.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-2(80.264mm,91.567mm) on Top Layer And Track (79.426mm,88.646mm)(79.426mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C1-2(80.264mm,91.567mm) on Top Layer And Track (79.426mm,92.202mm)(81.128mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-2(80.264mm,91.567mm) on Top Layer And Track (79.629mm,89.992mm)(79.629mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C1-2(80.264mm,91.567mm) on Top Layer And Track (80.899mm,89.992mm)(80.899mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-2(80.264mm,91.567mm) on Top Layer And Track (81.128mm,88.646mm)(81.128mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(46.99mm,83.566mm) on Top Layer And Text "C13" (45.212mm,83.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C13-1(46.99mm,83.566mm) on Top Layer And Track (44.069mm,82.728mm)(47.625mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C13-1(46.99mm,83.566mm) on Top Layer And Track (44.069mm,84.43mm)(47.625mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C13-1(46.99mm,83.566mm) on Top Layer And Track (45.415mm,82.931mm)(46.279mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C13-1(46.99mm,83.566mm) on Top Layer And Track (45.415mm,84.201mm)(46.279mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C13-1(46.99mm,83.566mm) on Top Layer And Track (47.625mm,82.728mm)(47.625mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(44.704mm,83.566mm) on Top Layer And Text "C13" (45.212mm,83.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C13-2(44.704mm,83.566mm) on Top Layer And Track (44.069mm,82.728mm)(44.069mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C13-2(44.704mm,83.566mm) on Top Layer And Track (44.069mm,82.728mm)(47.625mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C13-2(44.704mm,83.566mm) on Top Layer And Track (44.069mm,84.43mm)(47.625mm,84.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C13-2(44.704mm,83.566mm) on Top Layer And Track (45.415mm,82.931mm)(46.279mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C13-2(44.704mm,83.566mm) on Top Layer And Track (45.415mm,84.201mm)(46.279mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C16-1(45.212mm,116.84mm) on Top Layer And Text "C16" (43.914mm,117.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-1(45.212mm,116.84mm) on Top Layer And Track (42.291mm,116.002mm)(45.847mm,116.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-1(45.212mm,116.84mm) on Top Layer And Track (42.291mm,117.704mm)(45.847mm,117.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C16-1(45.212mm,116.84mm) on Top Layer And Track (43.637mm,116.205mm)(44.501mm,116.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C16-1(45.212mm,116.84mm) on Top Layer And Track (43.637mm,117.475mm)(44.501mm,117.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C16-1(45.212mm,116.84mm) on Top Layer And Track (45.847mm,116.002mm)(45.847mm,117.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C16-2(42.926mm,116.84mm) on Top Layer And Track (42.291mm,116.002mm)(42.291mm,117.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-2(42.926mm,116.84mm) on Top Layer And Track (42.291mm,116.002mm)(45.847mm,116.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-2(42.926mm,116.84mm) on Top Layer And Track (42.291mm,117.704mm)(45.847mm,117.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C16-2(42.926mm,116.84mm) on Top Layer And Track (43.637mm,116.205mm)(44.501mm,116.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C16-2(42.926mm,116.84mm) on Top Layer And Track (43.637mm,117.475mm)(44.501mm,117.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(57.404mm,112.014mm) on Top Layer And Text "C17" (55.626mm,111.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C17-2(57.404mm,112.014mm) on Top Layer And Track (54.483mm,111.15mm)(58.039mm,111.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C17-2(57.404mm,112.014mm) on Top Layer And Track (54.483mm,112.852mm)(58.039mm,112.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C17-2(57.404mm,112.014mm) on Top Layer And Track (55.829mm,111.379mm)(56.693mm,111.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C17-2(57.404mm,112.014mm) on Top Layer And Track (55.829mm,112.649mm)(56.693mm,112.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C17-2(57.404mm,112.014mm) on Top Layer And Track (58.039mm,111.15mm)(58.039mm,112.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(57.404mm,114.3mm) on Top Layer And Text "C18" (55.753mm,113.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C18-2(57.404mm,114.3mm) on Top Layer And Track (54.483mm,113.436mm)(58.039mm,113.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C18-2(57.404mm,114.3mm) on Top Layer And Track (54.483mm,115.138mm)(58.039mm,115.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C18-2(57.404mm,114.3mm) on Top Layer And Track (55.829mm,113.665mm)(56.693mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C18-2(57.404mm,114.3mm) on Top Layer And Track (55.829mm,114.935mm)(56.693mm,114.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C18-2(57.404mm,114.3mm) on Top Layer And Track (58.039mm,113.436mm)(58.039mm,115.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C21-1(67.564mm,121.158mm) on Top Layer And Track (66.7mm,118.237mm)(66.7mm,121.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C21-1(67.564mm,121.158mm) on Top Layer And Track (66.7mm,121.793mm)(68.402mm,121.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C21-1(67.564mm,121.158mm) on Top Layer And Track (66.929mm,119.583mm)(66.929mm,120.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C21-1(67.564mm,121.158mm) on Top Layer And Track (68.199mm,119.583mm)(68.199mm,120.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C21-1(67.564mm,121.158mm) on Top Layer And Track (68.402mm,118.237mm)(68.402mm,121.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C21-2(67.564mm,118.872mm) on Top Layer And Track (66.7mm,118.237mm)(66.7mm,121.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C21-2(67.564mm,118.872mm) on Top Layer And Track (66.7mm,118.237mm)(68.402mm,118.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C21-2(67.564mm,118.872mm) on Top Layer And Track (66.929mm,119.583mm)(66.929mm,120.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C21-2(67.564mm,118.872mm) on Top Layer And Track (68.199mm,119.583mm)(68.199mm,120.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C21-2(67.564mm,118.872mm) on Top Layer And Track (68.402mm,118.237mm)(68.402mm,121.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-1(55.118mm,118.872mm) on Top Layer And Text "C25" (55.626mm,118.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C25-1(55.118mm,118.872mm) on Top Layer And Track (54.483mm,118.008mm)(54.483mm,119.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C25-1(55.118mm,118.872mm) on Top Layer And Track (54.483mm,118.008mm)(58.039mm,118.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C25-1(55.118mm,118.872mm) on Top Layer And Track (54.483mm,119.71mm)(58.039mm,119.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C25-1(55.118mm,118.872mm) on Top Layer And Track (55.829mm,118.237mm)(56.693mm,118.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C25-1(55.118mm,118.872mm) on Top Layer And Track (55.829mm,119.507mm)(56.693mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-2(57.404mm,118.872mm) on Top Layer And Text "C25" (55.626mm,118.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C25-2(57.404mm,118.872mm) on Top Layer And Track (54.483mm,118.008mm)(58.039mm,118.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C25-2(57.404mm,118.872mm) on Top Layer And Track (54.483mm,119.71mm)(58.039mm,119.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C25-2(57.404mm,118.872mm) on Top Layer And Track (55.829mm,118.237mm)(56.693mm,118.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C25-2(57.404mm,118.872mm) on Top Layer And Track (55.829mm,119.507mm)(56.693mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C25-2(57.404mm,118.872mm) on Top Layer And Track (58.039mm,118.008mm)(58.039mm,119.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C4-1(45.212mm,119.126mm) on Top Layer And Text "C4" (43.914mm,119.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-1(45.212mm,119.126mm) on Top Layer And Track (42.291mm,118.288mm)(45.847mm,118.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C4-1(45.212mm,119.126mm) on Top Layer And Track (42.291mm,119.99mm)(45.847mm,119.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C4-1(45.212mm,119.126mm) on Top Layer And Track (43.637mm,118.491mm)(44.501mm,118.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C4-1(45.212mm,119.126mm) on Top Layer And Track (43.637mm,119.761mm)(44.501mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C4-1(45.212mm,119.126mm) on Top Layer And Track (45.847mm,118.288mm)(45.847mm,119.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C4-2(42.926mm,119.126mm) on Top Layer And Track (42.291mm,118.288mm)(42.291mm,119.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-2(42.926mm,119.126mm) on Top Layer And Track (42.291mm,118.288mm)(45.847mm,118.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C4-2(42.926mm,119.126mm) on Top Layer And Track (42.291mm,119.99mm)(45.847mm,119.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C4-2(42.926mm,119.126mm) on Top Layer And Track (43.637mm,118.491mm)(44.501mm,118.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C4-2(42.926mm,119.126mm) on Top Layer And Track (43.637mm,119.761mm)(44.501mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C7-1(49.149mm,106.934mm) on Top Layer And Text "C7" (48.895mm,105.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C7-1(49.149mm,106.934mm) on Top Layer And Track (48.285mm,104.013mm)(48.285mm,107.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C7-1(49.149mm,106.934mm) on Top Layer And Track (48.285mm,107.569mm)(49.987mm,107.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C7-1(49.149mm,106.934mm) on Top Layer And Track (48.514mm,105.359mm)(48.514mm,106.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C7-1(49.149mm,106.934mm) on Top Layer And Track (49.784mm,105.359mm)(49.784mm,106.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C7-1(49.149mm,106.934mm) on Top Layer And Track (49.987mm,104.013mm)(49.987mm,107.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C7-2(49.149mm,104.648mm) on Top Layer And Track (48.285mm,104.013mm)(48.285mm,107.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C7-2(49.149mm,104.648mm) on Top Layer And Track (48.285mm,104.013mm)(49.987mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C7-2(49.149mm,104.648mm) on Top Layer And Track (48.514mm,105.359mm)(48.514mm,106.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C7-2(49.149mm,104.648mm) on Top Layer And Track (49.784mm,105.359mm)(49.784mm,106.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C7-2(49.149mm,104.648mm) on Top Layer And Track (49.987mm,104.013mm)(49.987mm,107.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad C8-1(49.149mm,102.484mm) on Top Layer And Text "C8" (48.768mm,101.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C8-1(49.149mm,102.484mm) on Top Layer And Track (48.285mm,103.119mm)(49.987mm,103.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-1(49.149mm,102.484mm) on Top Layer And Track (48.285mm,99.563mm)(48.285mm,103.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C8-1(49.149mm,102.484mm) on Top Layer And Track (48.514mm,100.909mm)(48.514mm,101.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C8-1(49.149mm,102.484mm) on Top Layer And Track (49.784mm,100.909mm)(49.784mm,101.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-1(49.149mm,102.484mm) on Top Layer And Track (49.987mm,99.563mm)(49.987mm,103.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-2(49.149mm,100.198mm) on Top Layer And Track (48.285mm,99.563mm)(48.285mm,103.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C8-2(49.149mm,100.198mm) on Top Layer And Track (48.285mm,99.563mm)(49.987mm,99.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C8-2(49.149mm,100.198mm) on Top Layer And Track (48.514mm,100.909mm)(48.514mm,101.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C8-2(49.149mm,100.198mm) on Top Layer And Track (49.784mm,100.909mm)(49.784mm,101.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-2(49.149mm,100.198mm) on Top Layer And Track (49.987mm,99.563mm)(49.987mm,103.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad C9-1(81.534mm,79.502mm) on Top Layer And Text "C9" (82.23mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C9-1(81.534mm,79.502mm) on Top Layer And Track (80.899mm,78.638mm)(80.899mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C9-1(81.534mm,79.502mm) on Top Layer And Track (80.899mm,78.638mm)(84.455mm,78.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-1(81.534mm,79.502mm) on Top Layer And Track (80.899mm,80.34mm)(84.455mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C9-1(81.534mm,79.502mm) on Top Layer And Track (82.245mm,78.867mm)(83.109mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C9-1(81.534mm,79.502mm) on Top Layer And Track (82.245mm,80.137mm)(83.109mm,80.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C9-2(83.82mm,79.502mm) on Top Layer And Text "C9" (82.23mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C9-2(83.82mm,79.502mm) on Top Layer And Track (80.899mm,78.638mm)(84.455mm,78.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-2(83.82mm,79.502mm) on Top Layer And Track (80.899mm,80.34mm)(84.455mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C9-2(83.82mm,79.502mm) on Top Layer And Track (82.245mm,78.867mm)(83.109mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C9-2(83.82mm,79.502mm) on Top Layer And Track (82.245mm,80.137mm)(83.109mm,80.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C9-2(83.82mm,79.502mm) on Top Layer And Track (84.455mm,78.638mm)(84.455mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad IC2-2(33.541mm,106.934mm) on Top Layer And Text "IC2" (37.846mm,106.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad IC2-2(33.541mm,106.934mm) on Top Layer And Track (37.211mm,103.584mm)(38.316mm,103.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad IC2-2(33.541mm,106.934mm) on Top Layer And Track (37.211mm,110.284mm)(38.316mm,110.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad J1-M1(56.982mm,122.936mm) on Multi-Layer And Track (57.232mm,120.736mm)(57.232mm,125.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-M2(48.682mm,122.936mm) on Multi-Layer And Track (48.432mm,120.736mm)(48.432mm,125.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad J2-1(94.869mm,100.711mm) on Multi-Layer And Track (96.139mm,99.441mm)(96.139mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad J2-3(94.869mm,105.766mm) on Multi-Layer And Track (96.139mm,99.441mm)(96.139mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad LED1-2(67.564mm,116.713mm) on Top Layer And Text "LED1" (66.675mm,115.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(67.564mm,116.713mm) on Top Layer And Track (66.675mm,114.427mm)(66.675mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(67.564mm,116.713mm) on Top Layer And Track (66.675mm,116.713mm)(66.802mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(67.564mm,116.713mm) on Top Layer And Track (68.326mm,116.713mm)(68.453mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(67.564mm,116.713mm) on Top Layer And Track (68.453mm,114.427mm)(68.453mm,116.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad LED2-1(67.564mm,112.141mm) on Top Layer And Text "LED2" (66.675mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(67.564mm,112.141mm) on Top Layer And Track (66.675mm,109.855mm)(66.675mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(67.564mm,112.141mm) on Top Layer And Track (66.675mm,112.141mm)(66.802mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(67.564mm,112.141mm) on Top Layer And Track (68.326mm,112.141mm)(68.453mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(67.564mm,112.141mm) on Top Layer And Track (68.453mm,109.855mm)(68.453mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad LED2-2(67.564mm,109.855mm) on Top Layer And Text "LED2" (66.675mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(67.564mm,109.855mm) on Top Layer And Track (66.675mm,109.855mm)(66.675mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(67.564mm,109.855mm) on Top Layer And Track (66.675mm,109.855mm)(66.802mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(67.564mm,109.855mm) on Top Layer And Track (68.326mm,109.855mm)(68.453mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(67.564mm,109.855mm) on Top Layer And Track (68.453mm,109.855mm)(68.453mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad LED3-1(65.151mm,112.141mm) on Top Layer And Text "LED3" (64.262mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(65.151mm,112.141mm) on Top Layer And Track (64.262mm,109.855mm)(64.262mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(65.151mm,112.141mm) on Top Layer And Track (64.262mm,112.141mm)(64.389mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(65.151mm,112.141mm) on Top Layer And Track (65.913mm,112.141mm)(66.04mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(65.151mm,112.141mm) on Top Layer And Track (66.04mm,109.855mm)(66.04mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad LED3-2(65.151mm,109.855mm) on Top Layer And Text "LED3" (64.262mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(65.151mm,109.855mm) on Top Layer And Track (64.262mm,109.855mm)(64.262mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(65.151mm,109.855mm) on Top Layer And Track (64.262mm,109.855mm)(64.389mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(65.151mm,109.855mm) on Top Layer And Track (65.913mm,109.855mm)(66.04mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(65.151mm,109.855mm) on Top Layer And Track (66.04mm,109.855mm)(66.04mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad LED4-1(45.211mm,112.268mm) on Top Layer And Text "LED4" (44.323mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-1(45.211mm,112.268mm) on Top Layer And Track (44.322mm,112.268mm)(44.322mm,114.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-1(45.211mm,112.268mm) on Top Layer And Track (44.322mm,112.268mm)(44.449mm,112.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-1(45.211mm,112.268mm) on Top Layer And Track (45.973mm,112.268mm)(46.1mm,112.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-1(45.211mm,112.268mm) on Top Layer And Track (46.1mm,112.268mm)(46.1mm,114.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-2(45.211mm,114.554mm) on Top Layer And Track (44.322mm,112.268mm)(44.322mm,114.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-2(45.211mm,114.554mm) on Top Layer And Track (44.322mm,114.554mm)(44.449mm,114.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-2(45.211mm,114.554mm) on Top Layer And Track (45.973mm,114.554mm)(46.1mm,114.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-2(45.211mm,114.554mm) on Top Layer And Track (46.1mm,112.268mm)(46.1mm,114.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-1(77.749mm,95.174mm) on Top Layer And Track (77.699mm,92.71mm)(77.699mm,95.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad M1-1(77.749mm,95.174mm) on Top Layer And Track (77.699mm,95.707mm)(80.162mm,95.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-2(80.244mm,94.229mm) on Top Layer And Track (80.162mm,92.71mm)(80.162mm,95.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-3(77.744mm,93.249mm) on Top Layer And Track (77.699mm,92.71mm)(77.699mm,95.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad M1-3(77.744mm,93.249mm) on Top Layer And Track (77.699mm,92.71mm)(80.162mm,92.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Power2-1(52.465mm,117.962mm) on Top Layer And Track (46.815mm,116.462mm)(53.515mm,116.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Power2-2(50.165mm,117.962mm) on Top Layer And Track (46.815mm,116.462mm)(53.515mm,116.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Power2-3(47.865mm,117.962mm) on Top Layer And Track (46.815mm,116.462mm)(53.515mm,116.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Power2-4(50.165mm,112.162mm) on Top Layer And Track (46.815mm,113.662mm)(53.515mm,113.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(53.213mm,109.22mm) on Top Layer And Text "R10" (51.486mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-2(53.213mm,109.22mm) on Top Layer And Track (50.292mm,108.356mm)(53.848mm,108.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-2(53.213mm,109.22mm) on Top Layer And Track (50.292mm,110.058mm)(53.848mm,110.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(53.213mm,109.22mm) on Top Layer And Track (51.638mm,108.585mm)(52.502mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R10-2(53.213mm,109.22mm) on Top Layer And Track (51.638mm,109.855mm)(52.502mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-2(53.213mm,109.22mm) on Top Layer And Track (53.848mm,108.356mm)(53.848mm,110.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-1(82.804mm,91.567mm) on Top Layer And Track (81.94mm,88.646mm)(81.94mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R1-1(82.804mm,91.567mm) on Top Layer And Track (81.94mm,92.202mm)(83.642mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(82.804mm,91.567mm) on Top Layer And Track (82.169mm,89.992mm)(82.169mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R1-1(82.804mm,91.567mm) on Top Layer And Track (83.439mm,89.992mm)(83.439mm,90.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-1(82.804mm,91.567mm) on Top Layer And Track (83.642mm,88.646mm)(83.642mm,92.202mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad R11-1(55.118mm,109.22mm) on Top Layer And Text "R11" (55.753mm,108.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-1(55.118mm,109.22mm) on Top Layer And Track (54.483mm,108.356mm)(54.483mm,110.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-1(55.118mm,109.22mm) on Top Layer And Track (54.483mm,108.356mm)(58.039mm,108.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-1(55.118mm,109.22mm) on Top Layer And Track (54.483mm,110.058mm)(58.039mm,110.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(55.118mm,109.22mm) on Top Layer And Track (55.829mm,108.585mm)(56.693mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(55.118mm,109.22mm) on Top Layer And Track (55.829mm,109.855mm)(56.693mm,109.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(57.404mm,109.22mm) on Top Layer And Track (55.829mm,108.585mm)(56.693mm,108.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-1(62.611mm,109.855mm) on Top Layer And Track (61.773mm,109.22mm)(61.773mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R14-1(62.611mm,109.855mm) on Top Layer And Track (61.773mm,109.22mm)(63.475mm,109.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(62.611mm,109.855mm) on Top Layer And Track (61.976mm,110.566mm)(61.976mm,111.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(62.611mm,109.855mm) on Top Layer And Track (63.246mm,110.566mm)(63.246mm,111.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-1(62.611mm,109.855mm) on Top Layer And Track (63.475mm,109.22mm)(63.475mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-2(62.611mm,112.141mm) on Top Layer And Track (61.773mm,109.22mm)(61.773mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R14-2(62.611mm,112.141mm) on Top Layer And Track (61.773mm,112.776mm)(63.475mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(62.611mm,112.141mm) on Top Layer And Track (61.976mm,110.566mm)(61.976mm,111.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R14-2(62.611mm,112.141mm) on Top Layer And Track (63.246mm,110.566mm)(63.246mm,111.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-2(62.611mm,112.141mm) on Top Layer And Track (63.475mm,109.22mm)(63.475mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(77.597mm,91.288mm) on Top Layer And Text "R15" (75.849mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R15-1(77.597mm,91.288mm) on Top Layer And Track (74.676mm,90.449mm)(78.232mm,90.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R15-1(77.597mm,91.288mm) on Top Layer And Track (74.676mm,92.151mm)(78.232mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(77.597mm,91.288mm) on Top Layer And Track (76.022mm,90.653mm)(76.886mm,90.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R15-1(77.597mm,91.288mm) on Top Layer And Track (76.022mm,91.923mm)(76.886mm,91.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R15-1(77.597mm,91.288mm) on Top Layer And Track (78.232mm,90.449mm)(78.232mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(75.311mm,91.288mm) on Top Layer And Text "R15" (75.849mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R15-2(75.311mm,91.288mm) on Top Layer And Track (74.676mm,90.449mm)(74.676mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R15-2(75.311mm,91.288mm) on Top Layer And Track (74.676mm,90.449mm)(78.232mm,90.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R15-2(75.311mm,91.288mm) on Top Layer And Track (74.676mm,92.151mm)(78.232mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-2(75.311mm,91.288mm) on Top Layer And Track (76.022mm,90.653mm)(76.886mm,90.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-2(75.311mm,91.288mm) on Top Layer And Track (76.022mm,91.923mm)(76.886mm,91.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(89.154mm,86.995mm) on Top Layer And Text "R16" (89.675mm,86.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(89.154mm,86.995mm) on Top Layer And Text "U1" (88.798mm,86.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R16-1(89.154mm,86.995mm) on Top Layer And Track (88.519mm,86.131mm)(88.519mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R16-1(89.154mm,86.995mm) on Top Layer And Track (88.519mm,86.131mm)(92.075mm,86.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R16-1(89.154mm,86.995mm) on Top Layer And Track (88.519mm,87.833mm)(92.075mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(89.154mm,86.995mm) on Top Layer And Track (89.865mm,86.36mm)(90.729mm,86.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(89.154mm,86.995mm) on Top Layer And Track (89.865mm,87.63mm)(90.729mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-2(91.44mm,86.995mm) on Top Layer And Text "R16" (89.675mm,86.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R16-2(91.44mm,86.995mm) on Top Layer And Track (88.519mm,86.131mm)(92.075mm,86.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R16-2(91.44mm,86.995mm) on Top Layer And Track (88.519mm,87.833mm)(92.075mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-2(91.44mm,86.995mm) on Top Layer And Track (89.865mm,86.36mm)(90.729mm,86.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R16-2(91.44mm,86.995mm) on Top Layer And Track (89.865mm,87.63mm)(90.729mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R16-2(91.44mm,86.995mm) on Top Layer And Track (92.075mm,86.131mm)(92.075mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad R17-1(73.025mm,107.315mm) on Top Layer And Text "R17" (73.66mm,107.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R17-1(73.025mm,107.315mm) on Top Layer And Track (72.39mm,106.451mm)(72.39mm,108.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R17-1(73.025mm,107.315mm) on Top Layer And Track (72.39mm,106.451mm)(75.946mm,106.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R17-1(73.025mm,107.315mm) on Top Layer And Track (72.39mm,108.153mm)(75.946mm,108.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(73.025mm,107.315mm) on Top Layer And Track (73.736mm,106.68mm)(74.6mm,106.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(73.025mm,107.315mm) on Top Layer And Track (73.736mm,107.95mm)(74.6mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R17-2(75.311mm,107.315mm) on Top Layer And Text "R17" (73.66mm,107.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R17-2(75.311mm,107.315mm) on Top Layer And Track (72.39mm,106.451mm)(75.946mm,106.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R17-2(75.311mm,107.315mm) on Top Layer And Track (72.39mm,108.153mm)(75.946mm,108.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-2(75.311mm,107.315mm) on Top Layer And Track (73.736mm,106.68mm)(74.6mm,106.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R17-2(75.311mm,107.315mm) on Top Layer And Track (73.736mm,107.95mm)(74.6mm,107.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R17-2(75.311mm,107.315mm) on Top Layer And Track (75.946mm,106.451mm)(75.946mm,108.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R18-1(60.071mm,109.855mm) on Top Layer And Track (59.233mm,109.22mm)(59.233mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R18-1(60.071mm,109.855mm) on Top Layer And Track (59.233mm,109.22mm)(60.935mm,109.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-1(60.071mm,109.855mm) on Top Layer And Track (59.436mm,110.566mm)(59.436mm,111.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-1(60.071mm,109.855mm) on Top Layer And Track (60.706mm,110.566mm)(60.706mm,111.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R18-1(60.071mm,109.855mm) on Top Layer And Track (60.935mm,109.22mm)(60.935mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R18-2(60.071mm,112.141mm) on Top Layer And Track (59.233mm,109.22mm)(59.233mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R18-2(60.071mm,112.141mm) on Top Layer And Track (59.233mm,112.776mm)(60.935mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-2(60.071mm,112.141mm) on Top Layer And Track (59.436mm,110.566mm)(59.436mm,111.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R18-2(60.071mm,112.141mm) on Top Layer And Track (60.706mm,110.566mm)(60.706mm,111.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R18-2(60.071mm,112.141mm) on Top Layer And Track (60.935mm,109.22mm)(60.935mm,112.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad R19-1(93.472mm,86.995mm) on Top Layer And Text "R19" (94.107mm,86.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R19-1(93.472mm,86.995mm) on Top Layer And Track (92.837mm,86.131mm)(92.837mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-1(93.472mm,86.995mm) on Top Layer And Track (92.837mm,86.131mm)(96.393mm,86.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-1(93.472mm,86.995mm) on Top Layer And Track (92.837mm,87.833mm)(96.393mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(93.472mm,86.995mm) on Top Layer And Track (94.183mm,86.36mm)(95.047mm,86.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(93.472mm,86.995mm) on Top Layer And Track (94.183mm,87.63mm)(95.047mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(95.758mm,86.995mm) on Top Layer And Text "R19" (94.107mm,86.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-2(95.758mm,86.995mm) on Top Layer And Track (92.837mm,86.131mm)(96.393mm,86.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-2(95.758mm,86.995mm) on Top Layer And Track (92.837mm,87.833mm)(96.393mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-2(95.758mm,86.995mm) on Top Layer And Track (94.183mm,86.36mm)(95.047mm,86.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R19-2(95.758mm,86.995mm) on Top Layer And Track (94.183mm,87.63mm)(95.047mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R19-2(95.758mm,86.995mm) on Top Layer And Track (96.393mm,86.131mm)(96.393mm,87.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R2-1(71.12mm,91.313mm) on Top Layer And Text "R2" (71.831mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R2-1(71.12mm,91.313mm) on Top Layer And Track (70.485mm,90.449mm)(70.485mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-1(71.12mm,91.313mm) on Top Layer And Track (70.485mm,90.449mm)(74.041mm,90.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-1(71.12mm,91.313mm) on Top Layer And Track (70.485mm,92.151mm)(74.041mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(71.12mm,91.313mm) on Top Layer And Track (71.831mm,90.678mm)(72.695mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(71.12mm,91.313mm) on Top Layer And Track (71.831mm,91.948mm)(72.695mm,91.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R2-2(73.406mm,91.313mm) on Top Layer And Text "R2" (71.831mm,91.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-2(73.406mm,91.313mm) on Top Layer And Track (70.485mm,90.449mm)(74.041mm,90.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-2(73.406mm,91.313mm) on Top Layer And Track (70.485mm,92.151mm)(74.041mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-2(73.406mm,91.313mm) on Top Layer And Track (71.831mm,90.678mm)(72.695mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R2-2(73.406mm,91.313mm) on Top Layer And Track (71.831mm,91.948mm)(72.695mm,91.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-2(73.406mm,91.313mm) on Top Layer And Track (74.041mm,90.449mm)(74.041mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad R22-1(38.367mm,90.282mm) on Top Layer And Text "R22" (36.449mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R22-1(38.367mm,90.282mm) on Top Layer And Track (35.446mm,89.444mm)(39.002mm,89.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R22-1(38.367mm,90.282mm) on Top Layer And Track (35.446mm,91.146mm)(39.002mm,91.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-1(38.367mm,90.282mm) on Top Layer And Track (36.792mm,89.647mm)(37.656mm,89.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R22-1(38.367mm,90.282mm) on Top Layer And Track (36.792mm,90.917mm)(37.656mm,90.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R22-1(38.367mm,90.282mm) on Top Layer And Track (39.002mm,89.444mm)(39.002mm,91.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-2(36.081mm,90.282mm) on Top Layer And Track (36.792mm,89.647mm)(37.656mm,89.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-1(34.049mm,90.282mm) on Top Layer And Text "R23" (32.258mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R23-1(34.049mm,90.282mm) on Top Layer And Track (31.128mm,89.444mm)(34.684mm,89.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R23-1(34.049mm,90.282mm) on Top Layer And Track (31.128mm,91.146mm)(34.684mm,91.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-1(34.049mm,90.282mm) on Top Layer And Track (32.474mm,89.647mm)(33.338mm,89.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R23-1(34.049mm,90.282mm) on Top Layer And Track (32.474mm,90.917mm)(33.338mm,90.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R23-1(34.049mm,90.282mm) on Top Layer And Track (34.684mm,89.444mm)(34.684mm,91.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-2(31.763mm,90.282mm) on Top Layer And Text "R23" (32.258mm,90.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R23-2(31.763mm,90.282mm) on Top Layer And Track (31.128mm,89.444mm)(31.128mm,91.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R23-2(31.763mm,90.282mm) on Top Layer And Track (31.128mm,89.444mm)(34.684mm,89.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R23-2(31.763mm,90.282mm) on Top Layer And Track (31.128mm,91.146mm)(34.684mm,91.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-2(31.763mm,90.282mm) on Top Layer And Track (32.474mm,89.647mm)(33.338mm,89.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-2(31.763mm,90.282mm) on Top Layer And Track (32.474mm,90.917mm)(33.338mm,90.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(34.036mm,87.884mm) on Top Layer And Text "R24" (32.131mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R24-1(34.036mm,87.884mm) on Top Layer And Track (31.115mm,87.046mm)(34.671mm,87.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R24-1(34.036mm,87.884mm) on Top Layer And Track (31.115mm,88.748mm)(34.671mm,88.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R24-1(34.036mm,87.884mm) on Top Layer And Track (32.461mm,87.249mm)(33.325mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R24-1(34.036mm,87.884mm) on Top Layer And Track (32.461mm,88.519mm)(33.325mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R24-1(34.036mm,87.884mm) on Top Layer And Track (34.671mm,87.046mm)(34.671mm,88.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(31.75mm,87.884mm) on Top Layer And Text "R24" (32.131mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R24-2(31.75mm,87.884mm) on Top Layer And Track (31.115mm,87.046mm)(31.115mm,88.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R24-2(31.75mm,87.884mm) on Top Layer And Track (31.115mm,87.046mm)(34.671mm,87.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R24-2(31.75mm,87.884mm) on Top Layer And Track (31.115mm,88.748mm)(34.671mm,88.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R24-2(31.75mm,87.884mm) on Top Layer And Track (32.461mm,87.249mm)(33.325mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R24-2(31.75mm,87.884mm) on Top Layer And Track (32.461mm,88.519mm)(33.325mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(38.354mm,87.884mm) on Top Layer And Text "R25" (36.703mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R25-1(38.354mm,87.884mm) on Top Layer And Track (35.433mm,87.046mm)(38.989mm,87.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R25-1(38.354mm,87.884mm) on Top Layer And Track (35.433mm,88.748mm)(38.989mm,88.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R25-1(38.354mm,87.884mm) on Top Layer And Track (36.779mm,87.249mm)(37.643mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R25-1(38.354mm,87.884mm) on Top Layer And Track (36.779mm,88.519mm)(37.643mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R25-1(38.354mm,87.884mm) on Top Layer And Track (38.989mm,87.046mm)(38.989mm,88.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad R25-2(36.068mm,87.884mm) on Top Layer And Text "R25" (36.703mm,87.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R25-2(36.068mm,87.884mm) on Top Layer And Track (35.433mm,87.046mm)(35.433mm,88.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R25-2(36.068mm,87.884mm) on Top Layer And Track (35.433mm,87.046mm)(38.989mm,87.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R25-2(36.068mm,87.884mm) on Top Layer And Track (35.433mm,88.748mm)(38.989mm,88.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R25-2(36.068mm,87.884mm) on Top Layer And Track (36.779mm,87.249mm)(37.643mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R25-2(36.068mm,87.884mm) on Top Layer And Track (36.779mm,88.519mm)(37.643mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R26-1(42.926mm,114.554mm) on Top Layer And Track (42.062mm,111.633mm)(42.062mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R26-1(42.926mm,114.554mm) on Top Layer And Track (42.062mm,115.189mm)(43.764mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R26-1(42.926mm,114.554mm) on Top Layer And Track (42.291mm,112.979mm)(42.291mm,113.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R26-1(42.926mm,114.554mm) on Top Layer And Track (43.561mm,112.979mm)(43.561mm,113.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R26-1(42.926mm,114.554mm) on Top Layer And Track (43.764mm,111.633mm)(43.764mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R26-2(42.926mm,112.268mm) on Top Layer And Track (42.062mm,111.633mm)(42.062mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R26-2(42.926mm,112.268mm) on Top Layer And Track (42.062mm,111.633mm)(43.764mm,111.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R26-2(42.926mm,112.268mm) on Top Layer And Track (42.291mm,112.979mm)(42.291mm,113.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R26-2(42.926mm,112.268mm) on Top Layer And Track (43.561mm,112.979mm)(43.561mm,113.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R26-2(42.926mm,112.268mm) on Top Layer And Track (43.764mm,111.633mm)(43.764mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R3-1(44.704mm,93.091mm) on Top Layer And Text "R3" (45.415mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R3-1(44.704mm,93.091mm) on Top Layer And Track (44.069mm,92.227mm)(44.069mm,93.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-1(44.704mm,93.091mm) on Top Layer And Track (44.069mm,92.227mm)(47.625mm,92.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-1(44.704mm,93.091mm) on Top Layer And Track (44.069mm,93.929mm)(47.625mm,93.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-1(44.704mm,93.091mm) on Top Layer And Track (45.415mm,92.456mm)(46.279mm,92.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-1(44.704mm,93.091mm) on Top Layer And Track (45.415mm,93.726mm)(46.279mm,93.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(50.927mm,80.137mm) on Top Layer And Text "R4" (49.352mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-2(50.927mm,80.137mm) on Top Layer And Track (48.006mm,79.273mm)(51.562mm,79.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-2(50.927mm,80.137mm) on Top Layer And Track (48.006mm,80.975mm)(51.562mm,80.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(50.927mm,80.137mm) on Top Layer And Track (49.352mm,79.502mm)(50.216mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R4-2(50.927mm,80.137mm) on Top Layer And Track (49.352mm,80.772mm)(50.216mm,80.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-2(50.927mm,80.137mm) on Top Layer And Track (51.562mm,79.273mm)(51.562mm,80.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad R6-1(49.911mm,84.836mm) on Top Layer And Text "R6" (50.673mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-1(49.911mm,84.836mm) on Top Layer And Track (49.276mm,83.972mm)(49.276mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-1(49.911mm,84.836mm) on Top Layer And Track (49.276mm,83.972mm)(52.832mm,83.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-1(49.911mm,84.836mm) on Top Layer And Track (49.276mm,85.674mm)(52.832mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(49.911mm,84.836mm) on Top Layer And Track (50.622mm,84.201mm)(51.486mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(49.911mm,84.836mm) on Top Layer And Track (50.622mm,85.471mm)(51.486mm,85.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad R6-2(52.197mm,84.836mm) on Top Layer And Text "R6" (50.673mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-2(52.197mm,84.836mm) on Top Layer And Track (49.276mm,83.972mm)(52.832mm,83.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-2(52.197mm,84.836mm) on Top Layer And Track (49.276mm,85.674mm)(52.832mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(52.197mm,84.836mm) on Top Layer And Track (50.622mm,84.201mm)(51.486mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R6-2(52.197mm,84.836mm) on Top Layer And Track (50.622mm,85.471mm)(51.486mm,85.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-2(52.197mm,84.836mm) on Top Layer And Track (52.832mm,83.972mm)(52.832mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-1(80.264mm,84.836mm) on Top Layer And Track (79.426mm,84.201mm)(79.426mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-1(80.264mm,84.836mm) on Top Layer And Track (79.426mm,84.201mm)(81.128mm,84.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(80.264mm,84.836mm) on Top Layer And Track (79.629mm,85.547mm)(79.629mm,86.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(80.264mm,84.836mm) on Top Layer And Track (80.899mm,85.547mm)(80.899mm,86.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-1(80.264mm,84.836mm) on Top Layer And Track (81.128mm,84.201mm)(81.128mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-2(80.264mm,87.122mm) on Top Layer And Track (79.426mm,84.201mm)(79.426mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-2(80.264mm,87.122mm) on Top Layer And Track (79.426mm,87.757mm)(81.128mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(80.264mm,87.122mm) on Top Layer And Track (79.629mm,85.547mm)(79.629mm,86.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R7-2(80.264mm,87.122mm) on Top Layer And Track (80.899mm,85.547mm)(80.899mm,86.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-2(80.264mm,87.122mm) on Top Layer And Track (81.128mm,84.201mm)(81.128mm,87.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-1(40.259mm,101.219mm) on Top Layer And Track (37.338mm,100.381mm)(40.894mm,100.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-1(40.259mm,101.219mm) on Top Layer And Track (37.338mm,102.083mm)(40.894mm,102.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(40.259mm,101.219mm) on Top Layer And Track (38.684mm,100.584mm)(39.548mm,100.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R9-1(40.259mm,101.219mm) on Top Layer And Track (38.684mm,101.854mm)(39.548mm,101.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R9-1(40.259mm,101.219mm) on Top Layer And Track (40.894mm,100.381mm)(40.894mm,102.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad R9-2(37.973mm,101.219mm) on Top Layer And Text "R9" (38.735mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-2(37.973mm,101.219mm) on Top Layer And Track (37.338mm,100.381mm)(37.338mm,102.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-2(37.973mm,101.219mm) on Top Layer And Track (37.338mm,100.381mm)(40.894mm,100.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-2(37.973mm,101.219mm) on Top Layer And Track (37.338mm,102.083mm)(40.894mm,102.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(37.973mm,101.219mm) on Top Layer And Track (38.684mm,100.584mm)(39.548mm,100.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(37.973mm,101.219mm) on Top Layer And Track (38.684mm,101.854mm)(39.548mm,101.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-13(72.818mm,116.475mm) on Top Layer And Text "MISO" (69.469mm,116.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-1(94.742mm,96.266mm) on Multi-Layer And Track (93.091mm,96.215mm)(93.72mm,96.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-3(94.742mm,91.186mm) on Multi-Layer And Track (93.091mm,91.059mm)(93.751mm,90.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :421

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "3V3" (94.107mm,98.552mm) on Top Overlay And Track (93.599mm,99.441mm)(96.139mm,99.441mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "5V" (96.52mm,105.41mm) on Top Overlay And Track (96.139mm,99.441mm)(96.139mm,107.137mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "A" (69.482mm,74.041mm) on Top Overlay And Track (57.404mm,75.463mm)(77.267mm,75.463mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "B" (64.262mm,74.041mm) on Top Overlay And Track (57.404mm,75.463mm)(77.267mm,75.463mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "C1" (79.929mm,90.17mm) on Top Overlay And Track (79.629mm,89.992mm)(79.629mm,90.856mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "C1" (79.929mm,90.17mm) on Top Overlay And Track (80.899mm,89.992mm)(80.899mm,90.856mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (43.914mm,117.348mm) on Top Overlay And Track (42.291mm,116.002mm)(45.847mm,116.002mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "C16" (43.914mm,117.348mm) on Top Overlay And Track (42.291mm,117.704mm)(45.847mm,117.704mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C16" (43.914mm,117.348mm) on Top Overlay And Track (43.637mm,116.205mm)(44.501mm,116.205mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.001mm < 0.254mm) Between Text "C16" (43.914mm,117.348mm) on Top Overlay And Track (43.637mm,117.475mm)(44.501mm,117.475mm) on Top Overlay Silk Text to Silk Clearance [0.001mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "C18" (55.753mm,113.97mm) on Top Overlay And Track (55.829mm,113.665mm)(56.693mm,113.665mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "C21" (66.929mm,119.761mm) on Top Overlay And Track (66.7mm,118.237mm)(66.7mm,121.793mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (66.929mm,119.761mm) on Top Overlay And Track (66.929mm,119.583mm)(66.929mm,120.447mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C21" (66.929mm,119.761mm) on Top Overlay And Track (68.199mm,119.583mm)(68.199mm,120.447mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "C21" (66.929mm,119.761mm) on Top Overlay And Track (68.402mm,118.237mm)(68.402mm,121.793mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "C22" (59.436mm,115.316mm) on Top Overlay And Track (59.207mm,113.792mm)(59.207mm,117.348mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C22" (59.436mm,115.316mm) on Top Overlay And Track (59.436mm,115.138mm)(59.436mm,116.002mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C22" (59.436mm,115.316mm) on Top Overlay And Track (60.706mm,115.138mm)(60.706mm,116.002mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "C22" (59.436mm,115.316mm) on Top Overlay And Track (60.909mm,113.792mm)(60.909mm,117.348mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "C3" (62.23mm,115.316mm) on Top Overlay And Track (61.976mm,115.138mm)(61.976mm,116.002mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "C3" (62.23mm,115.316mm) on Top Overlay And Track (63.246mm,115.138mm)(63.246mm,116.002mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C3" (62.23mm,115.316mm) on Top Overlay And Track (63.449mm,113.792mm)(63.449mm,117.348mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C4" (43.914mm,119.507mm) on Top Overlay And Track (42.291mm,118.288mm)(45.847mm,118.288mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "C4" (43.914mm,119.507mm) on Top Overlay And Track (43.637mm,118.491mm)(44.501mm,118.491mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "C4" (43.914mm,119.507mm) on Top Overlay And Track (43.637mm,119.761mm)(44.501mm,119.761mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (57.429mm,83.845mm) on Top Overlay And Track (53.848mm,83.972mm)(57.404mm,83.972mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C5" (57.429mm,83.845mm) on Top Overlay And Track (57.404mm,83.972mm)(57.404mm,85.674mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (48.895mm,105.664mm) on Top Overlay And Track (49.784mm,105.359mm)(49.784mm,106.223mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.121mm < 0.254mm) Between Text "C7" (48.895mm,105.664mm) on Top Overlay And Track (49.987mm,104.013mm)(49.987mm,107.569mm) on Top Overlay Silk Text to Silk Clearance [0.121mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "C8" (48.768mm,101.207mm) on Top Overlay And Track (48.514mm,100.909mm)(48.514mm,101.773mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "C8" (48.768mm,101.207mm) on Top Overlay And Track (49.784mm,100.909mm)(49.784mm,101.773mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C8" (48.768mm,101.207mm) on Top Overlay And Track (49.987mm,99.563mm)(49.987mm,103.119mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "GND" (73.66mm,74.041mm) on Top Overlay And Track (57.404mm,75.463mm)(77.267mm,75.463mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "GND" (91.543mm,98.552mm) on Top Overlay And Track (91.059mm,99.441mm)(93.599mm,99.441mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (66.675mm,115.316mm) on Top Overlay And Track (66.675mm,114.427mm)(66.675mm,116.713mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (66.675mm,115.316mm) on Top Overlay And Track (68.453mm,114.427mm)(68.453mm,116.713mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (66.675mm,110.744mm) on Top Overlay And Track (66.675mm,109.855mm)(66.675mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (66.675mm,110.744mm) on Top Overlay And Track (68.453mm,109.855mm)(68.453mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (64.262mm,110.744mm) on Top Overlay And Track (64.262mm,109.855mm)(64.262mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (64.262mm,110.744mm) on Top Overlay And Track (66.04mm,109.855mm)(66.04mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED4" (44.323mm,113.03mm) on Top Overlay And Track (44.322mm,112.268mm)(44.322mm,114.554mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED4" (44.323mm,113.03mm) on Top Overlay And Track (46.1mm,112.268mm)(46.1mm,114.554mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.133mm < 0.254mm) Between Text "R1" (82.428mm,90.17mm) on Top Overlay And Track (82.169mm,89.992mm)(82.169mm,90.856mm) on Top Overlay Silk Text to Silk Clearance [0.133mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R1" (82.428mm,90.17mm) on Top Overlay And Track (83.439mm,89.992mm)(83.439mm,90.856mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "R14" (61.976mm,110.744mm) on Top Overlay And Track (61.773mm,109.22mm)(61.773mm,112.776mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (61.976mm,110.744mm) on Top Overlay And Track (61.976mm,110.566mm)(61.976mm,111.43mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (61.976mm,110.744mm) on Top Overlay And Track (63.246mm,110.566mm)(63.246mm,111.43mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R14" (61.976mm,110.744mm) on Top Overlay And Track (63.475mm,109.22mm)(63.475mm,112.776mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R15" (75.849mm,91.059mm) on Top Overlay And Track (76.022mm,91.923mm)(76.886mm,91.923mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "R16" (89.675mm,86.741mm) on Top Overlay And Text "U1" (88.798mm,86.131mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "R18" (59.436mm,110.744mm) on Top Overlay And Track (59.233mm,109.22mm)(59.233mm,112.776mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (59.436mm,110.744mm) on Top Overlay And Track (59.436mm,110.566mm)(59.436mm,111.43mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (59.436mm,110.744mm) on Top Overlay And Track (60.706mm,110.566mm)(60.706mm,111.43mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "R18" (59.436mm,110.744mm) on Top Overlay And Track (60.935mm,109.22mm)(60.935mm,112.776mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "R20" (86.233mm,81.407mm) on Top Overlay And Track (86.03mm,79.883mm)(86.03mm,83.439mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (86.233mm,81.407mm) on Top Overlay And Track (86.233mm,81.229mm)(86.233mm,82.093mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R20" (86.233mm,81.407mm) on Top Overlay And Track (87.503mm,81.229mm)(87.503mm,82.093mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "R20" (86.233mm,81.407mm) on Top Overlay And Track (87.732mm,79.883mm)(87.732mm,83.439mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "R21" (86.233mm,85.344mm) on Top Overlay And Track (86.03mm,83.82mm)(86.03mm,87.376mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (86.233mm,85.344mm) on Top Overlay And Track (86.233mm,85.166mm)(86.233mm,86.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R21" (86.233mm,85.344mm) on Top Overlay And Track (87.503mm,85.166mm)(87.503mm,86.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "R21" (86.233mm,85.344mm) on Top Overlay And Track (87.732mm,83.82mm)(87.732mm,87.376mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "R22" (36.449mm,90.043mm) on Top Overlay And Track (36.792mm,90.917mm)(37.656mm,90.917mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "R23" (32.258mm,90.043mm) on Top Overlay And Track (32.474mm,90.917mm)(33.338mm,90.917mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "R26" (42.291mm,113.157mm) on Top Overlay And Track (42.062mm,111.633mm)(42.062mm,115.189mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (42.291mm,113.157mm) on Top Overlay And Track (42.291mm,112.979mm)(42.291mm,113.843mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (42.291mm,113.157mm) on Top Overlay And Track (43.561mm,112.979mm)(43.561mm,113.843mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "R26" (42.291mm,113.157mm) on Top Overlay And Track (43.764mm,111.633mm)(43.764mm,115.189mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.254mm) Between Text "R5" (82.357mm,85.725mm) on Top Overlay And Track (82.169mm,85.547mm)(82.169mm,86.411mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R5" (82.357mm,85.725mm) on Top Overlay And Track (83.439mm,85.547mm)(83.439mm,86.411mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.072mm < 0.254mm) Between Text "R7" (79.827mm,85.725mm) on Top Overlay And Track (79.629mm,85.547mm)(79.629mm,86.411mm) on Top Overlay Silk Text to Silk Clearance [0.072mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "R7" (79.827mm,85.725mm) on Top Overlay And Track (80.899mm,85.547mm)(80.899mm,86.411mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R8" (64.77mm,115.316mm) on Top Overlay And Track (64.516mm,115.138mm)(64.516mm,116.002mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "R8" (64.77mm,115.316mm) on Top Overlay And Track (65.786mm,115.138mm)(65.786mm,116.002mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "R8" (64.77mm,115.316mm) on Top Overlay And Track (65.989mm,113.792mm)(65.989mm,117.348mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "TX" (96.52mm,102.88mm) on Top Overlay And Track (96.139mm,99.441mm)(96.139mm,107.137mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "U1" (88.798mm,86.131mm) on Top Overlay And Track (88.519mm,86.131mm)(88.519mm,87.833mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (88.798mm,86.131mm) on Top Overlay And Track (88.519mm,86.131mm)(92.075mm,86.131mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "Vin" (58.395mm,74.041mm) on Top Overlay And Track (57.404mm,75.463mm)(77.267mm,75.463mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
Rule Violations :79

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01