<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='342' type='llvm::MachineSDNode * llvm::SITargetLowering::buildRSRC(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::SDValue Ptr, uint32_t RsrcDword1, uint64_t RsrcDword2And3) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1492' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel17SelectMUBUFOffsetEN4llvm7SDValueERS2_S3_S3_S3_S3_S3_S3_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9841' ll='9869' type='llvm::MachineSDNode * llvm::SITargetLowering::buildRSRC(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; DL, llvm::SDValue Ptr, uint32_t RsrcDword1, uint64_t RsrcDword2And3) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9837'>/// Return a resource descriptor with the &apos;Add TID&apos; bit enabled
///        The TID (Thread ID) is multiplied by the stride value (bits [61:48]
///        of the resource descriptor) to create an offset, which is added to
///        the resource pointer.</doc>
