#VERSION#
1.06
#CRITTUPLE#
3
2
94
255
#CRITTUPLE#
21
3
0
1
2
#CRITTUPLE#
22
2
1
2
#CRITTRANSTUPLE#
<init_state>
255
3
2
94
255
255
255
#CRITTRANSTUPLE#
<init_state>
0
21
5
0
0
0
1
1
1
1
2
2
0
#CRITTRANSTUPLE#
<init_state>
0
22
4
1
1
1
2
2
1
2
2
#CRITVALUETONAMETUPLE#
21
3
0
STATE_GETSTRPAT
1
STATE_COMPARE
2
STATE_OUTPUT
#SIGNALTUPLE#
1
394
current_cp_bit
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
2
389
start_cp_bit
4
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
3
349
patterns[0]
7
0
<obsolete>
0
<reference>
0
<resetValue>

0

u

#SIGNALTUPLE#
4
10044
automatic_out_of_bound_5_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
5
10111
automatic_out_of_bound_5_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
6
11237
automatic_out_of_bound_2_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
7
11598
automatic_out_of_bound_2_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
8
6715
automatic_out_of_bound_9_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
9
6856
automatic_out_of_bound_9_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
10
9855
automatic_out_of_bound_7_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
11
9960
automatic_out_of_bound_7_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
12
10114
automatic_out_of_bound_4_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
13
10120
automatic_out_of_bound_4_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
14
10387
automatic_out_of_bound_3_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
15
10390
automatic_out_of_bound_3_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
16
10027
automatic_out_of_bound_6_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
17
10030
automatic_out_of_bound_6_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
18
7880
automatic_out_of_bound_8_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
19
8930
automatic_out_of_bound_8_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
20
358
cnt_num
4
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
21
25
current_state
1
0
<obsolete>
0
<reference>
0
<resetValue>

0

u

#SIGNALTUPLE#
22
371
isStrPat
1
0
<obsolete>
0
<reference>
0
<resetValue>

0

u

#SIGNALTUPLE#
23
17
ispattern
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
24
16
isstring
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
25
7
reset
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
26
368
patterns_num
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
27
8
chardata
7
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
28
363
strings_num
4
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
29
368
patterns_num[0]
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
30
368
patterns_num[1]
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
31
368
patterns_num[2]
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
32
363
strings_num[0]
4
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
33
363
strings_num[1]
4
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
34
363
strings_num[2]
4
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
35
363
strings_num[3]
4
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
36
363
strings_num[4]
4
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#POITUPLE#
1
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
1
2
11
1
automatic_out_of_bound_0
<signalCorrelation-vector>
0
0
0
1
18
0
0
0
./SME.v

25
70
185
185
#POITUPLE#
2
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
1
3
2
11
2
automatic_out_of_bound_1
automatic_out_of_bound_1_precond
<signalCorrelation-vector>
0
0
0
1
19
0
0
0
./SME.v

27
55
189
189
#POITUPLE#
3
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
16
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
11
23
automatic_out_of_bound_5_
automatic_out_of_bound_5_precond_
next_prop
automatic_out_of_bound_2_
automatic_out_of_bound_2_precond_
next_prop
automatic_out_of_bound_9_
automatic_out_of_bound_9_precond_
next_prop
automatic_out_of_bound_7_
automatic_out_of_bound_7_precond_
next_prop
automatic_out_of_bound_4_
automatic_out_of_bound_4_precond_
next_prop
automatic_out_of_bound_3_
automatic_out_of_bound_3_precond_
next_prop
automatic_out_of_bound_6_
automatic_out_of_bound_6_precond_
next_prop
automatic_out_of_bound_8_
automatic_out_of_bound_8_precond_
<signalCorrelation-vector>
0
0
0
8
20
21
22
23
24
25
26
27
0
0
0
./SME.v

33
69
255
255
#POITUPLE#
4
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
6
20
21
22
23
24
25
11
2
automatic_out_of_bound_10_
automatic_out_of_bound_10_precond_
<signalCorrelation-vector>
0
0
0
1
28
0
0
0
./SME.v

21
38
311
311
#POITUPLE#
5
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
21
14
2
fsm
(current_state == STATE_GETSTRPAT)
<signalCorrelation-vector>
1

0
0
1
1
0
0
0
./SME.v

30
45
68
68
#POITUPLE#
6
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
21
14
2
fsm
(current_state == STATE_COMPARE)
<signalCorrelation-vector>
1

0
0
1
2
0
0
0
./SME.v

30
43
66
66
#POITUPLE#
7
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
21
14
2
fsm
(current_state == STATE_OUTPUT)
<signalCorrelation-vector>
1

0
0
1
3
0
0
0
./SME.v

30
42
72
72
#POITUPLE#
8
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
21
14
2
fsm
FSM_IS_LLCK (current_state != STATE_GETSTRPAT)
<signalCorrelation-vector>
1

0
0
1
4
0
0
0
./SME.v

9
24
64
64
#POITUPLE#
9
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
21
14
2
fsm
FSM_IS_DLCK (current_state == STATE_GETSTRPAT)
<signalCorrelation-vector>
1

0
0
1
5
0
0
0
./SME.v

9
24
64
64
#POITUPLE#
10
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
21
14
2
fsm
FSM_IS_DLCK (current_state == STATE_COMPARE)
<signalCorrelation-vector>
1

0
0
1
6
0
0
0
./SME.v

9
22
70
70
#POITUPLE#
11
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
21
14
2
fsm
FSM_IS_DLCK (current_state == STATE_OUTPUT)
<signalCorrelation-vector>
1

0
0
1
7
0
0
0
./SME.v

9
21
76
76
#POITUPLE#
12
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
3
14
2
fsm
(patterns[0] == 94)
<signalCorrelation-vector>
1

0
0
1
8
0
0
0
./SME.v

11
19
20
20
#POITUPLE#
13
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
3
14
2
fsm
(patterns[0] == 255)
<signalCorrelation-vector>
1

0
0
1
9
0
0
0
./SME.v

33
41
255
255
#POITUPLE#
14
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
3
14
2
fsm
FSM_IS_LLCK (patterns[0] != 255)
<signalCorrelation-vector>
1

0
0
1
10
0
0
0
./SME.v

56
58
225
225
#POITUPLE#
15
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
3
14
2
fsm
FSM_IS_DLCK (patterns[0] == 94)
<signalCorrelation-vector>
1

0
0
1
11
0
0
0
./SME.v

56
58
225
225
#POITUPLE#
16
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
3
14
2
fsm
FSM_IS_DLCK (patterns[0] == 255)
<signalCorrelation-vector>
1

0
0
1
12
0
0
0
./SME.v

33
41
255
255
#POITUPLE#
17
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
22
14
2
fsm
(isStrPat == 1)
<signalCorrelation-vector>
1

0
0
1
13
0
0
0
./SME.v

33
38
308
308
#POITUPLE#
18
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
22
14
2
fsm
(isStrPat == 2)
<signalCorrelation-vector>
1

0
0
1
14
0
0
0
./SME.v

33
38
303
303
#POITUPLE#
19
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
22
14
2
fsm
FSM_IS_LLCK (isStrPat != 0)
<signalCorrelation-vector>
1

0
0
1
15
0
0
0
./SME.v

33
38
308
308
#POITUPLE#
20
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
22
14
2
fsm
FSM_IS_DLCK (isStrPat == 1)
<signalCorrelation-vector>
1

0
0
1
16
0
0
0
./SME.v

33
38
308
308
#POITUPLE#
21
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
22
14
2
fsm
FSM_IS_DLCK (isStrPat == 2)
<signalCorrelation-vector>
1

0
0
1
17
0
0
0
./SME.v

50
55
305
305
#POITUPLE#
22
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
29
0
0
0
./SME.v
GET
1
1
322
322
#POITUPLE#
23
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
GET
<signalCorrelation-vector>
0
0
0
1
30
0
0
0
./SME.v
GET
22
23
330
330
#POITUPLE#
24
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
GET
<signalCorrelation-vector>
0
0
0
1
31
0
0
0
./SME.v
GET
26
27
333
333
#POITUPLE#
25
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
GET
<signalCorrelation-vector>
0
0
0
1
32
0
0
0
./SME.v
GET
26
27
335
335
#POITUPLE#
26
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
GET
<signalCorrelation-vector>
0
0
0
1
33
0
0
0
./SME.v
GET
26
39
337
337
#POITUPLE#
27
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
34
0
0
0
./SME.v
CP
1
1
366
366
#POITUPLE#
28
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
35
0
0
0
./SME.v
CP
1
1
366
366
#POITUPLE#
29
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CP
<signalCorrelation-vector>
0
0
0
1
36
0
0
0
./SME.v
CP
13
28
387
387
#POITUPLE#
30
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CP
<signalCorrelation-vector>
0
0
0
1
37
0
0
0
./SME.v
CP
22
23
388
388
#POITUPLE#
31
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CP
<signalCorrelation-vector>
0
0
0
1
38
0
0
0
./SME.v
CP
20
21
389
389
#POITUPLE#
32
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CP
<signalCorrelation-vector>
0
0
0
1
39
0
0
0
./SME.v
CP
17
38
391
391
#POITUPLE#
33
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CP
<signalCorrelation-vector>
0
0
0
1
40
0
0
0
./SME.v
CP
22
23
392
392
#POITUPLE#
34
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CP
<signalCorrelation-vector>
0
0
0
1
41
0
0
0
./SME.v
CP
20
21
393
393
#POITUPLE#
35
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CP
<signalCorrelation-vector>
0
0
0
1
42
0
0
0
./SME.v
CP
22
23
396
396
#POITUPLE#
36
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CP
<signalCorrelation-vector>
0
0
0
1
43
0
0
0
./SME.v
CP
20
21
397
397
#POITUPLE#
37
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
44
0
0
0
./SME.v

1
1
1
1
#POITUPLE#
38
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
45
0
0
0
./SME.v

17
32
15
15
#POITUPLE#
39
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
46
0
0
0
./SME.v

17
30
16
16
#POITUPLE#
40
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
47
0
0
0
./SME.v

17
29
17
17
#POITUPLE#
41
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
48
0
0
0
./SME.v

50
51
51
51
#POITUPLE#
42
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
49
0
0
0
./SME.v

54
55
51
51
#POITUPLE#
43
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
50
0
0
0
./SME.v

5
12
63
79
#POITUPLE#
44
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
51
0
0
0
./SME.v

30
31
87
87
#POITUPLE#
45
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
52
0
0
0
./SME.v

30
31
89
89
#POITUPLE#
46
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
53
0
0
0
./SME.v

30
31
93
93
#POITUPLE#
47
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
54
0
0
0
./SME.v

30
31
95
95
#POITUPLE#
48
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
55
0
0
0
./SME.v

26
27
98
98
#POITUPLE#
49
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
56
0
0
0
./SME.v

5
12
84
99
#POITUPLE#
50
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
1
19
1
SME
<signalCorrelation-vector>
0
0
0
1
57
0
0
0
./SME.v

33
69
185
185
#POITUPLE#
51
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
58
0
0
0
./SME.v

8
25
188
188
#POITUPLE#
52
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
59
0
0
0
./SME.v

29
46
188
188
#POITUPLE#
53
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
1
19
1
SME
<signalCorrelation-vector>
0
0
0
1
60
0
0
0
./SME.v

36
54
189
189
#POITUPLE#
54
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
61
0
0
0
./SME.v

69
70
194
194
#POITUPLE#
55
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
62
0
0
0
./SME.v

71
72
194
194
#POITUPLE#
56
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
63
0
0
0
./SME.v

8
25
197
197
#POITUPLE#
57
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
64
0
0
0
./SME.v

29
45
197
197
#POITUPLE#
58
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
19
1
SME
<signalCorrelation-vector>
0
0
0
1
65
0
0
0
./SME.v

46
62
198
198
#POITUPLE#
59
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
66
0
0
0
./SME.v

23
24
214
214
#POITUPLE#
60
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
67
0
0
0
./SME.v

17
18
215
215
#POITUPLE#
61
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
68
0
0
0
./SME.v

22
23
216
216
#POITUPLE#
62
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
69
0
0
0
./SME.v

20
37
225
225
#POITUPLE#
63
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
70
0
0
0
./SME.v

41
58
225
225
#POITUPLE#
64
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
71
0
0
0
./SME.v

62
96
225
225
#POITUPLE#
65
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
26
19
1
SME
<signalCorrelation-vector>
0
0
0
1
72
0
0
0
./SME.v

80
96
225
225
#POITUPLE#
66
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
73
0
0
0
./SME.v

39
40
228
228
#POITUPLE#
67
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
74
0
0
0
./SME.v

39
40
232
232
#POITUPLE#
68
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
19
1
SME
<signalCorrelation-vector>
0
0
0
1
75
0
0
0
./SME.v

41
57
233
233
#POITUPLE#
69
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
76
0
0
0
./SME.v

30
31
235
235
#POITUPLE#
70
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
77
0
0
0
./SME.v

39
43
240
240
#POITUPLE#
71
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
78
0
0
0
./SME.v

37
41
241
241
#POITUPLE#
72
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
79
0
0
0
./SME.v

30
31
243
243
#POITUPLE#
73
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
80
0
0
0
./SME.v

35
36
244
244
#POITUPLE#
74
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
2
1
19
1
SME
<signalCorrelation-vector>
0
0
0
1
81
0
0
0
./SME.v

41
70
248
248
#POITUPLE#
75
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
82
0
0
0
./SME.v

34
35
250
250
#POITUPLE#
76
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
83
0
0
0
./SME.v

39
40
251
251
#POITUPLE#
77
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
1
19
1
SME
<signalCorrelation-vector>
0
0
0
1
84
0
0
0
./SME.v

38
58
254
254
#POITUPLE#
78
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
1
19
1
SME
<signalCorrelation-vector>
0
0
0
1
85
0
0
0
./SME.v

48
68
255
255
#POITUPLE#
79
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
26
19
1
SME
<signalCorrelation-vector>
0
0
0
1
86
0
0
0
./SME.v

41
76
259
259
#POITUPLE#
80
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
87
0
0
0
./SME.v

38
39
260
260
#POITUPLE#
81
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
1
19
1
SME
<signalCorrelation-vector>
0
0
0
1
88
0
0
0
./SME.v

43
61
264
264
#POITUPLE#
82
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
89
0
0
0
./SME.v

39
40
266
266
#POITUPLE#
83
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
90
0
0
0
./SME.v

31
32
273
273
#POITUPLE#
84
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
91
0
0
0
./SME.v

30
31
274
274
#POITUPLE#
85
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
26
20
19
1
SME
<signalCorrelation-vector>
0
0
0
1
92
0
0
0
./SME.v

37
44
287
287
#POITUPLE#
86
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
93
0
0
0
./SME.v

26
27
295
295
#POITUPLE#
87
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
94
0
0
0
./SME.v

31
32
296
296
#POITUPLE#
88
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
95
0
0
0
./SME.v

30
31
297
297
#POITUPLE#
89
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
26
20
19
1
SME
<signalCorrelation-vector>
0
0
0
1
96
0
0
0
./SME.v

37
44
307
307
#POITUPLE#
90
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
26
20
19
1
SME
<signalCorrelation-vector>
0
0
0
1
97
0
0
0
./SME.v

37
44
312
312
#POITUPLE#
91
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
98
0
0
0
./SME.v

9
16
222
315
#POITUPLE#
92
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
99
0
0
0
./SME.v

1
4
62
80
#POITUPLE#
93
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SME
<signalCorrelation-vector>
0
0
0
1
100
0
0
0
./SME.v

1
4
83
100
#POITUPLE#
94
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
101
0
0
0
./SME.v

36
54
189
189
#POITUPLE#
95
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
102
0
0
0
./SME.v

42
68
255
255
#POITUPLE#
96
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
19
0
<signalCorrelation-vector>
0
0
0
1
103
0
0
0
./SME.v

29
36
301
301
#POITUPLE#
97
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
19
0
<signalCorrelation-vector>
0
0
0
1
104
0
0
0
./SME.v

30
37
311
311
#POITUPLE#
98
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
27
19
0
<signalCorrelation-vector>
0
0
0
1
105
0
0
0
./SME.v

13
21
4
4
#POITUPLE#
99
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
23
19
0
<signalCorrelation-vector>
0
0
0
1
106
0
0
0
./SME.v

7
16
6
6
#POITUPLE#
100
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
24
19
0
<signalCorrelation-vector>
0
0
0
1
107
0
0
0
./SME.v

7
15
5
5
#POITUPLE#
101
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
26
19
0
<signalCorrelation-vector>
0
0
0
1
108
0
0
0
./SME.v

5
8
204
316
#POITUPLE#
102
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
28
19
0
<signalCorrelation-vector>
0
0
0
1
109
0
0
0
./SME.v

5
8
204
316
#POITUPLE#
103
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
25
29
19
0
<signalCorrelation-vector>
0
0
0
1
110
0
0
0
./SME.v

7
12
3
3
#POITUPLE#
104
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
25
30
19
0
<signalCorrelation-vector>
0
0
0
1
111
0
0
0
./SME.v

7
12
3
3
#POITUPLE#
105
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
25
31
19
0
<signalCorrelation-vector>
0
0
0
1
112
0
0
0
./SME.v

7
12
3
3
#POITUPLE#
106
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
25
32
19
0
<signalCorrelation-vector>
0
0
0
1
113
0
0
0
./SME.v

7
12
3
3
#POITUPLE#
107
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
25
33
19
0
<signalCorrelation-vector>
0
0
0
1
114
0
0
0
./SME.v

7
12
3
3
#POITUPLE#
108
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
25
34
19
0
<signalCorrelation-vector>
0
0
0
1
115
0
0
0
./SME.v

7
12
3
3
#POITUPLE#
109
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
25
35
19
0
<signalCorrelation-vector>
0
0
0
1
116
0
0
0
./SME.v

7
12
3
3
#POITUPLE#
110
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
25
36
19
0
<signalCorrelation-vector>
0
0
0
1
117
0
0
0
./SME.v

7
12
3
3
#PROPERTYTUPLE#
1
5
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_GETSTRPAT_prop_1
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(current_state == STATE_GETSTRPAT)
0
#PROPERTYTUPLE#
2
6
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_COMPARE_prop_2
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(current_state == STATE_COMPARE)
0
#PROPERTYTUPLE#
3
7
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_OUTPUT_prop_3
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(current_state == STATE_OUTPUT)
0
#PROPERTYTUPLE#
4
8
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
14
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_livelock_STATE_GETSTRPAT_prop_4
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_livelock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
5
9
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_GETSTRPAT_prop_5
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
6
10
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_COMPARE_prop_6
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
7
11
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_OUTPUT_prop_7
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
8
12
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_94_prop_8
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(patterns[0] == 94)
0
#PROPERTYTUPLE#
9
13
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_255_prop_9
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(patterns[0] == 255)
0
#PROPERTYTUPLE#
10
14
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
14
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_livelock_255_prop_10
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_livelock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
11
15
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_94_prop_11
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
12
16
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_255_prop_12
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
13
17
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_1_prop_13
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(isStrPat == 1)
0
#PROPERTYTUPLE#
14
18
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_2_prop_14
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(isStrPat == 2)
0
#PROPERTYTUPLE#
15
19
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
14
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_livelock_0_prop_15
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_livelock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
16
20
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_1_prop_16
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
17
21
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_2_prop_17
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
18
1
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_18
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(({1'b0, start_cp_bit} + {3'b0, current_cp_bit}) <= 6'b100000)
0
#PROPERTYTUPLE#
19
2
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_19
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(({24'b0, patterns[0]} == 32'b1011110) & ({27'b0, start_cp_bit} == 32'b0)) |-> (({29'b0, current_cp_bit} + 32'b1) <= 32'b111)
0
#PROPERTYTUPLE#
20
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_20
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
21
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_21
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
22
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_22
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
23
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_23
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
24
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_24
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
25
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_25
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
26
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_26
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
27
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_27
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
28
4
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_28
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~reset & (current_state == 2'b0) & ~isstring & ~((isStrPat == 2'b10) & ispattern) & ispattern) |-> (cnt_num <= 5'b111)
0
#MESSAGETUPLE#
0
29
22
FIL_MS_DUNM
Warning
"Module name 'Counter32' differs from file name 'SME.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
30
23
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit GET"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
31
24
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit GET"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
32
25
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit GET"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
33
26
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit GET. LHS operand 'count_out' is 5 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
34
27
FIL_NR_MMOD
Warning
"More than one design-unit definition in file './SME.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
35
28
FIL_MS_DUNM
Warning
"Module name 'Compare' differs from file name 'SME.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
36
29
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit CP. LHS operand is 2 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
37
30
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit CP"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
38
31
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit CP"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
39
32
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit CP. LHS operand is 8 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
40
33
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit CP"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
41
34
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit CP"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
42
35
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit CP"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
43
36
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit CP"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
44
37
FIL_NR_MMOD
Warning
"More than one design-unit definition in file './SME.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
45
38
PAR_MS_SDAS
Warning
"Parameter 'STATE_GETSTRPAT' has a size mismatch between its declaration and its value assigned"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
46
39
PAR_MS_SDAS
Warning
"Parameter 'STATE_COMPARE' has a size mismatch between its declaration and its value assigned"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
47
40
PAR_MS_SDAS
Warning
"Parameter 'STATE_OUTPUT' has a size mismatch between its declaration and its value assigned"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
48
41
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
49
42
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
50
43
CAS_NR_DEFN
Error
"Case statement incomplete, without a default clause"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
51
44
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
52
45
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
53
46
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
54
47
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
55
48
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
56
49
CAS_NR_DEFN
Error
"Case statement incomplete, without a default clause"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
57
50
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit SME. LHS operand '(6'b0 + start_cp_bit)' is 6 bits, RHS operand 'current_cp_bit' is 3 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
58
51
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SME. LHS operand is 5 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
59
52
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SME. LHS operand is 8 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
60
53
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit SME. LHS operand 'current_cp_bit' is 3 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
61
54
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
62
55
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
63
56
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SME. LHS operand is 8 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
64
57
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SME. LHS operand is 5 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
65
58
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit SME. LHS operand 'start_cp_bit' is 5 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
66
59
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
67
60
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
68
61
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
69
62
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SME. LHS operand is 5 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
70
63
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SME. LHS operand is 8 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
71
64
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SME. LHS operand is 3 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
72
65
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator subtraction in module/design-unit SME. LHS operand 'patterns_num' is 3 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
73
66
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
74
67
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
75
68
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit SME. LHS operand 'start_cp_bit' is 5 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
76
69
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
77
70
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
78
71
CST_MS_LPDZ
Warning
"Constant '3'b0' will be left-padded by 2 '0' bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
79
72
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
80
73
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
81
74
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit SME. LHS operand 'start_cp_bit' is 5 bits, RHS operand 'current_cp_bit' is 3 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
82
75
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
83
76
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
84
77
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit SME. LHS operand 'current_cp_bit' is 3 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
85
78
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit SME. LHS operand 'current_cp_bit' is 3 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
86
79
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator subtraction in module/design-unit SME. LHS operand 'patterns_num' is 3 bits, RHS operand '(current_cp_bit + 1)' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
87
80
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
88
81
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit SME. LHS operand 'current_cp_bit' is 3 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
89
82
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
90
83
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
91
84
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
92
85
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'SME'. Length of RHS is greater than LHS. LHS 'patterns_num' (unsigned) - 3 bit(s), RHS 'cnt_num' (unsigned) - 5 bit(s). 2 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
93
86
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
94
87
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
95
88
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit SME"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
96
89
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'SME'. Length of RHS is greater than LHS. LHS 'patterns_num' (unsigned) - 3 bit(s), RHS 'cnt_num' (unsigned) - 5 bit(s). 2 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
97
90
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in module/design-unit 'SME'. Length of RHS is greater than LHS. LHS 'patterns_num' (unsigned) - 3 bit(s), RHS 'cnt_num' (unsigned) - 5 bit(s). 2 most significant bit(s) will be lost."
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
98
91
CAS_NR_DEFN
Error
"Case statement incomplete, without a default clause"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
99
92
LAT_NR_BLAS
Warning
"In module/design-unit SME, latch is assigned by blocking assignments"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
100
93
LAT_NR_BLAS
Warning
"In module/design-unit SME, latch is assigned by blocking assignments"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
101
94
IDX_NR_ORNG
Warning
"Variable index/range selection of '(current_cp_bit + 1)' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
102
95
IDX_NR_ORNG
Warning
"Variable index/range selection of '(idx - (current_cp_bit + 1))' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
103
96
VAR_NO_COMR
Warning
"Variable index/range selection of 'cnt_num' is too small to access its defined range completely"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
104
97
IDX_NR_ORNG
Warning
"Variable index/range selection of 'cnt_num' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
105
98
MOD_NO_IPRG
Warning
"Input port 'chardata' of top-level module is not a register"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
106
99
MOD_NO_IPRG
Warning
"Input port 'ispattern' of top-level module is not a register"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
107
100
MOD_NO_IPRG
Warning
"Input port 'isstring' of top-level module is not a register"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
108
101
FLP_NO_ASRT
Warning
"Flip-flop 'patterns_num' does not have any asynchronous set or reset"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
109
102
FLP_NO_ASRT
Warning
"Flip-flop 'strings_num' does not have any asynchronous set or reset"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
110
103
RST_XC_LDTH
Warning
"The set/reset 'reset' drives a combinational logic. Depth '0' exceeded at 'patterns_num[0]'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
111
104
RST_XC_LDTH
Warning
"The set/reset 'reset' drives a combinational logic. Depth '0' exceeded at 'patterns_num[1]'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
112
105
RST_XC_LDTH
Warning
"The set/reset 'reset' drives a combinational logic. Depth '0' exceeded at 'patterns_num[2]'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
113
106
RST_XC_LDTH
Warning
"The set/reset 'reset' drives a combinational logic. Depth '0' exceeded at 'strings_num[0]'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
114
107
RST_XC_LDTH
Warning
"The set/reset 'reset' drives a combinational logic. Depth '0' exceeded at 'strings_num[1]'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
115
108
RST_XC_LDTH
Warning
"The set/reset 'reset' drives a combinational logic. Depth '0' exceeded at 'strings_num[2]'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
116
109
RST_XC_LDTH
Warning
"The set/reset 'reset' drives a combinational logic. Depth '0' exceeded at 'strings_num[3]'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
117
110
RST_XC_LDTH
Warning
"The set/reset 'reset' drives a combinational logic. Depth '0' exceeded at 'strings_num[4]'"
0
<label>

<waivers>
0
0
1
#MODULETUPLE#
1
Counter32
1
1
#MODULETUPLE#
2
Compare
1
2
#INSTANCETUPLE#
1
GET
1
#INSTANCETUPLE#
2
CP
2
#SCANHISTORYTUPLE#
0
0
0
<source-checksums>
0
<tag-category>
0
<tag-defenition>
19

23

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle to its original value at any point of time.
ARY_IS_OOBI
20
   A bit/part select reference in an expression has an index specification
   outside of the defined range of the variable.
   This can lead to unexpected results. It is
   recommended that this reference be modified such that the index/subrange
   falls within the defined range.
   The following code illustrates the problem.
   module test1 (a, b, out1);
   input [3:0] a;
   input [3:0] b;
   output out1;
   wire [3:0] a;
   reg [2:0] out1;
   wire [2:-1] q;
   wire [2:-4] w;
   always @(a or b)
       out1 = q[4] & b[3];
       assign a[3] = out1[3];
     assign q = w[1+:3];
   endmodule
   In the above code, 'q[4]' and 'out1[3]' are used, which are outside the defined range.
ASG_IS_XRCH
12
   A reachable X assignment was detected in the design.
   If the X assignment is reachable, it will become
   an active X source. 'X' source present in the design can lead to unexpected functionality.

   The following examples illustrates this problem:
   always @(port_a or port_b or port_c or port_d)
   casez(port_d)
       2'b00: port_e = port_a;
       2'b01: port_e = port_b;
       2'b10: port_e = port_c;
       2'b11: port_e = 4'b00xx;
   endcase
BLK_NO_RCHB
20
   Unreachable block statement was detected. This needs to be reviewed to determine if this is intentional or undesired. RTL needs to be modified accordingly.
   The following example illustrates the issue:

   module blkif (out, a, b);
   input a, b;
   output out;
   reg out;
   wire sel;
   assign sel = 1'b1;
   always @(sel or a or b)
   begin
   if (sel)
       out <= a;
   else
       out <= b;
   end
  endmodule
  In the given example, a violation is reported as 'sel' has a 
  a constant value due to which one branch of the 'if' block is not reachable.

BUS_IS_CONT
8
   The specified bus has multiple drivers which can
   be active simultaneously. This may lead to signal/register
   having undefined/unexpected value.

   The following example illustrates the problem:
   assign sig_a = var_a;
   assign sig_a = var_b;
   In the above example, 'sig_a' is multiply driven.
BUS_IS_FLOT
21
   A bus without any driver was detected. This could be unintentional and can lead to unexpected functionality. 

   Following example illustrates this scenario:
   module mod_a(port_a, port_b, port_c, reg_a, reg_b, reg_c);
       input [1:0] port_a, port_b, port_c;
       output [1:0] reg_a, reg_b, reg_c;
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;

       assign wire_a = port_a;
       assign reg_a = wir_a;
       assign reg_b = wir_b;

   endmodule

   reg_b is a floating bus. 
   Design needs to be remodelled to avoid this problem.
CAS_IS_DFRC
31
   The case statement has a default case which is reachable. This could be a result of an incompletely specified case.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 3'b000;
       else
           state <= next;
   always @(state)
   begin
   case(state)
       3'b000: 
           next = 3'b001;
       3'b001: 
           if (en)
               next = 3'b010;
           else
               next = 3'b011;
       3'b010: 
               next = 3'b100;
       3'b011: 
               next = 3'b101;
       default:
               next = 3'bxxx;
   endcase
   end
   endmodule
CAS_NO_PRIO
16
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'priority' keyword, does not have all the cases covered. 
   The following example illustrates this problem:
   module mod_a (port_a, port_b, port_c);
       input [3:0] port_a;
       input [1:0] port_c;
       output port_b;
       reg port_b;
       always @(port_c)
       begin
           priority case(port_c)
           2'b01 : port_b = port_a[1];
           2'b10 : port_b = port_a[2];
           2'b11 : port_b = port_a[3];
       endcase
       end
   endmodule
CAS_NO_UNIQ
18
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'unique' keyword, has more than one case item that matches the
   case expression.
   The following example illustrates this problem:
   reg  [3:0]  reg_a;
   always @(posedge clk)
   begin
       reg_a = 12;
       unique case ( reg_a )
       6, 12, 14:  out_a = 32'd10012;
       2, 6, 7:    out_a = 32'd10015;
       3, 12, 10:  out_a = 32'd50009;
       default:    out_a = 32'd0;
   endcase
   end

   In the above code example, 'reg_a' is used as the case expression in a
   'unique case' statement, where two of the case item expressions are 12.
   It is recommended that case item expressions are mutually exclusive.
EXP_IS_OVFL
20
   Arithmetic operation results in overflow of bits leading to potential loss of data.
   The following example illustrates the problem:

   module mod_a();
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;
       assign wir_a = reg_a + 2'd2;
       assign wir_b = reg_b + 2'b11;
       assign wir_c = reg_c - 2'b11;
   endmodule

   In the above code, 2-bit wires, wir_a, wir_b, wir_c                
   are being assigned a value that can be greater than
   the maximum value that it can hold. This can lead to loss
   of bits. 
   Remodel the design to avoid this violation.
FSM_IS_DLCK
45
   A deadlock situation has been detected for a state of the FSM. This can occur if either
   there is no outgoing edge from the current state or the condition of the outgoing edge
   cannot be met. To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (din, a_rst, clk, z_o);
      input  din, a_rst,clk;
      output z_o;
      reg z_o;
      parameter [1:0] s0=0, s1=1, s2=2;
      reg [1:0] ps, ns;
      // sequential block
      always @ (posedge clk or posedge a_rst)
      begin: seq_block
         if (a_rst)
            ps = s0;
         else
            ps = ns;
      end

      // combinational block
      always @ (ps or din)
      begin: comb_block
         ns  = s0;
         z_o = 1'b1;
         case (ps)
           s0: begin
             z_o = 1'b0;
              end
           s1: begin
                if (din == 1'b0)
                   ns = s0;
                else
                   ns = s2;
              end
           s2: begin
                if (din == 1'b1)
                   ns = s1;
                else
                   ns = s0;
              end
         endcase
      end
   endmodule
   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported.
FSM_IS_LLCK
62
   Livelock condition detected for the FSM. The states of the processes involved in this
   condition constantly change with regard to one another but do not progress to some other state.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (err, ack,req, clk, rst);
   output err;
   output [3:0] ack;
   input [3:0] req;
   input clk, rst;
   reg err;
   reg [3:0] ack;
   reg [2:0] state, next;
   integer i;
   always @(posedge clk)
      if (rst)
        state <= 3'b000;
      else
        state <= next;
   always @(state or req)
   begin
      next = 3'bxxx;
      err = 0;
      ack = 0;
    case(state)
           3'b000: begin
                  case(req)
                     4'b0001 : next = 3'b001;
                     default : next = 3'b000;
                 endcase
                 end
           3'b001: begin
                  case(req)
                     4'b0010 : next = 3'b010;
                     default : next = 3'b001;
                 endcase
                 ack[0] = 1;
                 ack[1] = 1;
               end
           3'b010: begin
                  case(req)
                     4'b0100 : next = 3'b011;
                 endcase
                 ack[1] = 1;
                 ack[2] = 1;
               end
           3'b011: begin
                  case(req)
                     4'b1000 : next = 3'b100; // missing default statement
                 endcase
                 ack[3] = 1;
               end
           3'b100: begin
                  case(req)
                     4'b0000 : next = 3'b000;
                     default : next = 3'b100;
                 endcase
                 err = 1;
                 end
      endcase
      end
   endmodule
   In the given example, a Livelock is detected at state 3'b011 and a violation is reported.
FSM_NO_MTRN
36
   An unreachable consequent transition in a FSM has been detected. There is no 
   scenario where the mentioned source state will move to the first target state 
   and then to the next target state in sequence.

   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 2'b00;
       else
           state <= next;
   always @(state)
   begin
   case(state)
          2'b00: 
            next = 2'b01;
           2'b01: 
             if (en)
                 next = 2'b10;
             else
                 next = 2'b11;
           2'b10: 
             next = 2'b11;
           2'b11: 
             next = 2'b00;
           default:
             next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 and then to 2'b11 is unreachable.
FSM_NO_RCHB
33
   There are unreachable states in the specified FSM. The unreachable
   states may create extra states that were not intended.
   The tool is unable to perform analysis for reachable states if variables
   are used in the combinational logic for the next state computations
   and therefore, takes a pessimistic approach.

   params FSMURS { fsm_states_in_default_clause="no/yes" }
   The default value for this parameter is 'no'.
   By default, the states that can only be reached from the default clause
   of the case statement are not considered for next state computations
   and are reported as unreachable states in the FSM.
   When the value of the parameter is set to 'yes', the tool
   considers the states in the default clause of the case statement as
   reachable.

   The following code illustrates the occurrence of FSMURS

   pro_comb : process (fsm, d)
   begin
       case fsm is
         when State_0 =>
             z <= '0';
             next_fsm <= State_1;
         when State_1 =>
             z <= '1';
             next_fsm <= State_0;
         when State_2 =>
             z <= d;
             next_fsm <= State_0;
       end case;
   end process pro_comb;
   In the above code,'State_2' is reported as an unreachable state because
  there is no path to this state from any other valid state in the FSM.
FSM_NO_TRRN
33
   An unreachable transition in a FSM has been detected. There is no scenario where the mentioned source state will move to the mentioned target state.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [1:0] state, next;
   wire en;
   always @(posedge clk)
      if (rst)
        state <= 2'b00;
      else
        state <= next;
   always @(state)
   begin
   case(state)
           2'b00: 
             next = 2'b01;
           2'b01: 
               if (en)
                   next = 2'b10;
               else
                   next = 2'b11;
           2'b10: 
               next = 2'b11;
           2'b11: 
               next = 2'b00;
           default:
               next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 is unreachable. 
SIG_IS_DLCK
46
   A deadlock situation has been detected for a signal.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   
   module FSM (din, a_rst, clk, z_o);
     input  din, a_rst,clk;
     output z_o;
     reg z_o;
     parameter [1:0] s0=0, s1=1, s2=2;
     reg [1:0] ps, ns;
     // sequential block
     always @ (posedge clk or posedge a_rst)
     begin: seq_block
       if (a_rst)
          ps = s0;
       else
          ps = ns;
     end

     // combinational block
     always @ (ps or din)
     begin: comb_block
        ns  = s0;
        z_o = 1'b1;
        case (ps)
          s0: begin
           z_o = 1'b0;
              end
          s1: begin
                if (din == 1'b0)
                  ns = s0;
                else
                  ns = s2;
              end
          s2: begin
                if (din == 1'b1)
                  ns = s1;
                else
                 ns = s0;
             end
           endcase
         end
    endmodule

   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported
SIG_IS_STCK
17
   A logic element stuck at a constant value has been detected. There is no design scenario where the logic element will get any other value. 
   The following example illustrates this scenario

   module mod_a(clk, rst, port_a, port_b);
      input clk, rst, port_a;
      output port_b;
      reg port_b;
      always @(posedge clk or negedge rst)
      begin
      if (!rst)
          port_b = 1'b1;
      else
          port_b = port_a | 1'b1;
      end
   endmodule
   In this example 'port_b' is always stuck at '1'b1'. 
   To avoid this violation, modify the RTL.
SIG_NO_TGFL
24
   The signal has not toggled from 1 to 0. Modify the RTL and rerun the design.
   Consider the given example:
   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle from 1 to 0 at any point of time.
SIG_NO_TGRS
25
   The signal has not toggled from 0 to 1. Modify the RTL and rerun the design.
   Consider the given example:

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for LSB of count1, in which
   the signal does not toggle from 0 to1 at any point of time.
<superLintPoiType-tagAndMessage>
19
ARITHMETIC_OVERFLOW
EXP_IS_OVFL
Arithmetic overflow failure found.
CONTENTION_BUS
BUS_IS_CONT
Contention bus failure found in bus "%1".
DEAD_CODE
BLK_NO_RCHB
The block is not reachable.
DEFAULT_CASE
CAS_IS_DFRC
A reachable default case was found.
FLOATING_BUS
BUS_IS_FLOT
Floating bus failure found in bus "%1".
FSM_MULTI_TRANS_COVER
FSM_NO_MTRN
Unreachable consequence transitions (%d1->%d2->%d3) found in the FSM "%1".
FSM_STATE_COVER
FSM_NO_RCHB
Unreachable states found (%d) in the FSM "%1".
FSM_STATE_DEADLOCK
FSM_IS_DLCK
A deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_LIVELOCK
FSM_IS_LLCK
Livelock condition found (%d) in the FSM "%1".
FSM_TRANS_COVER
FSM_NO_TRRN
Unreachable transitions found (%d1->%d2) in the FSM "%1".
OUT_OF_BOUND_INDEXING
ARY_IS_OOBI
Out-of-bound indexing failure found.
PRIORITY_CASE
CAS_NO_PRIO
Priority case failure found.
SIGNALS_DEADLOCK_SIGNALS
SIG_IS_DLCK
The signal "%1" is a deadlock signal.
SIGNALS_STUCKAT
SIG_IS_STCK
The signal "%1" is stuck-at %s.
SIGNALS_TOGGLE_FALL
SIG_NO_TGFL
The signal "%1" has not toggled from 1 to 0.
SIGNALS_TOGGLE_RISE
SIG_NO_TGRS
The signal "%1" has not toggled from 0 to 1.
SIGNALS_TOGGLE_STABLE
SIG_NO_TGST
The signal "%1" has not toggled stable.
UNIQUE_CASE
CAS_NO_UNIQ
Unique case failure found.
X_ASSIGNMENT
ASG_IS_XRCH
A reachable x-assignment was found.
<top-model-name>
SME
<progress-events>
1
1611936000
1
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
3
AUTO_FORMAL_BUS
AUTO_FORMAL_FSM
AUTO_FORMAL_OUT_OF_BOUND_INDEXING
<hal-category-is-enabled>
0
<candidate-merged-group>
129
$prop$./SME.v6476
./SME.v
64
76


2
7
1
2
3
4
5
6
7
$prop$./SME.v185185
./SME.v
185
185


2
1
18
$prop$./SME.v189189
./SME.v
189
189


2
1
19
$prop$./SME.v225255
./SME.v
225
255


2
13
8
9
10
11
12
20
21
22
23
24
25
26
27
$prop$./SME.v303308
./SME.v
303
308


2
5
13
14
15
16
17
$prop$./SME.v311311
./SME.v
311
311


2
1
28
$prop$ARY_IS_OOBI./SME.v185185
./SME.v
185
185
ARY_IS_OOBI

0
1
18
$prop$ARY_IS_OOBI./SME.v189189
./SME.v
189
189
ARY_IS_OOBI

0
1
19
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
8
20
21
22
23
24
25
26
27
$prop$ARY_IS_OOBI./SME.v311311
./SME.v
311
311
ARY_IS_OOBI

0
1
28
$prop$FSM_IS_DLCK./SME.v6476
./SME.v
64
76
FSM_IS_DLCK

0
3
5
6
7
$prop$FSM_IS_DLCK./SME.v225255
./SME.v
225
255
FSM_IS_DLCK

0
2
11
12
$prop$FSM_IS_DLCK./SME.v303308
./SME.v
303
308
FSM_IS_DLCK

0
2
16
17
$prop$FSM_IS_LLCK./SME.v6476
./SME.v
64
76
FSM_IS_LLCK

0
1
4
$prop$FSM_IS_LLCK./SME.v225255
./SME.v
225
255
FSM_IS_LLCK

0
1
10
$prop$FSM_IS_LLCK./SME.v303308
./SME.v
303
308
FSM_IS_LLCK

0
1
15
$prop$FSM_NO_RCHB./SME.v6476
./SME.v
64
76
FSM_NO_RCHB

0
3
1
2
3
$prop$FSM_NO_RCHB./SME.v225255
./SME.v
225
255
FSM_NO_RCHB

0
2
8
9
$prop$FSM_NO_RCHB./SME.v303308
./SME.v
303
308
FSM_NO_RCHB

0
2
13
14
Error$msg$./SME.v6379
./SME.v
63
79

Error
3
1
50
Error$msg$./SME.v8499
./SME.v
84
99

Error
3
1
56
Error$msg$./SME.v222315
./SME.v
222
315

Error
3
1
98
Error$msg$CAS_NR_DEFN./SME.v6379
./SME.v
63
79
CAS_NR_DEFN
Error
1
1
50
Error$msg$CAS_NR_DEFN./SME.v8499
./SME.v
84
99
CAS_NR_DEFN
Error
1
1
56
Error$msg$CAS_NR_DEFN./SME.v222315
./SME.v
222
315
CAS_NR_DEFN
Error
1
1
98
Warning$msg$./SME.v11
./SME.v
1
1

Warning
3
1
44
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
8
110
111
112
113
114
115
116
117
Warning$msg$./SME.v44
./SME.v
4
4

Warning
3
1
105
Warning$msg$./SME.v55
./SME.v
5
5

Warning
3
1
107
Warning$msg$./SME.v66
./SME.v
6
6

Warning
3
1
106
Warning$msg$./SME.v1515
./SME.v
15
15

Warning
3
1
45
Warning$msg$./SME.v1616
./SME.v
16
16

Warning
3
1
46
Warning$msg$./SME.v1717
./SME.v
17
17

Warning
3
1
47
Warning$msg$./SME.v5151
./SME.v
51
51

Warning
3
2
48
49
Warning$msg$./SME.v6280
./SME.v
62
80

Warning
3
1
99
Warning$msg$./SME.v83100
./SME.v
83
100

Warning
3
6
51
52
53
54
55
100
Warning$msg$./SME.v185185
./SME.v
185
185

Warning
3
1
57
Warning$msg$./SME.v188188
./SME.v
188
188

Warning
3
2
58
59
Warning$msg$./SME.v189189
./SME.v
189
189

Warning
3
2
60
101
Warning$msg$./SME.v194194
./SME.v
194
194

Warning
3
2
61
62
Warning$msg$./SME.v197197
./SME.v
197
197

Warning
3
2
63
64
Warning$msg$./SME.v198198
./SME.v
198
198

Warning
3
1
65
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
37
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
102
103
104
108
109
Warning$msg$./SME.v322322
./SME.v
322
322

Warning
3
1
29
Warning$msg$./SME.v330330
./SME.v
330
330

Warning
3
1
30
Warning$msg$./SME.v333333
./SME.v
333
333

Warning
3
1
31
Warning$msg$./SME.v335335
./SME.v
335
335

Warning
3
1
32
Warning$msg$./SME.v337337
./SME.v
337
337

Warning
3
1
33
Warning$msg$./SME.v366366
./SME.v
366
366

Warning
3
2
34
35
Warning$msg$./SME.v387387
./SME.v
387
387

Warning
3
1
36
Warning$msg$./SME.v388388
./SME.v
388
388

Warning
3
1
37
Warning$msg$./SME.v389389
./SME.v
389
389

Warning
3
1
38
Warning$msg$./SME.v391391
./SME.v
391
391

Warning
3
1
39
Warning$msg$./SME.v392392
./SME.v
392
392

Warning
3
1
40
Warning$msg$./SME.v393393
./SME.v
393
393

Warning
3
1
41
Warning$msg$./SME.v396396
./SME.v
396
396

Warning
3
1
42
Warning$msg$./SME.v397397
./SME.v
397
397

Warning
3
1
43
Warning$msg$ASG_MS_RTRU./SME.v287287
./SME.v
287
287
ASG_MS_RTRU
Warning
1
1
92
Warning$msg$ASG_MS_RTRU./SME.v307307
./SME.v
307
307
ASG_MS_RTRU
Warning
1
1
96
Warning$msg$ASG_MS_RTRU./SME.v312312
./SME.v
312
312
ASG_MS_RTRU
Warning
1
1
97
Warning$msg$ASG_NS_TRNB./SME.v5151
./SME.v
51
51
ASG_NS_TRNB
Warning
1
2
48
49
Warning$msg$ASG_NS_TRNB./SME.v8787
./SME.v
87
87
ASG_NS_TRNB
Warning
1
1
51
Warning$msg$ASG_NS_TRNB./SME.v8989
./SME.v
89
89
ASG_NS_TRNB
Warning
1
1
52
Warning$msg$ASG_NS_TRNB./SME.v9393
./SME.v
93
93
ASG_NS_TRNB
Warning
1
1
53
Warning$msg$ASG_NS_TRNB./SME.v9595
./SME.v
95
95
ASG_NS_TRNB
Warning
1
1
54
Warning$msg$ASG_NS_TRNB./SME.v9898
./SME.v
98
98
ASG_NS_TRNB
Warning
1
1
55
Warning$msg$ASG_NS_TRNB./SME.v194194
./SME.v
194
194
ASG_NS_TRNB
Warning
1
2
61
62
Warning$msg$ASG_NS_TRNB./SME.v214214
./SME.v
214
214
ASG_NS_TRNB
Warning
1
1
66
Warning$msg$ASG_NS_TRNB./SME.v215215
./SME.v
215
215
ASG_NS_TRNB
Warning
1
1
67
Warning$msg$ASG_NS_TRNB./SME.v216216
./SME.v
216
216
ASG_NS_TRNB
Warning
1
1
68
Warning$msg$ASG_NS_TRNB./SME.v228228
./SME.v
228
228
ASG_NS_TRNB
Warning
1
1
73
Warning$msg$ASG_NS_TRNB./SME.v232232
./SME.v
232
232
ASG_NS_TRNB
Warning
1
1
74
Warning$msg$ASG_NS_TRNB./SME.v235235
./SME.v
235
235
ASG_NS_TRNB
Warning
1
1
76
Warning$msg$ASG_NS_TRNB./SME.v240240
./SME.v
240
240
ASG_NS_TRNB
Warning
1
1
77
Warning$msg$ASG_NS_TRNB./SME.v243243
./SME.v
243
243
ASG_NS_TRNB
Warning
1
1
79
Warning$msg$ASG_NS_TRNB./SME.v244244
./SME.v
244
244
ASG_NS_TRNB
Warning
1
1
80
Warning$msg$ASG_NS_TRNB./SME.v250250
./SME.v
250
250
ASG_NS_TRNB
Warning
1
1
82
Warning$msg$ASG_NS_TRNB./SME.v251251
./SME.v
251
251
ASG_NS_TRNB
Warning
1
1
83
Warning$msg$ASG_NS_TRNB./SME.v260260
./SME.v
260
260
ASG_NS_TRNB
Warning
1
1
87
Warning$msg$ASG_NS_TRNB./SME.v266266
./SME.v
266
266
ASG_NS_TRNB
Warning
1
1
89
Warning$msg$ASG_NS_TRNB./SME.v273273
./SME.v
273
273
ASG_NS_TRNB
Warning
1
1
90
Warning$msg$ASG_NS_TRNB./SME.v274274
./SME.v
274
274
ASG_NS_TRNB
Warning
1
1
91
Warning$msg$ASG_NS_TRNB./SME.v295295
./SME.v
295
295
ASG_NS_TRNB
Warning
1
1
93
Warning$msg$ASG_NS_TRNB./SME.v296296
./SME.v
296
296
ASG_NS_TRNB
Warning
1
1
94
Warning$msg$ASG_NS_TRNB./SME.v297297
./SME.v
297
297
ASG_NS_TRNB
Warning
1
1
95
Warning$msg$ASG_NS_TRNB./SME.v330330
./SME.v
330
330
ASG_NS_TRNB
Warning
1
1
30
Warning$msg$ASG_NS_TRNB./SME.v333333
./SME.v
333
333
ASG_NS_TRNB
Warning
1
1
31
Warning$msg$ASG_NS_TRNB./SME.v335335
./SME.v
335
335
ASG_NS_TRNB
Warning
1
1
32
Warning$msg$ASG_NS_TRNB./SME.v388388
./SME.v
388
388
ASG_NS_TRNB
Warning
1
1
37
Warning$msg$ASG_NS_TRNB./SME.v389389
./SME.v
389
389
ASG_NS_TRNB
Warning
1
1
38
Warning$msg$ASG_NS_TRNB./SME.v392392
./SME.v
392
392
ASG_NS_TRNB
Warning
1
1
40
Warning$msg$ASG_NS_TRNB./SME.v393393
./SME.v
393
393
ASG_NS_TRNB
Warning
1
1
41
Warning$msg$ASG_NS_TRNB./SME.v396396
./SME.v
396
396
ASG_NS_TRNB
Warning
1
1
42
Warning$msg$ASG_NS_TRNB./SME.v397397
./SME.v
397
397
ASG_NS_TRNB
Warning
1
1
43
Warning$msg$CST_MS_LPDZ./SME.v241241
./SME.v
241
241
CST_MS_LPDZ
Warning
1
1
78
Warning$msg$FIL_MS_DUNM./SME.v322322
./SME.v
322
322
FIL_MS_DUNM
Warning
1
1
29
Warning$msg$FIL_MS_DUNM./SME.v366366
./SME.v
366
366
FIL_MS_DUNM
Warning
1
1
35
Warning$msg$FIL_NR_MMOD./SME.v11
./SME.v
1
1
FIL_NR_MMOD
Warning
1
1
44
Warning$msg$FIL_NR_MMOD./SME.v366366
./SME.v
366
366
FIL_NR_MMOD
Warning
1
1
34
Warning$msg$FLP_NO_ASRT./SME.v204316
./SME.v
204
316
FLP_NO_ASRT
Warning
1
2
108
109
Warning$msg$IDX_NR_ORNG./SME.v189189
./SME.v
189
189
IDX_NR_ORNG
Warning
1
1
101
Warning$msg$IDX_NR_ORNG./SME.v255255
./SME.v
255
255
IDX_NR_ORNG
Warning
1
1
102
Warning$msg$IDX_NR_ORNG./SME.v311311
./SME.v
311
311
IDX_NR_ORNG
Warning
1
1
104
Warning$msg$LAT_NR_BLAS./SME.v6280
./SME.v
62
80
LAT_NR_BLAS
Warning
1
1
99
Warning$msg$LAT_NR_BLAS./SME.v83100
./SME.v
83
100
LAT_NR_BLAS
Warning
1
1
100
Warning$msg$MOD_NO_IPRG./SME.v44
./SME.v
4
4
MOD_NO_IPRG
Warning
1
1
105
Warning$msg$MOD_NO_IPRG./SME.v55
./SME.v
5
5
MOD_NO_IPRG
Warning
1
1
107
Warning$msg$MOD_NO_IPRG./SME.v66
./SME.v
6
6
MOD_NO_IPRG
Warning
1
1
106
Warning$msg$OPR_NR_UCMP./SME.v188188
./SME.v
188
188
OPR_NR_UCMP
Warning
1
2
58
59
Warning$msg$OPR_NR_UCMP./SME.v197197
./SME.v
197
197
OPR_NR_UCMP
Warning
1
2
63
64
Warning$msg$OPR_NR_UCMP./SME.v225225
./SME.v
225
225
OPR_NR_UCMP
Warning
1
3
69
70
71
Warning$msg$OPR_NR_UCMP./SME.v387387
./SME.v
387
387
OPR_NR_UCMP
Warning
1
1
36
Warning$msg$OPR_NR_UCMP./SME.v391391
./SME.v
391
391
OPR_NR_UCMP
Warning
1
1
39
Warning$msg$OPR_NR_UEOP./SME.v185185
./SME.v
185
185
OPR_NR_UEOP
Warning
1
1
57
Warning$msg$OPR_NR_UEOP./SME.v189189
./SME.v
189
189
OPR_NR_UEOP
Warning
1
1
60
Warning$msg$OPR_NR_UEOP./SME.v198198
./SME.v
198
198
OPR_NR_UEOP
Warning
1
1
65
Warning$msg$OPR_NR_UEOP./SME.v225225
./SME.v
225
225
OPR_NR_UEOP
Warning
1
1
72
Warning$msg$OPR_NR_UEOP./SME.v233233
./SME.v
233
233
OPR_NR_UEOP
Warning
1
1
75
Warning$msg$OPR_NR_UEOP./SME.v248248
./SME.v
248
248
OPR_NR_UEOP
Warning
1
1
81
Warning$msg$OPR_NR_UEOP./SME.v254254
./SME.v
254
254
OPR_NR_UEOP
Warning
1
1
84
Warning$msg$OPR_NR_UEOP./SME.v255255
./SME.v
255
255
OPR_NR_UEOP
Warning
1
1
85
Warning$msg$OPR_NR_UEOP./SME.v259259
./SME.v
259
259
OPR_NR_UEOP
Warning
1
1
86
Warning$msg$OPR_NR_UEOP./SME.v264264
./SME.v
264
264
OPR_NR_UEOP
Warning
1
1
88
Warning$msg$OPR_NR_UEOP./SME.v337337
./SME.v
337
337
OPR_NR_UEOP
Warning
1
1
33
Warning$msg$PAR_MS_SDAS./SME.v1515
./SME.v
15
15
PAR_MS_SDAS
Warning
1
1
45
Warning$msg$PAR_MS_SDAS./SME.v1616
./SME.v
16
16
PAR_MS_SDAS
Warning
1
1
46
Warning$msg$PAR_MS_SDAS./SME.v1717
./SME.v
17
17
PAR_MS_SDAS
Warning
1
1
47
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
8
110
111
112
113
114
115
116
117
Warning$msg$VAR_NO_COMR./SME.v301301
./SME.v
301
301
VAR_NO_COMR
Warning
1
1
103
<id-to-merged-signature>
234
1
0
$prop$FSM_NO_RCHB./SME.v6476
./SME.v
64
76
FSM_NO_RCHB

0
1
2
$prop$./SME.v6476
./SME.v
64
76


2
2
0
$prop$FSM_NO_RCHB./SME.v6476
./SME.v
64
76
FSM_NO_RCHB

0
2
2
$prop$./SME.v6476
./SME.v
64
76


2
3
0
$prop$FSM_NO_RCHB./SME.v6476
./SME.v
64
76
FSM_NO_RCHB

0
3
2
$prop$./SME.v6476
./SME.v
64
76


2
4
0
$prop$FSM_IS_LLCK./SME.v6476
./SME.v
64
76
FSM_IS_LLCK

0
4
2
$prop$./SME.v6476
./SME.v
64
76


2
5
0
$prop$FSM_IS_DLCK./SME.v6476
./SME.v
64
76
FSM_IS_DLCK

0
5
2
$prop$./SME.v6476
./SME.v
64
76


2
6
0
$prop$FSM_IS_DLCK./SME.v6476
./SME.v
64
76
FSM_IS_DLCK

0
6
2
$prop$./SME.v6476
./SME.v
64
76


2
7
0
$prop$FSM_IS_DLCK./SME.v6476
./SME.v
64
76
FSM_IS_DLCK

0
7
2
$prop$./SME.v6476
./SME.v
64
76


2
8
0
$prop$FSM_NO_RCHB./SME.v225255
./SME.v
225
255
FSM_NO_RCHB

0
8
2
$prop$./SME.v225255
./SME.v
225
255


2
9
0
$prop$FSM_NO_RCHB./SME.v225255
./SME.v
225
255
FSM_NO_RCHB

0
9
2
$prop$./SME.v225255
./SME.v
225
255


2
10
0
$prop$FSM_IS_LLCK./SME.v225255
./SME.v
225
255
FSM_IS_LLCK

0
10
2
$prop$./SME.v225255
./SME.v
225
255


2
11
0
$prop$FSM_IS_DLCK./SME.v225255
./SME.v
225
255
FSM_IS_DLCK

0
11
2
$prop$./SME.v225255
./SME.v
225
255


2
12
0
$prop$FSM_IS_DLCK./SME.v225255
./SME.v
225
255
FSM_IS_DLCK

0
12
2
$prop$./SME.v225255
./SME.v
225
255


2
13
0
$prop$FSM_NO_RCHB./SME.v303308
./SME.v
303
308
FSM_NO_RCHB

0
13
2
$prop$./SME.v303308
./SME.v
303
308


2
14
0
$prop$FSM_NO_RCHB./SME.v303308
./SME.v
303
308
FSM_NO_RCHB

0
14
2
$prop$./SME.v303308
./SME.v
303
308


2
15
0
$prop$FSM_IS_LLCK./SME.v303308
./SME.v
303
308
FSM_IS_LLCK

0
15
2
$prop$./SME.v303308
./SME.v
303
308


2
16
0
$prop$FSM_IS_DLCK./SME.v303308
./SME.v
303
308
FSM_IS_DLCK

0
16
2
$prop$./SME.v303308
./SME.v
303
308


2
17
0
$prop$FSM_IS_DLCK./SME.v303308
./SME.v
303
308
FSM_IS_DLCK

0
17
2
$prop$./SME.v303308
./SME.v
303
308


2
18
0
$prop$ARY_IS_OOBI./SME.v185185
./SME.v
185
185
ARY_IS_OOBI

0
18
2
$prop$./SME.v185185
./SME.v
185
185


2
19
0
$prop$ARY_IS_OOBI./SME.v189189
./SME.v
189
189
ARY_IS_OOBI

0
19
2
$prop$./SME.v189189
./SME.v
189
189


2
20
0
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
20
2
$prop$./SME.v225255
./SME.v
225
255


2
21
0
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
21
2
$prop$./SME.v225255
./SME.v
225
255


2
22
0
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
22
2
$prop$./SME.v225255
./SME.v
225
255


2
23
0
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
23
2
$prop$./SME.v225255
./SME.v
225
255


2
24
0
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
24
2
$prop$./SME.v225255
./SME.v
225
255


2
25
0
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
25
2
$prop$./SME.v225255
./SME.v
225
255


2
26
0
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
26
2
$prop$./SME.v225255
./SME.v
225
255


2
27
0
$prop$ARY_IS_OOBI./SME.v255255
./SME.v
255
255
ARY_IS_OOBI

0
27
2
$prop$./SME.v225255
./SME.v
225
255


2
28
0
$prop$ARY_IS_OOBI./SME.v311311
./SME.v
311
311
ARY_IS_OOBI

0
28
2
$prop$./SME.v311311
./SME.v
311
311


2
29
1
Warning$msg$FIL_MS_DUNM./SME.v322322
./SME.v
322
322
FIL_MS_DUNM
Warning
1
29
3
Warning$msg$./SME.v322322
./SME.v
322
322

Warning
3
30
1
Warning$msg$ASG_NS_TRNB./SME.v330330
./SME.v
330
330
ASG_NS_TRNB
Warning
1
30
3
Warning$msg$./SME.v330330
./SME.v
330
330

Warning
3
31
1
Warning$msg$ASG_NS_TRNB./SME.v333333
./SME.v
333
333
ASG_NS_TRNB
Warning
1
31
3
Warning$msg$./SME.v333333
./SME.v
333
333

Warning
3
32
1
Warning$msg$ASG_NS_TRNB./SME.v335335
./SME.v
335
335
ASG_NS_TRNB
Warning
1
32
3
Warning$msg$./SME.v335335
./SME.v
335
335

Warning
3
33
1
Warning$msg$OPR_NR_UEOP./SME.v337337
./SME.v
337
337
OPR_NR_UEOP
Warning
1
33
3
Warning$msg$./SME.v337337
./SME.v
337
337

Warning
3
34
1
Warning$msg$FIL_NR_MMOD./SME.v366366
./SME.v
366
366
FIL_NR_MMOD
Warning
1
34
3
Warning$msg$./SME.v366366
./SME.v
366
366

Warning
3
35
1
Warning$msg$FIL_MS_DUNM./SME.v366366
./SME.v
366
366
FIL_MS_DUNM
Warning
1
35
3
Warning$msg$./SME.v366366
./SME.v
366
366

Warning
3
36
1
Warning$msg$OPR_NR_UCMP./SME.v387387
./SME.v
387
387
OPR_NR_UCMP
Warning
1
36
3
Warning$msg$./SME.v387387
./SME.v
387
387

Warning
3
37
1
Warning$msg$ASG_NS_TRNB./SME.v388388
./SME.v
388
388
ASG_NS_TRNB
Warning
1
37
3
Warning$msg$./SME.v388388
./SME.v
388
388

Warning
3
38
1
Warning$msg$ASG_NS_TRNB./SME.v389389
./SME.v
389
389
ASG_NS_TRNB
Warning
1
38
3
Warning$msg$./SME.v389389
./SME.v
389
389

Warning
3
39
1
Warning$msg$OPR_NR_UCMP./SME.v391391
./SME.v
391
391
OPR_NR_UCMP
Warning
1
39
3
Warning$msg$./SME.v391391
./SME.v
391
391

Warning
3
40
1
Warning$msg$ASG_NS_TRNB./SME.v392392
./SME.v
392
392
ASG_NS_TRNB
Warning
1
40
3
Warning$msg$./SME.v392392
./SME.v
392
392

Warning
3
41
1
Warning$msg$ASG_NS_TRNB./SME.v393393
./SME.v
393
393
ASG_NS_TRNB
Warning
1
41
3
Warning$msg$./SME.v393393
./SME.v
393
393

Warning
3
42
1
Warning$msg$ASG_NS_TRNB./SME.v396396
./SME.v
396
396
ASG_NS_TRNB
Warning
1
42
3
Warning$msg$./SME.v396396
./SME.v
396
396

Warning
3
43
1
Warning$msg$ASG_NS_TRNB./SME.v397397
./SME.v
397
397
ASG_NS_TRNB
Warning
1
43
3
Warning$msg$./SME.v397397
./SME.v
397
397

Warning
3
44
1
Warning$msg$FIL_NR_MMOD./SME.v11
./SME.v
1
1
FIL_NR_MMOD
Warning
1
44
3
Warning$msg$./SME.v11
./SME.v
1
1

Warning
3
45
1
Warning$msg$PAR_MS_SDAS./SME.v1515
./SME.v
15
15
PAR_MS_SDAS
Warning
1
45
3
Warning$msg$./SME.v1515
./SME.v
15
15

Warning
3
46
1
Warning$msg$PAR_MS_SDAS./SME.v1616
./SME.v
16
16
PAR_MS_SDAS
Warning
1
46
3
Warning$msg$./SME.v1616
./SME.v
16
16

Warning
3
47
1
Warning$msg$PAR_MS_SDAS./SME.v1717
./SME.v
17
17
PAR_MS_SDAS
Warning
1
47
3
Warning$msg$./SME.v1717
./SME.v
17
17

Warning
3
48
1
Warning$msg$ASG_NS_TRNB./SME.v5151
./SME.v
51
51
ASG_NS_TRNB
Warning
1
48
3
Warning$msg$./SME.v5151
./SME.v
51
51

Warning
3
49
1
Warning$msg$ASG_NS_TRNB./SME.v5151
./SME.v
51
51
ASG_NS_TRNB
Warning
1
49
3
Warning$msg$./SME.v5151
./SME.v
51
51

Warning
3
50
1
Error$msg$CAS_NR_DEFN./SME.v6379
./SME.v
63
79
CAS_NR_DEFN
Error
1
50
3
Error$msg$./SME.v6379
./SME.v
63
79

Error
3
51
1
Warning$msg$ASG_NS_TRNB./SME.v8787
./SME.v
87
87
ASG_NS_TRNB
Warning
1
51
3
Warning$msg$./SME.v83100
./SME.v
83
100

Warning
3
52
1
Warning$msg$ASG_NS_TRNB./SME.v8989
./SME.v
89
89
ASG_NS_TRNB
Warning
1
52
3
Warning$msg$./SME.v83100
./SME.v
83
100

Warning
3
53
1
Warning$msg$ASG_NS_TRNB./SME.v9393
./SME.v
93
93
ASG_NS_TRNB
Warning
1
53
3
Warning$msg$./SME.v83100
./SME.v
83
100

Warning
3
54
1
Warning$msg$ASG_NS_TRNB./SME.v9595
./SME.v
95
95
ASG_NS_TRNB
Warning
1
54
3
Warning$msg$./SME.v83100
./SME.v
83
100

Warning
3
55
1
Warning$msg$ASG_NS_TRNB./SME.v9898
./SME.v
98
98
ASG_NS_TRNB
Warning
1
55
3
Warning$msg$./SME.v83100
./SME.v
83
100

Warning
3
56
1
Error$msg$CAS_NR_DEFN./SME.v8499
./SME.v
84
99
CAS_NR_DEFN
Error
1
56
3
Error$msg$./SME.v8499
./SME.v
84
99

Error
3
57
1
Warning$msg$OPR_NR_UEOP./SME.v185185
./SME.v
185
185
OPR_NR_UEOP
Warning
1
57
3
Warning$msg$./SME.v185185
./SME.v
185
185

Warning
3
58
1
Warning$msg$OPR_NR_UCMP./SME.v188188
./SME.v
188
188
OPR_NR_UCMP
Warning
1
58
3
Warning$msg$./SME.v188188
./SME.v
188
188

Warning
3
59
1
Warning$msg$OPR_NR_UCMP./SME.v188188
./SME.v
188
188
OPR_NR_UCMP
Warning
1
59
3
Warning$msg$./SME.v188188
./SME.v
188
188

Warning
3
60
1
Warning$msg$OPR_NR_UEOP./SME.v189189
./SME.v
189
189
OPR_NR_UEOP
Warning
1
60
3
Warning$msg$./SME.v189189
./SME.v
189
189

Warning
3
61
1
Warning$msg$ASG_NS_TRNB./SME.v194194
./SME.v
194
194
ASG_NS_TRNB
Warning
1
61
3
Warning$msg$./SME.v194194
./SME.v
194
194

Warning
3
62
1
Warning$msg$ASG_NS_TRNB./SME.v194194
./SME.v
194
194
ASG_NS_TRNB
Warning
1
62
3
Warning$msg$./SME.v194194
./SME.v
194
194

Warning
3
63
1
Warning$msg$OPR_NR_UCMP./SME.v197197
./SME.v
197
197
OPR_NR_UCMP
Warning
1
63
3
Warning$msg$./SME.v197197
./SME.v
197
197

Warning
3
64
1
Warning$msg$OPR_NR_UCMP./SME.v197197
./SME.v
197
197
OPR_NR_UCMP
Warning
1
64
3
Warning$msg$./SME.v197197
./SME.v
197
197

Warning
3
65
1
Warning$msg$OPR_NR_UEOP./SME.v198198
./SME.v
198
198
OPR_NR_UEOP
Warning
1
65
3
Warning$msg$./SME.v198198
./SME.v
198
198

Warning
3
66
1
Warning$msg$ASG_NS_TRNB./SME.v214214
./SME.v
214
214
ASG_NS_TRNB
Warning
1
66
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
67
1
Warning$msg$ASG_NS_TRNB./SME.v215215
./SME.v
215
215
ASG_NS_TRNB
Warning
1
67
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
68
1
Warning$msg$ASG_NS_TRNB./SME.v216216
./SME.v
216
216
ASG_NS_TRNB
Warning
1
68
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
69
1
Warning$msg$OPR_NR_UCMP./SME.v225225
./SME.v
225
225
OPR_NR_UCMP
Warning
1
69
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
70
1
Warning$msg$OPR_NR_UCMP./SME.v225225
./SME.v
225
225
OPR_NR_UCMP
Warning
1
70
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
71
1
Warning$msg$OPR_NR_UCMP./SME.v225225
./SME.v
225
225
OPR_NR_UCMP
Warning
1
71
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
72
1
Warning$msg$OPR_NR_UEOP./SME.v225225
./SME.v
225
225
OPR_NR_UEOP
Warning
1
72
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
73
1
Warning$msg$ASG_NS_TRNB./SME.v228228
./SME.v
228
228
ASG_NS_TRNB
Warning
1
73
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
74
1
Warning$msg$ASG_NS_TRNB./SME.v232232
./SME.v
232
232
ASG_NS_TRNB
Warning
1
74
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
75
1
Warning$msg$OPR_NR_UEOP./SME.v233233
./SME.v
233
233
OPR_NR_UEOP
Warning
1
75
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
76
1
Warning$msg$ASG_NS_TRNB./SME.v235235
./SME.v
235
235
ASG_NS_TRNB
Warning
1
76
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
77
1
Warning$msg$ASG_NS_TRNB./SME.v240240
./SME.v
240
240
ASG_NS_TRNB
Warning
1
77
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
78
1
Warning$msg$CST_MS_LPDZ./SME.v241241
./SME.v
241
241
CST_MS_LPDZ
Warning
1
78
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
79
1
Warning$msg$ASG_NS_TRNB./SME.v243243
./SME.v
243
243
ASG_NS_TRNB
Warning
1
79
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
80
1
Warning$msg$ASG_NS_TRNB./SME.v244244
./SME.v
244
244
ASG_NS_TRNB
Warning
1
80
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
81
1
Warning$msg$OPR_NR_UEOP./SME.v248248
./SME.v
248
248
OPR_NR_UEOP
Warning
1
81
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
82
1
Warning$msg$ASG_NS_TRNB./SME.v250250
./SME.v
250
250
ASG_NS_TRNB
Warning
1
82
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
83
1
Warning$msg$ASG_NS_TRNB./SME.v251251
./SME.v
251
251
ASG_NS_TRNB
Warning
1
83
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
84
1
Warning$msg$OPR_NR_UEOP./SME.v254254
./SME.v
254
254
OPR_NR_UEOP
Warning
1
84
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
85
1
Warning$msg$OPR_NR_UEOP./SME.v255255
./SME.v
255
255
OPR_NR_UEOP
Warning
1
85
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
86
1
Warning$msg$OPR_NR_UEOP./SME.v259259
./SME.v
259
259
OPR_NR_UEOP
Warning
1
86
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
87
1
Warning$msg$ASG_NS_TRNB./SME.v260260
./SME.v
260
260
ASG_NS_TRNB
Warning
1
87
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
88
1
Warning$msg$OPR_NR_UEOP./SME.v264264
./SME.v
264
264
OPR_NR_UEOP
Warning
1
88
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
89
1
Warning$msg$ASG_NS_TRNB./SME.v266266
./SME.v
266
266
ASG_NS_TRNB
Warning
1
89
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
90
1
Warning$msg$ASG_NS_TRNB./SME.v273273
./SME.v
273
273
ASG_NS_TRNB
Warning
1
90
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
91
1
Warning$msg$ASG_NS_TRNB./SME.v274274
./SME.v
274
274
ASG_NS_TRNB
Warning
1
91
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
92
1
Warning$msg$ASG_MS_RTRU./SME.v287287
./SME.v
287
287
ASG_MS_RTRU
Warning
1
92
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
93
1
Warning$msg$ASG_NS_TRNB./SME.v295295
./SME.v
295
295
ASG_NS_TRNB
Warning
1
93
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
94
1
Warning$msg$ASG_NS_TRNB./SME.v296296
./SME.v
296
296
ASG_NS_TRNB
Warning
1
94
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
95
1
Warning$msg$ASG_NS_TRNB./SME.v297297
./SME.v
297
297
ASG_NS_TRNB
Warning
1
95
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
96
1
Warning$msg$ASG_MS_RTRU./SME.v307307
./SME.v
307
307
ASG_MS_RTRU
Warning
1
96
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
97
1
Warning$msg$ASG_MS_RTRU./SME.v312312
./SME.v
312
312
ASG_MS_RTRU
Warning
1
97
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
98
1
Error$msg$CAS_NR_DEFN./SME.v222315
./SME.v
222
315
CAS_NR_DEFN
Error
1
98
3
Error$msg$./SME.v222315
./SME.v
222
315

Error
3
99
1
Warning$msg$LAT_NR_BLAS./SME.v6280
./SME.v
62
80
LAT_NR_BLAS
Warning
1
99
3
Warning$msg$./SME.v6280
./SME.v
62
80

Warning
3
100
1
Warning$msg$LAT_NR_BLAS./SME.v83100
./SME.v
83
100
LAT_NR_BLAS
Warning
1
100
3
Warning$msg$./SME.v83100
./SME.v
83
100

Warning
3
101
1
Warning$msg$IDX_NR_ORNG./SME.v189189
./SME.v
189
189
IDX_NR_ORNG
Warning
1
101
3
Warning$msg$./SME.v189189
./SME.v
189
189

Warning
3
102
1
Warning$msg$IDX_NR_ORNG./SME.v255255
./SME.v
255
255
IDX_NR_ORNG
Warning
1
102
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
103
1
Warning$msg$VAR_NO_COMR./SME.v301301
./SME.v
301
301
VAR_NO_COMR
Warning
1
103
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
104
1
Warning$msg$IDX_NR_ORNG./SME.v311311
./SME.v
311
311
IDX_NR_ORNG
Warning
1
104
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
105
1
Warning$msg$MOD_NO_IPRG./SME.v44
./SME.v
4
4
MOD_NO_IPRG
Warning
1
105
3
Warning$msg$./SME.v44
./SME.v
4
4

Warning
3
106
1
Warning$msg$MOD_NO_IPRG./SME.v66
./SME.v
6
6
MOD_NO_IPRG
Warning
1
106
3
Warning$msg$./SME.v66
./SME.v
6
6

Warning
3
107
1
Warning$msg$MOD_NO_IPRG./SME.v55
./SME.v
5
5
MOD_NO_IPRG
Warning
1
107
3
Warning$msg$./SME.v55
./SME.v
5
5

Warning
3
108
1
Warning$msg$FLP_NO_ASRT./SME.v204316
./SME.v
204
316
FLP_NO_ASRT
Warning
1
108
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
109
1
Warning$msg$FLP_NO_ASRT./SME.v204316
./SME.v
204
316
FLP_NO_ASRT
Warning
1
109
3
Warning$msg$./SME.v204316
./SME.v
204
316

Warning
3
110
1
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
110
3
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
111
1
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
111
3
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
112
1
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
112
3
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
113
1
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
113
3
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
114
1
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
114
3
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
115
1
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
115
3
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
116
1
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
116
3
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
117
1
Warning$msg$RST_XC_LDTH./SME.v33
./SME.v
3
3
RST_XC_LDTH
Warning
1
117
3
Warning$msg$./SME.v33
./SME.v
3
3

Warning
3
<propertyId-to-fsmInfo>
7
1
0
1
STATE_GETSTRPAT
2
0
1
STATE_COMPARE
3
0
1
STATE_OUTPUT
8
0
1
94
9
0
1
255
13
0
1
1
14
0
1
2
<fsmName-to-idleState>
0
