{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749999124514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749999124515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 21:52:04 2025 " "Processing started: Sun Jun 15 21:52:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749999124515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749999124515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749999124515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1749999124800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.sv" "" { Text "D:/Clock/SevenSegEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitsplitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitsplitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitSplitter " "Found entity 1: DigitSplitter" {  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124844 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(12) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(12)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(13) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(13)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(14) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(14)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 14 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(15) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(15)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 15 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(17) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(17)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(19) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(19)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 19 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(20) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(20)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(21) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(21)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124845 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(22) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(22)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 22 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(24) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(24)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(25) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(25)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 25 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(26) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(26)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124846 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(27) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(27)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749999124846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpins.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockpins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockPins " "Found entity 1: ClockPins" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tickcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TickCounter " "Found entity 1: TickCounter" {  } { { "TickCounter.sv" "" { Text "D:/Clock/TickCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124848 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockTop.sv(42) " "Verilog HDL Module Instantiation warning at ClockTop.sv(42): ignored dangling comma in List of Port Connections" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1749999124850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop " "Found entity 1: ClockTop" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop_tb " "Found entity 1: ClockTop_tb" {  } { { "ClockTop_tb.sv" "" { Text "D:/Clock/ClockTop_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmModule " "Found entity 1: AlarmModule" {  } { { "AlarmModule.sv" "" { Text "D:/Clock/AlarmModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingsmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingsmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsModule " "Found entity 1: SettingsModule" {  } { { "SettingsModule.sv" "" { Text "D:/Clock/SettingsModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmSignal " "Found entity 1: AlarmSignal" {  } { { "AlarmSignal.sv" "" { Text "D:/Clock/AlarmSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sevensegment " "Found entity 1: Sevensegment" {  } { { "Sevensegment.sv" "" { Text "D:/Clock/Sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingmode.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingmode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingMode " "Found entity 1: SettingMode" {  } { { "SettingMode.sv" "" { Text "D:/Clock/SettingMode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124857 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/TimeSettings.sv " "Can't analyze file -- file output_files/TimeSettings.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1749999124860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timesettings.sv 1 1 " "Found 1 design units, including 1 entities, in source file timesettings.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeSettings " "Found entity 1: TimeSettings" {  } { { "TimeSettings.sv" "" { Text "D:/Clock/TimeSettings.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999124862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999124862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minutes_unit ClockTop.sv(52) " "Verilog HDL Implicit Net warning at ClockTop.sv(52): created implicit net for \"minutes_unit\"" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999124863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minutes_ten ClockTop.sv(53) " "Verilog HDL Implicit Net warning at ClockTop.sv(53): created implicit net for \"minutes_ten\"" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999124863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hours_unit ClockTop.sv(66) " "Verilog HDL Implicit Net warning at ClockTop.sv(66): created implicit net for \"hours_unit\"" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999124863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hours_ten ClockTop.sv(67) " "Verilog HDL Implicit Net warning at ClockTop.sv(67): created implicit net for \"hours_ten\"" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999124863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockPins " "Elaborating entity \"ClockPins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749999124911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTop ClockTop:ClockTop " "Elaborating entity \"ClockTop\" for hierarchy \"ClockTop:ClockTop\"" {  } { { "ClockPins.sv" "ClockTop" { Text "D:/Clock/ClockPins.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TickCounter ClockTop:ClockTop\|TickCounter:tick_counter " "Elaborating entity \"TickCounter\" for hierarchy \"ClockTop:ClockTop\|TickCounter:tick_counter\"" {  } { { "ClockTop.sv" "tick_counter" { Text "D:/Clock/ClockTop.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TickCounter.sv(19) " "Verilog HDL assignment warning at TickCounter.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "TickCounter.sv" "" { Text "D:/Clock/TickCounter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749999124924 "|ClockPins|ClockTop:ClockTop|TickCounter:tick_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:minute_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:minute_counter\"" {  } { { "ClockTop.sv" "minute_counter" { Text "D:/Clock/ClockTop.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TimeCounter.sv(25) " "Verilog HDL assignment warning at TimeCounter.sv(25): truncated value with size 32 to match size of target (7)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749999124927 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter_out_unit TimeCounter.sv(11) " "Output port \"counter_out_unit\" at TimeCounter.sv(11) has no driver" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749999124927 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter_out_ten TimeCounter.sv(12) " "Output port \"counter_out_ten\" at TimeCounter.sv(12) has no driver" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749999124927 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:hour_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:hour_counter\"" {  } { { "ClockTop.sv" "hour_counter" { Text "D:/Clock/ClockTop.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TimeCounter.sv(25) " "Verilog HDL assignment warning at TimeCounter.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749999124929 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter_out_unit TimeCounter.sv(11) " "Output port \"counter_out_unit\" at TimeCounter.sv(11) has no driver" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749999124929 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter_out_ten TimeCounter.sv(12) " "Output port \"counter_out_ten\" at TimeCounter.sv(12) has no driver" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1749999124929 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmModule ClockTop:ClockTop\|AlarmModule:alarmModule " "Elaborating entity \"AlarmModule\" for hierarchy \"ClockTop:ClockTop\|AlarmModule:alarmModule\"" {  } { { "ClockTop.sv" "alarmModule" { Text "D:/Clock/ClockTop.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmSignal ClockTop:ClockTop\|AlarmSignal:alarmSignal " "Elaborating entity \"AlarmSignal\" for hierarchy \"ClockTop:ClockTop\|AlarmSignal:alarmSignal\"" {  } { { "ClockTop.sv" "alarmSignal" { Text "D:/Clock/ClockTop.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeSettings ClockTop:ClockTop\|TimeSettings:timeSettings " "Elaborating entity \"TimeSettings\" for hierarchy \"ClockTop:ClockTop\|TimeSettings:timeSettings\"" {  } { { "ClockTop.sv" "timeSettings" { Text "D:/Clock/ClockTop.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SettingMode ClockTop:ClockTop\|SettingMode:settingMode " "Elaborating entity \"SettingMode\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\"" {  } { { "ClockTop.sv" "settingMode" { Text "D:/Clock/ClockTop.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sevensegment ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment " "Elaborating entity \"Sevensegment\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\"" {  } { { "SettingMode.sv" "sevensegment" { Text "D:/Clock/SettingMode.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitSplitter ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes " "Elaborating entity \"DigitSplitter\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\"" {  } { { "Sevensegment.sv" "splitMinutes" { Text "D:/Clock/Sevensegment.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitSplitter.sv(8) " "Verilog HDL assignment warning at DigitSplitter.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749999124952 "|ClockPins|ClockTop:ClockTop|Sevensegment:sevensegment|DigitSplitter:splitMinutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DigitSplitter.sv(9) " "Verilog HDL assignment warning at DigitSplitter.sv(9): truncated value with size 32 to match size of target (3)" {  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749999124952 "|ClockPins|ClockTop:ClockTop|Sevensegment:sevensegment|DigitSplitter:splitMinutes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegEncoder ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|SevenSegEncoder:seg_min_units_enc " "Elaborating entity \"SevenSegEncoder\" for hierarchy \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|SevenSegEncoder:seg_min_units_enc\"" {  } { { "Sevensegment.sv" "seg_min_units_enc" { Text "D:/Clock/Sevensegment.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999124955 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|minutes_ten\[3\] " "Net \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|minutes_ten\[3\]\" is missing source, defaulting to GND" {  } { { "Sevensegment.sv" "minutes_ten\[3\]" { Text "D:/Clock/Sevensegment.sv" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749999124978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|hours_ten\[3\] " "Net \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|hours_ten\[3\]\" is missing source, defaulting to GND" {  } { { "Sevensegment.sv" "hours_ten\[3\]" { Text "D:/Clock/Sevensegment.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749999124978 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749999124978 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1749999125146 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1749999125146 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Mod0\"" {  } { { "DigitSplitter.sv" "Mod0" { Text "D:/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999125282 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|Div0\"" {  } { { "DigitSplitter.sv" "Div0" { Text "D:/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999125282 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Mod0\"" {  } { { "DigitSplitter.sv" "Mod0" { Text "D:/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999125282 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitHours\|Div0\"" {  } { { "DigitSplitter.sv" "Div0" { Text "D:/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999125282 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1749999125282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0\"" {  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999125322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999125323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999125323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999125323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999125323 ""}  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749999125323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/Clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999125370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999125370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999125380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999125380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/Clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999125392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999125392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0\"" {  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999125401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0 " "Instantiated megafunction \"ClockTop:ClockTop\|SettingMode:settingMode\|Sevensegment:sevensegment\|DigitSplitter:splitMinutes\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999125401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999125401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999125401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749999125401 ""}  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1749999125401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/Clock/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749999125449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749999125449 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1749999125578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1749999125740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749999126042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999126042 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dec_min_btn " "No output dependent on input pin \"dec_min_btn\"" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999126081 "|ClockPins|dec_min_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incr_min_btn " "No output dependent on input pin \"incr_min_btn\"" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999126081 "|ClockPins|incr_min_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dec_hour_btn " "No output dependent on input pin \"dec_hour_btn\"" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999126081 "|ClockPins|dec_hour_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incr_hour_btn " "No output dependent on input pin \"incr_hour_btn\"" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999126081 "|ClockPins|incr_hour_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alarm_mode_switch " "No output dependent on input pin \"alarm_mode_switch\"" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999126081 "|ClockPins|alarm_mode_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "min_select_switch " "No output dependent on input pin \"min_select_switch\"" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999126081 "|ClockPins|min_select_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hour_select_switch " "No output dependent on input pin \"hour_select_switch\"" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749999126081 "|ClockPins|hour_select_switch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1749999126081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749999126082 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749999126082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749999126082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749999126082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749999126121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 21:52:06 2025 " "Processing ended: Sun Jun 15 21:52:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749999126121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749999126121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749999126121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749999126121 ""}
