8298 NA article _email_ _email_ seema varma writes choosing package high speed silicon adc _num_ mhz fabricated phd research project test chip speed pcb expect roughly _num_ packaged circuits dc low speed high speed testing _num_ set ups test chip dip work long lead lines high inductance custom made package expensive choose flatpak leadless chip carrier flatpack hard test soldered test setup spend loads time soldering changing test chip leadless chip carrier sockets long lead lines work high speeds experience knowledge field greatly ideas names companies manufacturing holders sockets packages multi layer fancy gaas packages bit overkill seema varma mention cost issue running _num_ mhz digital side ttl ecl run _num_ mhz _num_ mhz ic test equipment day long ecl domain dip's plcc's _num_ mil _num_ mil pitch _num_ pin qfp's problem packaging long adhere sound engineering practices good source information motorola's mecl system design handbook latest ed dated _num_ _num_ considered bibles high speed design fact build test fixture means socket inductance pin package testing mention impedance discontinuities big concern packaging make difference ttl run _num_ mhz fun ttl designed run _num_ mhz environment aaron
