Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:01:48 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.682        0.000                      0                40035        0.044        0.000                      0                40035        2.927        0.000                       0                 19701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.682        0.000                      0                40035        0.044        0.000                      0                40035        2.927        0.000                       0                 19701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/mem_reg_0_3_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.609ns (25.906%)  route 4.602ns (74.094%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X37Y95         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=21, routed)          0.271     0.403    fsm17/fsm17_out[2]
    SLICE_X37Y95         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.598 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.550     1.148    fsm16/out_reg[0]_7
    SLICE_X38Y99         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.188 f  fsm16/C4_int0_0_write_en_INST_0_i_2/O
                         net (fo=19, routed)          0.640     1.828    fsm16/out_reg[0]_2
    SLICE_X37Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     1.975 r  fsm16/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=42, routed)          0.475     2.450    q0/rsh0_left1
    SLICE_X34Y98         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.488 r  q0/mem_reg_0_3_0_0_i_30/O
                         net (fo=1, routed)           0.072     2.560    fsm9/mem_reg_0_3_0_0_i_9
    SLICE_X34Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.738 f  fsm9/mem_reg_0_3_0_0_i_27/O
                         net (fo=1, routed)           0.103     2.841    p0/out[31]_i_8__1_0
    SLICE_X35Y98         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.941 r  p0/mem_reg_0_3_0_0_i_9/O
                         net (fo=2, routed)           0.316     3.257    p0/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.062     3.319 r  p0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.692     4.011    sum0/mem_reg_0_3_5_5/A0
    SLICE_X37Y79         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     4.207 r  sum0/mem_reg_0_3_5_5/SP/O
                         net (fo=4, routed)           0.594     4.801    add6/read_data[5]
    SLICE_X34Y72         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.899 r  add6/mem_reg_0_3_0_0_i_21/O
                         net (fo=1, routed)           0.024     4.923    add6/mem_reg_0_3_0_0_i_21_n_0
    SLICE_X34Y72         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.125 r  add6/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.153    add6/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X34Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.298 r  add6/mem_reg_0_3_8_8_i_2/O[5]
                         net (fo=1, routed)           0.373     5.671    add6/add6_out[13]
    SLICE_X36Y77         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.784 r  add6/mem_reg_0_3_13_13_i_1__0/O
                         net (fo=1, routed)           0.464     6.248    sum0/mem_reg_0_3_13_13/D
    SLICE_X37Y81         RAMS32                                       r  sum0/mem_reg_0_3_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.052     7.052    sum0/mem_reg_0_3_13_13/WCLK
    SLICE_X37Y81         RAMS32                                       r  sum0/mem_reg_0_3_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X37Y81         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    sum0/mem_reg_0_3_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.673ns (27.119%)  route 4.496ns (72.881%))
  Logic Levels:           13  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X37Y95         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=21, routed)          0.271     0.403    fsm17/fsm17_out[2]
    SLICE_X37Y95         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.598 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.550     1.148    fsm16/out_reg[0]_7
    SLICE_X38Y99         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.188 f  fsm16/C4_int0_0_write_en_INST_0_i_2/O
                         net (fo=19, routed)          0.640     1.828    fsm16/out_reg[0]_2
    SLICE_X37Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     1.975 r  fsm16/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=42, routed)          0.475     2.450    q0/rsh0_left1
    SLICE_X34Y98         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.488 r  q0/mem_reg_0_3_0_0_i_30/O
                         net (fo=1, routed)           0.072     2.560    fsm9/mem_reg_0_3_0_0_i_9
    SLICE_X34Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.738 f  fsm9/mem_reg_0_3_0_0_i_27/O
                         net (fo=1, routed)           0.103     2.841    p0/out[31]_i_8__1_0
    SLICE_X35Y98         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.941 r  p0/mem_reg_0_3_0_0_i_9/O
                         net (fo=2, routed)           0.316     3.257    p0/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.062     3.319 r  p0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.692     4.011    sum0/mem_reg_0_3_5_5/A0
    SLICE_X37Y79         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     4.207 r  sum0/mem_reg_0_3_5_5/SP/O
                         net (fo=4, routed)           0.594     4.801    add6/read_data[5]
    SLICE_X34Y72         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.899 r  add6/mem_reg_0_3_0_0_i_21/O
                         net (fo=1, routed)           0.024     4.923    add6/mem_reg_0_3_0_0_i_21_n_0
    SLICE_X34Y72         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.125 r  add6/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.153    add6/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X34Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.176 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.204    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.333 r  add6/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=1, routed)           0.360     5.693    add6/add6_out[22]
    SLICE_X36Y77         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.170     5.863 r  add6/mem_reg_0_3_22_22_i_1__0/O
                         net (fo=1, routed)           0.343     6.206    sum0/mem_reg_0_3_22_22/D
    SLICE_X37Y81         RAMS32                                       r  sum0/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.052     7.052    sum0/mem_reg_0_3_22_22/WCLK
    SLICE_X37Y81         RAMS32                                       r  sum0/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X37Y81         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    sum0/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/mem_reg_0_3_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.655ns (26.741%)  route 4.534ns (73.259%))
  Logic Levels:           13  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X37Y95         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=21, routed)          0.271     0.403    fsm17/fsm17_out[2]
    SLICE_X37Y95         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.598 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.550     1.148    fsm16/out_reg[0]_7
    SLICE_X38Y99         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.188 f  fsm16/C4_int0_0_write_en_INST_0_i_2/O
                         net (fo=19, routed)          0.640     1.828    fsm16/out_reg[0]_2
    SLICE_X37Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     1.975 r  fsm16/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=42, routed)          0.475     2.450    q0/rsh0_left1
    SLICE_X34Y98         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.488 r  q0/mem_reg_0_3_0_0_i_30/O
                         net (fo=1, routed)           0.072     2.560    fsm9/mem_reg_0_3_0_0_i_9
    SLICE_X34Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.738 f  fsm9/mem_reg_0_3_0_0_i_27/O
                         net (fo=1, routed)           0.103     2.841    p0/out[31]_i_8__1_0
    SLICE_X35Y98         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.941 r  p0/mem_reg_0_3_0_0_i_9/O
                         net (fo=2, routed)           0.316     3.257    p0/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.062     3.319 r  p0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.692     4.011    sum0/mem_reg_0_3_5_5/A0
    SLICE_X37Y79         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     4.207 r  sum0/mem_reg_0_3_5_5/SP/O
                         net (fo=4, routed)           0.594     4.801    add6/read_data[5]
    SLICE_X34Y72         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.899 r  add6/mem_reg_0_3_0_0_i_21/O
                         net (fo=1, routed)           0.024     4.923    add6/mem_reg_0_3_0_0_i_21_n_0
    SLICE_X34Y72         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.125 r  add6/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.153    add6/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X34Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.176 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.204    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     5.290 r  add6/mem_reg_0_3_16_16_i_2/O[2]
                         net (fo=1, routed)           0.329     5.619    add6/add6_out[18]
    SLICE_X36Y77         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     5.814 r  add6/mem_reg_0_3_18_18_i_1__0/O
                         net (fo=1, routed)           0.412     6.226    sum0/mem_reg_0_3_18_18/D
    SLICE_X37Y81         RAMS32                                       r  sum0/mem_reg_0_3_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.052     7.052    sum0/mem_reg_0_3_18_18/WCLK
    SLICE_X37Y81         RAMS32                                       r  sum0/mem_reg_0_3_18_18/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X37Y81         RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.062     6.955    sum0/mem_reg_0_3_18_18/SP
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.478ns (23.762%)  route 4.742ns (76.238%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm11/clk
    SLICE_X39Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.202     0.336    fsm11/out_reg_n_0_[0]
    SLICE_X38Y97         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     0.531 f  fsm11/out[1]_i_6__1/O
                         net (fo=2, routed)           0.557     1.088    fsm10/out[1]_i_2__18
    SLICE_X37Y96         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     1.204 f  fsm10/out[1]_i_3__8/O
                         net (fo=1, routed)           0.160     1.364    fsm8/done_reg
    SLICE_X36Y97         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     1.403 f  fsm8/out[1]_i_2__18/O
                         net (fo=17, routed)          0.318     1.721    fsm7/out_reg[0]_25
    SLICE_X35Y98         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.801 f  fsm7/out[31]_i_3__5/O
                         net (fo=12, routed)          0.157     1.958    fsm7/out_reg[1]_5
    SLICE_X35Y100        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     2.074 r  fsm7/out[31]_i_1__16/O
                         net (fo=62, routed)          0.352     2.426    par_reset3/A_read0_0_00_write_en
    SLICE_X36Y103        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.526 f  par_reset3/mem[7][7][0][31]_i_11__0/O
                         net (fo=25, routed)          0.887     3.413    fsm/mem_reg[0][6][0][31]_0
    SLICE_X20Y133        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     3.513 r  fsm/mem[7][3][3][31]_i_4__0/O
                         net (fo=144, routed)         0.659     4.172    A0_0_0/out_reg[31]_i_42_0
    SLICE_X16Y153        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     4.286 r  A0_0_0/out[29]_i_78/O
                         net (fo=1, routed)           0.027     4.313    A0_0_0/out[29]_i_78_n_0
    SLICE_X16Y153        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.083     4.396 r  A0_0_0/out_reg[29]_i_34/O
                         net (fo=1, routed)           0.000     4.396    A0_0_0/out_reg[29]_i_34_n_0
    SLICE_X16Y153        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     4.426 r  A0_0_0/out_reg[29]_i_12/O
                         net (fo=1, routed)           0.615     5.041    A0_0_0/out_reg[29]_i_12_n_0
    SLICE_X25Y130        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     5.218 r  A0_0_0/out[29]_i_3/O
                         net (fo=1, routed)           0.325     5.543    A0_0_0/out[29]_i_3_n_0
    SLICE_X27Y120        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     5.692 r  A0_0_0/out[29]_i_1/O
                         net (fo=3, routed)           0.445     6.137    A0_0_0/A0_0_0_read_data[29]
    SLICE_X28Y108        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082     6.219 r  A0_0_0/out[29]_i_1__5/O
                         net (fo=1, routed)           0.038     6.257    A_sh_read0_0/D[29]
    SLICE_X28Y108        FDRE                                         r  A_sh_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y108        FDRE                                         r  A_sh_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y108        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.614ns (26.403%)  route 4.499ns (73.597%))
  Logic Levels:           13  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X37Y95         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=21, routed)          0.271     0.403    fsm17/fsm17_out[2]
    SLICE_X37Y95         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.598 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.550     1.148    fsm16/out_reg[0]_7
    SLICE_X38Y99         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.188 f  fsm16/C4_int0_0_write_en_INST_0_i_2/O
                         net (fo=19, routed)          0.640     1.828    fsm16/out_reg[0]_2
    SLICE_X37Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     1.975 r  fsm16/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=42, routed)          0.475     2.450    q0/rsh0_left1
    SLICE_X34Y98         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.488 r  q0/mem_reg_0_3_0_0_i_30/O
                         net (fo=1, routed)           0.072     2.560    fsm9/mem_reg_0_3_0_0_i_9
    SLICE_X34Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.738 f  fsm9/mem_reg_0_3_0_0_i_27/O
                         net (fo=1, routed)           0.103     2.841    p0/out[31]_i_8__1_0
    SLICE_X35Y98         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.941 r  p0/mem_reg_0_3_0_0_i_9/O
                         net (fo=2, routed)           0.316     3.257    p0/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.062     3.319 r  p0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.692     4.011    sum0/mem_reg_0_3_5_5/A0
    SLICE_X37Y79         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     4.207 r  sum0/mem_reg_0_3_5_5/SP/O
                         net (fo=4, routed)           0.594     4.801    add6/read_data[5]
    SLICE_X34Y72         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.899 r  add6/mem_reg_0_3_0_0_i_21/O
                         net (fo=1, routed)           0.024     4.923    add6/mem_reg_0_3_0_0_i_21_n_0
    SLICE_X34Y72         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.125 r  add6/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.153    add6/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X34Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.176 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.204    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.308 r  add6/mem_reg_0_3_16_16_i_2/O[3]
                         net (fo=1, routed)           0.395     5.703    add6/add6_out[19]
    SLICE_X36Y77         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.136     5.839 r  add6/mem_reg_0_3_19_19_i_1__0/O
                         net (fo=1, routed)           0.311     6.150    sum0/mem_reg_0_3_19_19/D
    SLICE_X37Y81         RAMS32                                       r  sum0/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.052     7.052    sum0/mem_reg_0_3_19_19/WCLK
    SLICE_X37Y81         RAMS32                                       r  sum0/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X37Y81         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    sum0/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 1.261ns (20.405%)  route 4.919ns (79.595%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm11/clk
    SLICE_X39Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.202     0.336    fsm11/out_reg_n_0_[0]
    SLICE_X38Y97         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     0.531 f  fsm11/out[1]_i_6__1/O
                         net (fo=2, routed)           0.557     1.088    fsm10/out[1]_i_2__18
    SLICE_X37Y96         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     1.204 f  fsm10/out[1]_i_3__8/O
                         net (fo=1, routed)           0.160     1.364    fsm8/done_reg
    SLICE_X36Y97         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     1.403 f  fsm8/out[1]_i_2__18/O
                         net (fo=17, routed)          0.318     1.721    fsm7/out_reg[0]_25
    SLICE_X35Y98         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.801 f  fsm7/out[31]_i_3__5/O
                         net (fo=12, routed)          0.157     1.958    fsm7/out_reg[1]_5
    SLICE_X35Y100        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     2.074 r  fsm7/out[31]_i_1__16/O
                         net (fo=62, routed)          0.352     2.426    par_reset3/A_read0_0_00_write_en
    SLICE_X36Y103        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.526 f  par_reset3/mem[7][7][0][31]_i_11__0/O
                         net (fo=25, routed)          0.523     3.049    fsm/mem_reg[0][6][0][31]_0
    SLICE_X37Y127        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     3.115 r  fsm/mem[7][7][0][31]_i_4__0/O
                         net (fo=1280, routed)        1.197     4.312    A0_0_0/out_reg[0]_i_14_0
    SLICE_X17Y152        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.083     4.395 r  A0_0_0/out_reg[30]_i_35/O
                         net (fo=1, routed)           0.000     4.395    A0_0_0/out_reg[30]_i_35_n_0
    SLICE_X17Y152        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     4.422 r  A0_0_0/out_reg[30]_i_12/O
                         net (fo=1, routed)           0.639     5.061    A0_0_0/out_reg[30]_i_12_n_0
    SLICE_X24Y130        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.161 r  A0_0_0/out[30]_i_3/O
                         net (fo=1, routed)           0.291     5.452    A0_0_0/out[30]_i_3_n_0
    SLICE_X24Y121        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     5.631 r  A0_0_0/out[30]_i_1/O
                         net (fo=3, routed)           0.464     6.095    A0_0_0/A0_0_0_read_data[30]
    SLICE_X26Y106        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     6.158 r  A0_0_0/out[30]_i_1__5/O
                         net (fo=1, routed)           0.059     6.217    A_sh_read0_0/D[30]
    SLICE_X26Y106        FDRE                                         r  A_sh_read0_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X26Y106        FDRE                                         r  A_sh_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y106        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/mem_reg_0_3_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.621ns (26.631%)  route 4.466ns (73.369%))
  Logic Levels:           14  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X37Y95         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=21, routed)          0.271     0.403    fsm17/fsm17_out[2]
    SLICE_X37Y95         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.598 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.550     1.148    fsm16/out_reg[0]_7
    SLICE_X38Y99         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.188 f  fsm16/C4_int0_0_write_en_INST_0_i_2/O
                         net (fo=19, routed)          0.640     1.828    fsm16/out_reg[0]_2
    SLICE_X37Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     1.975 r  fsm16/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=42, routed)          0.475     2.450    q0/rsh0_left1
    SLICE_X34Y98         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.488 r  q0/mem_reg_0_3_0_0_i_30/O
                         net (fo=1, routed)           0.072     2.560    fsm9/mem_reg_0_3_0_0_i_9
    SLICE_X34Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.738 f  fsm9/mem_reg_0_3_0_0_i_27/O
                         net (fo=1, routed)           0.103     2.841    p0/out[31]_i_8__1_0
    SLICE_X35Y98         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.941 r  p0/mem_reg_0_3_0_0_i_9/O
                         net (fo=2, routed)           0.316     3.257    p0/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.062     3.319 r  p0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.692     4.011    sum0/mem_reg_0_3_5_5/A0
    SLICE_X37Y79         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     4.207 r  sum0/mem_reg_0_3_5_5/SP/O
                         net (fo=4, routed)           0.594     4.801    add6/read_data[5]
    SLICE_X34Y72         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.899 r  add6/mem_reg_0_3_0_0_i_21/O
                         net (fo=1, routed)           0.024     4.923    add6/mem_reg_0_3_0_0_i_21_n_0
    SLICE_X34Y72         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.125 r  add6/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.153    add6/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X34Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.176 r  add6/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.204    add6/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.227 r  add6/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.255    add6/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X34Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     5.364 r  add6/mem_reg_0_3_24_24_i_2/O[4]
                         net (fo=1, routed)           0.214     5.578    add6/add6_out[28]
    SLICE_X34Y79         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     5.693 r  add6/mem_reg_0_3_28_28_i_1__0/O
                         net (fo=1, routed)           0.431     6.124    sum0/mem_reg_0_3_28_28/D
    SLICE_X37Y79         RAMS32                                       r  sum0/mem_reg_0_3_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.052     7.052    sum0/mem_reg_0_3_28_28/WCLK
    SLICE_X37Y79         RAMS32                                       r  sum0/mem_reg_0_3_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X37Y79         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    sum0/mem_reg_0_3_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0_00/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 1.112ns (18.055%)  route 5.047ns (81.945%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm11/clk
    SLICE_X39Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.202     0.336    fsm11/out_reg_n_0_[0]
    SLICE_X38Y97         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     0.531 f  fsm11/out[1]_i_6__1/O
                         net (fo=2, routed)           0.557     1.088    fsm10/out[1]_i_2__18
    SLICE_X37Y96         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     1.204 f  fsm10/out[1]_i_3__8/O
                         net (fo=1, routed)           0.160     1.364    fsm8/done_reg
    SLICE_X36Y97         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     1.403 f  fsm8/out[1]_i_2__18/O
                         net (fo=17, routed)          0.318     1.721    fsm7/out_reg[0]_25
    SLICE_X35Y98         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.801 f  fsm7/out[31]_i_3__5/O
                         net (fo=12, routed)          0.157     1.958    fsm7/out_reg[1]_5
    SLICE_X35Y100        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     2.074 r  fsm7/out[31]_i_1__16/O
                         net (fo=62, routed)          0.352     2.426    par_reset3/A_read0_0_00_write_en
    SLICE_X36Y103        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.526 f  par_reset3/mem[7][7][0][31]_i_11__0/O
                         net (fo=25, routed)          0.523     3.049    fsm/mem_reg[0][6][0][31]_0
    SLICE_X37Y127        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     3.115 r  fsm/mem[7][7][0][31]_i_4__0/O
                         net (fo=1280, routed)        1.293     4.408    A0_0_0/out_reg[0]_i_14_0
    SLICE_X12Y130        MUXF7 (Prop_F7MUX_EF_SLICEL_S_O)
                                                      0.086     4.494 r  A0_0_0/out_reg[10]_i_43/O
                         net (fo=1, routed)           0.000     4.494    A0_0_0/out_reg[10]_i_43_n_0
    SLICE_X12Y130        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.027     4.521 r  A0_0_0/out_reg[10]_i_16/O
                         net (fo=1, routed)           0.638     5.159    A0_0_0/out_reg[10]_i_16_n_0
    SLICE_X20Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     5.200 r  A0_0_0/out[10]_i_4/O
                         net (fo=1, routed)           0.267     5.467    A0_0_0/out[10]_i_4_n_0
    SLICE_X25Y126        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     5.616 r  A0_0_0/out[10]_i_1/O
                         net (fo=3, routed)           0.580     6.196    A_read0_0_00/A0_0_0_read_data[10]
    SLICE_X25Y112        FDRE                                         r  A_read0_0_00/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.025     7.025    A_read0_0_00/clk
    SLICE_X25Y112        FDRE                                         r  A_read0_0_00/out_reg[10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y112        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0_00/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.473ns (23.943%)  route 4.679ns (76.057%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm11/clk
    SLICE_X39Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.202     0.336    fsm11/out_reg_n_0_[0]
    SLICE_X38Y97         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     0.531 f  fsm11/out[1]_i_6__1/O
                         net (fo=2, routed)           0.557     1.088    fsm10/out[1]_i_2__18
    SLICE_X37Y96         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.116     1.204 f  fsm10/out[1]_i_3__8/O
                         net (fo=1, routed)           0.160     1.364    fsm8/done_reg
    SLICE_X36Y97         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     1.403 f  fsm8/out[1]_i_2__18/O
                         net (fo=17, routed)          0.318     1.721    fsm7/out_reg[0]_25
    SLICE_X35Y98         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.801 f  fsm7/out[31]_i_3__5/O
                         net (fo=12, routed)          0.157     1.958    fsm7/out_reg[1]_5
    SLICE_X35Y100        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     2.074 r  fsm7/out[31]_i_1__16/O
                         net (fo=62, routed)          0.352     2.426    par_reset3/A_read0_0_00_write_en
    SLICE_X36Y103        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.526 f  par_reset3/mem[7][7][0][31]_i_11__0/O
                         net (fo=25, routed)          0.887     3.413    fsm/mem_reg[0][6][0][31]_0
    SLICE_X20Y133        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     3.513 r  fsm/mem[7][3][3][31]_i_4__0/O
                         net (fo=144, routed)         0.652     4.165    A0_0_0/out_reg[31]_i_42_0
    SLICE_X15Y148        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     4.265 r  A0_0_0/out[27]_i_81/O
                         net (fo=1, routed)           0.011     4.276    A0_0_0/out[27]_i_81_n_0
    SLICE_X15Y148        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     4.352 r  A0_0_0/out_reg[27]_i_35/O
                         net (fo=1, routed)           0.000     4.352    A0_0_0/out_reg[27]_i_35_n_0
    SLICE_X15Y148        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     4.379 r  A0_0_0/out_reg[27]_i_12/O
                         net (fo=1, routed)           0.541     4.920    A0_0_0/out_reg[27]_i_12_n_0
    SLICE_X24Y138        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     5.099 r  A0_0_0/out[27]_i_3/O
                         net (fo=1, routed)           0.416     5.515    A0_0_0/out[27]_i_3_n_0
    SLICE_X25Y126        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     5.615 r  A0_0_0/out[27]_i_1/O
                         net (fo=3, routed)           0.367     5.982    A0_0_0/A0_0_0_read_data[27]
    SLICE_X25Y107        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     6.130 r  A0_0_0/out[27]_i_1__5/O
                         net (fo=1, routed)           0.059     6.189    A_sh_read0_0/D[27]
    SLICE_X25Y107        FDRE                                         r  A_sh_read0_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X25Y107        FDRE                                         r  A_sh_read0_0/out_reg[27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y107        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sum0/mem_reg_0_3_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 1.510ns (24.905%)  route 4.553ns (75.095%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.037     0.037    fsm17/clk
    SLICE_X37Y95         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm17/out_reg[2]/Q
                         net (fo=21, routed)          0.271     0.403    fsm17/fsm17_out[2]
    SLICE_X37Y95         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.598 f  fsm17/sum_int0_write_en_INST_0_i_1/O
                         net (fo=7, routed)           0.550     1.148    fsm16/out_reg[0]_7
    SLICE_X38Y99         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     1.188 f  fsm16/C4_int0_0_write_en_INST_0_i_2/O
                         net (fo=19, routed)          0.640     1.828    fsm16/out_reg[0]_2
    SLICE_X37Y73         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     1.975 r  fsm16/mem_reg_0_3_0_0_i_8__0/O
                         net (fo=42, routed)          0.475     2.450    q0/rsh0_left1
    SLICE_X34Y98         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.488 r  q0/mem_reg_0_3_0_0_i_30/O
                         net (fo=1, routed)           0.072     2.560    fsm9/mem_reg_0_3_0_0_i_9
    SLICE_X34Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.738 f  fsm9/mem_reg_0_3_0_0_i_27/O
                         net (fo=1, routed)           0.103     2.841    p0/out[31]_i_8__1_0
    SLICE_X35Y98         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     2.941 r  p0/mem_reg_0_3_0_0_i_9/O
                         net (fo=2, routed)           0.316     3.257    p0/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X35Y91         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.062     3.319 r  p0/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.692     4.011    sum0/mem_reg_0_3_5_5/A0
    SLICE_X37Y79         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     4.207 r  sum0/mem_reg_0_3_5_5/SP/O
                         net (fo=4, routed)           0.594     4.801    add6/read_data[5]
    SLICE_X34Y72         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.899 r  add6/mem_reg_0_3_0_0_i_21/O
                         net (fo=1, routed)           0.024     4.923    add6/mem_reg_0_3_0_0_i_21_n_0
    SLICE_X34Y72         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.125 r  add6/mem_reg_0_3_0_0_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.153    add6/mem_reg_0_3_0_0_i_5_n_0
    SLICE_X34Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.225 r  add6/mem_reg_0_3_8_8_i_2/O[0]
                         net (fo=1, routed)           0.348     5.573    add6/add6_out[8]
    SLICE_X34Y79         LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.087     5.660 r  add6/mem_reg_0_3_8_8_i_1__0/O
                         net (fo=1, routed)           0.440     6.100    sum0/mem_reg_0_3_8_8/D
    SLICE_X37Y79         RAMS32                                       r  sum0/mem_reg_0_3_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19764, unset)        0.052     7.052    sum0/mem_reg_0_3_8_8/WCLK
    SLICE_X37Y79         RAMS32                                       r  sum0/mem_reg_0_3_8_8/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X37Y79         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    sum0/mem_reg_0_3_8_8/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  0.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_00/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.013     0.013    bin_read1_0/clk
    SLICE_X33Y53         FDRE                                         r  bin_read1_0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read1_0/out_reg[14]/Q
                         net (fo=1, routed)           0.057     0.109    v_1_00/out_reg[14]_1
    SLICE_X33Y54         FDRE                                         r  v_1_00/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    v_1_00/clk
    SLICE_X33Y54         FDRE                                         r  v_1_00/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y54         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_00/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    done_reg17/clk
    SLICE_X38Y77         FDRE                                         r  done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg17/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    par_done_reg31/done_reg17_out
    SLICE_X38Y77         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  par_done_reg31/out[0]_i_1__104/O
                         net (fo=1, routed)           0.015     0.108    done_reg17/out_reg[0]_1
    SLICE_X38Y77         FDRE                                         r  done_reg17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    done_reg17/clk
    SLICE_X38Y77         FDRE                                         r  done_reg17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y77         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    done_reg3/clk
    SLICE_X35Y72         FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg3/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    par_done_reg4/done_reg3_out
    SLICE_X35Y72         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  par_done_reg4/out[0]_i_1__43/O
                         net (fo=1, routed)           0.015     0.108    done_reg3/out_reg[0]_1
    SLICE_X35Y72         FDRE                                         r  done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    done_reg3/clk
    SLICE_X35Y72         FDRE                                         r  done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fsm12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm12/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    fsm12/clk
    SLICE_X36Y105        FDRE                                         r  fsm12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm12/out_reg[0]/Q
                         net (fo=8, routed)           0.027     0.078    fsm12/out_reg_n_0_[0]
    SLICE_X36Y105        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  fsm12/out[0]_i_1__5/O
                         net (fo=1, routed)           0.015     0.108    fsm12/fsm12_in[0]
    SLICE_X36Y105        FDRE                                         r  fsm12/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    fsm12/clk
    SLICE_X36Y105        FDRE                                         r  fsm12/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y105        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm12/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    done_reg3/clk
    SLICE_X35Y72         FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg3/out_reg[0]/Q
                         net (fo=6, routed)           0.028     0.079    done_reg3/done_reg3_out
    SLICE_X35Y72         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  done_reg3/out[0]_i_1__42/O
                         net (fo=1, routed)           0.016     0.109    cond_stored3/out_reg[0]_0
    SLICE_X35Y72         FDRE                                         r  cond_stored3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    cond_stored3/clk
    SLICE_X35Y72         FDRE                                         r  cond_stored3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y72         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    done_reg17/clk
    SLICE_X38Y77         FDRE                                         r  done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg17/out_reg[0]/Q
                         net (fo=6, routed)           0.028     0.079    fsm14/done_reg17_out
    SLICE_X38Y77         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  fsm14/out[0]_i_1__102/O
                         net (fo=1, routed)           0.017     0.110    cond_computed17/out_reg[0]_0
    SLICE_X38Y77         FDRE                                         r  cond_computed17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    cond_computed17/clk
    SLICE_X38Y77         FDRE                                         r  cond_computed17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y77         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    cond_computed3/clk
    SLICE_X35Y72         FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed3/out_reg[0]/Q
                         net (fo=4, routed)           0.028     0.079    fsm1/cond_computed3_out
    SLICE_X35Y72         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  fsm1/out[0]_i_1__41/O
                         net (fo=1, routed)           0.017     0.110    cond_computed3/out_reg[0]_1
    SLICE_X35Y72         FDRE                                         r  cond_computed3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    cond_computed3/clk
    SLICE_X35Y72         FDRE                                         r  cond_computed3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y72         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    done_reg16/clk
    SLICE_X38Y85         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg16/out_reg[0]/Q
                         net (fo=6, routed)           0.028     0.079    par_done_reg30/done_reg16_out
    SLICE_X38Y85         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  par_done_reg30/out[0]_i_1__101/O
                         net (fo=1, routed)           0.017     0.110    done_reg16/out_reg[0]_0
    SLICE_X38Y85         FDRE                                         r  done_reg16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    done_reg16/clk
    SLICE_X38Y85         FDRE                                         r  done_reg16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y85         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    cond_stored11/clk
    SLICE_X38Y95         FDRE                                         r  cond_stored11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored11/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.080    q1/cond_stored11_out
    SLICE_X38Y95         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.094 r  q1/out[0]_i_1__87/O
                         net (fo=1, routed)           0.016     0.110    cond_stored11/out_reg[0]_0
    SLICE_X38Y95         FDRE                                         r  cond_stored11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    cond_stored11/clk
    SLICE_X38Y95         FDRE                                         r  cond_stored11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y95         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.012     0.012    done_reg4/clk
    SLICE_X36Y75         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg4/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.080    par_done_reg5/done_reg4_out
    SLICE_X36Y75         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.095 r  par_done_reg5/out[0]_i_1__46/O
                         net (fo=1, routed)           0.015     0.110    done_reg4/out_reg[0]_1
    SLICE_X36Y75         FDRE                                         r  done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19764, unset)        0.018     0.018    done_reg4/clk
    SLICE_X36Y75         FDRE                                         r  done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y75         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y81  sum0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y81  sum0/mem_reg_0_3_13_13/SP/CLK



