
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013348                       # Number of seconds simulated
sim_ticks                                 13348077500                       # Number of ticks simulated
final_tick                                13348077500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144955                       # Simulator instruction rate (inst/s)
host_op_rate                                   144955                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53536940                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678380                       # Number of bytes of host memory used
host_seconds                                   249.32                       # Real time elapsed on the host
sim_insts                                    36140729                       # Number of instructions simulated
sim_ops                                      36140729                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4990720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5041792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2424192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2424192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           77980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3826169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373890547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             377716716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3826169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3826169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181613569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181613569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181613569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3826169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373890547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            559330286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     77906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007838819750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2355                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2355                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182215                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35618                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78779                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37878                       # Number of write requests accepted
system.mem_ctrls.readBursts                     78779                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5037056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2422912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5041856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2424192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2673                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13348048000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 78779                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    621.120346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   407.004024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   405.862882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2383     19.85%     19.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1146      9.54%     29.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          769      6.40%     35.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          507      4.22%     40.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          738      6.15%     46.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          484      4.03%     50.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          388      3.23%     53.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          768      6.40%     59.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4824     40.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.418259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.546390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    266.288823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2341     99.41%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      0.25%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2355                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.075584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.070882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.407317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2269     96.35%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.34%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               70      2.97%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.13%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.17%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2355                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4985984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2422912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3826168.974520862568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 373535739.510053038597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181517675.485477209091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        77981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37878                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26811500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3525020000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 328883850000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33598.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45203.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8682714.24                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   2076131500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3551831500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  393520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26378.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45128.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       377.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    377.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    70421                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34124                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     114421.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 45953040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 24398055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               301650720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              110742300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         442540800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            580751910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             28792800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1476410580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       402679680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1901405040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5315850795                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            398.248422                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          11998280250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     32373750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     187200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7711963500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1048643000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1130223500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3237673750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 39848340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 21168510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               260295840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               86876460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         432706560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            520940670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             28166400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1492674960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       393048000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1929079020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5204804760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            389.929168                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          12132356500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     33610000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     183040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7835347500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1023539750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     999071000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3273469250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7996887                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5255389                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            538418                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6870703                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4748799                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.116639                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1020451                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 52                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          356209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             315794                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            40415                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          234                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      9511279                       # DTB read hits
system.cpu.dtb.read_misses                      13704                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  9524983                       # DTB read accesses
system.cpu.dtb.write_hits                     6753011                       # DTB write hits
system.cpu.dtb.write_misses                     41299                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 6794310                       # DTB write accesses
system.cpu.dtb.data_hits                     16264290                       # DTB hits
system.cpu.dtb.data_misses                      55003                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 16319293                       # DTB accesses
system.cpu.itb.fetch_hits                     8627451                       # ITB hits
system.cpu.itb.fetch_misses                       282                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 8627733                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 10032                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13348077500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         26696156                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8799479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       56667087                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7996887                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6085044                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17278995                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1083752                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1790                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   8627451                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                352386                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           26622399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.128549                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.028405                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15533509     58.35%     58.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1353171      5.08%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1095053      4.11%     67.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1279707      4.81%     72.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1089450      4.09%     76.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   932215      3.50%     79.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   902506      3.39%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   643526      2.42%     85.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3793262     14.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26622399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.299552                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.122668                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7678797                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8392764                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   9425177                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                584202                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 541459                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              4424023                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   421                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               54365995                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1359                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 541459                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8031273                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2033872                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        3200218                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   9629225                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3186352                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               53290870                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20153                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  62889                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  99126                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2834615                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            32474031                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              64490213                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         64390086                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             60092                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              24555605                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7918426                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             131421                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          70166                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2529984                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9442791                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7290198                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            329514                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           476603                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   43325723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              110260                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  42276468                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21327                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7295253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3490788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          20163                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      26622399                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.588004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.960030                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11956620     44.91%     44.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4419305     16.60%     61.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2934462     11.02%     72.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2432045      9.14%     81.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2026757      7.61%     89.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1434991      5.39%     94.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              665450      2.50%     97.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              604731      2.27%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              148038      0.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26622399                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13739      1.42%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 672348     69.25%     70.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                274831     28.31%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10010      1.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               282      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              25547456     60.43%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                24619      0.06%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  17      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   5      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9757463     23.08%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6886572     16.29%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              15      0.00%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          60012      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               42276468                       # Type of FU issued
system.cpu.iq.rate                           1.583616                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      970928                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022966                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          112037427                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          50651492                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     40288820                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              130163                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              80048                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        60069                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               43177028                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   70086                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           453134                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1517177                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        48025                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       808590                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10002                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        564199                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 541459                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  926704                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                440422                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            48757608                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1111198                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9442791                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7290198                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              60161                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    677                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                442577                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            307                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         511399                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        44370                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               555769                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              41495993                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9524985                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            780475                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       5321625                       # number of nop insts executed
system.cpu.iew.exec_refs                     16319295                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6267759                       # Number of branches executed
system.cpu.iew.exec_stores                    6794310                       # Number of stores executed
system.cpu.iew.exec_rate                     1.554381                       # Inst execution rate
system.cpu.iew.wb_sent                       40512669                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      40348889                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  19141791                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24793081                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.511412                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.772062                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         7947492                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           90097                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            538224                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25314539                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.609935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.559459                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13957779     55.14%     55.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4047042     15.99%     71.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1678328      6.63%     77.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1019099      4.03%     81.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       944300      3.73%     85.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       522433      2.06%     87.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       463576      1.83%     89.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       332911      1.32%     90.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2349071      9.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25314539                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             40754761                       # Number of instructions committed
system.cpu.commit.committedOps               40754761                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       14407222                       # Number of memory references committed
system.cpu.commit.loads                       7925614                       # Number of loads committed
system.cpu.commit.membars                       40032                       # Number of memory barriers committed
system.cpu.commit.branches                    5508468                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      40106                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  35527028                       # Number of committed integer instructions.
system.cpu.commit.function_calls               656431                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4614046     11.32%     11.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         21668963     53.17%     64.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           24448      0.06%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             27      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             17      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7965631     19.55%     84.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6441567     15.81%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           15      0.00%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40042      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          40754761                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2349071                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     71628110                       # The number of ROB reads
system.cpu.rob.rob_writes                    98712417                       # The number of ROB writes
system.cpu.timesIdled                             578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           73757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    36140729                       # Number of Instructions Simulated
system.cpu.committedOps                      36140729                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.738672                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.738672                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.353780                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.353780                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 55370731                       # number of integer regfile reads
system.cpu.int_regfile_writes                28035960                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     60046                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       52                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  120104                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  80071                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           948.261024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12447922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            477209                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.084843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            193500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   948.261024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.926036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30674317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30674317                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6983135                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6983135                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4907516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4907516                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        40030                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        40030                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        40032                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40032                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     11890651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11890651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11890651                       # number of overall hits
system.cpu.dcache.overall_hits::total        11890651                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1593776                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1593776                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data      1534060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1534060                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data      3127836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3127836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3127836                       # number of overall misses
system.cpu.dcache.overall_misses::total       3127836                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  37148253500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37148253500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  37387587981                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37387587981                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       302500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       302500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  74535841481                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  74535841481                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  74535841481                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  74535841481                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8576911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8576911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6441576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6441576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        40035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        40035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        40032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     15018487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15018487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15018487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15018487                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.185822                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.238150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.238150                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000125                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000125                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.208266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.208266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.208266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.208266                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23308.327833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23308.327833                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24371.659505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24371.659505                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        60500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        60500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23829.843215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23829.843215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23829.843215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23829.843215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2917554                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7827                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            188284                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.495496                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   223.628571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       450685                       # number of writebacks
system.cpu.dcache.writebacks::total            450685                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1349403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1349403                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1301225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1301225                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data      2650628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2650628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2650628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2650628                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       244373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       244373                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232835                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       477208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       477208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       477208                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       477208                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6117901000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6117901000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6391537948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6391537948                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12509438948                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12509438948                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12509438948                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12509438948                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031775                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031775                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031775                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031775                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25035.093893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25035.093893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27450.932841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27450.932841                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        53000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26213.808126                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26213.808126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26213.808126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26213.808126                       # average overall mshr miss latency
system.cpu.dcache.replacements                 476185                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.910950                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8627117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               884                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9759.182127                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             90500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.910950                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17255786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17255786                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      8626233                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8626233                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      8626233                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8626233                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8626233                       # number of overall hits
system.cpu.icache.overall_hits::total         8626233                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1218                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1218                       # number of overall misses
system.cpu.icache.overall_misses::total          1218                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     93945000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93945000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     93945000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93945000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     93945000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93945000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8627451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8627451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      8627451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8627451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8627451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8627451                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77130.541872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77130.541872                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77130.541872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77130.541872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77130.541872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77130.541872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          549                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          399                       # number of writebacks
system.cpu.icache.writebacks::total               399                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          334                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          334                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          334                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          334                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          334                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          884                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          884                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          884                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          884                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69931500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69931500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69931500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69931500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69931500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69931500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79108.031674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79108.031674                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79108.031674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79108.031674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79108.031674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79108.031674                       # average overall mshr miss latency
system.cpu.icache.replacements                    399                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 22608.644844                       # Cycle average of tags in use
system.l2.tags.total_refs                      954668                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.407057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1114.928788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       446.713592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     21047.002464                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.642304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.689961                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1011                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7721115                       # Number of tag accesses
system.l2.tags.data_accesses                  7721115                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       450685                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450685                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          399                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              399                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            185310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                185310                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 86                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        209084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            209084                       # number of ReadSharedReq hits
system.l2.InvalidateReq_hits::.cpu.data          4827                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4827                       # number of InvalidateReq hits
system.l2.demand_hits::.cpu.inst                   86                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               394394                       # number of demand (read+write) hits
system.l2.demand_hits::total                   394480                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  86                       # number of overall hits
system.l2.overall_hits::.cpu.data              394394                       # number of overall hits
system.l2.overall_hits::total                  394480                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           42691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42691                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              798                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        35290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           35290                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::.cpu.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.demand_misses::.cpu.inst                798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              77981                       # number of demand (read+write) misses
system.l2.demand_misses::total                  78779                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               798                       # number of overall misses
system.l2.overall_misses::.cpu.data             77981                       # number of overall misses
system.l2.overall_misses::total                 78779                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   4009073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4009073500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67676000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3513144000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3513144000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     67676000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7522217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7589893500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67676000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7522217500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7589893500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       450685                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450685                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          399                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          399                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        228001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            228001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       244374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        244374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.data         4835                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4835                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           472375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               473259                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          472375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              473259                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.187240                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.187240                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902715                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.144410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.144410                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::.cpu.data     0.001655                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.001655                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.902715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.165083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.166461                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.165083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.166461                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93909.102621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93909.102621                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84807.017544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84807.017544                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99550.694248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99550.694248                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 84807.017544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96462.183096                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96344.120895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84807.017544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96462.183096                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96344.120895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37878                       # number of writebacks
system.l2.writebacks::total                     37878                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        42691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42691                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        35290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        35290                       # number of ReadSharedReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         77981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             78779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        77981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            78779                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3582163500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3582163500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59696000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59696000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3160254000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3160254000                       # number of ReadSharedReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       154000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       154000                       # number of InvalidateReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     59696000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6742417500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6802113500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59696000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6742417500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6802113500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.187240                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.187240                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.144410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144410                       # mshr miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.001655                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.001655                       # mshr miss rate for InvalidateReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.165083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.166461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.165083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.166461                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83909.102621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83909.102621                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74807.017544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74807.017544                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89550.977614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89550.977614                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19250                       # average InvalidateReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74807.017544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86462.311332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86344.247833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74807.017544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86462.311332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86344.247833                       # average overall mshr miss latency
system.l2.replacements                          46096                       # number of replacements
system.membus.snoop_filter.tot_requests        124409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        45622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              36087                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37878                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7744                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42691                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42691                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         36088                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       203187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7465984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7465984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               78787                       # Request fanout histogram
system.membus.reqLayer0.occupancy           292980000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          413891000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       954678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       476584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            475                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13348077500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            245257                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       488563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          399                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           228001                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          228001                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           884                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       244374                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4835                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4835                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1430604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1432771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        82112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     59075776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               59157888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46096                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2424192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           524190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000906                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030089                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 523715     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    475      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             524190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          928423000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1326000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         710978999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
