INFO:sim:172 - Generating IP...
Resolving generics for 'RAMIP'...
Applying external generics to 'RAMIP'...
Delivering associated files for 'RAMIP'...
Delivering EJava files for 'RAMIP'...
Generating implementation netlist for 'RAMIP'...
INFO:sim - Pre-processing HDL files for 'RAMIP'...
Running synthesis for 'RAMIP'
Running ngcbuild...
Writing VHO instantiation template for 'RAMIP'...
Writing VHDL behavioral simulation model for 'RAMIP'...
WARNING:sim - Overwriting existing file
   C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP/doc/blk_mem_gen_v7_
   3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAMIP'...
Generating metadata file...
Regenerating ISE project file for 'RAMIP'...
Generating ISE project...
XCO file found: RAMIP.xco
XMDF file found: RAMIP_xmdf.tcl
Adding C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP.asy -view all
-origin_type imported
Adding C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP.ngc -view all
-origin_type created
Checking file "C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP.ngc"
for project device match ...
File "C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP.ngc" device
information matches project device.
Adding C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP.sym -view all
-origin_type imported
Adding C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/hongx/source/Verilog/v3/ipcore_dir/tmp/_cg/RAMIP.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAMIP"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAMIP'.
