RecursiveIterator = require 'recursive-iterator'
_ = require 'lodash'
{toFlatten} = require('chdl_utils')

module.exports={
  createSigArray: (type,number,width=1)->
    throw new Error('createSigArray is deprecated, use createArray(number,func)')
    #return (type(width) for i in [0...number])

  createArray: (number,func)->
    return (func(i) for i in _.range(number))

  createChannelArray: (number)->
    throw new Error('createSigArray is deprecated, use createArray(number,func)')
    #return (channel() for i in [0...number])

  numWidth: (number)->
    if number==0
      return 1
    else
      Math.floor(Math.log2(number))+1

  $sigMux:(select,sig1,sig2)->
    selSig=wire(sig1.getWidth(),'sel')
    assign(selSig)
      $if(select) => $ sig1
      $else => $ sig2
    return $ selSig
    
  $channelMux:(select,outChannel,inChannelList)->
    for dst in outChannel.wireList()
      list=[]
      width=dst.net.getWidth()
      for src,index in inChannelList when dst.dir=='input'
        Net eq = (select==index)
        list.push($ expand(width,eq) & src.getWire(dst.path))
      if dst.dir=='input'
        assign(dst.net) = $join(list,(sum,i)=>$(sum+i))
      else if dst.dir=='output'
        for src,index in inChannelList
          assign(src.getWire(dst.path)) = dst.net

  mirrorPort:(i)->
    iterator=new RecursiveIterator(i)
    item=iterator.next()
    out={}
    while !item.done
      state = item.value
      if state.node.constructor.name=='Function' and state.node.__type=='port'
        width=state.node.getWidth()
        if state.node.getType()=='input'
          _.set(out,state.path,output(width))
        else if state.node.getType()=='output'
          _.set(out,state.path,input(width))
      item = iterator.next()
    return out

  $stubPort:(i)->
    iterator=new RecursiveIterator(i)
    item=iterator.next()
    out={}
    while !item.done
      state = item.value
      if state.node.constructor.name=='Function' and state.node.__type=='wire'
        width=state.node.getWidth()
        if state.node.getType()=='input'
          drive=vreg(width,state.node.getName())
          assign(state.node) = drive
          _.set(out,state.path,drive)
        else if state.node.getType()=='output'
          load = wire(width,state.node.getName())
          _.set(out,state.path,load)
          assign(load) = state.node
      item = iterator.next()
    return out

  $portMux:(sel,outPort,inPortList)->
    for [out_name,out_port] in toFlatten(outPort)
      port_el = _.get(outPort,out_name)
      list=[]
      for dst,index in inPortList
        in_port = _.get(dst,out_name)
        if in_port?
          if in_port.getType()=='input'
            if out_port.getType()=='output'
              list.push($cond(index==sel) => $ in_port)
          else
            if in_port.getType()=='output'
              if out_port.getType()=='input'
                assign(in_port) = port_el
      if list.length>0
        list.push($cond() => $ 0)
        assign(port_el) = $order(list)

  $portHub:(list...)->
    clone_list=list[...]
    i=0
    while i<clone_list.length
      dst=clone_list.shift()
      for [name,port] in toFlatten(dst)
        if name
          el=_.get(dst,name)
          if port.getType()=='input'
            for n in clone_list
              find=_.get(n,name)
              if find? and find.getType()=='output'
                assign(find) = el
        else
          for n in clone_list when n.__type=='port'
            if n.getType()=='output'
              assign(port) = n
      clone_list.push(dst)
      i+=1

  $portBind:(a,b)->
    throw new Error('$portBind is deprecated, use $portHub')

  $channelPortHub:(list...)->
    clone_list=list[...]
    i=0
    while i<clone_list.length
      dst=clone_list.shift()
      for [name,port] in toFlatten(dst)
        if name
          el=_.get(dst,name)
          for n in clone_list
            find=_.get(n,name)
            if find? and find.getType()=='output' and port.getType()=='input'
              if find.getWidth()!=port.getWidth()
                throw new Error("port connect width mismatch \""+name+'" "'+port.getName()+'"')
              if not el.isAssigned()
                assign(el) = find
        else
          for n in clone_list when n.__type=='wire'
            if n.getType()=='output' and port.getType()=='input'
              if n.getWidth()!=port.getWidth()
                throw new Error("port connect width mismatch \""+name+'" "'+port.getName()+'"')
              if not port.isAssigned()
                assign(port) = n
      clone_list.push(dst)
      i+=1

  bundleClone:(i)->
    iterator=new RecursiveIterator(i)
    item=iterator.next()
    out={}
    while !item.done
      state = item.value
      if state.node.constructor.name=='Function' and state.node.__type=='port'
        width=state.node.getWidth()
        if state.node.getType()=='input'
          _.set(out,state.path,input(width))
        else if state.node.getType()=='output'
          _.set(out,state.path,output(width))
      if state.node.constructor.name=='Function' and state.node.__type=='wire'
        width=state.node.getWidth()
        _.set(out,state.path,wire(width))
      if state.node.constructor.name=='Function' and state.node.__type=='reg'
        width=state.node.getWidth()
        _.set(out,state.path,reg(width))
      item = iterator.next()
    return out

  $bundleMap:(o,i,func)->
    iterator=new RecursiveIterator(o)
    item=iterator.next()
    while !item.done
      state = item.value
      if state.node.constructor.name=='Function'
        if state.node.__type=='wire' or state.node.__type=='reg' or state.node.__type=='port'
          inWire=_.get(i,state.path)
          assign(state.node) = func(inWire)
      item = iterator.next()

  $bundleJoin:(o,list,func)->
    iterator=new RecursiveIterator(o)
    item=iterator.next()
    while !item.done
      state = item.value
      if state.node.constructor.name=='Function'
        if state.node.__type=='wire' or state.node.__type=='reg' or state.node.__type=='port'
          sigList=[]
          for i in list
            sigList.push _.get(i,state.path).refName()
          assign(state.node)
            $reduce(sigList,(sum,item,first,last)=>
              if first
                $ item
              else
                func(sum,item)
            )
      item = iterator.next()

  $order: (list,defaultValue=0)->
    plist=[]
    conds=[]
    findDefault=false
    for {cond,value} in list
      conds.push cond
      if value?
        if conds.length==1
          if conds[0]==null or conds[0].str=='null'
            plist.push(value())
            findDefault=true
          else
            plist.push [conds[0],value()]
        else
          tmp=$join(conds,(a,b)=>$ (a)||(b))
          plist.push [tmp,value()]
        conds=[]
    unless findDefault
      console.log '##################################'
      console.log 'Use defaultValue in $order will be deprecated, please use $cond(null) => $ default_value'
      console.log '##################################'
      plist.push(defaultValue)
    return $reduceRight(plist,(sum,item,first,last)=>
      if first
        $ item
      else
        $if(item[0])
          $ item[1]
        $else
          $ sum
    )

  $inc: (sig,value=1)->
    assign sig = sig + value

  $dec: (sig,value=1)->
    assign sig = sig - value

  $join: (list,func)->
    return $reduce(list,(sum,item,first,last)=>
      if first
        $ item
      else if last
        tmp=func(sum,item)
        $ (tmp)
      else
        func(sum,item)
    )

  $balance: (list,width=null) ->
    width=width ? @__assignWidth
    return $reduce(list,(sum,item,first,last)=>
      Net cond = item.cond
      if(first)
        $ (expand(width,cond)&(item.value()))
      else
        $ sum|(expand(width,cond)&(item.value()))
        )

  $doubleSync: (sigIn,clock='',reset='')->
    width=sigIn.getWidth()
    d1 = reg(width,'sync').clock(clock).reset(reset)
    d2 = reg(width,'sync').clock(clock).reset(reset)
    consign(d1) = sigIn
    consign(d2) = d1
    return $ d2

  $tripleSync: (sigIn,clock='',reset='')->
    width=sigIn.getWidth()
    d1 = reg(width,'sync').clock(clock).reset(reset)
    d2 = reg(width,'sync').clock(clock).reset(reset)
    d3 = reg(width,'sync').clock(clock).reset(reset)
    consign(d1) = sigIn
    consign(d2) = d1
    consign(d3) = d2
    return $ d3

  $bundleAssign:(from,to)->
    iterator=new RecursiveIterator(from)
    item=iterator.next()
    out={}
    while !item.done
      state = item.value
      if state.node.constructor.name=='Function'
        if state.node.__type=='port' or state.node.__type=='wire' or state.node.__type=='reg'
          toPoint=_.get(to,state.path)
          assign toPoint = state.node
      item = iterator.next()

  $grayNextCode: (code_word)->
    width = code_word.getWidth()
    condList=[]
    for i in _.range(width)
      condList.push($cond(code_word(i)) => $ 1<<i)
    condList.push($cond(null) => $ 0)
    Net(gray,width) = $order(condList)
    Net(out,width)
      $if(hasOdd1(code_word))
        $if(gray(width-1)==1)
          $ 0
        $else
          $ code_word ^ (gray<<1)
      $else
        $ code_word ^ hex(width,1)
    return $ out

  $arrayMuxSet: (array,select,din,field=null)->
    len=array.length
    for i in [0...len]
      $if(i==select)
        item = array[i]
        if field?
          item = _.get(array[i],field)
        if(item.__type=='reg')
          consign(item) = din
        else
          assign(item) = din

  $arrayDecode: (array,select,width=null,field=null)->
    len=array.length
    list=[]
    for i in [0...len]
      if field?
        list.push($cond(i==select) => $ _.get(array[i],field))
      else
        list.push($cond(i==select) => $ array[i])
    $balance(list,width)

  $bothEdge: (sig,clock='',reset='')->
    d1 = reg(1,'d_').clock(clock).reset(reset)
    consign (d1) = sig
    return $ (sig & (!d1))||((!sig) & d1)

  $rise: (sig,clock='',reset='')->
    d1 = reg(1,'r_').clock(clock).reset(reset)
    consign (d1) = sig
    return $ (sig & (!d1))

  $capture: (sig,enable,clock='',reset='')->
    s = reg(sig.getWidth(),'capture_').clock(clock).reset(reset)
    consign s
      $if(enable) => $ sig
      $else => $ s
    return $ s

  $sample: (sig,clock='',reset='')->
    s = reg(sig.getWidth(),'sample_').clock(clock).reset(reset)
    consign s = sig
    return $ s

  $fall: (sig,clock='',reset='')->
    d1 = reg(1,'f_').clock(clock).reset(reset)
    consign (d1) = sig
    return $ ((!sig) & d1)

  $divider: (n,clk='',reset='')->
    width=Math.ceil(Math.log2(n))
    cnt = reg(width,'cnt').clock(clk).reset(reset)
    consign(cnt)
      $if(cnt=={n-1}) => $ 0
      $else => $ cnt+1
    return  $ cnt=={n-1}

  $delay: (n,sig,clock='',reset='')->
    width=sig.getWidth()
    if n==0
      return $ sig
    else
      list=(reg(width).clock(clock).reset(reset) for i in _.range(n))
      for i in _.range(n)
        if i==0
          consign(list[0]) = sig
        else
          consign(list[i]) = list[i-1]
      return $ list[n-1]

  $count: (n,enable,clear,clock='',reset='')->
    width=Math.ceil(Math.log2(n))
    cnt = reg(width,'cnt').clock(clock).reset(reset)
    consign(cnt)
      $if(clear) => $ 0
      $elseif(enable)
        $if(cnt=={n-1}) => $ 0
        $else => $ cnt+1
      $else => $ cnt
    return  $ cnt=={n-1}

  $count1: (sig)->
    list=sig.toList()
    return $join(list,(a,b)=>$ a+b)

  $hold1: (sig,clear,clock='',reset='')->
    out = wire(1,'hold')
    latch = reg(1,'hold').clock(clock).reset(reset)
    latch_clear = reg(1,'clear').clock(clock).reset(reset)
    assign(out) = (sig | latch)&(!latch_clear)
    consign latch_clear = clear
    always
      $if(clear)
        consign(latch) = 0
      $elseif(sig==1)
        consign(latch) = 1
    return  $ out

  $hold0: (sig,clear,clock='',reset='')->
    out = wire(1,'hold')
    latch = reg(1,'hold').init(1).clock(clock).reset(reset)
    latch_clear = reg(1,'clear').clock(clock).reset(reset)
    assign(out) = (sig & latch) | latch_clear
    consign latch_clear = clear
    always
      $if(clear)
        consign (latch) = 1
      $elseif(sig==0)
        consign (latch) = 0
    return  $ out

  $holdData: (sig,enable,initValue=null,clock='',reset='')->
    out = wire(sig.getWidth(),'hold')
    latch = reg(sig.getWidth(),'hold').clock(clock).reset(reset).init(initValue)
    assign(out)
      $if(enable) => $ sig
      $else => $ latch

    always
      $if(enable)
        consign(latch) = sig
    return  $ out

  $oneOf: (sig,list)->
    return $reduce(list,(sum,item,first,last)=>
      if first
        $ (sig==item)
      else if last
        $ (sum||(sig==item))
      else
        $ sum||(sig==item)
    )

  $same: (list)->
    sig=list[0]
    return $reduce(list[1...],(sum,item,first,last)=>
      if first
        $ (sig==item)
      else if last
        $ (sum&&(sig==item))
      else
        $ sum&&(sig==item)
    )

  $inRange: (sig,low,high,inc_low=true,inc_high=true)->
    if inc_low
      if inc_high
        return $ (low<=sig)&&(sig<=high)
      else
        return $ (low<=sig)&&(sig<high)
    else
      if inc_high
        return $ (low<sig)&&(sig<=high)
      else
        return $ (low<sig)&&(sig<high)

  $case: (sig)->
    return (block)=>
      cond_hold=[]
      list=[]
      for i in block()
        cond_hold.push(i)
        if i.value?
          list.push cond_hold
          cond_hold=[]
      if cond_hold.length>0
        throwe new Error('last cond function is null')

      for conds in list.reverse()
        if conds.length==1
          if conds[0].cond? and conds[0].cond.str!='null'
            $if(sig==conds[0].cond) => conds[0].value()
          else
            conds[0].value()
        else
          lastCond=_.last(conds)
          condList=_.map(conds,(i)=>i.cond)
          tmp = $reduce(condList,(sum,item,first,last)=>
            if first
              $ (sig==item)
            else
              $ sum||(sig==item)
          )
          $if(tmp) => lastCond.value()

  $headPadding:(sig,num,v=0)->
    return $ cat(bin(num,v),sig)

  $tailPadding:(sig,num,v=0)->
    return $ cat(sig,bin(num,v))

  $headPaddingTo:(sig,totalWidth=null,v=0)->
    w = sig.getWidth()
    if totalWidth?
      total = totalWidth
    else
      total = @__assignWidth
    if w<total
      num = total-w
      return $ cat(bin(num,v),sig)
    else
      sig

  $tailPaddingTo:(sig,totalWidth=null,v=0)->
    w = sig.getWidth()
    if totalWidth?
      total = totalWidth
    else
      total = @__assignWidth
    if w<total
      num = total-w
      return $ cat(sig,bin(num,v))
    else
      sig

  $signExtendTo:(sig,totalWidth=null)->
    w = sig.getWidth()
    if totalWidth?
      total = totalWidth
    else
      total = @__assignWidth
    if w<total
      num = total-w
      Net(extSign,num) = expand(num,sig.fromMsb(1))
      return $ cat(extSign,sig)
    else
      sig

  $headMask:(mask_bit_num,totalWidth)->
    if mask_bit_num==0
      return $ hex(totalWidth,0)
    else if mask_bit_num==totalWidth
      return $ expand(mask_bit_num,1'b1')
    else
      Net(mask_bit,mask_bit_num)= expand(mask_bit_num,1'b1')
      return $ cat(mask_bit,hex(totalWidth-mask_bit_num,0))

  $tailMask:(mask_bit_num,totalWidth)->
    if mask_bit_num==0
      return $ hex(totalWidth,0)
    else if mask_bit_num==totalWidth
      return $ expand(mask_bit_num,1'b1')
    else
      Net(mask_bit,mask_bit_num)= expand(mask_bit_num,1'b1')
      return $ cat(hex(totalWidth-mask_bit_num,0),mask_bit)

  $expandSig: (num,sig)->
    Net(expand_sig,num*sig.getWidth()) = expand(num,sig)
    return expand_sig

  $catSig: (sig_list...)->
    t = wire(sig_list,'cat_sig')
    return t

  $isZero: (sig)->
    return $ sig==hex(sig.getWidth(),0)

  $isNotZero: (sig)->
    return $ sig!=hex(sig.getWidth(),0)

  $seqState:(stateReg,nextState,lastStateReg,bin)->
    assign(stateReg) = nextState
    assign(lastStateReg) = stateReg
    for i,index in bin when i.type=='next' and i.enable?
      assign(i.enable) = stateReg.isState(bin[index-1].id)
    for i,index in bin when i.active? and index>0 and (index!=bin.length-1)
      assign(i.active) = (stateReg.isState(i.id))&&(lastStateReg.isState(bin[index-1].id))
    cache={}
    for i,index in bin when i.next?
      expr= $ (stateReg.getState(bin[index+1].id)==nextState)
      if cache[expr.e.str]?
        assign(i.next) = cache[expr.e.str]
      else
        assign(i.next) = expr
        cache[expr.e.str]=i.next

  $buildSeqBlock:(seqBlock)->
    stateReg=seqBlock.stateReg
    nextState=seqBlock.nextState
    updateWires=seqBlock.update
    always
      nextState.pending(stateReg)
      for i,index in seqBlock.bin
        if index==0
          lastState=stateReg.getState('idle')
          lastBin=null
        else
          lastState=stateReg.getState(seqBlock.bin[index-1].id)
          lastBin=seqBlock.bin[index-1]
        currentState=stateReg.getState(i.id)
        if i.type=='next'
          $if(stateReg==lastState)
            if i.expr==null
              assign nextState =currentState
            else
              $if(i.expr)
                assign nextState = currentState
        else if i.type=='posedge' or i.type=='negedge' or i.type=='wait'
          $if(stateReg==lastState)
            if i.isLast
              $if(i.expr)
                assign nextState = currentState
              $else
                assign nextState = stateReg.getState('idle')
            else
              $if(i.expr)
                assign nextState = currentState
    always
      for i,index in seqBlock.bin
        if i.func?
          $if(stateReg.isState(i.id))
            if index==0
              i.func(i.next)
            else
              i.func(i.active,i.next)

  $stateSwitch: (stateReg)->
    return (func)=>
      obj=func()
      always
        for src,list of obj
          if _.last(list).cond!=null
            list.push($cond() => $ stateReg)
          $if(stateReg.isState(src))
            consign stateReg = $order(list)
}
