-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Tue Jul 20 15:40:04 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v6
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                     676  297237     297242            0  0        ? 
    Design Total:                            676  297237     297242            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_2R1W_RBW_DUAL_rwport(10,7,64,128,128,64,1)       0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(11,7,64,128,128,64,1)       0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(12,7,64,128,128,64,1)       0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(13,7,64,128,128,64,1)       0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(14,7,64,128,128,64,1)       0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(15,7,64,128,128,64,1)       0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(8,7,64,128,128,64,1)        0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(9,7,64,128,128,64,1)        0.000     0.000      0.000            0.000   1.510          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: cluster]                                                                                                                    
    modulo_dev_bb61c76201db0c9669a47462bb7d006361ff()  79388.961     0.000      0.000            0.000   0.102          1           1 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                              
    mgc_add(10,0,9,0,10)                                  10.000     0.000     10.000            9.000   0.558          4           3 
    mgc_add(22,0,1,1,23)                                  22.000     0.000     22.000           21.000   0.606          1           0 
    mgc_add(32,0,10,0,32)                                 32.000     0.000     32.000           31.000   0.646          1           0 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.250          1           0 
    mgc_add(4,0,1,1,5)                                     4.000     0.000      4.000            3.000   0.250          1           0 
    mgc_add(6,0,2,1,7)                                     6.000     0.000      6.000            5.000   0.542          1           0 
    mgc_add(61,0,6,0,61)                                  61.000     0.000     61.000           60.000   0.762          1           0 
    mgc_add(61,1,6,0,61)                                  61.000     0.000     61.000           60.000   0.762          0           1 
    mgc_add(62,0,7,0,62)                                  62.000     0.000     62.000           61.000   0.766          1           0 
    mgc_add(62,0,9,0,62)                                  62.000     0.000     62.000           61.000   0.766          0           1 
    mgc_add(64,0,1,1,64)                                  64.000     0.000     64.000           63.000   0.774          1           0 
    mgc_add(64,0,2,1,64)                                  64.000     0.000     64.000           63.000   0.774          1           0 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   0.774         22           0 
    mgc_add(64,0,64,1,64)                                 64.000     0.000     64.000           63.000   0.774          0           1 
    mgc_add(65,0,2,1,65)                                  65.000     0.000     65.000           64.000   0.778          1           0 
    mgc_add(65,0,64,1,65)                                 65.000     0.000     65.000           64.000   0.778          0           1 
    mgc_add(7,0,2,1,7)                                     7.000     0.000      7.000            6.000   0.546          1           0 
    mgc_add(7,0,6,0,7)                                     7.000     0.000      7.000            6.000   0.546          1           0 
    mgc_add(8,0,7,0,8)                                     8.000     0.000      8.000            7.000   0.550          1           1 
    mgc_add(9,0,8,0,9)                                     9.000     0.000      9.000            8.000   0.554          2           2 
    mgc_add3(10,0,9,0,9,0,10)                             10.000     0.000     10.000            9.000   0.835          8           8 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.266          0         281 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.266          0         106 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.266          0          19 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.266          0          14 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.266          0           9 
    mgc_and(1,7)                                           2.000     0.000      2.000            0.000   0.532          0           4 
    mgc_and(1,8)                                           2.000     0.000      2.000            0.000   0.532          0           2 
    mgc_and(1,9)                                           2.000     0.000      2.000            0.000   0.532          0           1 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000   0.266          0           1 
    mgc_and(2,2)                                           2.000     0.000      2.000            0.000   0.266          0           1 
    mgc_and(3,2)                                           3.000     0.000      3.000            0.000   0.266          0           1 
    mgc_and(55,2)                                         55.000     0.000     55.000            0.000   0.266          0           1 
    mgc_and(6,2)                                           6.000     0.000      6.000            0.000   0.266          0           2 
    mgc_div(64,10,0)                                    1102.214     0.000   1102.214            0.000  40.294          1           1 
    mgc_mul(64,0,64,0,64)                               6670.000    10.000      0.000            0.000  12.542          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.266          0         590 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.266          0           1 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.266          0           2 
    mgc_mux(54,1,2)                                       54.000     0.000     54.000            0.000   0.266          0           1 
    mgc_mux(6,1,2)                                         6.000     0.000      6.000            0.000   0.266          0           1 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.532          0           5 
    mgc_mux(7,1,2)                                         7.000     0.000      7.000            0.000   0.266          0           2 
    mgc_mux1hot(1,3)                                       1.446     0.000      1.446            0.000   0.266          0           2 
    mgc_mux1hot(1,4)                                       1.830     0.000      1.830            0.000   0.782          0           1 
    mgc_mux1hot(1,8)                                       3.366     0.000      3.366            0.000   0.782          0           8 
    mgc_mux1hot(3,8)                                      10.099     0.000     10.099            0.000   0.782          0           1 
    mgc_mux1hot(6,3)                                       8.678     0.000      8.678            0.000   0.266          0           2 
    mgc_mux1hot(6,4)                                      10.982     0.000     10.982            0.000   0.782          0           1 
    mgc_mux1hot(64,10)                                   264.607     0.000    264.607            0.000   0.782          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.266          0           2 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   0.782          0           2 
    mgc_mux1hot(64,8)                                    215.452     0.000    215.452            0.000   0.782         16           2 
    mgc_mux1hot(7,17)                                     47.759     0.000     47.759            0.000   0.782          0           1 
    mgc_mux1hot(9,6)                                      23.386     0.000     23.386            0.000   0.782          0           1 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.266          0          37 
    mgc_nand(1,3)                                          1.000     0.000      1.000            0.000   0.266          0          16 
    mgc_nand(1,4)                                          1.000     0.000      1.000            0.000   0.266          0          17 
    mgc_nand(1,5)                                          1.000     0.000      1.000            0.000   0.266          0          13 
    mgc_nand(1,6)                                          1.000     0.000      1.000            0.000   0.266          0           3 
    mgc_nand(1,7)                                          2.000     0.000      2.000            0.000   0.532          0           5 
    mgc_nand(1,8)                                          2.000     0.000      2.000            0.000   0.532          0           1 
    mgc_nand(6,2)                                          6.000     0.000      6.000            0.000   0.266          0           1 
    mgc_nor(1,10)                                          2.000     0.000      2.000            0.000   0.532          0           2 
    mgc_nor(1,11)                                          2.000     0.000      2.000            0.000   0.532          0           1 
    mgc_nor(1,12)                                          3.000     0.000      3.000            0.000   0.532          0          54 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.266          0         162 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.266          0          48 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.266          0          21 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.266          0          40 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.266          0          57 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000   0.532          0          10 
    mgc_nor(1,8)                                           2.000     0.000      2.000            0.000   0.532          0           3 
    mgc_nor(1,9)                                           2.000     0.000      2.000            0.000   0.532          0          11 
    mgc_nor(54,2)                                         54.000     0.000     54.000            0.000   0.266          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0         989 
    mgc_not(6)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(7)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                             0.000     0.000      0.000            0.000   0.000          0           3 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.266          0         132 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.266          0         113 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.266          0          38 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.266          0          72 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000   0.266          0          46 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000   0.532          0           8 
    mgc_or(1,8)                                            2.000     0.000      2.000            0.000   0.532          0          36 
    mgc_or(1,9)                                            2.000     0.000      2.000            0.000   0.532          0           2 
    mgc_or(2,2)                                            2.000     0.000      2.000            0.000   0.266          0           1 
    mgc_or(3,2)                                            3.000     0.000      3.000            0.000   0.266          0           2 
    mgc_or(54,2)                                          54.000     0.000     54.000            0.000   0.266          0           1 
    mgc_or(6,2)                                            6.000     0.000      6.000            0.000   0.266          0           1 
    mgc_or(64,2)                                          64.000     0.000     64.000            0.000   0.266          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.103          0           6 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.103          0          44 
    mgc_reg_pos(10,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.103          0          13 
    mgc_reg_pos(3,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(55,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(6,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.103          0           3 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.103          0           6 
    mgc_reg_pos(8,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(9,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_rem(64,64,0)                                    5068.821     0.000   5068.821            0.000 200.671          1           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000   0.266          1           1 
    mgc_xnor(1,2)                                          1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_xor(1,2)                                           1.000     0.000      1.000            0.000   0.266          0           1 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000         10          10 
                                                                                                                                      
    TOTAL AREA (After Assignment):                     96739.896    10.000  10681.000          370.000                                
    
  Area Scores
                       Post-Scheduling     Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ----------------- ----------------
    Total Area Score:   97638.0          110787.8          96755.9        
    Total Reg:              0.0               0.0              0.0        
                                                                          
    DataPath:           97638.0 (100%)   110771.8 (100%)   96739.9 (100%) 
      MUX:               3447.2   (4%)     2778.0   (3%)    2258.2   (2%) 
      FUNC:             94190.7  (96%)   106742.7  (96%)   92626.7  (96%) 
      LOGIC:                0.0            1251.0   (1%)    1855.0   (2%) 
      BUFFER:               0.0               0.0              0.0        
      MEM:                  0.0               0.0              0.0        
      ROM:                  0.0               0.0              0.0        
      REG:                  0.0               0.0              0.0        
                                                                          
    
    FSM:                    0.0              16.0   (0%)      16.0   (0%) 
      FSM-REG:              0.0               0.0              0.0        
      FSM-COMB:             0.0              16.0 (100%)      16.0 (100%) 
                                                                          
    
  Register-to-Variable Mappings
    Register                                                             Size(bits) Gated Register CG Opt Done Variables                                                            
    -------------------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------------------
    COMP_LOOP-1:modExp_dev#1:while:mul.mut                                       64         Y           Y      COMP_LOOP-1:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-2:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-3:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-4:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-5:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-6:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-7:modExp_dev#1:while:mul.mut                               
                                                                                                               COMP_LOOP-8:modExp_dev#1:while:mul.mut                               
                                                                                                               modExp_dev:while:mul.mut                                             
                                                                                                               COMP_LOOP-1:mul.itm                                                  
                                                                                                               COMP_LOOP-2:mul.itm                                                  
                                                                                                               COMP_LOOP-3:mul.itm                                                  
                                                                                                               COMP_LOOP-4:mul.itm                                                  
                                                                                                               COMP_LOOP-5:mul.itm                                                  
                                                                                                               COMP_LOOP-6:mul.itm                                                  
                                                                                                               COMP_LOOP-7:mul.itm                                                  
                                                                                                               COMP_LOOP-8:mul.itm                                                  
                                                                                                               modExp_dev#1:result#1.sva                                            
                                                                                                               modExp_dev#1:result#2.sva                                            
                                                                                                               modExp_dev#1:result#3.sva                                            
                                                                                                               modExp_dev#1:result#4.sva                                            
                                                                                                               modExp_dev#1:result#5.sva                                            
                                                                                                               modExp_dev#1:result#6.sva                                            
                                                                                                               modExp_dev#1:result#7.sva                                            
                                                                                                               modExp_dev#1:result.sva                                              
                                                                                                               operator-<64,false>:acc.mut                                          
    STAGE_MAIN_LOOP:div:cmp.a                                                    64                            STAGE_MAIN_LOOP:div:cmp.a                                            
    modExp_dev:result.sva                                                        64         Y           Y      modExp_dev:result.sva                                                
    modExp_dev:while:rem:cmp.a                                                   64                            modExp_dev:while:rem:cmp.a                                           
    p.sva                                                                        64         Y           Y      p.sva                                                                
    r.sva                                                                        64         Y           Y      r.sva                                                                
    reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                              64                            reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                      
    tmp#1.lpi#4.dfm                                                              64         Y           Y      tmp#1.lpi#4.dfm                                                      
                                                                                                               tmp#11.lpi#4.dfm                                                     
                                                                                                               tmp#13.lpi#4.dfm                                                     
                                                                                                               tmp#15.lpi#4.dfm                                                     
                                                                                                               tmp#3.lpi#4.dfm                                                      
                                                                                                               tmp#5.lpi#4.dfm                                                      
                                                                                                               tmp#7.lpi#4.dfm                                                      
                                                                                                               tmp#9.lpi#4.dfm                                                      
    tmp#10.lpi#4.dfm                                                             64         Y           Y      tmp#10.lpi#4.dfm                                                     
                                                                                                               tmp#12.lpi#4.dfm                                                     
                                                                                                               tmp#14.lpi#4.dfm                                                     
                                                                                                               tmp#2.lpi#4.dfm                                                      
                                                                                                               tmp#4.lpi#4.dfm                                                      
                                                                                                               tmp#6.lpi#4.dfm                                                      
                                                                                                               tmp#8.lpi#4.dfm                                                      
                                                                                                               tmp.lpi#4.dfm                                                        
                                                                                                               modExp_dev:exp.sva                                                   
    modExp_dev:exp#1.sva(63:9)                                                   55         Y           Y      modExp_dev:exp#1.sva(63:9)                                           
                                                                                                               modExp_dev:exp#2.sva(63:9)                                           
                                                                                                               modExp_dev:exp#3.sva(63:9)                                           
                                                                                                               modExp_dev:exp#4.sva(63:9)                                           
                                                                                                               modExp_dev:exp#5.sva(63:9)                                           
                                                                                                               modExp_dev:exp#6.sva(63:9)                                           
                                                                                                               modExp_dev:exp#7.sva(63:9)                                           
                                                                                                               modExp_dev:exp#8.sva(63:9)                                           
    COMP_LOOP:acc.cse#2.sva                                                      10         Y           Y      COMP_LOOP:acc.cse#2.sva                                              
    COMP_LOOP:acc.cse#4.sva                                                      10         Y           Y      COMP_LOOP:acc.cse#4.sva                                              
    COMP_LOOP:acc.cse#6.sva                                                      10         Y           Y      COMP_LOOP:acc.cse#6.sva                                              
    COMP_LOOP:acc.cse.sva                                                        10         Y           Y      COMP_LOOP:acc.cse.sva                                                
    STAGE_MAIN_LOOP:div:cmp.b                                                    10                            STAGE_MAIN_LOOP:div:cmp.b                                            
    STAGE_MAIN_LOOP:lshift.psp#1.sva                                             10         Y           Y      STAGE_MAIN_LOOP:lshift.psp#1.sva                                     
    STAGE_VEC_LOOP:j.sva(9:0)                                                    10         Y           Y      STAGE_VEC_LOOP:j.sva(9:0)                                            
    operator+<64,false>:acc.cse#1.sva                                            10         Y           Y      operator+<64,false>:acc.cse#1.sva                                    
    operator+<64,false>:acc.cse#2.sva                                            10         Y           Y      operator+<64,false>:acc.cse#2.sva                                    
    operator+<64,false>:acc.cse#3.sva                                            10         Y           Y      operator+<64,false>:acc.cse#3.sva                                    
    operator+<64,false>:acc.cse#4.sva                                            10         Y           Y      operator+<64,false>:acc.cse#4.sva                                    
    operator+<64,false>:acc.cse#5.sva                                            10         Y           Y      operator+<64,false>:acc.cse#5.sva                                    
    operator+<64,false>:acc.cse#6.sva                                            10         Y           Y      operator+<64,false>:acc.cse#6.sva                                    
    operator+<64,false>:acc.cse#7.sva                                            10         Y           Y      operator+<64,false>:acc.cse#7.sva                                    
    operator+<64,false>:acc.cse.sva                                              10         Y           Y      operator+<64,false>:acc.cse.sva                                      
    COMP_LOOP:acc#7.psp.sva                                                       9         Y           Y      COMP_LOOP:acc#7.psp.sva                                              
    COMP_LOOP:acc#9.psp.sva                                                       9         Y           Y      COMP_LOOP:acc#9.psp.sva                                              
    COMP_LOOP:acc#8.psp.sva                                                       8         Y           Y      COMP_LOOP:acc#8.psp.sva                                              
    COMP_LOOP:acc.psp.sva(5:0)                                                    6         Y           Y      COMP_LOOP:acc.psp.sva                                                
                                                                                                               modExp_dev:exp#1.sva(8:3)                                            
                                                                                                               modExp_dev:exp#2.sva(8:3)                                            
                                                                                                               modExp_dev:exp#3.sva(8:3)                                            
                                                                                                               modExp_dev:exp#4.sva(8:3)                                            
                                                                                                               modExp_dev:exp#5.sva(8:3)                                            
                                                                                                               modExp_dev:exp#6.sva(8:3)                                            
                                                                                                               modExp_dev:exp#7.sva(8:3)                                            
                                                                                                               modExp_dev:exp#8.sva(8:3)                                            
    COMP_LOOP:k(9:3).sva(5:0)                                                     6         Y           Y      COMP_LOOP:k(9:3).sva(5:0)                                            
    STAGE_MAIN_LOOP:acc#1.psp.sva                                                 4         Y           Y      STAGE_MAIN_LOOP:acc#1.psp.sva                                        
                                                                                                               STAGE_MAIN_LOOP:i(3:0).sva                                           
    modExp_dev:exp#1.sva(2:0)                                                     3                            modExp_dev:exp#1.sva(2:0)                                            
                                                                                                               modExp_dev:exp#2.sva(2:0)                                            
                                                                                                               modExp_dev:exp#3.sva(2:0)                                            
                                                                                                               modExp_dev:exp#4.sva(2:0)                                            
                                                                                                               modExp_dev:exp#5.sva(2:0)                                            
                                                                                                               modExp_dev:exp#6.sva(2:0)                                            
                                                                                                               modExp_dev:exp#7.sva(2:0)                                            
                                                                                                               modExp_dev:exp#8.sva(2:0)                                            
    COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm          1         Y           Y      COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-3:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-5:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-6:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP-7:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm 
                                                                                                               COMP_LOOP:COMP_LOOP:and#11.itm                                       
                                                                                                               exit:COMP_LOOP-1:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-2:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-3:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-4:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-5:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-6:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-7:modExp_dev#1:while.sva                              
                                                                                                               exit:COMP_LOOP-8:modExp_dev#1:while.sva                              
                                                                                                               exit:modExp_dev:while.sva                                            
                                                                                                               exit:COMP_LOOP.sva                                                   
    COMP_LOOP:COMP_LOOP:and#12.itm                                                1                            COMP_LOOP:COMP_LOOP:and#12.itm                                       
    COMP_LOOP:COMP_LOOP:and#121.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#121.itm                                      
    COMP_LOOP:COMP_LOOP:and#123.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#123.itm                                      
    COMP_LOOP:COMP_LOOP:and#124.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#124.itm                                      
    COMP_LOOP:COMP_LOOP:and#125.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#125.itm                                      
    COMP_LOOP:COMP_LOOP:and#13.itm                                                1                            COMP_LOOP:COMP_LOOP:and#13.itm                                       
    COMP_LOOP:COMP_LOOP:and#145.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#145.itm                                      
    COMP_LOOP:COMP_LOOP:and#149.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#149.itm                                      
    COMP_LOOP:COMP_LOOP:and#151.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#151.itm                                      
    COMP_LOOP:COMP_LOOP:and#152.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#152.itm                                      
    COMP_LOOP:COMP_LOOP:and#153.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#153.itm                                      
    COMP_LOOP:COMP_LOOP:and#177.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#177.itm                                      
    COMP_LOOP:COMP_LOOP:and#179.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#179.itm                                      
    COMP_LOOP:COMP_LOOP:and#180.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#180.itm                                      
    COMP_LOOP:COMP_LOOP:and#181.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#181.itm                                      
    COMP_LOOP:COMP_LOOP:and#205.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#205.itm                                      
    COMP_LOOP:COMP_LOOP:and#207.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#207.itm                                      
    COMP_LOOP:COMP_LOOP:and#208.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#208.itm                                      
    COMP_LOOP:COMP_LOOP:and#209.itm                                               1         Y           Y      COMP_LOOP:COMP_LOOP:and#209.itm                                      
    COMP_LOOP:COMP_LOOP:and#30.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#30.itm                                       
    COMP_LOOP:COMP_LOOP:and#32.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#32.itm                                       
    COMP_LOOP:COMP_LOOP:and#33.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#33.itm                                       
    COMP_LOOP:COMP_LOOP:and#34.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#34.itm                                       
    COMP_LOOP:COMP_LOOP:and#37.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#37.itm                                       
    COMP_LOOP:COMP_LOOP:and#39.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#39.itm                                       
    COMP_LOOP:COMP_LOOP:and#40.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#40.itm                                       
    COMP_LOOP:COMP_LOOP:and#41.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#41.itm                                       
    COMP_LOOP:COMP_LOOP:and#60.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#60.itm                                       
    COMP_LOOP:COMP_LOOP:and#65.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#65.itm                                       
    COMP_LOOP:COMP_LOOP:and#67.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#67.itm                                       
    COMP_LOOP:COMP_LOOP:and#68.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#68.itm                                       
    COMP_LOOP:COMP_LOOP:and#69.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#69.itm                                       
    COMP_LOOP:COMP_LOOP:and#86.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#86.itm                                       
    COMP_LOOP:COMP_LOOP:and#9.itm                                                 1                            COMP_LOOP:COMP_LOOP:and#9.itm                                        
    COMP_LOOP:COMP_LOOP:and#93.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#93.itm                                       
    COMP_LOOP:COMP_LOOP:and#95.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#95.itm                                       
    COMP_LOOP:COMP_LOOP:and#96.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#96.itm                                       
    COMP_LOOP:COMP_LOOP:and#97.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:and#97.itm                                       
    COMP_LOOP:COMP_LOOP:nor#1.itm                                                 1                            COMP_LOOP:COMP_LOOP:nor#1.itm                                        
    COMP_LOOP:COMP_LOOP:nor#13.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#13.itm                                       
    COMP_LOOP:COMP_LOOP:nor#17.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#17.itm                                       
    COMP_LOOP:COMP_LOOP:nor#21.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#21.itm                                       
    COMP_LOOP:COMP_LOOP:nor#25.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#25.itm                                       
    COMP_LOOP:COMP_LOOP:nor#29.itm                                                1         Y           Y      COMP_LOOP:COMP_LOOP:nor#29.itm                                       
    COMP_LOOP:COMP_LOOP:nor#4.itm                                                 1         Y           Y      COMP_LOOP:COMP_LOOP:nor#4.itm                                        
    COMP_LOOP:COMP_LOOP:nor#5.itm                                                 1         Y           Y      COMP_LOOP:COMP_LOOP:nor#5.itm                                        
    COMP_LOOP:COMP_LOOP:nor#9.itm                                                 1         Y           Y      COMP_LOOP:COMP_LOOP:nor#9.itm                                        
    COMP_LOOP:acc.psp.sva(6)                                                      1         Y           Y      COMP_LOOP:acc.psp.sva                                                
                                                                                                               modExp_dev:exp#1.sva(8:3)                                            
                                                                                                               modExp_dev:exp#2.sva(8:3)                                            
                                                                                                               modExp_dev:exp#3.sva(8:3)                                            
                                                                                                               modExp_dev:exp#4.sva(8:3)                                            
                                                                                                               modExp_dev:exp#5.sva(8:3)                                            
                                                                                                               modExp_dev:exp#6.sva(8:3)                                            
                                                                                                               modExp_dev:exp#7.sva(8:3)                                            
                                                                                                               modExp_dev:exp#8.sva(8:3)                                            
    operator<<64,false>:slc(operator<<64,false>:acc#1)(60).itm                    1         Y           Y      operator<<64,false>:slc(operator<<64,false>:acc#1)(60).itm           
                                                                                                               operator<<64,false>:slc(operator<<64,false>:acc)(61).itm             
                                                                                                               operator><64,false>#1:slc(operator><64,false>#1:acc)(6).itm          
    reg(ensig.cgo).cse                                                            1                            reg(ensig.cgo).cse                                                   
    reg(vec:rsc.triosy(0)(7):obj.ld).cse                                          1                            reg(vec:rsc.triosy(0)(7):obj.ld).cse                                 
                                                                                                                                                                                    
    Total:                                                                      878            667         667 (Total Gating Ratio: 0.76, CG Opt Gating Ratio: 0.76)                
    
  Timing Report
    Critical Path
      Max Delay:  15.185782
      Slack:      4.814218
      
      Path                                                              Startpoint                                            Endpoint                                                        Delay   Slack   
      ----------------------------------------------------------------- ----------------------------------------------------- --------------------------------------------------------------- ------- -------
      1                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#411                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#411.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2030                                    mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2030.itm                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1078                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or.tmp#988                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#948                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#948.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032                                    mgc_not_1                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032.itm                                                                                                                                                      0.0000  0.5321  
        inPlaceNTT_DIF:core/and#617                                     mgc_and_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#617.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      2                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#422                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#422.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2031                                    mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2031.itm                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1078                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or.tmp#988                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#948                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#948.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032                                    mgc_not_1                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032.itm                                                                                                                                                      0.0000  0.5321  
        inPlaceNTT_DIF:core/and#617                                     mgc_and_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#617.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      3                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#434                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#434.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2021                                    mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2021.itm                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1074                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or.tmp#984                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#949                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#949.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#580                                     mgc_nor_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/nor#580.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      4                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#410                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#410.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1077                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#1077.itm                                                                                                                                                       0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#948                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#948.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032                                    mgc_not_1                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032.itm                                                                                                                                                      0.0000  0.5321  
        inPlaceNTT_DIF:core/and#617                                     mgc_and_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#617.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      5                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#410                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#410.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1078                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or.tmp#988                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#948                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#948.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032                                    mgc_not_1                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032.itm                                                                                                                                                      0.0000  0.5321  
        inPlaceNTT_DIF:core/and#617                                     mgc_and_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#617.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      6                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#411                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(1)#411.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2030                                    mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2030.itm                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1078                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or.tmp#988                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#949                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#949.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#580                                     mgc_nor_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/nor#580.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      7                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#421                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#421.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1077                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#1077.itm                                                                                                                                                       0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#948                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#948.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032                                    mgc_not_1                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032.itm                                                                                                                                                      0.0000  0.5321  
        inPlaceNTT_DIF:core/and#617                                     mgc_and_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#617.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      8                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#409                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(5)#409.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1077                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or#1077.itm                                                                                                                                                       0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#948                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#948.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032                                    mgc_not_1                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIF:core/not#2032.itm                                                                                                                                                      0.0000  0.5321  
        inPlaceNTT_DIF:core/and#617                                     mgc_and_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#617.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      9                                                                 inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#422                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(7)#422.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2031                                    mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2031.itm                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIF:core/or#1078                                     mgc_or_1_3                                                                                                            0.2660  0.2660  
        inPlaceNTT_DIF:core/or.tmp#988                                                                                                                                                        0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#949                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#949.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/nor#580                                     mgc_nor_1_3                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/nor#580.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#950                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#950.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/and#618                                     mgc_and_1_2                                                                                                           0.2660  1.3301  
        inPlaceNTT_DIF:core/and#618.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#951                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#951.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      10                                                                inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) 15.1858 4.8142  
                                                                                                                                                                                                              
        Instance                                                        Component                                                                                                             Delta   Delay   
        --------                                                        ---------                                                                                                             -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst           inPlaceNTT_DIF:core_core:fsm                                                                                          0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#417                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(0)#417.itm                                                                                                                                        0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2052                                    mgc_not_1                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/not#2052.itm                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIF:core/nor#582                                     mgc_nor_1_4                                                                                                           0.2660  0.2660  
        inPlaceNTT_DIF:core/nor#582.itm                                                                                                                                                       0.0000  0.2660  
        inPlaceNTT_DIF:core/mux#955                                     mgc_mux_1_1_2                                                                                                         0.2660  0.5321  
        inPlaceNTT_DIF:core/mux#955.itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/and#619                                     mgc_and_1_2                                                                                                           0.2660  0.7981  
        inPlaceNTT_DIF:core/and#619.itm                                                                                                                                                       0.0000  0.7981  
        inPlaceNTT_DIF:core/mux#956                                     mgc_mux_1_1_2                                                                                                         0.2660  1.0641  
        inPlaceNTT_DIF:core/mux#956.itm                                                                                                                                                       0.0000  1.0641  
        inPlaceNTT_DIF:core/mux#957                                     mgc_mux_1_1_2                                                                                                         0.2660  1.3301  
        inPlaceNTT_DIF:core/mux#957.itm                                                                                                                                                       0.0000  1.3301  
        inPlaceNTT_DIF:core/mux#958                                     mgc_mux_1_1_2                                                                                                         0.2660  1.5962  
        inPlaceNTT_DIF:core/mux#958.itm                                                                                                                                                       0.0000  1.5962  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255                         mgc_mux1hot_64_3                                                                                                      0.2660  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h#255.itm                                                                                                                                           0.0000  1.8622  
        inPlaceNTT_DIF:core/COMP_LOOP-1:modExp_dev#1:while:mul:rg       mgc_mul_64_0_64_0_64                                                                                                  12.5415 14.4037 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                             0.0000  14.4037 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h                   mgc_mux1hot_64_4                                                                                                      0.7821  15.1858 
        inPlaceNTT_DIF:core/operator-<64,false>:mux1h.itm                                                                                                                                     0.0000  15.1858 
        inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut) mgc_reg_pos_64_0_0_0_0_1_1                                                                                            0.0000  15.1858 
                                                                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                  Port                                                         Slack (Delay) Messages 
      ----------------------------------------------------------------------------------------- ---------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                                p:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(r)                                                                r:rsci.idat                                                20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy(0)(7):obj.ld)                                      and#138.itm                                                14.3094  5.6906          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                                                        mux#644.rmff                                               11.2212  8.7788          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modulo_dev():cmp.m_rsc_dat)                           p.sva                                                      11.4245  8.5755          
      inPlaceNTT_DIF:core/reg(modExp_dev:while:rem:cmp.a)                                       modExp_dev:while:modExp_dev:while:mux.itm                   5.0642 14.9358          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.a)                                        operator-<64,false>:mux.itm                                15.6196  4.3804          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:div:cmp.b)                                        STAGE_MAIN_LOOP:mux.itm                                    17.3756  2.6244          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:acc#1.psp)                                        STAGE_MAIN_LOOP:i:STAGE_MAIN_LOOP:i:mux.itm                17.6417  2.3583          
      inPlaceNTT_DIF:core/reg(STAGE_MAIN_LOOP:lshift.psp#1)                                     STAGE_MAIN_LOOP:lshift.psp#1.sva:mx0w0                     17.3756  2.6244          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-1:modExp_dev#1:while:mul.mut)                           operator-<64,false>:mux1h.itm                               4.8142 15.1858          
      inPlaceNTT_DIF:core/reg(STAGE_VEC_LOOP:j.sva(9:0))                                        STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:STAGE_VEC_LOOP:j:and.itm 14.3094  5.6906          
      inPlaceNTT_DIF:core/reg(modExp_dev:result)                                                modExp_dev:result:modExp_dev:result:mux.itm                18.6699  1.3301          
      inPlaceNTT_DIF:core/reg(tmp#10.lpi#4.dfm)                                                 COMP_LOOP:mux1h#91.itm                                     15.3696  4.6304          
      inPlaceNTT_DIF:core/reg(COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63)) modExp_dev:while:mux1h#1.itm                               13.7934  6.2066          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(9:3).sva(5:0))                                        COMP_LOOP:k:COMP_LOOP:k:and.itm                            17.6417  2.3583          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)                                          COMP_LOOP-1:operator+<64,false>:acc.tmp                    18.0143  1.9857          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)                                                slc(COMP_LOOP:COMP_LOOP:mux.rgt)(6).itm                    14.3094  5.6906          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc.psp)#1                                              slc(COMP_LOOP:COMP_LOOP:mux.rgt)(5-0).itm                  14.3094  5.6906          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#86)                                       COMP_LOOP:COMP_LOOP:and#86.itm#2                           19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#145)                                      COMP_LOOP:COMP_LOOP:and#145.itm#2                          19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#30)                                       COMP_LOOP:COMP_LOOP:and#30.itm#2                           19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#60)                                       COMP_LOOP:COMP_LOOP:and#60.itm#2                           19.0776  0.9224          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#32)                                       COMP_LOOP:COMP_LOOP:and#32.itm#2                           19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#33)                                       COMP_LOOP:COMP_LOOP:and#33.itm#2                           19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#34)                                       COMP_LOOP:COMP_LOOP:and#34.itm#2                           19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#4)                                        COMP_LOOP:COMP_LOOP:nor#4.itm#2                            19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#1)                                        COMP_LOOP:COMP_LOOP:nor#1.itm#3                            18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#9)                                        COMP_LOOP:COMP_LOOP:and#9.itm#3                            18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#12)                                       COMP_LOOP:COMP_LOOP:and#12.itm#3                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#13)                                       COMP_LOOP:COMP_LOOP:and#13.itm#3                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)                                                    COMP_LOOP:acc.cse#6.sva#1                                  19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#1                                                  COMP_LOOP:acc.cse#4.sva#1                                  19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#7.psp)                                              COMP_LOOP:acc#7.psp.sva#1                                  19.0776  0.9224          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#2                                                  COMP_LOOP:acc.cse#2.sva#1                                  19.0736  0.9264          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#1                                        operator+<64,false>:acc.cse#2.sva:mx0w0                    18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#5)                                        COMP_LOOP:COMP_LOOP:nor#5.itm#2                            18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#37)                                       COMP_LOOP:COMP_LOOP:and#37.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#39)                                       COMP_LOOP:COMP_LOOP:and#39.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#40)                                       COMP_LOOP:COMP_LOOP:and#40.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#41)                                       COMP_LOOP:COMP_LOOP:and#41.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#2                                        operator+<64,false>:acc.cse#3.sva:mx0w0                    18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#9)                                        COMP_LOOP:COMP_LOOP:nor#9.itm#2                            18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#65)                                       COMP_LOOP:COMP_LOOP:and#65.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#67)                                       COMP_LOOP:COMP_LOOP:and#67.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#68)                                       COMP_LOOP:COMP_LOOP:and#68.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#69)                                       COMP_LOOP:COMP_LOOP:and#69.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#3                                        operator+<64,false>:acc.cse#4.sva:mx0w0                    18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#13)                                       COMP_LOOP:COMP_LOOP:nor#13.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#93)                                       COMP_LOOP:COMP_LOOP:and#93.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#95)                                       COMP_LOOP:COMP_LOOP:and#95.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#96)                                       COMP_LOOP:COMP_LOOP:and#96.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#97)                                       COMP_LOOP:COMP_LOOP:and#97.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8.psp)                                              COMP_LOOP:acc#8.itm                                        19.3476  0.6524          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#4                                        operator+<64,false>:acc.cse#5.sva:mx0w0                    18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#17)                                       COMP_LOOP:COMP_LOOP:nor#17.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#121)                                      COMP_LOOP:COMP_LOOP:and#121.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#123)                                      COMP_LOOP:COMP_LOOP:and#123.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#124)                                      COMP_LOOP:COMP_LOOP:and#124.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#125)                                      COMP_LOOP:COMP_LOOP:and#125.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#5                                        operator+<64,false>:acc.cse#6.sva:mx0w0                    18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#21)                                       COMP_LOOP:COMP_LOOP:nor#21.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#149)                                      COMP_LOOP:COMP_LOOP:and#149.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#151)                                      COMP_LOOP:COMP_LOOP:and#151.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#152)                                      COMP_LOOP:COMP_LOOP:and#152.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#153)                                      COMP_LOOP:COMP_LOOP:and#153.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#9.psp)                                              COMP_LOOP:acc#9.itm                                        19.3436  0.6564          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#6                                        operator+<64,false>:acc.cse#7.sva:mx0w0                    18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#25)                                       COMP_LOOP:COMP_LOOP:nor#25.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#177)                                      COMP_LOOP:COMP_LOOP:and#177.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#179)                                      COMP_LOOP:COMP_LOOP:and#179.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#180)                                      COMP_LOOP:COMP_LOOP:and#180.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#181)                                      COMP_LOOP:COMP_LOOP:and#181.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc)#3                                                  COMP_LOOP:slc(z.out#1)(9-0).itm                            18.1697  1.8303          
      inPlaceNTT_DIF:core/reg(operator+<64,false>:acc)#7                                        operator+<64,false>:acc.cse.sva:mx0w0                      18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:nor#29)                                       COMP_LOOP:COMP_LOOP:nor#29.itm#2                           18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#205)                                      COMP_LOOP:COMP_LOOP:and#205.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#207)                                      COMP_LOOP:COMP_LOOP:and#207.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#208)                                      COMP_LOOP:COMP_LOOP:and#208.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:COMP_LOOP:and#209)                                      COMP_LOOP:COMP_LOOP:and#209.itm#2                          18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(operator<<64,false>:slc(operator<<64,false>:acc#1)(60))           operator><64,false>#1:mux1h.itm                            17.6417  2.3583          
      inPlaceNTT_DIF:core/reg(tmp#1.lpi#4.dfm)                                                  COMP_LOOP:mux1h#157.itm                                    17.6218  2.3782          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(2:0))                                        COMP_LOOP:or#2.itm                                         15.1036  4.8964          
      inPlaceNTT_DIF:core/reg(modExp_dev:exp#1.sva(63:9))                                       COMP_LOOP:COMP_LOOP:and.itm                                15.8857  4.1143          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(0).wea                                          16.5992  3.4008          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(0).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(1).wea                                          16.7018  3.2982          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(1).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(2).wea                                          16.5992  3.4008          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(2).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(3).wea                                          16.7018  3.2982          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(3).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(4).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(4).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(4).wea                                          16.5992  3.4008          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(4).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(5).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(5).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(5).wea                                          16.7018  3.2982          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(5).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(6).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(6).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(6).wea                                          16.5992  3.4008          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(6).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(7).adra                                         16.9838  3.0162          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(7).da                                           18.7275  1.2725          
      inPlaceNTT_DIF                                                                            vec:rsc(0)(7).wea                                          16.7018  3.2982          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy(0)(7).lz                                    19.8974  0.1026          
      inPlaceNTT_DIF                                                                            p:rsc.triosy.lz                                            19.8974  0.1026          
      inPlaceNTT_DIF                                                                            r:rsc.triosy.lz                                            19.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     2 
    -                                                         8     1 
    -                                                        65     1 
    -                                                        64     1 
    -                                                        62     1 
    -                                                        61     1 
    -                                                        10     3 
    add3                                                              
    -                                                        10     8 
    and                                                               
    -                                                         6     2 
    -                                                        55     1 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        10     1 
    -                                                         1   436 
    div                                                               
    -                                                        64     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_bb61c76201db0c9669a47462bb7d006361ff                   
    -                                                        64     1 
    mul                                                               
    -                                                        64     1 
    mux                                                               
    -                                                         7     2 
    -                                                        64     5 
    -                                                         6     1 
    -                                                        54     1 
    -                                                         4     2 
    -                                                        10     1 
    -                                                         1   590 
    mux1h                                                             
    -                                                         9     1 
    -                                                         7     1 
    -                                                        64     7 
    -                                                         6     3 
    -                                                         3     1 
    -                                                         1    11 
    nand                                                              
    -                                                         6     1 
    -                                                         1    92 
    nor                                                               
    -                                                        54     1 
    -                                                         1   409 
    not                                                               
    -                                                         9     3 
    -                                                         7     1 
    -                                                        64     1 
    -                                                         6     1 
    -                                                         1   989 
    or                                                                
    -                                                        64     1 
    -                                                         6     1 
    -                                                        54     1 
    -                                                         3     2 
    -                                                         2     1 
    -                                                         1   447 
    read_port                                                         
    -                                                        64     2 
    read_sync                                                         
    -                                                         0    10 
    reg                                                               
    -                                                         9     2 
    -                                                         8     1 
    -                                                        64     9 
    -                                                         6     2 
    -                                                        55     1 
    -                                                         4     1 
    -                                                         3     1 
    -                                                        10    15 
    -                                                         1    52 
    rem                                                               
    -                                                        64     1 
    xnor                                                              
    -                                                         1     2 
    xor                                                               
    -                                                         1     1 
    
  End of Report
