# Verilog-FPGA

<h2>Project 1</h2>
<b> Part 1: </br> Turns on all 18 LEDR when SW is 1 and turns them off when SW is 0
<b> Part 2: </br> A four-bit wide 2-to-1 multiplexer
<b> Part 3: </br>
<b> Part 4: </br> 
<b> Part 5: </br>
