#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[36].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                           2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                         0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                               2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                              0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                                2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                             0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                              2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                              0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                                2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                               0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                                2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                             0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                              2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                             0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                              2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                             0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                              2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                             0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                              2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                             0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                              2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                             0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                              2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                             0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                              2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                             0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                             2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                            0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                             2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                            0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                             2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                            0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                             2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                            0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                             2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                            0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                             2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                            0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                             2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                            0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                             2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                            0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                             2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                            0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                             2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                            0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                             2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                            0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                             2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                            0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                             2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                            0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                             2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                            0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                             2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                            0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                             2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                            0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                             2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                            0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                             2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                            0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                             2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                            0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                             2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                            0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                             2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].cout[0] (fa_1bit)                            0.052    85.739
$auto$alumacc.cc:485:replace_alu$35.C[31].cin[0] (fa_1bit)                             2.454    88.193
$auto$alumacc.cc:485:replace_alu$35.C[31].cout[0] (fa_1bit)                            0.052    88.245
$auto$alumacc.cc:485:replace_alu$35.C[32].cin[0] (fa_1bit)                             2.454    90.699
$auto$alumacc.cc:485:replace_alu$35.C[32].cout[0] (fa_1bit)                            0.052    90.751
$auto$alumacc.cc:485:replace_alu$35.C[33].cin[0] (fa_1bit)                             2.454    93.205
$auto$alumacc.cc:485:replace_alu$35.C[33].cout[0] (fa_1bit)                            0.052    93.258
$auto$alumacc.cc:485:replace_alu$35.C[34].cin[0] (fa_1bit)                             2.454    95.712
$auto$alumacc.cc:485:replace_alu$35.C[34].cout[0] (fa_1bit)                            0.052    95.764
$auto$alumacc.cc:485:replace_alu$35.C[35].cin[0] (fa_1bit)                             2.454    98.218
$auto$alumacc.cc:485:replace_alu$35.C[35].cout[0] (fa_1bit)                            0.052    98.270
$auto$alumacc.cc:485:replace_alu$35.C[36].cin[0] (fa_1bit)                             2.454   100.724
$auto$alumacc.cc:485:replace_alu$35.C[36].cout[0] (fa_1bit)                            0.052   100.777
$abc$1098$auto$alumacc.cc:485:replace_alu$35.co.cin[0] (fa_1bit)                       2.454   103.231
$abc$1098$auto$alumacc.cc:485:replace_alu$35.co.sum[0] (fa_1bit)                       0.057   103.288
$abc$1355$li36_li36.in[0] (.names)                                                     2.454   105.742
$abc$1355$li36_li36.out[0] (.names)                                                    0.289   106.031
P[36].D[0] (sdffre)                                                                    2.454   108.485
data arrival time                                                                              108.485

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[36].C[0] (sdffre)                                                                    2.454     2.454
clock uncertainty                                                                      0.000     2.454
cell setup time                                                                       -0.142     2.312
data required time                                                                               2.312
------------------------------------------------------------------------------------------------------
data required time                                                                               2.312
data arrival time                                                                             -108.485
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -106.173


#Path 2
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[37].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                           2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                         0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                               2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                              0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                                2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                             0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                              2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                              0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                                2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                               0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                                2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                             0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                              2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                             0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                              2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                             0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                              2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                             0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                              2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                             0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                              2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                             0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                              2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                             0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                              2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                             0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                             2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                            0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                             2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                            0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                             2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                            0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                             2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                            0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                             2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                            0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                             2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                            0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                             2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                            0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                             2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                            0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                             2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                            0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                             2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                            0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                             2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                            0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                             2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                            0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                             2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                            0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                             2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                            0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                             2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                            0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                             2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                            0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                             2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                            0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                             2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                            0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                             2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                            0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                             2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                            0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                             2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].cout[0] (fa_1bit)                            0.052    85.739
$auto$alumacc.cc:485:replace_alu$35.C[31].cin[0] (fa_1bit)                             2.454    88.193
$auto$alumacc.cc:485:replace_alu$35.C[31].cout[0] (fa_1bit)                            0.052    88.245
$auto$alumacc.cc:485:replace_alu$35.C[32].cin[0] (fa_1bit)                             2.454    90.699
$auto$alumacc.cc:485:replace_alu$35.C[32].cout[0] (fa_1bit)                            0.052    90.751
$auto$alumacc.cc:485:replace_alu$35.C[33].cin[0] (fa_1bit)                             2.454    93.205
$auto$alumacc.cc:485:replace_alu$35.C[33].cout[0] (fa_1bit)                            0.052    93.258
$auto$alumacc.cc:485:replace_alu$35.C[34].cin[0] (fa_1bit)                             2.454    95.712
$auto$alumacc.cc:485:replace_alu$35.C[34].cout[0] (fa_1bit)                            0.052    95.764
$auto$alumacc.cc:485:replace_alu$35.C[35].cin[0] (fa_1bit)                             2.454    98.218
$auto$alumacc.cc:485:replace_alu$35.C[35].cout[0] (fa_1bit)                            0.052    98.270
$auto$alumacc.cc:485:replace_alu$35.C[36].cin[0] (fa_1bit)                             2.454   100.724
$auto$alumacc.cc:485:replace_alu$35.C[36].cout[0] (fa_1bit)                            0.052   100.777
$abc$1098$auto$alumacc.cc:485:replace_alu$35.co.cin[0] (fa_1bit)                       2.454   103.231
$abc$1098$auto$alumacc.cc:485:replace_alu$35.co.sum[0] (fa_1bit)                       0.057   103.288
$abc$1355$li37_li37.in[1] (.names)                                                     2.454   105.742
$abc$1355$li37_li37.out[0] (.names)                                                    0.236   105.978
P[37].D[0] (sdffre)                                                                    2.454   108.432
data arrival time                                                                              108.432

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[37].C[0] (sdffre)                                                                    2.454     2.454
clock uncertainty                                                                      0.000     2.454
cell setup time                                                                       -0.142     2.312
data required time                                                                               2.312
------------------------------------------------------------------------------------------------------
data required time                                                                               2.312
data arrival time                                                                             -108.432
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -106.120


#Path 3
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[35].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                       0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                        2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                       0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                        2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].cout[0] (fa_1bit)                       0.052    85.739
$auto$alumacc.cc:485:replace_alu$35.C[31].cin[0] (fa_1bit)                        2.454    88.193
$auto$alumacc.cc:485:replace_alu$35.C[31].cout[0] (fa_1bit)                       0.052    88.245
$auto$alumacc.cc:485:replace_alu$35.C[32].cin[0] (fa_1bit)                        2.454    90.699
$auto$alumacc.cc:485:replace_alu$35.C[32].cout[0] (fa_1bit)                       0.052    90.751
$auto$alumacc.cc:485:replace_alu$35.C[33].cin[0] (fa_1bit)                        2.454    93.205
$auto$alumacc.cc:485:replace_alu$35.C[33].cout[0] (fa_1bit)                       0.052    93.258
$auto$alumacc.cc:485:replace_alu$35.C[34].cin[0] (fa_1bit)                        2.454    95.712
$auto$alumacc.cc:485:replace_alu$35.C[34].cout[0] (fa_1bit)                       0.052    95.764
$auto$alumacc.cc:485:replace_alu$35.C[35].cin[0] (fa_1bit)                        2.454    98.218
$auto$alumacc.cc:485:replace_alu$35.C[35].cout[0] (fa_1bit)                       0.052    98.270
$auto$alumacc.cc:485:replace_alu$35.C[36].cin[0] (fa_1bit)                        2.454   100.724
$auto$alumacc.cc:485:replace_alu$35.C[36].sum[0] (fa_1bit)                        0.057   100.782
P[35].D[0] (sdffre)                                                               2.454   103.236
data arrival time                                                                         103.236

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[35].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                        -103.236
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -100.923


#Path 4
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[34].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                       0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                        2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                       0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                        2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].cout[0] (fa_1bit)                       0.052    85.739
$auto$alumacc.cc:485:replace_alu$35.C[31].cin[0] (fa_1bit)                        2.454    88.193
$auto$alumacc.cc:485:replace_alu$35.C[31].cout[0] (fa_1bit)                       0.052    88.245
$auto$alumacc.cc:485:replace_alu$35.C[32].cin[0] (fa_1bit)                        2.454    90.699
$auto$alumacc.cc:485:replace_alu$35.C[32].cout[0] (fa_1bit)                       0.052    90.751
$auto$alumacc.cc:485:replace_alu$35.C[33].cin[0] (fa_1bit)                        2.454    93.205
$auto$alumacc.cc:485:replace_alu$35.C[33].cout[0] (fa_1bit)                       0.052    93.258
$auto$alumacc.cc:485:replace_alu$35.C[34].cin[0] (fa_1bit)                        2.454    95.712
$auto$alumacc.cc:485:replace_alu$35.C[34].cout[0] (fa_1bit)                       0.052    95.764
$auto$alumacc.cc:485:replace_alu$35.C[35].cin[0] (fa_1bit)                        2.454    98.218
$auto$alumacc.cc:485:replace_alu$35.C[35].sum[0] (fa_1bit)                        0.057    98.275
P[34].D[0] (sdffre)                                                               2.454   100.729
data arrival time                                                                         100.729

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[34].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                        -100.729
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -98.417


#Path 5
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[33].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                       0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                        2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                       0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                        2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].cout[0] (fa_1bit)                       0.052    85.739
$auto$alumacc.cc:485:replace_alu$35.C[31].cin[0] (fa_1bit)                        2.454    88.193
$auto$alumacc.cc:485:replace_alu$35.C[31].cout[0] (fa_1bit)                       0.052    88.245
$auto$alumacc.cc:485:replace_alu$35.C[32].cin[0] (fa_1bit)                        2.454    90.699
$auto$alumacc.cc:485:replace_alu$35.C[32].cout[0] (fa_1bit)                       0.052    90.751
$auto$alumacc.cc:485:replace_alu$35.C[33].cin[0] (fa_1bit)                        2.454    93.205
$auto$alumacc.cc:485:replace_alu$35.C[33].cout[0] (fa_1bit)                       0.052    93.258
$auto$alumacc.cc:485:replace_alu$35.C[34].cin[0] (fa_1bit)                        2.454    95.712
$auto$alumacc.cc:485:replace_alu$35.C[34].sum[0] (fa_1bit)                        0.057    95.769
P[33].D[0] (sdffre)                                                               2.454    98.223
data arrival time                                                                          98.223

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[33].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -98.223
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -95.911


#Path 6
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[32].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                       0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                        2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                       0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                        2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].cout[0] (fa_1bit)                       0.052    85.739
$auto$alumacc.cc:485:replace_alu$35.C[31].cin[0] (fa_1bit)                        2.454    88.193
$auto$alumacc.cc:485:replace_alu$35.C[31].cout[0] (fa_1bit)                       0.052    88.245
$auto$alumacc.cc:485:replace_alu$35.C[32].cin[0] (fa_1bit)                        2.454    90.699
$auto$alumacc.cc:485:replace_alu$35.C[32].cout[0] (fa_1bit)                       0.052    90.751
$auto$alumacc.cc:485:replace_alu$35.C[33].cin[0] (fa_1bit)                        2.454    93.205
$auto$alumacc.cc:485:replace_alu$35.C[33].sum[0] (fa_1bit)                        0.057    93.263
P[32].D[0] (sdffre)                                                               2.454    95.716
data arrival time                                                                          95.716

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[32].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -95.716
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -93.404


#Path 7
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[31].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                       0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                        2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                       0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                        2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].cout[0] (fa_1bit)                       0.052    85.739
$auto$alumacc.cc:485:replace_alu$35.C[31].cin[0] (fa_1bit)                        2.454    88.193
$auto$alumacc.cc:485:replace_alu$35.C[31].cout[0] (fa_1bit)                       0.052    88.245
$auto$alumacc.cc:485:replace_alu$35.C[32].cin[0] (fa_1bit)                        2.454    90.699
$auto$alumacc.cc:485:replace_alu$35.C[32].sum[0] (fa_1bit)                        0.057    90.756
P[31].D[0] (sdffre)                                                               2.454    93.210
data arrival time                                                                          93.210

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[31].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -93.210
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -90.898


#Path 8
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[30].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                       0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                        2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                       0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                        2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].cout[0] (fa_1bit)                       0.052    85.739
$auto$alumacc.cc:485:replace_alu$35.C[31].cin[0] (fa_1bit)                        2.454    88.193
$auto$alumacc.cc:485:replace_alu$35.C[31].sum[0] (fa_1bit)                        0.057    88.250
P[30].D[0] (sdffre)                                                               2.454    90.704
data arrival time                                                                          90.704

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[30].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -90.704
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -88.392


#Path 9
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[29].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                       0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                        2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].cout[0] (fa_1bit)                       0.052    83.232
$auto$alumacc.cc:485:replace_alu$35.C[30].cin[0] (fa_1bit)                        2.454    85.686
$auto$alumacc.cc:485:replace_alu$35.C[30].sum[0] (fa_1bit)                        0.057    85.743
P[29].D[0] (sdffre)                                                               2.454    88.197
data arrival time                                                                          88.197

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[29].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -88.197
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -85.885


#Path 10
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[28].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].cout[0] (fa_1bit)                       0.052    80.726
$auto$alumacc.cc:485:replace_alu$35.C[29].cin[0] (fa_1bit)                        2.454    83.180
$auto$alumacc.cc:485:replace_alu$35.C[29].sum[0] (fa_1bit)                        0.057    83.237
P[28].D[0] (sdffre)                                                               2.454    85.691
data arrival time                                                                          85.691

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[28].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -85.691
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -83.379


#Path 11
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[27].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].cout[0] (fa_1bit)                       0.052    78.220
$auto$alumacc.cc:485:replace_alu$35.C[28].cin[0] (fa_1bit)                        2.454    80.673
$auto$alumacc.cc:485:replace_alu$35.C[28].sum[0] (fa_1bit)                        0.057    80.731
P[27].D[0] (sdffre)                                                               2.454    83.185
data arrival time                                                                          83.185

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[27].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -83.185
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -80.872


#Path 12
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[26].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].cout[0] (fa_1bit)                       0.052    75.713
$auto$alumacc.cc:485:replace_alu$35.C[27].cin[0] (fa_1bit)                        2.454    78.167
$auto$alumacc.cc:485:replace_alu$35.C[27].sum[0] (fa_1bit)                        0.057    78.224
P[26].D[0] (sdffre)                                                               2.454    80.678
data arrival time                                                                          80.678

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[26].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -80.678
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -78.366


#Path 13
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[25].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].cout[0] (fa_1bit)                       0.052    73.207
$auto$alumacc.cc:485:replace_alu$35.C[26].cin[0] (fa_1bit)                        2.454    75.661
$auto$alumacc.cc:485:replace_alu$35.C[26].sum[0] (fa_1bit)                        0.057    75.718
P[25].D[0] (sdffre)                                                               2.454    78.172
data arrival time                                                                          78.172

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[25].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -78.172
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -75.860


#Path 14
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[24].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].cout[0] (fa_1bit)                       0.052    70.700
$auto$alumacc.cc:485:replace_alu$35.C[25].cin[0] (fa_1bit)                        2.454    73.154
$auto$alumacc.cc:485:replace_alu$35.C[25].sum[0] (fa_1bit)                        0.057    73.212
P[24].D[0] (sdffre)                                                               2.454    75.665
data arrival time                                                                          75.665

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[24].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -75.665
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -73.353


#Path 15
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[23].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].cout[0] (fa_1bit)                       0.052    68.194
$auto$alumacc.cc:485:replace_alu$35.C[24].cin[0] (fa_1bit)                        2.454    70.648
$auto$alumacc.cc:485:replace_alu$35.C[24].sum[0] (fa_1bit)                        0.057    70.705
P[23].D[0] (sdffre)                                                               2.454    73.159
data arrival time                                                                          73.159

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[23].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -73.159
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -70.847


#Path 16
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[22].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].cout[0] (fa_1bit)                       0.052    65.688
$auto$alumacc.cc:485:replace_alu$35.C[23].cin[0] (fa_1bit)                        2.454    68.142
$auto$alumacc.cc:485:replace_alu$35.C[23].sum[0] (fa_1bit)                        0.057    68.199
P[22].D[0] (sdffre)                                                               2.454    70.653
data arrival time                                                                          70.653

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[22].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -70.653
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -68.341


#Path 17
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[21].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].cout[0] (fa_1bit)                       0.052    63.181
$auto$alumacc.cc:485:replace_alu$35.C[22].cin[0] (fa_1bit)                        2.454    65.635
$auto$alumacc.cc:485:replace_alu$35.C[22].sum[0] (fa_1bit)                        0.057    65.692
P[21].D[0] (sdffre)                                                               2.454    68.146
data arrival time                                                                          68.146

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[21].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -68.146
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -65.834


#Path 18
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[20].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].cout[0] (fa_1bit)                       0.052    60.675
$auto$alumacc.cc:485:replace_alu$35.C[21].cin[0] (fa_1bit)                        2.454    63.129
$auto$alumacc.cc:485:replace_alu$35.C[21].sum[0] (fa_1bit)                        0.057    63.186
P[20].D[0] (sdffre)                                                               2.454    65.640
data arrival time                                                                          65.640

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[20].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -65.640
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -63.328


#Path 19
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[19].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].cout[0] (fa_1bit)                       0.052    58.169
$auto$alumacc.cc:485:replace_alu$35.C[20].cin[0] (fa_1bit)                        2.454    60.622
$auto$alumacc.cc:485:replace_alu$35.C[20].sum[0] (fa_1bit)                        0.057    60.680
P[19].D[0] (sdffre)                                                               2.454    63.134
data arrival time                                                                          63.134

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[19].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -63.134
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -60.821


#Path 20
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[18].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].cout[0] (fa_1bit)                       0.052    55.662
$auto$alumacc.cc:485:replace_alu$35.C[19].cin[0] (fa_1bit)                        2.454    58.116
$auto$alumacc.cc:485:replace_alu$35.C[19].sum[0] (fa_1bit)                        0.057    58.173
P[18].D[0] (sdffre)                                                               2.454    60.627
data arrival time                                                                          60.627

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[18].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -60.627
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -58.315


#Path 21
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[17].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].cout[0] (fa_1bit)                       0.052    53.156
$auto$alumacc.cc:485:replace_alu$35.C[18].cin[0] (fa_1bit)                        2.454    55.610
$auto$alumacc.cc:485:replace_alu$35.C[18].sum[0] (fa_1bit)                        0.057    55.667
P[17].D[0] (sdffre)                                                               2.454    58.121
data arrival time                                                                          58.121

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[17].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -58.121
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -55.809


#Path 22
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[16].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].cout[0] (fa_1bit)                       0.052    50.649
$auto$alumacc.cc:485:replace_alu$35.C[17].cin[0] (fa_1bit)                        2.454    53.103
$auto$alumacc.cc:485:replace_alu$35.C[17].sum[0] (fa_1bit)                        0.057    53.161
P[16].D[0] (sdffre)                                                               2.454    55.615
data arrival time                                                                          55.615

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[16].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -55.615
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -53.302


#Path 23
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[15].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].cout[0] (fa_1bit)                       0.052    48.143
$auto$alumacc.cc:485:replace_alu$35.C[16].cin[0] (fa_1bit)                        2.454    50.597
$auto$alumacc.cc:485:replace_alu$35.C[16].sum[0] (fa_1bit)                        0.057    50.654
P[15].D[0] (sdffre)                                                               2.454    53.108
data arrival time                                                                          53.108

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[15].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -53.108
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -50.796


#Path 24
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[14].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].cout[0] (fa_1bit)                       0.052    45.637
$auto$alumacc.cc:485:replace_alu$35.C[15].cin[0] (fa_1bit)                        2.454    48.091
$auto$alumacc.cc:485:replace_alu$35.C[15].sum[0] (fa_1bit)                        0.057    48.148
P[14].D[0] (sdffre)                                                               2.454    50.602
data arrival time                                                                          50.602

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[14].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -50.602
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -48.290


#Path 25
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[13].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].cout[0] (fa_1bit)                       0.052    43.130
$auto$alumacc.cc:485:replace_alu$35.C[14].cin[0] (fa_1bit)                        2.454    45.584
$auto$alumacc.cc:485:replace_alu$35.C[14].sum[0] (fa_1bit)                        0.057    45.642
P[13].D[0] (sdffre)                                                               2.454    48.095
data arrival time                                                                          48.095

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[13].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -48.095
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -45.783


#Path 26
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[12].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].cout[0] (fa_1bit)                       0.052    40.624
$auto$alumacc.cc:485:replace_alu$35.C[13].cin[0] (fa_1bit)                        2.454    43.078
$auto$alumacc.cc:485:replace_alu$35.C[13].sum[0] (fa_1bit)                        0.057    43.135
P[12].D[0] (sdffre)                                                               2.454    45.589
data arrival time                                                                          45.589

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[12].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -45.589
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -43.277


#Path 27
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[11].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].cout[0] (fa_1bit)                       0.052    38.118
$auto$alumacc.cc:485:replace_alu$35.C[12].cin[0] (fa_1bit)                        2.454    40.572
$auto$alumacc.cc:485:replace_alu$35.C[12].sum[0] (fa_1bit)                        0.057    40.629
P[11].D[0] (sdffre)                                                               2.454    43.083
data arrival time                                                                          43.083

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[11].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -43.083
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -40.771


#Path 28
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[10].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                      2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                    0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                          2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                         0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                           2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                        0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                         2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                         0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                           2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                          0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                           2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                        0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                         2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                        0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                         2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                        0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                         2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                        0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                         2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                        0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                         2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                        0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                         2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                        0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                         2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                        0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                        2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].cout[0] (fa_1bit)                       0.052    35.611
$auto$alumacc.cc:485:replace_alu$35.C[11].cin[0] (fa_1bit)                        2.454    38.065
$auto$alumacc.cc:485:replace_alu$35.C[11].sum[0] (fa_1bit)                        0.057    38.122
P[10].D[0] (sdffre)                                                               2.454    40.576
data arrival time                                                                          40.576

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clk.inpad[0] (.input)                                                             0.000     0.000
P[10].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                 0.000     2.454
cell setup time                                                                  -0.142     2.312
data required time                                                                          2.312
-------------------------------------------------------------------------------------------------
data required time                                                                          2.312
data arrival time                                                                         -40.576
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -38.264


#Path 29
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[9].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                       0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                        2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                       0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                        2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                       0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                        2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                       0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                        2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                       0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                        2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                       0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                        2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                       0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                        2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].cout[0] (fa_1bit)                       0.052    33.105
$auto$alumacc.cc:485:replace_alu$35.C[10].cin[0] (fa_1bit)                       2.454    35.559
$auto$alumacc.cc:485:replace_alu$35.C[10].sum[0] (fa_1bit)                       0.057    35.616
P[9].D[0] (sdffre)                                                               2.454    38.070
data arrival time                                                                         38.070

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[9].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -38.070
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -35.758


#Path 30
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[8].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                       0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                        2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                       0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                        2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                       0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                        2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                       0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                        2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                       0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                        2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                       0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                        2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].cout[0] (fa_1bit)                       0.052    30.599
$auto$alumacc.cc:485:replace_alu$35.C[9].cin[0] (fa_1bit)                        2.454    33.052
$auto$alumacc.cc:485:replace_alu$35.C[9].sum[0] (fa_1bit)                        0.057    33.110
P[8].D[0] (sdffre)                                                               2.454    35.564
data arrival time                                                                         35.564

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[8].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -35.564
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -33.251


#Path 31
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[7].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                       0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                        2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                       0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                        2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                       0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                        2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                       0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                        2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                       0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                        2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].cout[0] (fa_1bit)                       0.052    28.092
$auto$alumacc.cc:485:replace_alu$35.C[8].cin[0] (fa_1bit)                        2.454    30.546
$auto$alumacc.cc:485:replace_alu$35.C[8].sum[0] (fa_1bit)                        0.057    30.603
P[7].D[0] (sdffre)                                                               2.454    33.057
data arrival time                                                                         33.057

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[7].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -33.057
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -30.745


#Path 32
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[6].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                       0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                        2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                       0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                        2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                       0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                        2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                       0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                        2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].cout[0] (fa_1bit)                       0.052    25.586
$auto$alumacc.cc:485:replace_alu$35.C[7].cin[0] (fa_1bit)                        2.454    28.040
$auto$alumacc.cc:485:replace_alu$35.C[7].sum[0] (fa_1bit)                        0.057    28.097
P[6].D[0] (sdffre)                                                               2.454    30.551
data arrival time                                                                         30.551

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[6].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -30.551
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -28.239


#Path 33
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[5].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                       0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                        2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                       0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                        2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                       0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                        2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].cout[0] (fa_1bit)                       0.052    23.079
$auto$alumacc.cc:485:replace_alu$35.C[6].cin[0] (fa_1bit)                        2.454    25.533
$auto$alumacc.cc:485:replace_alu$35.C[6].sum[0] (fa_1bit)                        0.057    25.591
P[5].D[0] (sdffre)                                                               2.454    28.044
data arrival time                                                                         28.044

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[5].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -28.044
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -25.732


#Path 34
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[4].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                       0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                        2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                       0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                        2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].cout[0] (fa_1bit)                       0.052    20.573
$auto$alumacc.cc:485:replace_alu$35.C[5].cin[0] (fa_1bit)                        2.454    23.027
$auto$alumacc.cc:485:replace_alu$35.C[5].sum[0] (fa_1bit)                        0.057    23.084
P[4].D[0] (sdffre)                                                               2.454    25.538
data arrival time                                                                         25.538

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[4].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -25.538
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -23.226


#Path 35
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[3].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                       0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                        2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].cout[0] (fa_1bit)                       0.052    18.067
$auto$alumacc.cc:485:replace_alu$35.C[4].cin[0] (fa_1bit)                        2.454    20.521
$auto$alumacc.cc:485:replace_alu$35.C[4].sum[0] (fa_1bit)                        0.057    20.578
P[3].D[0] (sdffre)                                                               2.454    23.032
data arrival time                                                                         23.032

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[3].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -23.032
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -20.720


#Path 36
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[2].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].cout[0] (fa_1bit)                       0.102    15.560
$auto$alumacc.cc:485:replace_alu$35.C[3].cin[0] (fa_1bit)                        2.454    18.014
$auto$alumacc.cc:485:replace_alu$35.C[3].sum[0] (fa_1bit)                        0.057    18.072
P[2].D[0] (sdffre)                                                               2.454    20.525
data arrival time                                                                         20.525

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[2].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -20.525
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -18.213


#Path 37
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[1].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                     2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                   0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                         2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                        0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                          2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].cout[0] (fa_1bit)                       0.102     7.853
$auto$alumacc.cc:485:replace_alu$32.C[2].cin[0] (fa_1bit)                        2.454    10.307
$auto$alumacc.cc:485:replace_alu$32.C[2].sum[0] (fa_1bit)                        0.057    10.364
$auto$alumacc.cc:485:replace_alu$35.S[1].in[2] (.names)                          2.454    12.818
$auto$alumacc.cc:485:replace_alu$35.S[1].out[0] (.names)                         0.187    13.005
$auto$alumacc.cc:485:replace_alu$35.C[2].p[0] (fa_1bit)                          2.454    15.459
$auto$alumacc.cc:485:replace_alu$35.C[2].sum[0] (fa_1bit)                        0.058    15.517
P[1].D[0] (sdffre)                                                               2.454    17.970
data arrival time                                                                         17.970

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clk.inpad[0] (.input)                                                            0.000     0.000
P[1].C[0] (sdffre)                                                               2.454     2.454
clock uncertainty                                                                0.000     2.454
cell setup time                                                                 -0.142     2.312
data required time                                                                         2.312
------------------------------------------------------------------------------------------------
data required time                                                                         2.312
data arrival time                                                                        -17.970
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -15.658


#Path 38
Startpoint: $abc$1355$lo38.Q[0] (sdffre clocked by clk)
Endpoint  : P[0].D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                                    2.454     2.454
$abc$1355$lo38.Q[0] (sdffre) [clock-to-output]                                  0.100     2.554
$auto$alumacc.cc:485:replace_alu$32.BB[0].in[0] (.names)                        2.454     5.008
$auto$alumacc.cc:485:replace_alu$32.BB[0].out[0] (.names)                       0.289     5.297
$auto$alumacc.cc:485:replace_alu$32.C[1].p[0] (fa_1bit)                         2.454     7.751
$auto$alumacc.cc:485:replace_alu$32.C[1].sum[0] (fa_1bit)                       0.058     7.809
$auto$alumacc.cc:485:replace_alu$35.S[0].in[2] (.names)                         2.454    10.263
$auto$alumacc.cc:485:replace_alu$35.S[0].out[0] (.names)                        0.187    10.450
$auto$alumacc.cc:485:replace_alu$35.C[1].p[0] (fa_1bit)                         2.454    12.904
$auto$alumacc.cc:485:replace_alu$35.C[1].sum[0] (fa_1bit)                       0.058    12.962
P[0].D[0] (sdffre)                                                              2.454    15.416
data arrival time                                                                        15.416

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clk.inpad[0] (.input)                                                           0.000     0.000
P[0].C[0] (sdffre)                                                              2.454     2.454
clock uncertainty                                                               0.000     2.454
cell setup time                                                                -0.142     2.312
data required time                                                                        2.312
-----------------------------------------------------------------------------------------------
data required time                                                                        2.312
data arrival time                                                                       -15.416
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -13.103


#Path 39
Startpoint: P[9].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[9].C[0] (sdffre)                                               2.454     2.454
P[9].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[9].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 40
Startpoint: P[18].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[18].C[0] (sdffre)                                              2.454     2.454
P[18].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[18].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 41
Startpoint: P[17].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[17].C[0] (sdffre)                                              2.454     2.454
P[17].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[17].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 42
Startpoint: P[16].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[16].C[0] (sdffre)                                              2.454     2.454
P[16].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[16].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 43
Startpoint: P[15].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[15].C[0] (sdffre)                                              2.454     2.454
P[15].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[15].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 44
Startpoint: P[14].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[14].C[0] (sdffre)                                              2.454     2.454
P[14].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[14].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 45
Startpoint: P[13].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[13].C[0] (sdffre)                                              2.454     2.454
P[13].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[13].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 46
Startpoint: P[12].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[12].C[0] (sdffre)                                              2.454     2.454
P[12].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[12].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 47
Startpoint: P[11].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[11].C[0] (sdffre)                                              2.454     2.454
P[11].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[11].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 48
Startpoint: P[10].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (sdffre)                                              2.454     2.454
P[10].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[10].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 49
Startpoint: P[19].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[19].C[0] (sdffre)                                              2.454     2.454
P[19].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[19].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 50
Startpoint: P[8].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[8].C[0] (sdffre)                                               2.454     2.454
P[8].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[8].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 51
Startpoint: P[7].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[7].C[0] (sdffre)                                               2.454     2.454
P[7].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[7].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 52
Startpoint: P[6].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[6].C[0] (sdffre)                                               2.454     2.454
P[6].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[6].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 53
Startpoint: P[5].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[5].C[0] (sdffre)                                               2.454     2.454
P[5].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[5].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 54
Startpoint: P[4].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[4].C[0] (sdffre)                                               2.454     2.454
P[4].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[4].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 55
Startpoint: P[3].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[3].C[0] (sdffre)                                               2.454     2.454
P[3].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[3].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 56
Startpoint: P[2].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (sdffre)                                               2.454     2.454
P[2].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[2].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 57
Startpoint: P[1].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (sdffre)                                               2.454     2.454
P[1].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[1].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 58
Startpoint: P[0].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[0].C[0] (sdffre)                                               2.454     2.454
P[0].Q[0] (sdffre) [clock-to-output]                             0.100     2.554
out:P[0].outpad[0] (.output)                                     2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 59
Startpoint: P[28].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[28].C[0] (sdffre)                                              2.454     2.454
P[28].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[28].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 60
Startpoint: P[37].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[37].C[0] (sdffre)                                              2.454     2.454
P[37].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[37].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 61
Startpoint: P[36].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (sdffre)                                              2.454     2.454
P[36].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[36].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 62
Startpoint: P[35].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[35].C[0] (sdffre)                                              2.454     2.454
P[35].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[35].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 63
Startpoint: P[34].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[34].C[0] (sdffre)                                              2.454     2.454
P[34].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[34].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 64
Startpoint: P[33].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[33].C[0] (sdffre)                                              2.454     2.454
P[33].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[33].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 65
Startpoint: P[32].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[32].C[0] (sdffre)                                              2.454     2.454
P[32].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[32].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 66
Startpoint: P[31].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[31].C[0] (sdffre)                                              2.454     2.454
P[31].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[31].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 67
Startpoint: P[30].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[30].C[0] (sdffre)                                              2.454     2.454
P[30].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[30].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 68
Startpoint: P[29].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[29].C[0] (sdffre)                                              2.454     2.454
P[29].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[29].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 69
Startpoint: P[27].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[27].C[0] (sdffre)                                              2.454     2.454
P[27].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[27].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 70
Startpoint: P[26].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[26].C[0] (sdffre)                                              2.454     2.454
P[26].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[26].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 71
Startpoint: P[25].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[25].C[0] (sdffre)                                              2.454     2.454
P[25].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[25].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 72
Startpoint: P[24].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[24].C[0] (sdffre)                                              2.454     2.454
P[24].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[24].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 73
Startpoint: P[23].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[23].C[0] (sdffre)                                              2.454     2.454
P[23].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[23].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 74
Startpoint: P[22].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[22].C[0] (sdffre)                                              2.454     2.454
P[22].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[22].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 75
Startpoint: P[21].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[21].C[0] (sdffre)                                              2.454     2.454
P[21].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[21].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 76
Startpoint: P[20].Q[0] (sdffre clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[20].C[0] (sdffre)                                              2.454     2.454
P[20].Q[0] (sdffre) [clock-to-output]                            0.100     2.554
out:P[20].outpad[0] (.output)                                    2.454     5.008
data arrival time                                                          5.008

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.008
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.008


#Path 77
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1355$lo57.R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$1355$lo57.R[0] (sdffre)                                     2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1355$lo57.C[0] (sdffre)                                     2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 78
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[29].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[29].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[29].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 79
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[20].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[20].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[20].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 80
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[21].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[21].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[21].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 81
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[22].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[22].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[22].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 82
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[23].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[23].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[23].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 83
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[24].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[24].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[24].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 84
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[25].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[25].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[25].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 85
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[26].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[26].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[26].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 86
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[27].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[27].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[27].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 87
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[28].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[28].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[28].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 88
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[19].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[19].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[19].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 89
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[30].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[30].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[30].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 90
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[31].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[31].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[31].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 91
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[32].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[32].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[32].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 92
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[33].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[33].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[33].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 93
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[34].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[34].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[34].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 94
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[35].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[35].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[35].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 95
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[36].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[36].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 96
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[37].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[37].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[37].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 97
Startpoint: A[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1355$lo38.D[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[0].inpad[0] (.input)                                           0.000     0.000
$abc$1355$lo38.D[0] (sdffre)                                     2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1355$lo38.C[0] (sdffre)                                     2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 98
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[10].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[10].R[0] (sdffre)                                              2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (sdffre)                                              2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 99
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[1].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[1].R[0] (sdffre)                                               2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (sdffre)                                               2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#Path 100
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[2].R[0] (sdffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
P[2].R[0] (sdffre)                                               2.454     2.454
data arrival time                                                          2.454

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (sdffre)                                               2.454     2.454
clock uncertainty                                                0.000     2.454
cell setup time                                                 -0.142     2.312
data required time                                                         2.312
--------------------------------------------------------------------------------
data required time                                                         2.312
data arrival time                                                         -2.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.142


#End of timing report
