// Seed: 2790141303
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  wire id_6;
  tri0 id_7;
  assign id_7 = (1);
  assign id_4 = id_1;
  wire id_8;
  wire id_9;
  assign id_4 = id_1;
  always @* force id_8 = 1;
endmodule
program module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    input tri1 id_9
    , id_12,
    output uwire id_10
);
  always disable id_13;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_10
  );
  assign modCall_1.id_2 = 0;
endprogram
