var g_data = {"20":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U/abv_timer_module","l":"Verilog","sn":155,"ln":62,"du":{"n":"work.abv_timer","s":14,"b":1},"bc":[{"n":"top","s":16,"b":1},{"n":"HDL_DUT_U","s":18,"b":1},{"n":"abv_timer_module","s":20,"z":1}],"loc":{"cp":100.00,"data":{"d":[13,13,1],"a":[20,20,1]}}},"18":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U","l":"VHDL","sn":155,"ln":43,"du":{"n":"work.timer(rtl)","s":13,"b":1},"bc":[{"n":"top","s":16,"b":1},{"n":"HDL_DUT_U","s":18,"z":1}],"children":[{"n":"abv_timer_module","id":20,"zf":1,"tc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"s":[58,58],"b":[44,44],"fc":[8,8],"d":[13,13],"a":[20,20]}},"loc":{"cp":100.00,"data":{"s":[58,58,1],"b":[44,44,1],"fc":[8,8,1]}}},"16":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":155,"ln":0,"du":{"n":"work.top","s":11,"b":0},"bc":[{"n":"top","s":16,"z":1}],"children":[{"n":"HDL_DUT_U","id":18,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"d":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"s":[58,58],"b":[44,44],"fc":[8,8],"d":[13,13],"a":[20,20]}}},"23":{"st":"inst","pa":0,"n":"/sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":0,"du":{"n":"work.sv_timer_t_agent_pkg","s":5,"b":1},"bc":[{"n":"sv_timer_t_agent_pkg","s":23,"z":1}],"loc":{"cp":100.00,"data":{"gb":[82,82,1],"cvpc":[12,1],"g":[1,100.00,1]}}},"14":{"st":"du","pa":0,"n":"work.abv_timer","l":"Verilog","sn":157,"ln":5,"one_inst":20,"loc":{"cp":100.00,"data":{"d":[13,13,1],"a":[20,20,1]}}},"5":{"st":"du","pa":0,"n":"work.sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":1,"one_inst":23,"loc":{"cp":100.00,"data":{"gb":[82,82,1],"cvpc":[12,1],"g":[1,100.00,1]}}},"13":{"st":"du","pa":0,"n":"work.timer(rtl)","l":"VHDL","sn":156,"ln":24,"one_inst":18,"loc":{"cp":100.00,"data":{"s":[58,58,1],"b":[44,44,1],"fc":[8,8,1]}}}};
processSummaryData(g_data);