# Verilog Digital Design Projects

A comprehensive collection of digital design projects implemented in Verilog HDL, showcasing fundamental to advanced concepts in digital circuit design.

## ğŸš€ About

This repository documents my learning journey through digital design using Verilog HDL. Each project includes:

- Verilog source code  
- Comprehensive testbenches  
- Documentation and simulation results  

Projects progress from basic logic gates to complex digital systems, providing hands-on examples of core digital design principles.

## ğŸ“ Project Categories

### ğŸ”¢ Arithmetic Circuits
- **Full Adder** â€” Basic building block for arithmetic operations  
- **Half Adder** â€” Simple binary addition  
- **4-bit Adder** â€” Multi-bit arithmetic unit  
- **Subtractor** â€” Binary subtraction implementation  

### ğŸ”€ Combinational Logic
- **Multiplexer (MUX)** â€” Data selection circuits  
- **Demultiplexer (DEMUX)** â€” Data distribution circuits  
- **Encoders/Decoders** â€” Code conversion circuits  
- **Binary to Gray Converter** â€” Code transformation  

### â° Sequential Circuits
- **Flip-Flops** â€” T, JK flip-flop implementations  
- **Shift Registers** â€” SIPO, PISO, PIPO configurations  
- **Counters** â€” Ring counter, Johnson counter, Modulo counter  
- **State Machines** â€” Moore and Mealy FSM examples  

### ğŸ’¾ Memory Designs
- **SRAM** â€” Static Random Access Memory  
- **FIFO** â€” First-In-First-Out buffer  

### ğŸ§® Advanced Projects
- **ALU** â€” Arithmetic Logic Unit  
- **FSM Designs** â€” Complex state machine implementations  

## ğŸ›  Tools Used

- Simulator: ModelSim / QuestaSim  
- Language: Verilog HDL  
- Version Control: Git & GitHub  

## ğŸ“§ Contact

**Name:** Manjima P  
**Email:** manjimap3@gmail.com  
**LinkedIn:** [https://www.linkedin.com/in/manjima-p/](https://www.linkedin.com/in/manjima-p/)

## ğŸ“„ License

This project is open source and available under the [MIT License](LICENSE).

---

â­ Star this repository if you find it helpful!
