$date
	Mon May 26 22:37:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_1_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 2 & sel [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ' sel [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
0%
0$
0#
1"
1!
$end
#10
b1 &
b1 '
1#
0"
#20
b10 &
b10 '
1$
0#
#30
b11 &
b11 '
1%
0$
#40
