name: Ethernet_MAC
description: 'Ethernet: media access control (MAC)'
groupName: Ethernet
registers:
  - name: MACCR
    displayName: MACCR
    description: "Operating mode configuration\n          register"
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RE
        description: Receiver Enable
        bitOffset: 0
        bitWidth: 1
      - name: TE
        description: TE
        bitOffset: 1
        bitWidth: 1
      - name: PRELEN
        description: PRELEN
        bitOffset: 2
        bitWidth: 2
      - name: DC
        description: DC
        bitOffset: 4
        bitWidth: 1
      - name: BL
        description: BL
        bitOffset: 5
        bitWidth: 2
      - name: DR
        description: DR
        bitOffset: 8
        bitWidth: 1
      - name: DCRS
        description: DCRS
        bitOffset: 9
        bitWidth: 1
      - name: DO
        description: DO
        bitOffset: 10
        bitWidth: 1
      - name: ECRSFD
        description: ECRSFD
        bitOffset: 11
        bitWidth: 1
      - name: LM
        description: LM
        bitOffset: 12
        bitWidth: 1
      - name: DM
        description: DM
        bitOffset: 13
        bitWidth: 1
      - name: FES
        description: FES
        bitOffset: 14
        bitWidth: 1
      - name: JE
        description: JE
        bitOffset: 16
        bitWidth: 1
      - name: JD
        description: JD
        bitOffset: 17
        bitWidth: 1
      - name: WD
        description: WD
        bitOffset: 19
        bitWidth: 1
      - name: ACS
        description: ACS
        bitOffset: 20
        bitWidth: 1
      - name: CST
        description: CST
        bitOffset: 21
        bitWidth: 1
      - name: S2KP
        description: S2KP
        bitOffset: 22
        bitWidth: 1
      - name: GPSLCE
        description: GPSLCE
        bitOffset: 23
        bitWidth: 1
      - name: IPG
        description: IPG
        bitOffset: 24
        bitWidth: 3
      - name: IPC
        description: IPC
        bitOffset: 27
        bitWidth: 1
      - name: SARC
        description: SARC
        bitOffset: 28
        bitWidth: 3
      - name: ARPEN
        description: ARPEN
        bitOffset: 31
        bitWidth: 1
  - name: MACECR
    displayName: MACECR
    description: "Extended operating mode configuration\n          register"
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPSL
        description: GPSL
        bitOffset: 0
        bitWidth: 14
      - name: DCRCC
        description: DCRCC
        bitOffset: 16
        bitWidth: 1
      - name: SPEN
        description: SPEN
        bitOffset: 17
        bitWidth: 1
      - name: USP
        description: USP
        bitOffset: 18
        bitWidth: 1
      - name: EIPGEN
        description: EIPGEN
        bitOffset: 24
        bitWidth: 1
      - name: EIPG
        description: EIPG
        bitOffset: 25
        bitWidth: 5
  - name: MACPFR
    displayName: MACPFR
    description: "Packet filtering control\n          register"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PR
        description: PR
        bitOffset: 0
        bitWidth: 1
      - name: HUC
        description: HUC
        bitOffset: 1
        bitWidth: 1
      - name: HMC
        description: HMC
        bitOffset: 2
        bitWidth: 1
      - name: DAIF
        description: DAIF
        bitOffset: 3
        bitWidth: 1
      - name: PM
        description: PM
        bitOffset: 4
        bitWidth: 1
      - name: DBF
        description: DBF
        bitOffset: 5
        bitWidth: 1
      - name: PCF
        description: PCF
        bitOffset: 6
        bitWidth: 2
      - name: SAIF
        description: SAIF
        bitOffset: 8
        bitWidth: 1
      - name: SAF
        description: SAF
        bitOffset: 9
        bitWidth: 1
      - name: HPF
        description: HPF
        bitOffset: 10
        bitWidth: 1
      - name: VTFE
        description: VTFE
        bitOffset: 16
        bitWidth: 1
      - name: IPFE
        description: IPFE
        bitOffset: 20
        bitWidth: 1
      - name: DNTU
        description: DNTU
        bitOffset: 21
        bitWidth: 1
      - name: RA
        description: RA
        bitOffset: 31
        bitWidth: 1
  - name: MACWTR
    displayName: MACWTR
    description: Watchdog timeout register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: WTO
        description: WTO
        bitOffset: 0
        bitWidth: 4
      - name: PWE
        description: PWE
        bitOffset: 8
        bitWidth: 1
  - name: MACHT0R
    displayName: MACHT0R
    description: Hash Table 0 register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: HT31T0
        description: HT31T0
        bitOffset: 0
        bitWidth: 32
  - name: MACHT1R
    displayName: MACHT1R
    description: Hash Table 1 register
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: HT63T32
        description: HT63T32
        bitOffset: 0
        bitWidth: 32
  - name: MACVTR
    displayName: MACVTR
    description: VLAN tag register
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: VL
        description: VL
        bitOffset: 0
        bitWidth: 16
      - name: ETV
        description: ETV
        bitOffset: 16
        bitWidth: 1
      - name: VTIM
        description: VTIM
        bitOffset: 17
        bitWidth: 1
      - name: ESVL
        description: ESVL
        bitOffset: 18
        bitWidth: 1
      - name: ERSVLM
        description: ERSVLM
        bitOffset: 19
        bitWidth: 1
      - name: DOVLTC
        description: DOVLTC
        bitOffset: 20
        bitWidth: 1
      - name: EVLS
        description: EVLS
        bitOffset: 21
        bitWidth: 2
      - name: EVLRXS
        description: EVLRXS
        bitOffset: 24
        bitWidth: 1
      - name: VTHM
        description: VTHM
        bitOffset: 25
        bitWidth: 1
      - name: EDVLP
        description: EDVLP
        bitOffset: 26
        bitWidth: 1
      - name: ERIVLT
        description: ERIVLT
        bitOffset: 27
        bitWidth: 1
      - name: EIVLS
        description: EIVLS
        bitOffset: 28
        bitWidth: 2
      - name: EIVLRXS
        description: EIVLRXS
        bitOffset: 31
        bitWidth: 1
  - name: MACVHTR
    displayName: MACVHTR
    description: VLAN Hash table register
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: VLHT
        description: VLHT
        bitOffset: 0
        bitWidth: 16
  - name: MACVIR
    displayName: MACVIR
    description: VLAN inclusion register
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: VLT
        description: VLT
        bitOffset: 0
        bitWidth: 16
      - name: VLC
        description: VLC
        bitOffset: 16
        bitWidth: 2
      - name: VLP
        description: VLP
        bitOffset: 18
        bitWidth: 1
      - name: CSVL
        description: CSVL
        bitOffset: 19
        bitWidth: 1
      - name: VLTI
        description: VLTI
        bitOffset: 20
        bitWidth: 1
  - name: MACIVIR
    displayName: MACIVIR
    description: Inner VLAN inclusion register
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: VLT
        description: VLT
        bitOffset: 0
        bitWidth: 16
      - name: VLC
        description: VLC
        bitOffset: 16
        bitWidth: 2
      - name: VLP
        description: VLP
        bitOffset: 18
        bitWidth: 1
      - name: CSVL
        description: CSVL
        bitOffset: 19
        bitWidth: 1
      - name: VLTI
        description: VLTI
        bitOffset: 20
        bitWidth: 1
  - name: MACQTxFCR
    displayName: MACQTxFCR
    description: Tx Queue flow control register
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FCB_BPA
        description: FCB_BPA
        bitOffset: 0
        bitWidth: 1
      - name: TFE
        description: TFE
        bitOffset: 1
        bitWidth: 1
      - name: PLT
        description: PLT
        bitOffset: 4
        bitWidth: 3
      - name: DZPQ
        description: DZPQ
        bitOffset: 7
        bitWidth: 1
      - name: PT
        description: PT
        bitOffset: 16
        bitWidth: 16
  - name: MACRxFCR
    displayName: MACRxFCR
    description: Rx flow control register
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RFE
        description: RFE
        bitOffset: 0
        bitWidth: 1
      - name: UP
        description: UP
        bitOffset: 1
        bitWidth: 1
  - name: MACISR
    displayName: MACISR
    description: Interrupt status register
    addressOffset: 176
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PHYIS
        description: PHYIS
        bitOffset: 3
        bitWidth: 1
      - name: PMTIS
        description: PMTIS
        bitOffset: 4
        bitWidth: 1
      - name: LPIIS
        description: LPIIS
        bitOffset: 5
        bitWidth: 1
      - name: MMCIS
        description: MMCIS
        bitOffset: 8
        bitWidth: 1
      - name: MMCRXIS
        description: MMCRXIS
        bitOffset: 9
        bitWidth: 1
      - name: MMCTXIS
        description: MMCTXIS
        bitOffset: 10
        bitWidth: 1
      - name: TSIS
        description: TSIS
        bitOffset: 12
        bitWidth: 1
      - name: TXSTSIS
        description: TXSTSIS
        bitOffset: 13
        bitWidth: 1
      - name: RXSTSIS
        description: RXSTSIS
        bitOffset: 14
        bitWidth: 1
  - name: MACIER
    displayName: MACIER
    description: Interrupt enable register
    addressOffset: 180
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PHYIE
        description: PHYIE
        bitOffset: 3
        bitWidth: 1
      - name: PMTIE
        description: PMTIE
        bitOffset: 4
        bitWidth: 1
      - name: LPIIE
        description: LPIIE
        bitOffset: 5
        bitWidth: 1
      - name: TSIE
        description: TSIE
        bitOffset: 12
        bitWidth: 1
      - name: TXSTSIE
        description: TXSTSIE
        bitOffset: 13
        bitWidth: 1
      - name: RXSTSIE
        description: RXSTSIE
        bitOffset: 14
        bitWidth: 1
  - name: MACRxTxSR
    displayName: MACRxTxSR
    description: Rx Tx status register
    addressOffset: 184
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TJT
        description: TJT
        bitOffset: 0
        bitWidth: 1
      - name: NCARR
        description: NCARR
        bitOffset: 1
        bitWidth: 1
      - name: LCARR
        description: LCARR
        bitOffset: 2
        bitWidth: 1
      - name: EXDEF
        description: EXDEF
        bitOffset: 3
        bitWidth: 1
      - name: LCOL
        description: LCOL
        bitOffset: 4
        bitWidth: 1
      - name: EXCOL
        description: LCOL
        bitOffset: 5
        bitWidth: 1
      - name: RWT
        description: RWT
        bitOffset: 8
        bitWidth: 1
  - name: MACPCSR
    displayName: MACPCSR
    description: PMT control status register
    addressOffset: 192
    size: 32
    resetValue: 0
    fields:
      - name: PWRDWN
        description: PWRDWN
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: MGKPKTEN
        description: MGKPKTEN
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: RWKPKTEN
        description: RWKPKTEN
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: MGKPRCVD
        description: MGKPRCVD
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: RWKPRCVD
        description: RWKPRCVD
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: GLBLUCAST
        description: GLBLUCAST
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RWKPFE
        description: RWKPFE
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: RWKPTR
        description: RWKPTR
        bitOffset: 24
        bitWidth: 5
        access: read-write
      - name: RWKFILTRST
        description: RWKFILTRST
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACRWKPFR
    displayName: MACRWKPFR
    description: "Remove wakeup packet filter\n          register"
    addressOffset: 196
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MACRWKPFR
        description: MACRWKPFR
        bitOffset: 0
        bitWidth: 32
  - name: MACLCSR
    displayName: MACLCSR
    description: LPI control status register
    addressOffset: 208
    size: 32
    resetValue: 0
    fields:
      - name: TLPIEN
        description: TLPIEN
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: TLPIEX
        description: TLPIEX
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: RLPIEN
        description: RLPIEN
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: RLPIEX
        description: RLPIEX
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TLPIST
        description: TLPIST
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: RLPIST
        description: RLPIST
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: LPIEN
        description: LPIEN
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PLS
        description: PLS
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PLSEN
        description: PLSEN
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: LPITXA
        description: LPITXA
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: LPITE
        description: LPITE
        bitOffset: 20
        bitWidth: 1
        access: read-write
  - name: MACLTCR
    displayName: MACLTCR
    description: LPI timers control register
    addressOffset: 212
    size: 32
    access: read-write
    resetValue: 65536000
    fields:
      - name: TWT
        description: TWT
        bitOffset: 0
        bitWidth: 16
      - name: LST
        description: LST
        bitOffset: 16
        bitWidth: 10
  - name: MACLETR
    displayName: MACLETR
    description: LPI entry timer register
    addressOffset: 216
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LPIET
        description: LPIET
        bitOffset: 0
        bitWidth: 17
  - name: MAC1USTCR
    displayName: MAC1USTCR
    description: "1-microsecond-tick counter\n          register"
    addressOffset: 220
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIC_1US_CNTR
        description: TIC_1US_CNTR
        bitOffset: 0
        bitWidth: 12
  - name: MACVR
    displayName: MACVR
    description: Version register
    addressOffset: 272
    size: 32
    access: read-only
    resetValue: 12353
    fields:
      - name: SNPSVER
        description: SNPSVER
        bitOffset: 0
        bitWidth: 8
      - name: USERVER
        description: USERVER
        bitOffset: 8
        bitWidth: 8
  - name: MACDR
    displayName: MACDR
    description: Debug register
    addressOffset: 276
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RPESTS
        description: RPESTS
        bitOffset: 0
        bitWidth: 1
      - name: RFCFCSTS
        description: RFCFCSTS
        bitOffset: 1
        bitWidth: 2
      - name: TPESTS
        description: TPESTS
        bitOffset: 16
        bitWidth: 1
      - name: TFCSTS
        description: TFCSTS
        bitOffset: 17
        bitWidth: 2
  - name: MACHWF1R
    displayName: MACHWF1R
    description: HW feature 1 register
    addressOffset: 288
    size: 32
    access: read-only
    resetValue: 293869828
    fields:
      - name: RXFIFOSIZE
        description: RXFIFOSIZE
        bitOffset: 0
        bitWidth: 5
      - name: TXFIFOSIZE
        description: TXFIFOSIZE
        bitOffset: 6
        bitWidth: 5
      - name: OSTEN
        description: OSTEN
        bitOffset: 11
        bitWidth: 1
      - name: PTOEN
        description: PTOEN
        bitOffset: 12
        bitWidth: 1
      - name: ADVTHWORD
        description: ADVTHWORD
        bitOffset: 13
        bitWidth: 1
      - name: ADDR64
        description: ADDR64
        bitOffset: 14
        bitWidth: 2
      - name: DCBEN
        description: DCBEN
        bitOffset: 16
        bitWidth: 1
      - name: SPHEN
        description: SPHEN
        bitOffset: 17
        bitWidth: 1
      - name: TSOEN
        description: TSOEN
        bitOffset: 18
        bitWidth: 1
      - name: DBGMEMA
        description: DBGMEMA
        bitOffset: 19
        bitWidth: 1
      - name: AVSEL
        description: AVSEL
        bitOffset: 20
        bitWidth: 1
      - name: HASHTBLSZ
        description: HASHTBLSZ
        bitOffset: 24
        bitWidth: 2
      - name: L3L4FNUM
        description: L3L4FNUM
        bitOffset: 27
        bitWidth: 4
  - name: MACHWF2R
    displayName: MACHWF2R
    description: HW feature 2 register
    addressOffset: 292
    size: 32
    access: read-only
    resetValue: 1090519040
    fields:
      - name: RXQCNT
        description: RXQCNT
        bitOffset: 0
        bitWidth: 4
      - name: TXQCNT
        description: TXQCNT
        bitOffset: 6
        bitWidth: 4
      - name: RXCHCNT
        description: RXCHCNT
        bitOffset: 12
        bitWidth: 4
      - name: TXCHCNT
        description: TXCHCNT
        bitOffset: 18
        bitWidth: 4
      - name: PPSOUTNUM
        description: PPSOUTNUM
        bitOffset: 24
        bitWidth: 3
      - name: AUXSNAPNUM
        description: AUXSNAPNUM
        bitOffset: 28
        bitWidth: 3
  - name: MACMDIOAR
    displayName: MACMDIOAR
    description: MDIO address register
    addressOffset: 512
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MB
        description: MB
        bitOffset: 0
        bitWidth: 1
      - name: C45E
        description: C45E
        bitOffset: 1
        bitWidth: 1
      - name: GOC
        description: GOC
        bitOffset: 2
        bitWidth: 2
      - name: SKAP
        description: SKAP
        bitOffset: 4
        bitWidth: 1
      - name: CR
        description: CR
        bitOffset: 8
        bitWidth: 4
      - name: NTC
        description: NTC
        bitOffset: 12
        bitWidth: 3
      - name: RDA
        description: RDA
        bitOffset: 16
        bitWidth: 5
      - name: PA
        description: PA
        bitOffset: 21
        bitWidth: 5
      - name: BTB
        description: BTB
        bitOffset: 26
        bitWidth: 1
      - name: PSE
        description: PSE
        bitOffset: 27
        bitWidth: 1
  - name: MACMDIODR
    displayName: MACMDIODR
    description: MDIO data register
    addressOffset: 516
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MD
        description: MD
        bitOffset: 0
        bitWidth: 16
      - name: RA
        description: RA
        bitOffset: 16
        bitWidth: 16
  - name: MACA0HR
    displayName: MACA0HR
    description: Address 0 high register
    addressOffset: 768
    size: 32
    resetValue: 2147549183
    fields:
      - name: ADDRHI
        description: ADDRHI
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: AE
        description: AE
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: MACA0LR
    displayName: MACA0LR
    description: Address 0 low register
    addressOffset: 772
    size: 32
    access: read-write
    resetValue: 4294967295
    fields:
      - name: ADDRLO
        description: ADDRLO
        bitOffset: 0
        bitWidth: 32
  - name: MACA1HR
    displayName: MACA1HR
    description: Address 1 high register
    addressOffset: 776
    size: 32
    access: read-write
    resetValue: 65535
    fields:
      - name: ADDRHI
        description: ADDRHI
        bitOffset: 0
        bitWidth: 16
      - name: MBC
        description: MBC
        bitOffset: 24
        bitWidth: 6
      - name: SA
        description: SA
        bitOffset: 30
        bitWidth: 1
      - name: AE
        description: AE
        bitOffset: 31
        bitWidth: 1
  - name: MACA1LR
    displayName: MACA1LR
    description: Address 1 low register
    addressOffset: 780
    size: 32
    access: read-write
    resetValue: 4294967295
    fields:
      - name: ADDRLO
        description: ADDRLO
        bitOffset: 0
        bitWidth: 32
  - name: MACA2HR
    displayName: MACA2HR
    description: Address 2 high register
    addressOffset: 784
    size: 32
    access: read-write
    resetValue: 65535
    fields:
      - name: ADDRHI
        description: ADDRHI
        bitOffset: 0
        bitWidth: 16
      - name: MBC
        description: MBC
        bitOffset: 24
        bitWidth: 6
      - name: SA
        description: SA
        bitOffset: 30
        bitWidth: 1
      - name: AE
        description: AE
        bitOffset: 31
        bitWidth: 1
  - name: MACA2LR
    displayName: MACA2LR
    description: Address 2 low register
    addressOffset: 788
    size: 32
    access: read-write
    resetValue: 4294967295
    fields:
      - name: ADDRLO
        description: ADDRLO
        bitOffset: 0
        bitWidth: 32
  - name: MACA3HR
    displayName: MACA3HR
    description: Address 3 high register
    addressOffset: 792
    size: 32
    access: read-write
    resetValue: 65535
    fields:
      - name: ADDRHI
        description: ADDRHI
        bitOffset: 0
        bitWidth: 16
      - name: MBC
        description: MBC
        bitOffset: 24
        bitWidth: 6
      - name: SA
        description: SA
        bitOffset: 30
        bitWidth: 1
      - name: AE
        description: AE
        bitOffset: 31
        bitWidth: 1
  - name: MACA3LR
    displayName: MACA3LR
    description: Address 3 low register
    addressOffset: 796
    size: 32
    access: read-write
    resetValue: 4294967295
    fields:
      - name: ADDRLO
        description: ADDRLO
        bitOffset: 0
        bitWidth: 32
  - name: MMC_CONTROL
    displayName: MMC_CONTROL
    description: MMC control register
    addressOffset: 1792
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CNTRST
        description: CNTRST
        bitOffset: 0
        bitWidth: 1
      - name: CNTSTOPRO
        description: CNTSTOPRO
        bitOffset: 1
        bitWidth: 1
      - name: RSTONRD
        description: RSTONRD
        bitOffset: 2
        bitWidth: 1
      - name: CNTFREEZ
        description: CNTFREEZ
        bitOffset: 3
        bitWidth: 1
      - name: CNTPRST
        description: CNTPRST
        bitOffset: 4
        bitWidth: 1
      - name: CNTPRSTLVL
        description: CNTPRSTLVL
        bitOffset: 5
        bitWidth: 1
      - name: UCDBC
        description: UCDBC
        bitOffset: 8
        bitWidth: 1
  - name: MMC_RX_INTERRUPT
    displayName: MMC_RX_INTERRUPT
    description: MMC Rx interrupt register
    addressOffset: 1796
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXCRCERPIS
        description: RXCRCERPIS
        bitOffset: 5
        bitWidth: 1
      - name: RXALGNERPIS
        description: RXALGNERPIS
        bitOffset: 6
        bitWidth: 1
      - name: RXUCGPIS
        description: RXUCGPIS
        bitOffset: 17
        bitWidth: 1
      - name: RXLPIUSCIS
        description: RXLPIUSCIS
        bitOffset: 26
        bitWidth: 1
      - name: RXLPITRCIS
        description: RXLPITRCIS
        bitOffset: 27
        bitWidth: 1
  - name: MMC_TX_INTERRUPT
    displayName: MMC_TX_INTERRUPT
    description: MMC Tx interrupt register
    addressOffset: 1800
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TXSCOLGPIS
        description: TXSCOLGPIS
        bitOffset: 14
        bitWidth: 1
      - name: TXMCOLGPIS
        description: TXMCOLGPIS
        bitOffset: 15
        bitWidth: 1
      - name: TXGPKTIS
        description: TXGPKTIS
        bitOffset: 21
        bitWidth: 1
      - name: TXLPIUSCIS
        description: TXLPIUSCIS
        bitOffset: 26
        bitWidth: 1
      - name: TXLPITRCIS
        description: TXLPITRCIS
        bitOffset: 27
        bitWidth: 1
  - name: MMC_RX_INTERRUPT_MASK
    displayName: MMC_RX_INTERRUPT_MASK
    description: MMC Rx interrupt mask register
    addressOffset: 1804
    size: 32
    resetValue: 0
    fields:
      - name: RXCRCERPIM
        description: RXCRCERPIM
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: RXALGNERPIM
        description: RXALGNERPIM
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: RXUCGPIM
        description: RXUCGPIM
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: RXLPIUSCIM
        description: RXLPIUSCIM
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: RXLPITRCIM
        description: RXLPITRCIM
        bitOffset: 27
        bitWidth: 1
        access: read-only
  - name: MMC_TX_INTERRUPT_MASK
    displayName: MMC_TX_INTERRUPT_MASK
    description: MMC Tx interrupt mask register
    addressOffset: 1808
    size: 32
    resetValue: 0
    fields:
      - name: TXSCOLGPIM
        description: TXSCOLGPIM
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: TXMCOLGPIM
        description: TXMCOLGPIM
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: TXGPKTIM
        description: TXGPKTIM
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: TXLPIUSCIM
        description: TXLPIUSCIM
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: TXLPITRCIM
        description: TXLPITRCIM
        bitOffset: 27
        bitWidth: 1
        access: read-only
  - name: TX_SINGLE_COLLISION_GOOD_PACKETS
    displayName: TX_SINGLE_COLLISION_GOOD_PACKETS
    description: "Tx single collision good packets\n          register"
    addressOffset: 1868
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TXSNGLCOLG
        description: TXSNGLCOLG
        bitOffset: 0
        bitWidth: 32
  - name: TX_MULTIPLE_COLLISION_GOOD_PACKETS
    displayName: TX_MULTIPLE_COLLISION_GOOD_PACKETS
    description: "Tx multiple collision good packets\n          register"
    addressOffset: 1872
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TXMULTCOLG
        description: TXMULTCOLG
        bitOffset: 0
        bitWidth: 32
  - name: TX_PACKET_COUNT_GOOD
    displayName: TX_PACKET_COUNT_GOOD
    description: Tx packet count good register
    addressOffset: 1896
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TXPKTG
        description: TXPKTG
        bitOffset: 0
        bitWidth: 32
  - name: RX_CRC_ERROR_PACKETS
    displayName: RX_CRC_ERROR_PACKETS
    description: Rx CRC error packets register
    addressOffset: 1940
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXCRCERR
        description: RXCRCERR
        bitOffset: 0
        bitWidth: 32
  - name: RX_ALIGNMENT_ERROR_PACKETS
    displayName: RX_ALIGNMENT_ERROR_PACKETS
    description: "Rx alignment error packets\n          register"
    addressOffset: 1944
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXALGNERR
        description: RXALGNERR
        bitOffset: 0
        bitWidth: 32
  - name: RX_UNICAST_PACKETS_GOOD
    displayName: RX_UNICAST_PACKETS_GOOD
    description: "Rx unicast packets good\n          register"
    addressOffset: 1988
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXUCASTG
        description: RXUCASTG
        bitOffset: 0
        bitWidth: 32
  - name: TX_LPI_USEC_CNTR
    displayName: TX_LPI_USEC_CNTR
    description: "Tx LPI microsecond timer\n          register"
    addressOffset: 2028
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TXLPIUSC
        description: TXLPIUSC
        bitOffset: 0
        bitWidth: 32
  - name: TX_LPI_TRAN_CNTR
    displayName: TX_LPI_TRAN_CNTR
    description: "Tx LPI transition counter\n          register"
    addressOffset: 2032
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TXLPITRC
        description: TXLPITRC
        bitOffset: 0
        bitWidth: 32
  - name: RX_LPI_USEC_CNTR
    displayName: RX_LPI_USEC_CNTR
    description: "Rx LPI microsecond counter\n          register"
    addressOffset: 2036
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXLPIUSC
        description: RXLPIUSC
        bitOffset: 0
        bitWidth: 32
  - name: RX_LPI_TRAN_CNTR
    displayName: RX_LPI_TRAN_CNTR
    description: "Rx LPI transition counter\n          register"
    addressOffset: 2040
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXLPITRC
        description: RXLPITRC
        bitOffset: 0
        bitWidth: 32
  - name: MACL3L4C0R
    displayName: MACL3L4C0R
    description: L3 and L4 control 0 register
    addressOffset: 2304
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3PEN0
        description: L3PEN0
        bitOffset: 0
        bitWidth: 1
      - name: L3SAM0
        description: L3SAM0
        bitOffset: 2
        bitWidth: 1
      - name: L3SAIM0
        description: L3SAIM0
        bitOffset: 3
        bitWidth: 1
      - name: L3DAM0
        description: L3DAM0
        bitOffset: 4
        bitWidth: 1
      - name: L3DAIM0
        description: L3DAIM0
        bitOffset: 5
        bitWidth: 1
      - name: L3HSBM0
        description: L3HSBM0
        bitOffset: 6
        bitWidth: 5
      - name: L3HDBM0
        description: L3HDBM0
        bitOffset: 11
        bitWidth: 5
      - name: L4PEN0
        description: L4PEN0
        bitOffset: 16
        bitWidth: 1
      - name: L4SPM0
        description: L4SPM0
        bitOffset: 18
        bitWidth: 1
      - name: L4SPIM0
        description: L4SPIM0
        bitOffset: 19
        bitWidth: 1
      - name: L4DPM0
        description: L4DPM0
        bitOffset: 20
        bitWidth: 1
      - name: L4DPIM0
        description: L4DPIM0
        bitOffset: 21
        bitWidth: 1
  - name: MACL4A0R
    displayName: MACL4A0R
    description: "Layer4 address filter 0\n          register"
    addressOffset: 2308
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L4SP0
        description: L4SP0
        bitOffset: 0
        bitWidth: 16
      - name: L4DP0
        description: L4DP0
        bitOffset: 16
        bitWidth: 16
  - name: MACL3A00R
    displayName: MACL3A00R
    description: MACL3A00R
    addressOffset: 2320
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3A00
        description: L3A00
        bitOffset: 0
        bitWidth: 32
  - name: MACL3A10R
    displayName: MACL3A10R
    description: "Layer3 address 1 filter 0\n          register"
    addressOffset: 2324
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3A10
        description: L3A10
        bitOffset: 0
        bitWidth: 32
  - name: MACL3A20
    displayName: MACL3A20
    description: "Layer3 Address 2 filter 0\n          register"
    addressOffset: 2328
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3A20
        description: L3A20
        bitOffset: 0
        bitWidth: 32
  - name: MACL3A30
    displayName: MACL3A30
    description: "Layer3 Address 3 filter 0\n          register"
    addressOffset: 2332
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3A30
        description: L3A30
        bitOffset: 0
        bitWidth: 32
  - name: MACL3L4C1R
    displayName: MACL3L4C1R
    description: L3 and L4 control 1 register
    addressOffset: 2352
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3PEN1
        description: L3PEN1
        bitOffset: 0
        bitWidth: 1
      - name: L3SAM1
        description: L3SAM1
        bitOffset: 2
        bitWidth: 1
      - name: L3SAIM1
        description: L3SAIM1
        bitOffset: 3
        bitWidth: 1
      - name: L3DAM1
        description: L3DAM1
        bitOffset: 4
        bitWidth: 1
      - name: L3DAIM1
        description: L3DAIM1
        bitOffset: 5
        bitWidth: 1
      - name: L3HSBM1
        description: L3HSBM1
        bitOffset: 6
        bitWidth: 5
      - name: L3HDBM1
        description: L3HDBM1
        bitOffset: 11
        bitWidth: 5
      - name: L4PEN1
        description: L4PEN1
        bitOffset: 16
        bitWidth: 1
      - name: L4SPM1
        description: L4SPM1
        bitOffset: 18
        bitWidth: 1
      - name: L4SPIM1
        description: L4SPIM1
        bitOffset: 19
        bitWidth: 1
      - name: L4DPM1
        description: L4DPM1
        bitOffset: 20
        bitWidth: 1
      - name: L4DPIM1
        description: L4DPIM1
        bitOffset: 21
        bitWidth: 1
  - name: MACL4A1R
    displayName: MACL4A1R
    description: "Layer 4 address filter 1\n          register"
    addressOffset: 2356
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L4SP1
        description: L4SP1
        bitOffset: 0
        bitWidth: 16
      - name: L4DP1
        description: L4DP1
        bitOffset: 16
        bitWidth: 16
  - name: MACL3A01R
    displayName: MACL3A01R
    description: "Layer3 address 0 filter 1\n          Register"
    addressOffset: 2368
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3A01
        description: L3A01
        bitOffset: 0
        bitWidth: 32
  - name: MACL3A11R
    displayName: MACL3A11R
    description: "Layer3 address 1 filter 1\n          register"
    addressOffset: 2372
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3A11
        description: L3A11
        bitOffset: 0
        bitWidth: 32
  - name: MACL3A21R
    displayName: MACL3A21R
    description: "Layer3 address 2 filter 1\n          Register"
    addressOffset: 2376
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3A21
        description: L3A21
        bitOffset: 0
        bitWidth: 32
  - name: MACL3A31R
    displayName: MACL3A31R
    description: "Layer3 address 3 filter 1\n          register"
    addressOffset: 2380
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: L3A31
        description: L3A31
        bitOffset: 0
        bitWidth: 32
  - name: MACARPAR
    displayName: MACARPAR
    description: ARP address register
    addressOffset: 2784
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ARPPA
        description: ARPPA
        bitOffset: 0
        bitWidth: 32
  - name: MACTSCR
    displayName: MACTSCR
    description: Timestamp control Register
    addressOffset: 2816
    size: 32
    resetValue: 512
    fields:
      - name: TSENA
        description: TSENA
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TSCFUPDT
        description: TSCFUPDT
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TSINIT
        description: TSINIT
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: TSUPDT
        description: TSUPDT
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: TSADDREG
        description: TSADDREG
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: TSENALL
        description: TSENALL
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: TSCTRLSSR
        description: TSCTRLSSR
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: TSVER2ENA
        description: TSVER2ENA
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: TSIPENA
        description: TSIPENA
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: TSIPV6ENA
        description: TSIPV6ENA
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: TSIPV4ENA
        description: TSIPV4ENA
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: TSEVNTENA
        description: TSEVNTENA
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: TSMSTRENA
        description: TSMSTRENA
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: SNAPTYPSEL
        description: SNAPTYPSEL
        bitOffset: 16
        bitWidth: 2
        access: read-write
      - name: TSENMACADDR
        description: TSENMACADDR
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: CSC
        description: CSC
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: TXTSSTSM
        description: TXTSSTSM
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: MACSSIR
    displayName: MACSSIR
    description: Sub-second increment register
    addressOffset: 2820
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SNSINC
        description: SNSINC
        bitOffset: 8
        bitWidth: 8
      - name: SSINC
        description: SSINC
        bitOffset: 16
        bitWidth: 8
  - name: MACSTSR
    displayName: MACSTSR
    description: System time seconds register
    addressOffset: 2824
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TSS
        description: TSS
        bitOffset: 0
        bitWidth: 32
  - name: MACSTNR
    displayName: MACSTNR
    description: "System time nanoseconds\n          register"
    addressOffset: 2828
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TSSS
        description: TSSS
        bitOffset: 0
        bitWidth: 31
  - name: MACSTSUR
    displayName: MACSTSUR
    description: "System time seconds update\n          register"
    addressOffset: 2832
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSS
        description: TSS
        bitOffset: 0
        bitWidth: 32
  - name: MACSTNUR
    displayName: MACSTNUR
    description: "System time nanoseconds update\n          register"
    addressOffset: 2836
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSSS
        description: TSSS
        bitOffset: 0
        bitWidth: 31
      - name: ADDSUB
        description: ADDSUB
        bitOffset: 31
        bitWidth: 1
  - name: MACTSAR
    displayName: MACTSAR
    description: Timestamp addend register
    addressOffset: 2840
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSAR
        description: TSAR
        bitOffset: 0
        bitWidth: 32
  - name: MACTSSR
    displayName: MACTSSR
    description: Timestamp status register
    addressOffset: 2848
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TSSOVF
        description: TSSOVF
        bitOffset: 0
        bitWidth: 1
      - name: TSTARGT0
        description: TSTARGT0
        bitOffset: 1
        bitWidth: 1
      - name: AUXTSTRIG
        description: AUXTSTRIG
        bitOffset: 2
        bitWidth: 1
      - name: TSTRGTERR0
        description: TSTRGTERR0
        bitOffset: 3
        bitWidth: 1
      - name: TXTSSIS
        description: TXTSSIS
        bitOffset: 15
        bitWidth: 1
      - name: ATSSTN
        description: ATSSTN
        bitOffset: 16
        bitWidth: 4
      - name: ATSSTM
        description: ATSSTM
        bitOffset: 24
        bitWidth: 1
      - name: ATSNS
        description: ATSNS
        bitOffset: 25
        bitWidth: 5
  - name: MACTxTSSNR
    displayName: MACTxTSSNR
    description: "Tx timestamp status nanoseconds\n          register"
    addressOffset: 2864
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TXTSSLO
        description: TXTSSLO
        bitOffset: 0
        bitWidth: 31
      - name: TXTSSMIS
        description: TXTSSMIS
        bitOffset: 31
        bitWidth: 1
  - name: MACTxTSSSR
    displayName: MACTxTSSSR
    description: "Tx timestamp status seconds\n          register"
    addressOffset: 2868
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: TXTSSHI
        description: TXTSSHI
        bitOffset: 0
        bitWidth: 32
  - name: MACACR
    displayName: MACACR
    description: Auxiliary control register
    addressOffset: 2880
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ATSFC
        description: ATSFC
        bitOffset: 0
        bitWidth: 1
      - name: ATSEN0
        description: ATSEN0
        bitOffset: 4
        bitWidth: 1
      - name: ATSEN1
        description: ATSEN1
        bitOffset: 5
        bitWidth: 1
      - name: ATSEN2
        description: ATSEN2
        bitOffset: 6
        bitWidth: 1
      - name: ATSEN3
        description: ATSEN3
        bitOffset: 7
        bitWidth: 1
  - name: MACATSNR
    displayName: MACATSNR
    description: "Auxiliary timestamp nanoseconds\n          register"
    addressOffset: 2888
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: AUXTSLO
        description: AUXTSLO
        bitOffset: 0
        bitWidth: 31
  - name: MACATSSR
    displayName: MACATSSR
    description: "Auxiliary timestamp seconds\n          register"
    addressOffset: 2892
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: AUXTSHI
        description: AUXTSHI
        bitOffset: 0
        bitWidth: 32
  - name: MACTSIACR
    displayName: MACTSIACR
    description: "Timestamp Ingress asymmetric correction\n          register"
    addressOffset: 2896
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OSTIAC
        description: OSTIAC
        bitOffset: 0
        bitWidth: 32
  - name: MACTSEACR
    displayName: MACTSEACR
    description: "Timestamp Egress asymmetric correction\n          register"
    addressOffset: 2900
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OSTEAC
        description: OSTEAC
        bitOffset: 0
        bitWidth: 32
  - name: MACTSICNR
    displayName: MACTSICNR
    description: "Timestamp Ingress correction nanosecond\n          register"
    addressOffset: 2904
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSIC
        description: TSIC
        bitOffset: 0
        bitWidth: 32
  - name: MACTSECNR
    displayName: MACTSECNR
    description: "Timestamp Egress correction nanosecond\n          register"
    addressOffset: 2908
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSEC
        description: TSEC
        bitOffset: 0
        bitWidth: 32
  - name: MACPPSCR
    displayName: MACPPSCR
    description: PPS control register
    addressOffset: 2928
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PPSCTRL
        description: PPSCTRL
        bitOffset: 0
        bitWidth: 4
      - name: PPSEN0
        description: PPSEN0
        bitOffset: 4
        bitWidth: 1
      - name: TRGTMODSEL0
        description: TRGTMODSEL0
        bitOffset: 5
        bitWidth: 2
  - name: MACPPSTTSR
    displayName: MACPPSTTSR
    description: "PPS target time seconds\n          register"
    addressOffset: 2944
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TSTRH0
        description: TSTRH0
        bitOffset: 0
        bitWidth: 31
  - name: MACPPSTTNR
    displayName: MACPPSTTNR
    description: "PPS target time nanoseconds\n          register"
    addressOffset: 2948
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TTSL0
        description: TTSL0
        bitOffset: 0
        bitWidth: 31
      - name: TRGTBUSY0
        description: TRGTBUSY0
        bitOffset: 31
        bitWidth: 1
  - name: MACPPSIR
    displayName: MACPPSIR
    description: PPS interval register
    addressOffset: 2952
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PPSINT0
        description: PPSINT0
        bitOffset: 0
        bitWidth: 32
  - name: MACPPSWR
    displayName: MACPPSWR
    description: PPS width register
    addressOffset: 2956
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PPSWIDTH0
        description: PPSWIDTH0
        bitOffset: 0
        bitWidth: 32
  - name: MACPOCR
    displayName: MACPOCR
    description: PTP Offload control register
    addressOffset: 3008
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PTOEN
        description: PTOEN
        bitOffset: 0
        bitWidth: 1
      - name: ASYNCEN
        description: ASYNCEN
        bitOffset: 1
        bitWidth: 1
      - name: APDREQEN
        description: APDREQEN
        bitOffset: 2
        bitWidth: 1
      - name: ASYNCTRIG
        description: ASYNCTRIG
        bitOffset: 4
        bitWidth: 1
      - name: APDREQTRIG
        description: APDREQTRIG
        bitOffset: 5
        bitWidth: 1
      - name: DRRDIS
        description: DRRDIS
        bitOffset: 6
        bitWidth: 1
      - name: DN
        description: DN
        bitOffset: 8
        bitWidth: 8
  - name: MACSPI0R
    displayName: MACSPI0R
    description: "PTP Source Port Identity 0\n          Register"
    addressOffset: 3012
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SPI0
        description: SPI0
        bitOffset: 0
        bitWidth: 32
  - name: MACSPI1R
    displayName: MACSPI1R
    description: "PTP Source port identity 1\n          register"
    addressOffset: 3016
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SPI1
        description: SPI1
        bitOffset: 0
        bitWidth: 32
  - name: MACSPI2R
    displayName: MACSPI2R
    description: "PTP Source port identity 2\n          register"
    addressOffset: 3020
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SPI2
        description: SPI2
        bitOffset: 0
        bitWidth: 16
  - name: MACLMIR
    displayName: MACLMIR
    description: Log message interval register
    addressOffset: 3024
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSI
        description: LSI
        bitOffset: 0
        bitWidth: 8
      - name: DRSYNCR
        description: DRSYNCR
        bitOffset: 8
        bitWidth: 3
      - name: LMPDRI
        description: LMPDRI
        bitOffset: 24
        bitWidth: 8
interrupts:
  - name: ETH
    description: Ethernet global interrupt
  - name: ETH_WKUP
    description: Ethernet wakeup through EXTI
addressBlocks:
  - offset: 0
    size: 3039
    usage: registers
