/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENET_PHY_CTRL_EX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file ENET_PHY_CTRL_EX.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for ENET_PHY_CTRL_EX
 *
 * CMSIS Peripheral Access Layer for ENET_PHY_CTRL_EX
 */

#if !defined(ENET_PHY_CTRL_EX_H_)
#define ENET_PHY_CTRL_EX_H_                      /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENET_PHY_CTRL_EX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_CTRL_EX_Peripheral_Access_Layer ENET_PHY_CTRL_EX Peripheral Access Layer
 * @{
 */

/** ENET_PHY_CTRL_EX - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[276];
  __IO uint16_t GLOBAL_CTRL_EX_0;                  /**< PHY Global Extra Control, offset: 0x114 */
       uint8_t RESERVED_1[2];
  __IO uint16_t GLOBAL_CTRL_EX_1;                  /**< PHY Global Extra Control 1, offset: 0x118 */
       uint8_t RESERVED_2[2];
  __IO uint16_t GLOBAL_CTRL_EX_2;                  /**< PHY Global Extra Control 2, offset: 0x11C */
       uint8_t RESERVED_3[2];
  __IO uint16_t GLOBAL_CTRL_EX_3;                  /**< PHY Global Extra Control 3, offset: 0x120 */
       uint8_t RESERVED_4[2];
  __IO uint16_t GLOBAL_CTRL_EX_4;                  /**< PHY Global Extra Control 4, offset: 0x124 */
       uint8_t RESERVED_5[2];
  __IO uint16_t GLOBAL_CTRL_EX_5;                  /**< PHY Global Extra Control 5, offset: 0x128 */
       uint8_t RESERVED_6[130946];
  __IO uint16_t MPLLA_CTRL_EX_0;                   /**< MPLLA Extra Control, offset: 0x200AC */
       uint8_t RESERVED_7[2];
  __IO uint16_t MPLLA_CTRL_EX_1;                   /**< MPLLA Extra Control 1, offset: 0x200B0 */
       uint8_t RESERVED_8[2];
  __IO uint16_t MPLLA_CTRL_EX_2;                   /**< MPLLA Extra Control 2, offset: 0x200B4 */
       uint8_t RESERVED_9[131062];
  __IO uint16_t MPLLB_CTRL_EX_0;                   /**< MPLLB Extra Control, offset: 0x400AC */
       uint8_t RESERVED_10[2];
  __IO uint16_t MPLLB_CTRL_EX_1;                   /**< MPLLB Extra Control 1, offset: 0x400B0 */
       uint8_t RESERVED_11[2];
  __IO uint16_t MPLLB_CTRL_EX_2;                   /**< MPLLB Extra Control 2, offset: 0x400B4 */
       uint8_t RESERVED_12[132434];
  __IO uint16_t LANE0_CTRL_EX_0;                   /**< Lane 0 Extra Control, offset: 0x60608 */
       uint8_t RESERVED_13[2];
  __IO uint16_t LANE0_CTRL_EX_1;                   /**< Lane 0 Extra Control 1, offset: 0x6060C */
       uint8_t RESERVED_14[2];
  __IO uint16_t LANE0_CTRL_EX_2;                   /**< Lane 0 Extra Control 2, offset: 0x60610 */
       uint8_t RESERVED_15[2];
  __IO uint16_t LANE0_CTRL_EX_3;                   /**< Lane 0 Extra Control 3, offset: 0x60614 */
       uint8_t RESERVED_16[2];
  __IO uint16_t LANE0_CTRL_EX_4;                   /**< Lane 0 Extra Control 4, offset: 0x60618 */
       uint8_t RESERVED_17[2];
  __IO uint16_t MAC_ADAPTER_0_ERROR_EVENT;         /**< Error Event for FIFO, offset: 0x6061C */
} ENET_PHY_CTRL_EX_Type;

/* ----------------------------------------------------------------------------
   -- ENET_PHY_CTRL_EX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_CTRL_EX_Register_Masks ENET_PHY_CTRL_EX Register Masks
 * @{
 */

/*! @name GLOBAL_CTRL_EX_0 - PHY Global Extra Control */
/*! @{ */

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SRAM_BYPASS_MASK (0x1U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SRAM_BYPASS_SHIFT (0U)
/*! PHY_SRAM_BYPASS - SRAM bypass
 *  0b0..No bypass
 *  0b1..Bypass
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SRAM_BYPASS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SRAM_BYPASS_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SRAM_BYPASS_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS0_SEL_MASK (0x10U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS0_SEL_SHIFT (4U)
/*! XPCS0_SEL - PCS0 Select
 *  0b0..No select
 *  0b1..Selects PCS0
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS0_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS0_SEL_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS0_SEL_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS1_SEL_MASK (0x20U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS1_SEL_SHIFT (5U)
/*! XPCS1_SEL - PCS1 Select
 *  0b0..No select
 *  0b1..Selects PCS1
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS1_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS1_SEL_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_XPCS1_SEL_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLA_SEL_MASK (0x40U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLA_SEL_SHIFT (6U)
/*! MPLLA_SEL - MPLLA Select
 *  0b0..No select
 *  0b1..Selects MPLLA
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLA_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLA_SEL_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLA_SEL_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLB_SEL_MASK (0x80U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLB_SEL_SHIFT (7U)
/*! MPLLB_SEL - MPLLB Select
 *  0b0..No select
 *  0b1..Selects MPLLB
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLB_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLB_SEL_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_MPLLB_SEL_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SUP_MISC_MASK (0xFF00U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SUP_MISC_SHIFT (8U)
/*! PHY_SUP_MISC - Support Miscellaneous Controls */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SUP_MISC(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SUP_MISC_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_0_PHY_SUP_MISC_MASK)
/*! @} */

/*! @name GLOBAL_CTRL_EX_1 - PHY Global Extra Control 1 */
/*! @{ */

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_FLYOVER_EN_MASK (0x1U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_FLYOVER_EN_SHIFT (0U)
/*! PHY_TEST_FLYOVER_EN - Enable Flyover Test Mode
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_FLYOVER_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_FLYOVER_EN_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_FLYOVER_EN_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_STOP_CLK_EN_MASK (0x10U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_STOP_CLK_EN_SHIFT (4U)
/*! PHY_TEST_STOP_CLK_EN - Stop Clock Test Mode Enable */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_STOP_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_STOP_CLK_EN_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_1_PHY_TEST_STOP_CLK_EN_MASK)
/*! @} */

/*! @name GLOBAL_CTRL_EX_2 - PHY Global Extra Control 2 */
/*! @{ */

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_2_PHY_TXDN_TERM_OFFSET_MASK (0x1FFU)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_2_PHY_TXDN_TERM_OFFSET_SHIFT (0U)
/*! PHY_TXDN_TERM_OFFSET - Offset for TX Down Termination */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_2_PHY_TXDN_TERM_OFFSET(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_2_PHY_TXDN_TERM_OFFSET_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_2_PHY_TXDN_TERM_OFFSET_MASK)
/*! @} */

/*! @name GLOBAL_CTRL_EX_3 - PHY Global Extra Control 3 */
/*! @{ */

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_3_PHY_TXUP_TERM_OFFSET_MASK (0x1FFU)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_3_PHY_TXUP_TERM_OFFSET_SHIFT (0U)
/*! PHY_TXUP_TERM_OFFSET - Offset for TX Up Termination */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_3_PHY_TXUP_TERM_OFFSET(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_3_PHY_TXUP_TERM_OFFSET_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_3_PHY_TXUP_TERM_OFFSET_MASK)
/*! @} */

/*! @name GLOBAL_CTRL_EX_4 - PHY Global Extra Control 4 */
/*! @{ */

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_VPH_NOMINAL_MASK (0x3U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_VPH_NOMINAL_SHIFT (0U)
/*! PHY_VPH_NOMINAL - VPH Nominal Selection
 *  0b00..Reserved
 *  0b01..Reserved
 *  0b10..1.5 V
 *  0b11..1.8 V
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_VPH_NOMINAL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_VPH_NOMINAL_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_VPH_NOMINAL_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PCS_PWR_STABLE_MASK (0x100U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PCS_PWR_STABLE_SHIFT (8U)
/*! PHY_PCS_PWR_STABLE - Power Stable for Raw PCS
 *  0b0..Not stable
 *  0b1..Stable
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PCS_PWR_STABLE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PCS_PWR_STABLE_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PCS_PWR_STABLE_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_MODE_EN_MASK (0x400U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_MODE_EN_SHIFT (10U)
/*! PHY_PG_MODE_EN - Power Gating Support Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_MODE_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_MODE_EN_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_MODE_EN_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_RESET_MASK (0x1000U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_RESET_SHIFT (12U)
/*! PHY_PG_RESET - Power Gated Reset
 *  0b0..No reset
 *  0b1..Reset
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_RESET(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_RESET_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PG_RESET_MASK)

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PMA_PWR_STABLE_MASK (0x4000U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PMA_PWR_STABLE_SHIFT (14U)
/*! PHY_PMA_PWR_STABLE - Power Stable for PMA
 *  0b0..Not stable
 *  0b1..Stable
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PMA_PWR_STABLE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PMA_PWR_STABLE_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_4_PHY_PMA_PWR_STABLE_MASK)
/*! @} */

/*! @name GLOBAL_CTRL_EX_5 - PHY Global Extra Control 5 */
/*! @{ */

#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_5_PHY_REF_CLKDET_EN_MASK (0x1U)
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_5_PHY_REF_CLKDET_EN_SHIFT (0U)
/*! PHY_REF_CLKDET_EN - Enable Reference Clock Detection
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_5_PHY_REF_CLKDET_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_5_PHY_REF_CLKDET_EN_SHIFT)) & ENET_PHY_CTRL_EX_GLOBAL_CTRL_EX_5_PHY_REF_CLKDET_EN_MASK)
/*! @} */

/*! @name MPLLA_CTRL_EX_0 - MPLLA Extra Control */
/*! @{ */

#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_FORCE_EN_MASK (0x1U)
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_FORCE_EN_SHIFT (0U)
/*! PHY_MPLLA_FORCE_EN - MPLLA Force Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_FORCE_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_FORCE_EN_SHIFT)) & ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_FORCE_EN_MASK)

#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_RECAL_BANK_SEL_MASK (0x6U)
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_RECAL_BANK_SEL_SHIFT (1U)
/*! PHY_MPLLA_RECAL_BANK_SEL - MPLLA Re-Calibration Bank Select */
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_RECAL_BANK_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_RECAL_BANK_SEL_SHIFT)) & ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_RECAL_BANK_SEL_MASK)

#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_TX_CLK_DIV_MASK (0x18U)
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_TX_CLK_DIV_SHIFT (3U)
/*! PHY_MPLLA_TX_CLK_DIV - MPLLA TX Clock Divider
 *  0b00..DIV1
 *  0b01..DIV2
 *  0b10..DIV4
 *  0b11..DIV1 (duplicate state)
 */
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_TX_CLK_DIV(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_TX_CLK_DIV_SHIFT)) & ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_PHY_MPLLA_TX_CLK_DIV_MASK)

#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_MPLLA_CFG_DRIVER_MASK (0xF00U)
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_MPLLA_CFG_DRIVER_SHIFT (8U)
/*! MPLLA_CFG_DRIVER - MPLLLA Configuration Driver
 *  0b0000..PCS0
 *  0b0001..PCS1
 */
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_MPLLA_CFG_DRIVER(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_MPLLA_CFG_DRIVER_SHIFT)) & ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_MPLLA_CFG_DRIVER_MASK)

#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_WHOAMI_MASK (0xF000U)
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_WHOAMI_SHIFT (12U)
/*! WHOAMI - WHOAMI Field
 *  0b0000..Lane 0
 *  0b0001..Lane 1
 */
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_WHOAMI(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_WHOAMI_SHIFT)) & ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_0_WHOAMI_MASK)
/*! @} */

/*! @name MPLLA_CTRL_EX_1 - MPLLA Extra Control 1 */
/*! @{ */

#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_1_PHY_MPLLA_SSC_FREQ_CNT_INIT_MASK (0xFFFU)
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_1_PHY_MPLLA_SSC_FREQ_CNT_INIT_SHIFT (0U)
/*! PHY_MPLLA_SSC_FREQ_CNT_INIT - MPLLA SSC Frequency Counter Initialization */
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_1_PHY_MPLLA_SSC_FREQ_CNT_INIT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_1_PHY_MPLLA_SSC_FREQ_CNT_INIT_SHIFT)) & ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_1_PHY_MPLLA_SSC_FREQ_CNT_INIT_MASK)
/*! @} */

/*! @name MPLLA_CTRL_EX_2 - MPLLA Extra Control 2 */
/*! @{ */

#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_FREQ_CNT_PEAK_MASK (0xFFU)
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_FREQ_CNT_PEAK_SHIFT (0U)
/*! PHY_MPLLA_SSC_FREQ_CNT_PEAK - MPLLA SSC Frequency Counter Peak */
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_FREQ_CNT_PEAK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_FREQ_CNT_PEAK_SHIFT)) & ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_FREQ_CNT_PEAK_MASK)

#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_UP_SPREAD_MASK (0x100U)
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_UP_SPREAD_SHIFT (8U)
/*! PHY_MPLLA_SSC_UP_SPREAD - MPLLA SSC Up Spread Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_UP_SPREAD(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_UP_SPREAD_SHIFT)) & ENET_PHY_CTRL_EX_MPLLA_CTRL_EX_2_PHY_MPLLA_SSC_UP_SPREAD_MASK)
/*! @} */

/*! @name MPLLB_CTRL_EX_0 - MPLLB Extra Control */
/*! @{ */

#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_FORCE_EN_MASK (0x1U)
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_FORCE_EN_SHIFT (0U)
/*! PHY_MPLLB_FORCE_EN - MPLLB Force Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_FORCE_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_FORCE_EN_SHIFT)) & ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_FORCE_EN_MASK)

#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_RECAL_BANK_SEL_MASK (0x6U)
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_RECAL_BANK_SEL_SHIFT (1U)
/*! PHY_MPLLB_RECAL_BANK_SEL - MPLLB Re-Calibration Bank Select */
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_RECAL_BANK_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_RECAL_BANK_SEL_SHIFT)) & ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_RECAL_BANK_SEL_MASK)

#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_TX_CLK_DIV_MASK (0x18U)
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_TX_CLK_DIV_SHIFT (3U)
/*! PHY_MPLLB_TX_CLK_DIV - MPLLB TX Clock Divider
 *  0b00..DIV1
 *  0b01..DIV2
 *  0b10..DIV4
 *  0b11..DIV1 (duplicate state)
 */
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_TX_CLK_DIV(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_TX_CLK_DIV_SHIFT)) & ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_PHY_MPLLB_TX_CLK_DIV_MASK)

#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_MPLLB_CFG_DRIVER_MASK (0xF00U)
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_MPLLB_CFG_DRIVER_SHIFT (8U)
/*! MPLLB_CFG_DRIVER - MPLLLB Configuration Driver
 *  0b0000..PCS0
 *  0b0001..PCS1
 */
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_MPLLB_CFG_DRIVER(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_MPLLB_CFG_DRIVER_SHIFT)) & ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_MPLLB_CFG_DRIVER_MASK)

#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_WHOAMI_MASK (0xF000U)
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_WHOAMI_SHIFT (12U)
/*! WHOAMI - WHOAMI Field
 *  0b0000..Lane 0
 *  0b0001..Lane 1
 */
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_WHOAMI(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_WHOAMI_SHIFT)) & ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_0_WHOAMI_MASK)
/*! @} */

/*! @name MPLLB_CTRL_EX_1 - MPLLB Extra Control 1 */
/*! @{ */

#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_1_PHY_MPLLB_SSC_FREQ_CNT_INIT_MASK (0xFFFU)
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_1_PHY_MPLLB_SSC_FREQ_CNT_INIT_SHIFT (0U)
/*! PHY_MPLLB_SSC_FREQ_CNT_INIT - MPLLB SSC Frequency Counter Initialization */
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_1_PHY_MPLLB_SSC_FREQ_CNT_INIT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_1_PHY_MPLLB_SSC_FREQ_CNT_INIT_SHIFT)) & ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_1_PHY_MPLLB_SSC_FREQ_CNT_INIT_MASK)
/*! @} */

/*! @name MPLLB_CTRL_EX_2 - MPLLB Extra Control 2 */
/*! @{ */

#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_FREQ_CNT_PEAK_MASK (0xFFU)
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_FREQ_CNT_PEAK_SHIFT (0U)
/*! PHY_MPLLB_SSC_FREQ_CNT_PEAK - MPLLA SSC Frequency Counter Peak */
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_FREQ_CNT_PEAK(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_FREQ_CNT_PEAK_SHIFT)) & ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_FREQ_CNT_PEAK_MASK)

#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_UP_SPREAD_MASK (0x100U)
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_UP_SPREAD_SHIFT (8U)
/*! PHY_MPLLB_SSC_UP_SPREAD - MPLLA SSC Up Spread Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_UP_SPREAD(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_UP_SPREAD_SHIFT)) & ENET_PHY_CTRL_EX_MPLLB_CTRL_EX_2_PHY_MPLLB_SSC_UP_SPREAD_MASK)
/*! @} */

/*! @name LANE0_CTRL_EX_0 - Lane 0 Extra Control */
/*! @{ */

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_IN_PROG_MASK (0x1U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_IN_PROG_SHIFT (0U)
/*! PHY_RX_ADAPT_IN_PROG - PHY RX Adaptation in Prog
 *  0b0..No retain
 *  0b1..Retain in the current mode
 */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_IN_PROG(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_IN_PROG_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_IN_PROG_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_MODE_MASK (0x30U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_MODE_SHIFT (4U)
/*! PHY_RX_ADAPT_MODE - RX Adaptation Mode Select */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_MODE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_MODE_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_MODE_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_SEL_MASK (0x100U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_SEL_SHIFT (8U)
/*! PHY_RX_ADAPT_SEL - Select Storage Bank for RX Adaptation */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_SEL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_SEL_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_0_PHY_RX_ADAPT_SEL_MASK)
/*! @} */

/*! @name LANE0_CTRL_EX_1 - Lane 0 Extra Control 1 */
/*! @{ */

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_PPM_MAX_MASK (0x1FU)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_PPM_MAX_SHIFT (0U)
/*! PHY_RX_CDR_PPM_MAX - Maximum Allowed PPM on the RX CDR Clock */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_PPM_MAX(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_PPM_MAX_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_PPM_MAX_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_FREQBAND_MASK (0xC0U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_FREQBAND_SHIFT (6U)
/*! PHY_RX_CDR_VCO_FREQBAND - RX CDR VCO Frequency Band */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_FREQBAND(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_FREQBAND_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_FREQBAND_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_STEP_CTRL_MASK (0x100U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_STEP_CTRL_SHIFT (8U)
/*! PHY_RX_CDR_VCO_STEP_CTRL - RX CDR VCO Step Control */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_STEP_CTRL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_STEP_CTRL_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_STEP_CTRL_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_TEMP_COMP_EN_MASK (0x1000U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_TEMP_COMP_EN_SHIFT (12U)
/*! PHY_RX_CDR_VCO_TEMP_COMP_EN - RX CDR Temperature Compensation Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_TEMP_COMP_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_TEMP_COMP_EN_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_1_PHY_RX_CDR_VCO_TEMP_COMP_EN_MASK)
/*! @} */

/*! @name LANE0_CTRL_EX_2 - Lane 0 Extra Control 2 */
/*! @{ */

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DELTA_IQ_MASK (0xFU)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DELTA_IQ_SHIFT (0U)
/*! PHY_RX_DELTA_IQ - IQ Offset Value */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DELTA_IQ(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DELTA_IQ_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DELTA_IQ_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DFE_BYPASS_MASK (0x10U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DFE_BYPASS_SHIFT (4U)
/*! PHY_RX_DFE_BYPASS - RX DFE By-Pass Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DFE_BYPASS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DFE_BYPASS_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_DFE_BYPASS_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_MARGIN_IQ_MASK (0x7F00U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_MARGIN_IQ_SHIFT (8U)
/*! PHY_RX_MARGIN_IQ - Value for RX IQ Margining */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_MARGIN_IQ(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_MARGIN_IQ_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_2_PHY_RX_MARGIN_IQ_MASK)
/*! @} */

/*! @name LANE0_CTRL_EX_3 - Lane 0 Extra Control 3 */
/*! @{ */

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_TERM_OFFSET_MASK (0x1FU)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_TERM_OFFSET_SHIFT (0U)
/*! PHY_RX_TERM_OFFSET - Offset for RX Termination */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_TERM_OFFSET(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_TERM_OFFSET_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_TERM_OFFSET_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_MISC_MASK (0xFF00U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_MISC_SHIFT (8U)
/*! PHY_RX_MISC - RX Miscellaneous Controls */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_MISC(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_MISC_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_3_PHY_RX_MISC_MASK)
/*! @} */

/*! @name LANE0_CTRL_EX_4 - Lane 0 Extra Control 4 */
/*! @{ */

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX0_INVERT_MASK (0x1U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX0_INVERT_SHIFT (0U)
/*! PHY_TX0_INVERT - PHY TX0 Invert */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX0_INVERT(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX0_INVERT_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX0_INVERT_MASK)

#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX_MISC_MASK (0xFF00U)
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX_MISC_SHIFT (8U)
/*! PHY_TX_MISC - TX Miscellaneous Controls */
#define ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX_MISC(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX_MISC_SHIFT)) & ENET_PHY_CTRL_EX_LANE0_CTRL_EX_4_PHY_TX_MISC_MASK)
/*! @} */

/*! @name MAC_ADAPTER_0_ERROR_EVENT - Error Event for FIFO */
/*! @{ */

#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_RX_FIFO_OVF_MASK (0x1U)
#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_RX_FIFO_OVF_SHIFT (0U)
/*! SGMII_RX_FIFO_OVF - FIFO Overflow for SGMII RX Path
 *  0b0..No event
 *  0b1..Overflow detected
 */
#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_RX_FIFO_OVF(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_RX_FIFO_OVF_SHIFT)) & ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_RX_FIFO_OVF_MASK)

#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_TX_FIFO_UDF_MASK (0x10U)
#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_TX_FIFO_UDF_SHIFT (4U)
/*! SGMII_TX_FIFO_UDF - FIFO Underflow for SGMII TX Path
 *  0b0..No event
 *  0b1..Underflow detected
 */
#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_TX_FIFO_UDF(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_TX_FIFO_UDF_SHIFT)) & ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_SGMII_TX_FIFO_UDF_MASK)

#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_MAC_SOFT_RST_MASK (0x100U)
#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_MAC_SOFT_RST_SHIFT (8U)
/*! MAC_SOFT_RST - MAC Adpater Soft Reset
 *  0b0..No reset
 *  0b1..Reset
 */
#define ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_MAC_SOFT_RST(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_MAC_SOFT_RST_SHIFT)) & ENET_PHY_CTRL_EX_MAC_ADAPTER_0_ERROR_EVENT_MAC_SOFT_RST_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENET_PHY_CTRL_EX_Register_Masks */


/*!
 * @}
 */ /* end of group ENET_PHY_CTRL_EX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* ENET_PHY_CTRL_EX_H_ */

