m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ROG/Desktop/25_Fall/ECE241_Digital_Systems/Wayout(1982)_FPGA/test/trig_test
vrom_async
Z1 !s110 1762789247
!i10b 1
!s100 KUGeSeEi=h^kYLmFUC6921
IiU9EfaU<^9k_P?KNlncCA3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1762788722
8rom_async.v
From_async.v
L0 5
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1762789247.000000
!s107 rom_async.v|
!s90 -reportprogress|300|rom_async.v|
!i113 1
Z5 tCvgOpt 0
vsine_lut_360
Z6 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R1
!i10b 1
!s100 SlXcc;nOf[0TlKOhN]RjQ2
Ic?4Fg[LC7`:[RF6DcBh_j1
R2
Z7 !s105 sine_lut_360_sv_unit
S1
R0
Z8 w1762788720
Z9 8sine_lut_360.sv
Z10 Fsine_lut_360.sv
L0 5
R3
r1
!s85 0
31
R4
Z11 !s107 sine_lut_360.sv|
Z12 !s90 -reportprogress|300|sine_lut_360.sv|
!i113 1
R5
vsine_table
R6
R1
!i10b 1
!s100 Y`:GBlKC3L;z4UPcf0OW;1
IhRYQ19LJ<T44B^h<M6:d[2
R2
R7
S1
R0
R8
R9
R10
L0 74
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
vtb_sine_lut_360
R1
!i10b 1
!s100 FX[<8DAaPKGoSFA?j0@Fm2
I8bD236IU?Xihhgacf9g_n2
R2
R0
w1762788828
8tb_sine_lut_360.v
Ftb_sine_lut_360.v
L0 4
R3
r1
!s85 0
31
R4
!s107 tb_sine_lut_360.v|
!s90 -reportprogress|300|tb_sine_lut_360.v|
!i113 1
R5
