#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 27 14:59:07 2024
# Process ID: 14636
# Current directory: C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.runs/synth_1
# Command line: vivado.exe -log sseg_x4_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sseg_x4_top.tcl
# Log file: C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.runs/synth_1/sseg_x4_top.vds
# Journal file: C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sseg_x4_top.tcl -notrace
Command: synth_design -top sseg_x4_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12952 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 572.949 ; gain = 241.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sseg_x4_top' [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/sseg_x4_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_selector' [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:23]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_selector' (2#1) [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'segment_display' [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/segment_display.v:23]
WARNING: [Synth 8-3848] Net an in module/entity segment_display does not have driver. [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/segment_display.v:26]
INFO: [Synth 8-6155] done synthesizing module 'segment_display' (3#1) [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/segment_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4_top' (4#1) [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/sseg_x4_top.v:23]
WARNING: [Synth 8-3331] design segment_display has unconnected port an[3]
WARNING: [Synth 8-3331] design segment_display has unconnected port an[2]
WARNING: [Synth 8-3331] design segment_display has unconnected port an[1]
WARNING: [Synth 8-3331] design segment_display has unconnected port an[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 646.582 ; gain = 315.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 646.582 ; gain = 315.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 646.582 ; gain = 315.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'digit_sel_reg' [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 646.582 ; gain = 315.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digit_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sseg_x4_top has port dp driven by constant 1
WARNING: [Synth 8-3332] Sequential element (selector1/digit_sel_reg[3]) is unused and will be removed from module sseg_x4_top.
WARNING: [Synth 8-3332] Sequential element (selector1/digit_sel_reg[2]) is unused and will be removed from module sseg_x4_top.
WARNING: [Synth 8-3332] Sequential element (selector1/digit_sel_reg[1]) is unused and will be removed from module sseg_x4_top.
WARNING: [Synth 8-3332] Sequential element (selector1/digit_sel_reg[0]) is unused and will be removed from module sseg_x4_top.
WARNING: [Synth 8-3332] Sequential element (selector1/seg_reg[3]) is unused and will be removed from module sseg_x4_top.
WARNING: [Synth 8-3332] Sequential element (selector1/seg_reg[2]) is unused and will be removed from module sseg_x4_top.
WARNING: [Synth 8-3332] Sequential element (selector1/seg_reg[1]) is unused and will be removed from module sseg_x4_top.
WARNING: [Synth 8-3332] Sequential element (selector1/seg_reg[0]) is unused and will be removed from module sseg_x4_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 791.523 ; gain = 460.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 795.844 ; gain = 464.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 795.844 ; gain = 464.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |     7|
|7     |LUT6   |     4|
|8     |FDRE   |    21|
|9     |IBUF   |    18|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |    80|
|2     |  clock1    |clk_gen        |    25|
|3     |  selector1 |digit_selector |    19|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 795.859 ; gain = 464.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 905.824 ; gain = 598.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ianse/OneDrive/Documents/SCHOOL/Winter 24/ECEN 340/integrator/vivado_integrator/integrator.runs/synth_1/sseg_x4_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sseg_x4_top_utilization_synth.rpt -pb sseg_x4_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 14:59:23 2024...
