
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components

design:      sb_1__1_
die area:    ( 0 0 ) ( 672585 683305 )
trackPts:    12
defvias:     4
#components: 35769
#terminals:  86
#snets:      2
#nets:       272

reading guide ...

#guides:     2054
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
#unique instances = 29

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 207198
mcon shape region query size = 528
met1 shape region query size = 74640
via shape region query size = 4392
met2 shape region query size = 2237
via2 shape region query size = 4392
met3 shape region query size = 2239
via3 shape region query size = 4392
met4 shape region query size = 1148
via4 shape region query size = 41
met5 shape region query size = 52


start pin access
  complete 26 pins
  complete 23 unique inst patterns
  complete 395 groups
Expt1 runtime (pin-level access point gen): 0.26072
Expt2 runtime (design-level access pattern gen): 0.0305385
#scanned instances     = 35769
#unique  instances     = 29
#stdCellGenAp          = 264
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 157
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 827
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 40.62 (MB), peak = 44.63 (MB)

post process guides ...
GCELLGRID X -1 DO 99 STEP 6900 ;
GCELLGRID Y -1 DO 97 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 462
mcon guide region query size = 0
met1 guide region query size = 429
via guide region query size = 0
met2 guide region query size = 336
via2 guide region query size = 0
met3 guide region query size = 138
via3 guide region query size = 0
met4 guide region query size = 4
via4 guide region query size = 0
met5 guide region query size = 2

init gr pin query ...


start track assignment
Done with 802 vertical wires in 2 frboxes and 569 horizontal wires in 2 frboxes.
Done with 119 vertical wires in 2 frboxes and 65 horizontal wires in 2 frboxes.

complete track assignment
cpu time = 00:00:07, elapsed time = 00:00:03, memory = 46.48 (MB), peak = 173.33 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/02-09_20-36//results/routing/sb_1__1_.def.ref at line 2.


start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 46.54 (MB), peak = 173.33 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 63.34 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 66.89 (MB)
    completing 30% with 217 violations
    elapsed time = 00:00:00, memory = 63.52 (MB)
    completing 40% with 217 violations
    elapsed time = 00:00:01, memory = 63.16 (MB)
    completing 50% with 217 violations
    elapsed time = 00:00:02, memory = 71.84 (MB)
    completing 60% with 252 violations
    elapsed time = 00:00:02, memory = 62.81 (MB)
    completing 70% with 252 violations
    elapsed time = 00:00:02, memory = 68.05 (MB)
    completing 80% with 258 violations
    elapsed time = 00:00:03, memory = 61.99 (MB)
    completing 90% with 258 violations
    elapsed time = 00:00:03, memory = 69.18 (MB)
    completing 100% with 210 violations
    elapsed time = 00:00:04, memory = 54.98 (MB)
  number of violations = 305
cpu time = 00:00:14, elapsed time = 00:00:04, memory = 410.86 (MB), peak = 410.95 (MB)
total wire length = 28395 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1770 um
total wire length on LAYER met2 = 11705 um
total wire length on LAYER met3 = 13069 um
total wire length on LAYER met4 = 1304 um
total wire length on LAYER met5 = 546 um
total number of vias = 1526
up-via summary (total 1526):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     709
           met2     158
           met3       4
           met4       4
-----------------------
                   1526


start 1st optimization iteration ...
    completing 10% with 305 violations
    elapsed time = 00:00:00, memory = 417.23 (MB)
    completing 20% with 305 violations
    elapsed time = 00:00:00, memory = 421.35 (MB)
    completing 30% with 303 violations
    elapsed time = 00:00:00, memory = 415.53 (MB)
    completing 40% with 303 violations
    elapsed time = 00:00:01, memory = 421.38 (MB)
    completing 50% with 303 violations
    elapsed time = 00:00:01, memory = 430.64 (MB)
    completing 60% with 289 violations
    elapsed time = 00:00:03, memory = 418.99 (MB)
    completing 70% with 289 violations
    elapsed time = 00:00:03, memory = 420.22 (MB)
    completing 80% with 274 violations
    elapsed time = 00:00:04, memory = 417.00 (MB)
    completing 90% with 274 violations
    elapsed time = 00:00:04, memory = 422.53 (MB)
    completing 100% with 195 violations
    elapsed time = 00:00:05, memory = 408.36 (MB)
  number of violations = 195
cpu time = 00:00:14, elapsed time = 00:00:05, memory = 408.36 (MB), peak = 433.62 (MB)
total wire length = 28479 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 1719 um
total wire length on LAYER met2 = 11735 um
total wire length on LAYER met3 = 13155 um
total wire length on LAYER met4 = 1317 um
total wire length on LAYER met5 = 548 um
total number of vias = 1575
up-via summary (total 1575):

-----------------------
 FR_MASTERSLICE       0
            li1     655
           met1     752
           met2     160
           met3       4
           met4       4
-----------------------
                   1575


start 2nd optimization iteration ...
    completing 10% with 195 violations
    elapsed time = 00:00:00, memory = 414.08 (MB)
    completing 20% with 195 violations
    elapsed time = 00:00:00, memory = 425.00 (MB)
    completing 30% with 211 violations
    elapsed time = 00:00:01, memory = 406.33 (MB)
    completing 40% with 211 violations
    elapsed time = 00:00:01, memory = 418.95 (MB)
    completing 50% with 211 violations
    elapsed time = 00:00:01, memory = 427.62 (MB)
    completing 60% with 196 violations
    elapsed time = 00:00:02, memory = 418.45 (MB)
    completing 70% with 196 violations
    elapsed time = 00:00:03, memory = 420.93 (MB)
    completing 80% with 228 violations
    elapsed time = 00:00:03, memory = 413.46 (MB)
    completing 90% with 228 violations
    elapsed time = 00:00:03, memory = 422.08 (MB)
    completing 100% with 213 violations
    elapsed time = 00:00:04, memory = 413.04 (MB)
  number of violations = 213
cpu time = 00:00:10, elapsed time = 00:00:04, memory = 413.04 (MB), peak = 433.62 (MB)
total wire length = 28470 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1708 um
total wire length on LAYER met2 = 11745 um
total wire length on LAYER met3 = 13151 um
total wire length on LAYER met4 = 1317 um
total wire length on LAYER met5 = 548 um
total number of vias = 1558
up-via summary (total 1558):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     743
           met2     156
           met3       4
           met4       4
-----------------------
                   1558


start 3rd optimization iteration ...
    completing 10% with 213 violations
    elapsed time = 00:00:00, memory = 421.98 (MB)
    completing 20% with 213 violations
    elapsed time = 00:00:01, memory = 423.79 (MB)
    completing 30% with 184 violations
    elapsed time = 00:00:01, memory = 424.75 (MB)
    completing 40% with 184 violations
    elapsed time = 00:00:02, memory = 421.00 (MB)
    completing 50% with 184 violations
    elapsed time = 00:00:02, memory = 419.52 (MB)
    completing 60% with 157 violations
    elapsed time = 00:00:03, memory = 418.19 (MB)
    completing 70% with 157 violations
    elapsed time = 00:00:04, memory = 426.52 (MB)
    completing 80% with 117 violations
    elapsed time = 00:00:04, memory = 421.00 (MB)
    completing 90% with 117 violations
    elapsed time = 00:00:04, memory = 432.48 (MB)
    completing 100% with 31 violations
    elapsed time = 00:00:05, memory = 416.98 (MB)
  number of violations = 31
cpu time = 00:00:19, elapsed time = 00:00:05, memory = 416.98 (MB), peak = 433.62 (MB)
total wire length = 28489 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1927 um
total wire length on LAYER met2 = 11773 um
total wire length on LAYER met3 = 12889 um
total wire length on LAYER met4 = 1351 um
total wire length on LAYER met5 = 548 um
total number of vias = 1745
up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     810
           met2     252
           met3      28
           met4       4
-----------------------
                   1745


start 4th optimization iteration ...
    completing 10% with 31 violations
    elapsed time = 00:00:00, memory = 415.98 (MB)
    completing 20% with 31 violations
    elapsed time = 00:00:00, memory = 417.20 (MB)
    completing 30% with 29 violations
    elapsed time = 00:00:00, memory = 413.49 (MB)
    completing 40% with 29 violations
    elapsed time = 00:00:00, memory = 414.96 (MB)
    completing 50% with 29 violations
    elapsed time = 00:00:00, memory = 414.91 (MB)
    completing 60% with 22 violations
    elapsed time = 00:00:00, memory = 407.68 (MB)
    completing 70% with 22 violations
    elapsed time = 00:00:01, memory = 423.16 (MB)
    completing 80% with 11 violations
    elapsed time = 00:00:01, memory = 414.89 (MB)
    completing 90% with 11 violations
    elapsed time = 00:00:01, memory = 417.17 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 414.93 (MB)
  number of violations = 0
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 414.93 (MB), peak = 433.62 (MB)
total wire length = 28495 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 2009 um
total wire length on LAYER met2 = 11772 um
total wire length on LAYER met3 = 12810 um
total wire length on LAYER met4 = 1353 um
total wire length on LAYER met5 = 548 um
total number of vias = 1781
up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     834
           met2     260
           met3      32
           met4       4
-----------------------
                   1781


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 414.64 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 414.60 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 414.26 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 414.37 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 414.61 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 414.54 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 414.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 413.88 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 414.66 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 414.70 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:00, memory = 414.70 (MB), peak = 433.62 (MB)
total wire length = 28495 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 2009 um
total wire length on LAYER met2 = 11772 um
total wire length on LAYER met3 = 12810 um
total wire length on LAYER met4 = 1353 um
total wire length on LAYER met5 = 548 um
total number of vias = 1781
up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     834
           met2     260
           met3      32
           met4       4
-----------------------
                   1781


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 414.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 414.33 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.98 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 414.24 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 414.32 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 414.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.99 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 414.16 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 414.22 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 414.14 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 414.14 (MB), peak = 433.62 (MB)
total wire length = 28495 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 2009 um
total wire length on LAYER met2 = 11772 um
total wire length on LAYER met3 = 12810 um
total wire length on LAYER met4 = 1353 um
total wire length on LAYER met5 = 548 um
total number of vias = 1781
up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     834
           met2     260
           met3      32
           met4       4
-----------------------
                   1781


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.98 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.96 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.99 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.91 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 414.00 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.91 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:01, memory = 413.96 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 414.00 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 413.99 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 414.00 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 414.00 (MB), peak = 433.62 (MB)
total wire length = 28495 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 2009 um
total wire length on LAYER met2 = 11772 um
total wire length on LAYER met3 = 12810 um
total wire length on LAYER met4 = 1353 um
total wire length on LAYER met5 = 548 um
total number of vias = 1781
up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     834
           met2     260
           met3      32
           met4       4
-----------------------
                   1781


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.98 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.91 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.93 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.88 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.88 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.88 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.99 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 413.93 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 413.93 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 413.97 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 413.97 (MB), peak = 433.62 (MB)
total wire length = 28495 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 2009 um
total wire length on LAYER met2 = 11772 um
total wire length on LAYER met3 = 12810 um
total wire length on LAYER met4 = 1353 um
total wire length on LAYER met5 = 548 um
total number of vias = 1781
up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     834
           met2     260
           met3      32
           met4       4
-----------------------
                   1781


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.96 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.91 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.99 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.98 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.91 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.93 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.96 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 413.88 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 414.07 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 413.95 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 413.95 (MB), peak = 433.62 (MB)
total wire length = 28495 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 2009 um
total wire length on LAYER met2 = 11772 um
total wire length on LAYER met3 = 12810 um
total wire length on LAYER met4 = 1353 um
total wire length on LAYER met5 = 548 um
total number of vias = 1781
up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     834
           met2     260
           met3      32
           met4       4
-----------------------
                   1781


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 413.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 413.93 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 413.98 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 413.96 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 413.93 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 413.95 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 413.99 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:01, memory = 414.04 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 414.95 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 413.93 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:01, memory = 413.93 (MB), peak = 433.62 (MB)
total wire length = 28495 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 2009 um
total wire length on LAYER met2 = 11772 um
total wire length on LAYER met3 = 12810 um
total wire length on LAYER met4 = 1353 um
total wire length on LAYER met5 = 548 um
total number of vias = 1781
up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     834
           met2     260
           met3      32
           met4       4
-----------------------
                   1781


complete detail routing
total wire length = 28495 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 2009 um
total wire length on LAYER met2 = 11772 um
total wire length on LAYER met3 = 12810 um
total wire length on LAYER met4 = 1353 um
total wire length on LAYER met5 = 548 um
total number of vias = 1781
up-via summary (total 1781):

-----------------------
 FR_MASTERSLICE       0
            li1     651
           met1     834
           met2     260
           met3      32
           met4       4
-----------------------
                   1781

cpu time = 00:01:31, elapsed time = 00:00:29, memory = 413.93 (MB), peak = 433.62 (MB)

post processing ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file /openLANE_flow/designs/sb_1__1_/runs/02-09_20-36//results/routing/sb_1__1_.def.ref at line 2.


Runtime taken (hrt): 34.8772
