$date
	Sat Oct 29 04:03:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_2 $end
$var wire 16 ! data_out [15:0] $end
$var reg 1 " clk $end
$var reg 16 # data_in [15:0] $end
$var reg 1 $ rst $end
$var reg 4 % select [3:0] $end
$scope module _main $end
$var wire 1 & clk $end
$var wire 16 ' data_in [15:0] $end
$var wire 1 ( rst $end
$var wire 4 ) select [3:0] $end
$var wire 2 * tmp [1:0] $end
$var reg 16 + data_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b11 *
bx )
x(
bx '
0&
bx %
x$
bx #
0"
bx !
$end
#1
1"
1&
#2
0"
0&
1$
1(
#3
1"
1&
#4
0"
0&
b11 %
b11 )
b1100100000001 #
b1100100000001 '
0$
0(
#5
b10001100100000 +
b10001100100000 !
1"
1&
#6
0"
0&
b10 %
b10 )
b1001011110001011 #
b1001011110001011 '
#7
b1110010111100010 +
b1110010111100010 !
1"
1&
#8
0"
0&
b100 %
b100 )
b1000110001001 #
b1000110001001 '
#9
b1001000100011000 +
b1001000100011000 !
1"
1&
#10
0"
0&
b1101100100011101 #
b1101100100011101 '
#11
b1101110110010001 +
b1101110110010001 !
1"
1&
#12
0"
0&
#13
1"
1&
#14
0"
0&
#15
1"
1&
#16
0"
0&
#17
1"
1&
#18
0"
0&
#19
1"
1&
#20
0"
0&
