{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686690224828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686690224828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 00:03:44 2023 " "Processing started: Wed Jun 14 00:03:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686690224828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686690224828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE446_PROJECT -c EE446_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE446_PROJECT -c EE446_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686690224829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686690225341 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PHT.v(14) " "Verilog HDL information at PHT.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "PHT.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/PHT.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686690225411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pht.v 1 1 " "Found 1 design units, including 1 entities, in source file pht.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHT " "Found entity 1: PHT" {  } { { "PHT.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/PHT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghr.v 1 1 " "Found 1 design units, including 1 entities, in source file ghr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GHR " "Found entity 1: GHR" {  } { { "GHR.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/GHR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btb.v 1 1 " "Found 1 design units, including 1 entities, in source file btb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTB " "Found entity 1: BTB" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule " "Found entity 1: topmodule" {  } { { "topmodule.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_sync_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file register_sync_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_sync_rw " "Found entity 1: Register_sync_rw" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Register_sync_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/PCLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Instruction_memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_control.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_control " "Found entity 1: Decoder_control" {  } { { "Decoder_control.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Decoder_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constgen.v 1 1 " "Found 1 design units, including 1 entities, in source file constgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConstGen " "Found entity 1: ConstGen" {  } { { "ConstGen.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ConstGen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.v 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ConditionalLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ALUDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_register " "Found entity 1: fetch_register" {  } { { "fetch_register.bdf" "" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/fetch_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_register " "Found entity 1: decode_register" {  } { { "decode_register.bdf" "" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/decode_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file execute_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 execute_register " "Found entity 1: execute_register" {  } { { "execute_register.bdf" "" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/execute_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpredictor.v 1 1 " "Found 1 design units, including 1 entities, in source file branchpredictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "BranchPredictor.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BranchPredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_register " "Found entity 1: memory_register" {  } { { "memory_register.bdf" "" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/memory_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file writeback_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_register " "Found entity 1: writeback_register" {  } { { "writeback_register.bdf" "" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/writeback_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsrcselect_m.v 1 1 " "Found 1 design units, including 1 entities, in source file pcsrcselect_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSrcSelect_m " "Found entity 1: PCSrcSelect_m" {  } { { "PCSrcSelect_m.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/PCSrcSelect_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnit.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/HazardUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file branch_predictor_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor_unit " "Found entity 1: branch_predictor_unit" {  } { { "branch_predictor_unit.bdf" "" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/branch_predictor_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686690225553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686690225553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shifter shifter.v(13) " "Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module \"shifter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shifter.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/shifter.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1686690225568 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(24) " "Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ALU.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1686690225578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmodule " "Elaborating entity \"topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686690225647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit HazardUnit:hazardUnit " "Elaborating entity \"HazardUnit\" for hierarchy \"HazardUnit:hazardUnit\"" {  } { { "topmodule.v" "hazardUnit" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "topmodule.v" "datapath" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath\|ALU:inst15 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath\|ALU:inst15\"" {  } { { "datapath.bdf" "inst15" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 200 3984 4272 344 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 datapath:datapath\|Mux_4to1:inst16 " "Elaborating entity \"Mux_4to1\" for hierarchy \"datapath:datapath\|Mux_4to1:inst16\"" {  } { { "datapath.bdf" "inst16" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 88 2864 3168 232 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_register datapath:datapath\|execute_register:execute " "Elaborating entity \"execute_register\" for hierarchy \"datapath:datapath\|execute_register:execute\"" {  } { { "datapath.bdf" "execute" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 512 2024 2336 704 "execute" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw datapath:datapath\|execute_register:execute\|Register_sync_rw:execute_regExtImm " "Elaborating entity \"Register_sync_rw\" for hierarchy \"datapath:datapath\|execute_register:execute\|Register_sync_rw:execute_regExtImm\"" {  } { { "execute_register.bdf" "execute_regExtImm" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/execute_register.bdf" { { 856 896 1168 968 "execute_regExtImm" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw datapath:datapath\|execute_register:execute\|Register_sync_rw:execute_regWA3E " "Elaborating entity \"Register_sync_rw\" for hierarchy \"datapath:datapath\|execute_register:execute\|Register_sync_rw:execute_regWA3E\"" {  } { { "execute_register.bdf" "execute_regWA3E" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/execute_register.bdf" { { 712 896 1168 824 "execute_regWA3E" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender datapath:datapath\|Extender:inst8 " "Elaborating entity \"Extender\" for hierarchy \"datapath:datapath\|Extender:inst8\"" {  } { { "datapath.bdf" "inst8" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 760 1168 1344 840 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_register datapath:datapath\|decode_register:decode " "Elaborating entity \"decode_register\" for hierarchy \"datapath:datapath\|decode_register:decode\"" {  } { { "datapath.bdf" "decode" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 128 568 824 256 "decode" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory datapath:datapath\|Instruction_memory:inst5 " "Elaborating entity \"Instruction_memory\" for hierarchy \"datapath:datapath\|Instruction_memory:inst5\"" {  } { { "datapath.bdf" "inst5" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 160 96 416 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_register datapath:datapath\|fetch_register:fetch " "Elaborating entity \"fetch_register\" for hierarchy \"datapath:datapath\|fetch_register:fetch\"" {  } { { "datapath.bdf" "fetch" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 144 -248 -16 272 "fetch" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder datapath:datapath\|Adder:PCPlus4 " "Elaborating entity \"Adder\" for hierarchy \"datapath:datapath\|Adder:PCPlus4\"" {  } { { "datapath.bdf" "PCPlus4" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 360 40 328 440 "PCPlus4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstGen datapath:datapath\|ConstGen:inst10 " "Elaborating entity \"ConstGen\" for hierarchy \"datapath:datapath\|ConstGen:inst10\"" {  } { { "datapath.bdf" "inst10" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 376 -176 -24 456 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_register datapath:datapath\|writeback_register:writeback " "Elaborating entity \"writeback_register\" for hierarchy \"datapath:datapath\|writeback_register:writeback\"" {  } { { "datapath.bdf" "writeback" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 472 5840 6176 632 "writeback" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple datapath:datapath\|writeback_register:writeback\|Register_simple:writeback_regALUOutM " "Elaborating entity \"Register_simple\" for hierarchy \"datapath:datapath\|writeback_register:writeback\|Register_simple:writeback_regALUOutM\"" {  } { { "writeback_register.bdf" "writeback_regALUOutM" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/writeback_register.bdf" { { 648 984 1256 760 "writeback_regALUOutM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple datapath:datapath\|writeback_register:writeback\|Register_simple:writeback_regWA3W " "Elaborating entity \"Register_simple\" for hierarchy \"datapath:datapath\|writeback_register:writeback\|Register_simple:writeback_regWA3W\"" {  } { { "writeback_register.bdf" "writeback_regWA3W" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/writeback_register.bdf" { { 912 984 1256 1024 "writeback_regWA3W" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_register datapath:datapath\|memory_register:memory " "Elaborating entity \"memory_register\" for hierarchy \"datapath:datapath\|memory_register:memory\"" {  } { { "datapath.bdf" "memory" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 464 4512 4856 624 "memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory datapath:datapath\|Memory:inst17 " "Elaborating entity \"Memory\" for hierarchy \"datapath:datapath\|Memory:inst17\"" {  } { { "datapath.bdf" "inst17" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 184 5256 5576 296 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file datapath:datapath\|Register_file:inst1 " "Elaborating entity \"Register_file\" for hierarchy \"datapath:datapath\|Register_file:inst1\"" {  } { { "datapath.bdf" "inst1" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 224 1512 1784 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4to16 datapath:datapath\|Register_file:inst1\|Decoder_4to16:dec " "Elaborating entity \"Decoder_4to16\" for hierarchy \"datapath:datapath\|Register_file:inst1\|Decoder_4to16:dec\"" {  } { { "Register_file.v" "dec" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16to1 datapath:datapath\|Register_file:inst1\|Mux_16to1:mux_0 " "Elaborating entity \"Mux_16to1\" for hierarchy \"datapath:datapath\|Register_file:inst1\|Mux_16to1:mux_0\"" {  } { { "Register_file.v" "mux_0" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Register_file.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 datapath:datapath\|Mux_2to1:inst11 " "Elaborating entity \"Mux_2to1\" for hierarchy \"datapath:datapath\|Mux_2to1:inst11\"" {  } { { "datapath.bdf" "inst11" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 480 1520 1824 592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 datapath:datapath\|Mux_2to1:inst6 " "Elaborating entity \"Mux_2to1\" for hierarchy \"datapath:datapath\|Mux_2to1:inst6\"" {  } { { "datapath.bdf" "inst6" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 408 1088 1392 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstGen datapath:datapath\|ConstGen:inst7 " "Elaborating entity \"ConstGen\" for hierarchy \"datapath:datapath\|ConstGen:inst7\"" {  } { { "datapath.bdf" "inst7" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 528 1048 1200 608 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstGen.v(4) " "Verilog HDL assignment warning at ConstGen.v(4): truncated value with size 32 to match size of target (4)" {  } { { "ConstGen.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ConstGen.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686690225882 "|topmodule|datapath:datapath|ConstGen:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstGen datapath:datapath\|ConstGen:inst3 " "Elaborating entity \"ConstGen\" for hierarchy \"datapath:datapath\|ConstGen:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { -80 904 1056 0 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ConstGen.v(4) " "Verilog HDL assignment warning at ConstGen.v(4): truncated value with size 32 to match size of target (4)" {  } { { "ConstGen.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ConstGen.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686690225885 "|topmodule|datapath:datapath|ConstGen:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:datapath\|shifter:inst14 " "Elaborating entity \"shifter\" for hierarchy \"datapath:datapath\|shifter:inst14\"" {  } { { "datapath.bdf" "inst14" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/datapath.bdf" { { 368 3664 3936 480 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 64 to match size of target (32)" {  } { { "shifter.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686690225889 "|topmodule|datapath:datapath|shifter:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic ConditionalLogic:conditionalLogic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"ConditionalLogic:conditionalLogic\"" {  } { { "topmodule.v" "conditionalLogic" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ConditionalLogic:conditionalLogic\|ConditionCheck:conditionCheck " "Elaborating entity \"ConditionCheck\" for hierarchy \"ConditionalLogic:conditionalLogic\|ConditionCheck:conditionCheck\"" {  } { { "ConditionalLogic.v" "conditionCheck" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ConditionalLogic.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw ConditionalLogic:conditionalLogic\|Register_sync_rw:r1 " "Elaborating entity \"Register_sync_rw\" for hierarchy \"ConditionalLogic:conditionalLogic\|Register_sync_rw:r1\"" {  } { { "ConditionalLogic.v" "r1" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/ConditionalLogic.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_control Decoder_control:decoder_control " "Elaborating entity \"Decoder_control\" for hierarchy \"Decoder_control:decoder_control\"" {  } { { "topmodule.v" "decoder_control" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder Decoder_control:decoder_control\|ALUDecoder:ALUdecoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"Decoder_control:decoder_control\|ALUDecoder:ALUdecoder\"" {  } { { "Decoder_control.v" "ALUdecoder" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Decoder_control.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic Decoder_control:decoder_control\|PCLogic:pclogic " "Elaborating entity \"PCLogic\" for hierarchy \"Decoder_control:decoder_control\|PCLogic:pclogic\"" {  } { { "Decoder_control.v" "pclogic" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Decoder_control.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder Decoder_control:decoder_control\|MainDecoder:mainDecoder " "Elaborating entity \"MainDecoder\" for hierarchy \"Decoder_control:decoder_control\|MainDecoder:mainDecoder\"" {  } { { "Decoder_control.v" "mainDecoder" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/Decoder_control.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor_unit branch_predictor_unit:branch_predictor_unit " "Elaborating entity \"branch_predictor_unit\" for hierarchy \"branch_predictor_unit:branch_predictor_unit\"" {  } { { "topmodule.v" "branch_predictor_unit" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHT branch_predictor_unit:branch_predictor_unit\|PHT:inst3 " "Elaborating entity \"PHT\" for hierarchy \"branch_predictor_unit:branch_predictor_unit\|PHT:inst3\"" {  } { { "branch_predictor_unit.bdf" "inst3" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/branch_predictor_unit.bdf" { { 160 568 848 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 PHT.v(29) " "Verilog HDL assignment warning at PHT.v(29): truncated value with size 3 to match size of target (1)" {  } { { "PHT.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/PHT.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686690225912 "|topmodule|branch_predictor_unit:branch_predictor_unit|PHT:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GHR branch_predictor_unit:branch_predictor_unit\|GHR:inst1 " "Elaborating entity \"GHR\" for hierarchy \"branch_predictor_unit:branch_predictor_unit\|GHR:inst1\"" {  } { { "branch_predictor_unit.bdf" "inst1" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/branch_predictor_unit.bdf" { { 264 192 360 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTB branch_predictor_unit:branch_predictor_unit\|BTB:inst " "Elaborating entity \"BTB\" for hierarchy \"branch_predictor_unit:branch_predictor_unit\|BTB:inst\"" {  } { { "branch_predictor_unit.bdf" "inst" { Schematic "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/branch_predictor_unit.bdf" { { 376 568 872 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225915 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache0 BTB.v(35) " "Verilog HDL Always Construct warning at BTB.v(35): variable \"cache0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225918 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache1 BTB.v(35) " "Verilog HDL Always Construct warning at BTB.v(35): variable \"cache1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225918 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache2 BTB.v(35) " "Verilog HDL Always Construct warning at BTB.v(35): variable \"cache2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225918 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache0 BTB.v(39) " "Verilog HDL Always Construct warning at BTB.v(39): variable \"cache0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225918 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache0 BTB.v(42) " "Verilog HDL Always Construct warning at BTB.v(42): variable \"cache0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225918 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache1 BTB.v(45) " "Verilog HDL Always Construct warning at BTB.v(45): variable \"cache1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache1 BTB.v(48) " "Verilog HDL Always Construct warning at BTB.v(48): variable \"cache1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache2 BTB.v(51) " "Verilog HDL Always Construct warning at BTB.v(51): variable \"cache2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache2 BTB.v(54) " "Verilog HDL Always Construct warning at BTB.v(54): variable \"cache2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastUsedID BTB.v(28) " "Verilog HDL Always Construct warning at BTB.v(28): inferring latch(es) for variable \"lastUsedID\", which holds its previous value in one or more paths through the always construct" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hit BTB.v(28) " "Verilog HDL Always Construct warning at BTB.v(28): inferring latch(es) for variable \"hit\", which holds its previous value in one or more paths through the always construct" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BTA BTB.v(28) " "Verilog HDL Always Construct warning at BTB.v(28): inferring latch(es) for variable \"BTA\", which holds its previous value in one or more paths through the always construct" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache0 BTB.v(65) " "Verilog HDL Always Construct warning at BTB.v(65): variable \"cache0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache1 BTB.v(66) " "Verilog HDL Always Construct warning at BTB.v(66): variable \"cache1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache2 BTB.v(67) " "Verilog HDL Always Construct warning at BTB.v(67): variable \"cache2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225919 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache0 BTB.v(71) " "Verilog HDL Always Construct warning at BTB.v(71): variable \"cache0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache1 BTB.v(72) " "Verilog HDL Always Construct warning at BTB.v(72): variable \"cache1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache2 BTB.v(73) " "Verilog HDL Always Construct warning at BTB.v(73): variable \"cache2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache0 BTB.v(79) " "Verilog HDL Always Construct warning at BTB.v(79): variable \"cache0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache1 BTB.v(80) " "Verilog HDL Always Construct warning at BTB.v(80): variable \"cache1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache0 BTB.v(92) " "Verilog HDL Always Construct warning at BTB.v(92): variable \"cache0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cache1 BTB.v(93) " "Verilog HDL Always Construct warning at BTB.v(93): variable \"cache1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluBranchAddress BTB.v(94) " "Verilog HDL Always Construct warning at BTB.v(94): variable \"aluBranchAddress\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pcOfAluBranchAddressReg BTB.v(94) " "Verilog HDL Always Construct warning at BTB.v(94): variable \"pcOfAluBranchAddressReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cache0 BTB.v(61) " "Verilog HDL Always Construct warning at BTB.v(61): inferring latch(es) for variable \"cache0\", which holds its previous value in one or more paths through the always construct" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cache1 BTB.v(61) " "Verilog HDL Always Construct warning at BTB.v(61): inferring latch(es) for variable \"cache1\", which holds its previous value in one or more paths through the always construct" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cache2 BTB.v(61) " "Verilog HDL Always Construct warning at BTB.v(61): inferring latch(es) for variable \"cache2\", which holds its previous value in one or more paths through the always construct" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp0 BTB.v(61) " "Verilog HDL Always Construct warning at BTB.v(61): inferring latch(es) for variable \"temp0\", which holds its previous value in one or more paths through the always construct" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp1 BTB.v(61) " "Verilog HDL Always Construct warning at BTB.v(61): inferring latch(es) for variable \"temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686690225920 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[0\] BTB.v(69) " "Inferred latch for \"cache2\[0\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[1\] BTB.v(69) " "Inferred latch for \"cache2\[1\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[2\] BTB.v(69) " "Inferred latch for \"cache2\[2\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[3\] BTB.v(69) " "Inferred latch for \"cache2\[3\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[4\] BTB.v(69) " "Inferred latch for \"cache2\[4\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[5\] BTB.v(69) " "Inferred latch for \"cache2\[5\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[6\] BTB.v(69) " "Inferred latch for \"cache2\[6\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[7\] BTB.v(69) " "Inferred latch for \"cache2\[7\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[8\] BTB.v(69) " "Inferred latch for \"cache2\[8\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[9\] BTB.v(69) " "Inferred latch for \"cache2\[9\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[10\] BTB.v(69) " "Inferred latch for \"cache2\[10\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[11\] BTB.v(69) " "Inferred latch for \"cache2\[11\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[12\] BTB.v(69) " "Inferred latch for \"cache2\[12\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[13\] BTB.v(69) " "Inferred latch for \"cache2\[13\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[14\] BTB.v(69) " "Inferred latch for \"cache2\[14\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[15\] BTB.v(69) " "Inferred latch for \"cache2\[15\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225921 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[16\] BTB.v(69) " "Inferred latch for \"cache2\[16\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[17\] BTB.v(69) " "Inferred latch for \"cache2\[17\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[18\] BTB.v(69) " "Inferred latch for \"cache2\[18\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[19\] BTB.v(69) " "Inferred latch for \"cache2\[19\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[20\] BTB.v(69) " "Inferred latch for \"cache2\[20\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[21\] BTB.v(69) " "Inferred latch for \"cache2\[21\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[22\] BTB.v(69) " "Inferred latch for \"cache2\[22\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[23\] BTB.v(69) " "Inferred latch for \"cache2\[23\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[24\] BTB.v(69) " "Inferred latch for \"cache2\[24\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[25\] BTB.v(69) " "Inferred latch for \"cache2\[25\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[26\] BTB.v(69) " "Inferred latch for \"cache2\[26\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[27\] BTB.v(69) " "Inferred latch for \"cache2\[27\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[28\] BTB.v(69) " "Inferred latch for \"cache2\[28\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[29\] BTB.v(69) " "Inferred latch for \"cache2\[29\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[30\] BTB.v(69) " "Inferred latch for \"cache2\[30\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[31\] BTB.v(69) " "Inferred latch for \"cache2\[31\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[32\] BTB.v(69) " "Inferred latch for \"cache2\[32\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[33\] BTB.v(69) " "Inferred latch for \"cache2\[33\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225922 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[34\] BTB.v(69) " "Inferred latch for \"cache2\[34\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[35\] BTB.v(69) " "Inferred latch for \"cache2\[35\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[36\] BTB.v(69) " "Inferred latch for \"cache2\[36\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[37\] BTB.v(69) " "Inferred latch for \"cache2\[37\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[38\] BTB.v(69) " "Inferred latch for \"cache2\[38\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache2\[39\] BTB.v(69) " "Inferred latch for \"cache2\[39\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[0\] BTB.v(69) " "Inferred latch for \"cache1\[0\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[1\] BTB.v(69) " "Inferred latch for \"cache1\[1\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[2\] BTB.v(69) " "Inferred latch for \"cache1\[2\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[3\] BTB.v(69) " "Inferred latch for \"cache1\[3\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[4\] BTB.v(69) " "Inferred latch for \"cache1\[4\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[5\] BTB.v(69) " "Inferred latch for \"cache1\[5\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[6\] BTB.v(69) " "Inferred latch for \"cache1\[6\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[7\] BTB.v(69) " "Inferred latch for \"cache1\[7\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[8\] BTB.v(69) " "Inferred latch for \"cache1\[8\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[9\] BTB.v(69) " "Inferred latch for \"cache1\[9\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[10\] BTB.v(69) " "Inferred latch for \"cache1\[10\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[11\] BTB.v(69) " "Inferred latch for \"cache1\[11\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225923 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[12\] BTB.v(69) " "Inferred latch for \"cache1\[12\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[13\] BTB.v(69) " "Inferred latch for \"cache1\[13\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[14\] BTB.v(69) " "Inferred latch for \"cache1\[14\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[15\] BTB.v(69) " "Inferred latch for \"cache1\[15\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[16\] BTB.v(69) " "Inferred latch for \"cache1\[16\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[17\] BTB.v(69) " "Inferred latch for \"cache1\[17\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[18\] BTB.v(69) " "Inferred latch for \"cache1\[18\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[19\] BTB.v(69) " "Inferred latch for \"cache1\[19\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[20\] BTB.v(69) " "Inferred latch for \"cache1\[20\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[21\] BTB.v(69) " "Inferred latch for \"cache1\[21\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[22\] BTB.v(69) " "Inferred latch for \"cache1\[22\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[23\] BTB.v(69) " "Inferred latch for \"cache1\[23\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[24\] BTB.v(69) " "Inferred latch for \"cache1\[24\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[25\] BTB.v(69) " "Inferred latch for \"cache1\[25\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[26\] BTB.v(69) " "Inferred latch for \"cache1\[26\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[27\] BTB.v(69) " "Inferred latch for \"cache1\[27\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[28\] BTB.v(69) " "Inferred latch for \"cache1\[28\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225924 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[29\] BTB.v(69) " "Inferred latch for \"cache1\[29\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[30\] BTB.v(69) " "Inferred latch for \"cache1\[30\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[31\] BTB.v(69) " "Inferred latch for \"cache1\[31\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[32\] BTB.v(69) " "Inferred latch for \"cache1\[32\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[33\] BTB.v(69) " "Inferred latch for \"cache1\[33\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[34\] BTB.v(69) " "Inferred latch for \"cache1\[34\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[35\] BTB.v(69) " "Inferred latch for \"cache1\[35\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[36\] BTB.v(69) " "Inferred latch for \"cache1\[36\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[37\] BTB.v(69) " "Inferred latch for \"cache1\[37\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[38\] BTB.v(69) " "Inferred latch for \"cache1\[38\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache1\[39\] BTB.v(69) " "Inferred latch for \"cache1\[39\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[0\] BTB.v(69) " "Inferred latch for \"cache0\[0\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[1\] BTB.v(69) " "Inferred latch for \"cache0\[1\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[2\] BTB.v(69) " "Inferred latch for \"cache0\[2\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[3\] BTB.v(69) " "Inferred latch for \"cache0\[3\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[4\] BTB.v(69) " "Inferred latch for \"cache0\[4\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225925 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[5\] BTB.v(69) " "Inferred latch for \"cache0\[5\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[6\] BTB.v(69) " "Inferred latch for \"cache0\[6\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[7\] BTB.v(69) " "Inferred latch for \"cache0\[7\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[8\] BTB.v(69) " "Inferred latch for \"cache0\[8\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[9\] BTB.v(69) " "Inferred latch for \"cache0\[9\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[10\] BTB.v(69) " "Inferred latch for \"cache0\[10\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[11\] BTB.v(69) " "Inferred latch for \"cache0\[11\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[12\] BTB.v(69) " "Inferred latch for \"cache0\[12\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[13\] BTB.v(69) " "Inferred latch for \"cache0\[13\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[14\] BTB.v(69) " "Inferred latch for \"cache0\[14\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[15\] BTB.v(69) " "Inferred latch for \"cache0\[15\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[16\] BTB.v(69) " "Inferred latch for \"cache0\[16\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[17\] BTB.v(69) " "Inferred latch for \"cache0\[17\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225926 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[18\] BTB.v(69) " "Inferred latch for \"cache0\[18\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[19\] BTB.v(69) " "Inferred latch for \"cache0\[19\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[20\] BTB.v(69) " "Inferred latch for \"cache0\[20\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[21\] BTB.v(69) " "Inferred latch for \"cache0\[21\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[22\] BTB.v(69) " "Inferred latch for \"cache0\[22\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[23\] BTB.v(69) " "Inferred latch for \"cache0\[23\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[24\] BTB.v(69) " "Inferred latch for \"cache0\[24\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[25\] BTB.v(69) " "Inferred latch for \"cache0\[25\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[26\] BTB.v(69) " "Inferred latch for \"cache0\[26\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[27\] BTB.v(69) " "Inferred latch for \"cache0\[27\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[28\] BTB.v(69) " "Inferred latch for \"cache0\[28\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[29\] BTB.v(69) " "Inferred latch for \"cache0\[29\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[30\] BTB.v(69) " "Inferred latch for \"cache0\[30\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[31\] BTB.v(69) " "Inferred latch for \"cache0\[31\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[32\] BTB.v(69) " "Inferred latch for \"cache0\[32\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[33\] BTB.v(69) " "Inferred latch for \"cache0\[33\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225927 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[34\] BTB.v(69) " "Inferred latch for \"cache0\[34\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[35\] BTB.v(69) " "Inferred latch for \"cache0\[35\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[36\] BTB.v(69) " "Inferred latch for \"cache0\[36\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[37\] BTB.v(69) " "Inferred latch for \"cache0\[37\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[38\] BTB.v(69) " "Inferred latch for \"cache0\[38\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache0\[39\] BTB.v(69) " "Inferred latch for \"cache0\[39\]\" at BTB.v(69)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[0\] BTB.v(35) " "Inferred latch for \"BTA\[0\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[1\] BTB.v(35) " "Inferred latch for \"BTA\[1\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[2\] BTB.v(35) " "Inferred latch for \"BTA\[2\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[3\] BTB.v(35) " "Inferred latch for \"BTA\[3\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[4\] BTB.v(35) " "Inferred latch for \"BTA\[4\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[5\] BTB.v(35) " "Inferred latch for \"BTA\[5\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[6\] BTB.v(35) " "Inferred latch for \"BTA\[6\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[7\] BTB.v(35) " "Inferred latch for \"BTA\[7\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[8\] BTB.v(35) " "Inferred latch for \"BTA\[8\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[9\] BTB.v(35) " "Inferred latch for \"BTA\[9\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225928 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[10\] BTB.v(35) " "Inferred latch for \"BTA\[10\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[11\] BTB.v(35) " "Inferred latch for \"BTA\[11\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[12\] BTB.v(35) " "Inferred latch for \"BTA\[12\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[13\] BTB.v(35) " "Inferred latch for \"BTA\[13\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[14\] BTB.v(35) " "Inferred latch for \"BTA\[14\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[15\] BTB.v(35) " "Inferred latch for \"BTA\[15\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[16\] BTB.v(35) " "Inferred latch for \"BTA\[16\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[17\] BTB.v(35) " "Inferred latch for \"BTA\[17\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[18\] BTB.v(35) " "Inferred latch for \"BTA\[18\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[19\] BTB.v(35) " "Inferred latch for \"BTA\[19\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[20\] BTB.v(35) " "Inferred latch for \"BTA\[20\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[21\] BTB.v(35) " "Inferred latch for \"BTA\[21\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[22\] BTB.v(35) " "Inferred latch for \"BTA\[22\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[23\] BTB.v(35) " "Inferred latch for \"BTA\[23\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[24\] BTB.v(35) " "Inferred latch for \"BTA\[24\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[25\] BTB.v(35) " "Inferred latch for \"BTA\[25\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[26\] BTB.v(35) " "Inferred latch for \"BTA\[26\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[27\] BTB.v(35) " "Inferred latch for \"BTA\[27\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225929 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[28\] BTB.v(35) " "Inferred latch for \"BTA\[28\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[29\] BTB.v(35) " "Inferred latch for \"BTA\[29\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[30\] BTB.v(35) " "Inferred latch for \"BTA\[30\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BTA\[31\] BTB.v(35) " "Inferred latch for \"BTA\[31\]\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit BTB.v(35) " "Inferred latch for \"hit\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastUsedID.100 BTB.v(35) " "Inferred latch for \"lastUsedID.100\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastUsedID.011 BTB.v(35) " "Inferred latch for \"lastUsedID.011\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastUsedID.010 BTB.v(35) " "Inferred latch for \"lastUsedID.010\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastUsedID.001 BTB.v(35) " "Inferred latch for \"lastUsedID.001\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastUsedID.000 BTB.v(35) " "Inferred latch for \"lastUsedID.000\" at BTB.v(35)" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686690225930 "|topmodule|branch_predictor_unit:branch_predictor_unit|BTB:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSrcSelect_m PCSrcSelect_m:pcSrcSelect_m " "Elaborating entity \"PCSrcSelect_m\" for hierarchy \"PCSrcSelect_m:pcSrcSelect_m\"" {  } { { "topmodule.v" "pcSrcSelect_m" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw Register_sync_rw:decode_BranchPredicted " "Elaborating entity \"Register_sync_rw\" for hierarchy \"Register_sync_rw:decode_BranchPredicted\"" {  } { { "topmodule.v" "decode_BranchPredicted" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Register_simple:execute_WA3D_valid " "Elaborating entity \"Register_simple\" for hierarchy \"Register_simple:execute_WA3D_valid\"" {  } { { "topmodule.v" "execute_WA3D_valid" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Register_simple:execute_FlagWriteD " "Elaborating entity \"Register_simple\" for hierarchy \"Register_simple:execute_FlagWriteD\"" {  } { { "topmodule.v" "execute_FlagWriteD" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Register_simple:execute_shamtD " "Elaborating entity \"Register_simple\" for hierarchy \"Register_simple:execute_shamtD\"" {  } { { "topmodule.v" "execute_shamtD" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686690225950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[0\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228806 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[1\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228807 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[2\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228807 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[3\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228807 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[4\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228807 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[5\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228808 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[6\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228808 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[7\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228808 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[8\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228808 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[9\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228808 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[10\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228808 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[11\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228809 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[12\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228809 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[13\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228809 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[14\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228809 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[15\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228809 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[16\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228809 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[17\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228810 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[18\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228810 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[19\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228810 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[20\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228810 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[21\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228810 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[22\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228811 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[23\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228811 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[24\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228811 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[25\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228811 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[26\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228811 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[27\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228811 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[28\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228812 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[29\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228812 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[30\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228812 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[31\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|BTA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\]" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228812 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[8\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228812 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[8\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228813 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[8\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228813 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[7\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228813 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[6\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228813 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[5\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228813 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[4\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228813 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[3\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228813 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[2\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228814 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[1\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228814 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[0\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228814 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228814 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[6\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228814 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[5\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228814 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[4\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228814 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[3\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228815 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[2\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228815 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[1\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228815 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[0\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228815 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[7\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228815 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[6\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228815 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[5\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228815 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[4\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228816 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[3\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228816 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[2\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228816 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[1\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228816 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[0\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228816 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[9\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228816 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[9\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228816 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[9\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228817 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[10\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228817 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[10\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228817 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[10\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228817 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[11\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228817 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[11\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228817 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[11\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228817 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[12\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228818 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[12\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228818 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[12\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228818 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[13\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228818 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[13\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228818 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[13\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228818 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[14\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228818 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[14\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228819 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[14\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228819 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[15\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228819 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[15\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228819 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[15\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228819 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[16\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228819 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[16\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228819 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[16\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228820 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[17\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228820 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[17\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228820 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[17\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228820 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[18\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228820 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[18\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228820 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[18\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228820 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[19\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228821 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[19\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228821 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[19\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228821 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[20\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228821 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[20\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228821 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[20\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228821 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[21\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228822 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[21\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228822 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[21\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228822 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[22\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228822 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[22\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228822 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[22\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228822 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[23\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228822 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[23\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228823 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[23\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228823 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[24\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228823 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[24\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228823 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[24\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228824 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[25\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228824 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[25\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228824 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[25\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228824 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[26\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228825 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[26\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228825 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[26\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228825 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[27\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228825 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[27\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228826 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[27\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228826 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[28\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228826 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[28\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228826 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[28\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228827 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[29\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228827 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[29\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228827 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[29\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228827 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[30\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228828 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[30\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228828 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[30\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228828 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[31\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228828 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[31\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228829 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[31\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228829 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[32\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228829 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[32\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228829 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[32\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228830 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[33\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228830 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[33\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228830 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[33\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228830 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[34\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228831 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[34\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228831 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[34\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228831 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[35\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228832 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[35\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228832 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[35\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228832 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[36\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228832 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[36\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228833 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[36\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228833 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[37\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228833 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[37\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228833 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[37\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228834 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[38\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228834 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[38\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228834 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[38\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228834 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[39\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache0\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.010_4718" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228835 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[39\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache2\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228835 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[39\] " "Latch branch_predictor_unit:branch_predictor_unit\|BTB:inst\|cache1\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696 " "Ports D and ENA on the latch are fed by the same signal branch_predictor_unit:branch_predictor_unit\|BTB:inst\|lastUsedID.100_4696" {  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 35 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686690228835 ""}  } { { "BTB.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/BTB.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686690228835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "StallE_o GND " "Pin \"StallE_o\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/topmodule.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686690230878 "|topmodule|StallE_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686690230878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686690231801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/output_files/EE446_PROJECT.map.smsg " "Generated suppressed messages file C:/Users/Melike/Documents/GitHub/Laboratory-Project---Pipelined-Processor-with-Hazard-Unit-and-Branch-Predictor/hdl/output_files/EE446_PROJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1686690232983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686690233348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686690233348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3379 " "Implemented 3379 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686690233818 ""} { "Info" "ICUT_CUT_TM_OPINS" "306 " "Implemented 306 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686690233818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3070 " "Implemented 3070 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686690233818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686690233818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 342 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 342 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686690233878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 00:03:53 2023 " "Processing ended: Wed Jun 14 00:03:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686690233878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686690233878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686690233878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686690233878 ""}
