DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "combine_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_combine"
elements [
]
mwi 0
uid 1456,0
)
(Instance
name "dual_port_ram_dual_clock_1"
duLibraryName "ddrif2_lib"
duName "dual_port_ram_dual_clock"
elements [
(GiElement
name "abits_g"
type "integer"
value "6"
)
(GiElement
name "dbits_g"
type "integer"
value "546"
)
]
mwi 0
uid 1582,0
)
(Instance
name "rx_ram_en_1"
duLibraryName "ddrif2_lib"
duName "ddrif2_rx_ram_en"
elements [
]
mwi 0
uid 1798,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hds\\ddrif2_rx_fifo\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hds\\ddrif2_rx_fifo\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hds\\ddrif2_rx_fifo"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hds\\ddrif2_rx_fifo"
)
(vvPair
variable "date"
value "24/01/2023"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "ddrif2_rx_fifo"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "01/24/23"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "13:12:55"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ddrif2_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/ddrif2_lib/designcheck"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/ddrif2_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "ddrif2_rx_fifo"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hds\\ddrif2_rx_fifo\\scm.bd"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_FDAS_3_DDR_FOP_FIX_PCIE\\ddrif2_lib\\hds\\ddrif2_rx_fifo\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fdas"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "13:12:56"
)
(vvPair
variable "unit"
value "ddrif2_rx_fifo"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 196,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "5000,29625,6500,30375"
)
(Line
uid 12,0
sl 0
ro 270
xt "6500,30000,7000,30000"
pts [
"6500,30000"
"7000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "1700,29500,4000,30500"
st "clk_in"
ju 2
blo "4000,30300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clk_in"
t "std_logic"
o 2
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-19000,12000,-18200"
st "clk_in        : std_logic"
)
)
*3 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-15000,14625,-13500,15375"
)
(Line
uid 40,0
sl 0
ro 270
xt "-13500,15000,-13000,15000"
pts [
"-13500,15000"
"-13000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "-20700,14500,-16000,15500"
st "ddr_data_in"
ju 2
blo "-16000,15300"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-15000,16625,-13500,17375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-13500,17000,-13000,17000"
pts [
"-13500,17000"
"-13000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "-20800,16500,-16000,17500"
st "ddr_addr_in"
ju 2
blo "-16000,17300"
tm "WireNameMgr"
)
)
)
*5 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 90
xt "61500,10625,63000,11375"
)
(Line
uid 96,0
sl 0
ro 90
xt "61000,11000,61500,11000"
pts [
"61500,11000"
"61000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "64000,10500,66200,11500"
st "raddr"
blo "64000,11300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 105,0
decl (Decl
n "raddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-15000,22000,-14200"
st "raddr         : std_logic_vector(5 DOWNTO 0)"
)
)
*7 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "5000,25625,6500,26375"
)
(Line
uid 110,0
sl 0
ro 270
xt "6500,26000,7000,26000"
pts [
"6500,26000"
"7000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "2100,25500,4000,26500"
st "valid"
ju 2
blo "4000,26300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 119,0
decl (Decl
n "valid"
t "std_logic"
o 9
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-13400,12000,-12600"
st "valid         : std_logic"
)
)
*9 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "-11000,10625,-9500,11375"
)
(Line
uid 124,0
sl 0
ro 270
xt "-9500,11000,-9000,11000"
pts [
"-9500,11000"
"-9000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "-14500,10500,-12000,11500"
st "waddr"
ju 2
blo "-12000,11300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 133,0
decl (Decl
n "waddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 10
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-12600,22000,-11800"
st "waddr         : std_logic_vector(5 DOWNTO 0)"
)
)
*11 (Grouping
uid 153,0
optionalChildren [
*12 (CommentText
uid 155,0
shape (Rectangle
uid 156,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,45000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 157,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,38200,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 158,0
shape (Rectangle
uid 159,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,44000,49000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 160,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,44000,48200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 161,0
shape (Rectangle
uid 162,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,45000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 163,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,46000,38200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 164,0
shape (Rectangle
uid 165,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,46000,28000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 166,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,46000,26300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 167,0
shape (Rectangle
uid 168,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,45000,65000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 169,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,45200,54600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 170,0
shape (Rectangle
uid 171,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,44000,65000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 172,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,44000,51000,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 173,0
shape (Rectangle
uid 174,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,44000,45000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 175,0
va (VaSet
fg "32768,0,0"
)
xt "31000,44500,38000,45500"
st "
Covnetics Timited
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 176,0
shape (Rectangle
uid 177,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,47000,28000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 178,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,47000,26300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 179,0
shape (Rectangle
uid 180,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,48000,28000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 181,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,48000,26900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 182,0
shape (Rectangle
uid 183,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,47000,45000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 184,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,47000,38800,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 154,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "24000,44000,65000,49000"
)
oxt "14000,66000,55000,71000"
)
*22 (PortIoIn
uid 613,0
shape (CompositeShape
uid 614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 615,0
sl 0
ro 90
xt "60500,13625,62000,14375"
)
(Line
uid 616,0
sl 0
ro 90
xt "60000,14000,60500,14000"
pts [
"60500,14000"
"60000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 617,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 618,0
va (VaSet
)
xt "63000,13500,66300,14500"
st "wait_req"
blo "63000,14300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 625,0
decl (Decl
n "wait_req"
t "std_logic"
o 11
suid 28,0
)
declText (MLText
uid 626,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-11800,12000,-11000"
st "wait_req      : std_logic"
)
)
*24 (Net
uid 750,0
decl (Decl
n "bo"
t "std_logic_vector"
b "(545 DOWNTO 0)"
o 17
suid 30,0
)
declText (MLText
uid 751,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-6000,26500,-5200"
st "signal bo            : std_logic_vector(545 DOWNTO 0)"
)
)
*25 (PortIoOut
uid 766,0
shape (CompositeShape
uid 767,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 768,0
sl 0
ro 270
xt "60500,18625,62000,19375"
)
(Line
uid 769,0
sl 0
ro 270
xt "60000,19000,60500,19000"
pts [
"60000,19000"
"60500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 770,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "63000,18500,68100,19500"
st "ddr_data_out"
blo "63000,19300"
tm "WireNameMgr"
)
)
)
*26 (PortIoOut
uid 772,0
shape (CompositeShape
uid 773,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 774,0
sl 0
ro 270
xt "60500,21625,62000,22375"
)
(Line
uid 775,0
sl 0
ro 270
xt "60000,22000,60500,22000"
pts [
"60000,22000"
"60500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 776,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 777,0
va (VaSet
)
xt "63000,21500,68200,22500"
st "ddr_addr_out"
blo "63000,22300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 794,0
decl (Decl
n "ddr_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 13
suid 33,0
)
declText (MLText
uid 795,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-10200,23000,-9400"
st "ddr_data_out  : std_logic_vector(511 DOWNTO 0)"
)
)
*28 (Net
uid 796,0
decl (Decl
n "ddr_addr_out"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 34,0
)
declText (MLText
uid 797,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-11000,22500,-10200"
st "ddr_addr_out  : std_logic_vector(31 DOWNTO 0)"
)
)
*29 (PortIoIn
uid 867,0
shape (CompositeShape
uid 868,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 869,0
sl 0
ro 90
xt "57500,29625,59000,30375"
)
(Line
uid 870,0
sl 0
ro 90
xt "57000,30000,57500,30000"
pts [
"57500,30000"
"57000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 871,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 872,0
va (VaSet
)
xt "60000,29500,62800,30500"
st "clk_ddr"
blo "60000,30300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 879,0
decl (Decl
n "clk_ddr"
t "std_logic"
o 1
suid 35,0
)
declText (MLText
uid 880,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-19800,12000,-19000"
st "clk_ddr       : std_logic"
)
)
*31 (Net
uid 1164,0
decl (Decl
n "ddr_data_in"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 4
suid 37,0
)
declText (MLText
uid 1165,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-17400,23000,-16600"
st "ddr_data_in   : std_logic_vector(511 DOWNTO 0)"
)
)
*32 (Net
uid 1166,0
decl (Decl
n "ai"
t "std_logic_vector"
b "(545 DOWNTO 0)"
o 16
suid 38,0
)
declText (MLText
uid 1167,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-6800,26500,-6000"
st "signal ai            : std_logic_vector(545 DOWNTO 0)"
)
)
*33 (Net
uid 1168,0
decl (Decl
n "ddr_addr_in"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 39,0
)
declText (MLText
uid 1169,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-18200,22500,-17400"
st "ddr_addr_in   : std_logic_vector(31 DOWNTO 0)"
)
)
*34 (PortIoIn
uid 1262,0
shape (CompositeShape
uid 1263,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1264,0
sl 0
ro 270
xt "-15000,18625,-13500,19375"
)
(Line
uid 1265,0
sl 0
ro 270
xt "-13500,19000,-13000,19000"
pts [
"-13500,19000"
"-13000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1266,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1267,0
va (VaSet
)
xt "-20900,18500,-16000,19500"
st "ddr_write_in"
ju 2
blo "-16000,19300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 1274,0
decl (Decl
n "ddr_write_in"
t "std_logic"
o 6
suid 40,0
)
declText (MLText
uid 1275,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-15800,12000,-15000"
st "ddr_write_in  : std_logic"
)
)
*36 (PortIoIn
uid 1276,0
shape (CompositeShape
uid 1277,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1278,0
sl 0
ro 270
xt "-15000,20625,-13500,21375"
)
(Line
uid 1279,0
sl 0
ro 270
xt "-13500,21000,-13000,21000"
pts [
"-13500,21000"
"-13000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1280,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1281,0
va (VaSet
)
xt "-20800,20500,-16000,21500"
st "ddr_read_in"
ju 2
blo "-16000,21300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 1288,0
decl (Decl
n "ddr_read_in"
t "std_logic"
o 5
suid 41,0
)
declText (MLText
uid 1289,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-16600,12000,-15800"
st "ddr_read_in   : std_logic"
)
)
*38 (PortIoOut
uid 1290,0
shape (CompositeShape
uid 1291,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1292,0
sl 0
ro 270
xt "61500,24625,63000,25375"
)
(Line
uid 1293,0
sl 0
ro 270
xt "61000,25000,61500,25000"
pts [
"61000,25000"
"61500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1294,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1295,0
va (VaSet
)
xt "64000,24500,69300,25500"
st "ddr_write_out"
blo "64000,25300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 1302,0
decl (Decl
n "ddr_write_out"
t "std_logic"
o 15
suid 42,0
)
declText (MLText
uid 1303,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-8600,12000,-7800"
st "ddr_write_out : std_logic"
)
)
*40 (PortIoOut
uid 1304,0
shape (CompositeShape
uid 1305,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1306,0
sl 0
ro 270
xt "61500,26625,63000,27375"
)
(Line
uid 1307,0
sl 0
ro 270
xt "61000,27000,61500,27000"
pts [
"61000,27000"
"61500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1308,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
)
xt "64000,26500,69200,27500"
st "ddr_read_out"
blo "64000,27300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 1316,0
decl (Decl
n "ddr_read_out"
t "std_logic"
o 14
suid 43,0
)
declText (MLText
uid 1317,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-9400,12000,-8600"
st "ddr_read_out  : std_logic"
)
)
*42 (SaComponent
uid 1456,0
optionalChildren [
*43 (CptPort
uid 1436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1437,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "7000,18625,7750,19375"
)
tg (CPTG
uid 1438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1439,0
va (VaSet
)
xt "1600,18500,6000,19500"
st "ai : (545:0)"
ju 2
blo "6000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ai"
t "std_logic_vector"
b "(545 DOWNTO 0)"
o 12
suid 1,0
)
)
)
*44 (CptPort
uid 1440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1441,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-4750,16625,-4000,17375"
)
tg (CPTG
uid 1442,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1443,0
va (VaSet
)
xt "-3000,16500,4800,17500"
st "ddr_addr_in : (31:0)"
blo "-3000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_addr_in"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 2,0
)
)
)
*45 (CptPort
uid 1444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1445,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-4750,14625,-4000,15375"
)
tg (CPTG
uid 1446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1447,0
va (VaSet
)
xt "-3000,14500,5100,15500"
st "ddr_data_in : (511:0)"
blo "-3000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_data_in"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 12
suid 3,0
)
)
)
*46 (CptPort
uid 1448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1449,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-4750,18625,-4000,19375"
)
tg (CPTG
uid 1450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1451,0
va (VaSet
)
xt "-3000,18500,1900,19500"
st "ddr_write_in"
blo "-3000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_write_in"
t "std_logic"
o 4
suid 4,0
)
)
)
*47 (CptPort
uid 1452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1453,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "-4750,20625,-4000,21375"
)
tg (CPTG
uid 1454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1455,0
va (VaSet
)
xt "-3000,20500,1800,21500"
st "ddr_read_in"
blo "-3000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_read_in"
t "std_logic"
o 5
suid 5,0
)
)
)
]
shape (Rectangle
uid 1457,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "-4000,13000,7000,25000"
)
oxt "15000,6000,26000,18000"
ttg (MlTextGroup
uid 1458,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 1459,0
va (VaSet
font "Arial,8,1"
)
xt "-1100,22000,3200,23000"
st "ddrif2_lib"
blo "-1100,22800"
tm "BdLibraryNameMgr"
)
*49 (Text
uid 1460,0
va (VaSet
font "Arial,8,1"
)
xt "-1100,23000,5500,24000"
st "ddrif2_combine"
blo "-1100,23800"
tm "CptNameMgr"
)
*50 (Text
uid 1461,0
va (VaSet
font "Arial,8,1"
)
xt "-1100,24000,3300,25000"
st "combine_1"
blo "-1100,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1462,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1463,0
text (MLText
uid 1464,0
va (VaSet
font "Courier New,8,0"
)
xt "-28000,14000,-28000,14000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1465,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-3750,23250,-2250,24750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*51 (SaComponent
uid 1582,0
optionalChildren [
*52 (CptPort
uid 1554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1555,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 1556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1557,0
va (VaSet
)
xt "16000,10500,17200,11500"
st "aa"
blo "16000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "aa"
t "std_logic_vector"
b "(abits_g-1 DOWNTO 0)"
o 10
suid 8,0
)
)
)
*53 (CptPort
uid 1558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1559,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 1560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1561,0
va (VaSet
)
xt "16000,29500,17800,30500"
st "aclk"
blo "16000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "aclk"
t "std_logic"
o 15
suid 9,0
)
)
)
*54 (CptPort
uid 1562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1563,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 1564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1565,0
va (VaSet
)
xt "16000,23500,17000,24500"
st "ai"
blo "16000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "ai"
t "std_logic_vector"
b "(dbits_g-1 DOWNTO 0)"
o 11
suid 10,0
)
)
)
*55 (CptPort
uid 1566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1567,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 1568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1569,0
va (VaSet
)
xt "16000,25500,18500,26500"
st "awren"
blo "16000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "awren"
t "std_logic"
o 12
suid 11,0
)
)
)
*56 (CptPort
uid 1570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1571,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "34000,10625,34750,11375"
)
tg (CPTG
uid 1572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1573,0
va (VaSet
)
xt "31800,10500,33000,11500"
st "ba"
ju 2
blo "33000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "ba"
t "std_logic_vector"
b "(abits_g-1 DOWNTO 0)"
o 13
suid 12,0
)
)
)
*57 (CptPort
uid 1574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1575,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "34000,29625,34750,30375"
)
tg (CPTG
uid 1576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1577,0
va (VaSet
)
xt "31200,29500,33000,30500"
st "bclk"
ju 2
blo "33000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "bclk"
t "std_logic"
o 16
suid 13,0
)
)
)
*58 (CptPort
uid 1578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1579,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "34000,19625,34750,20375"
)
tg (CPTG
uid 1580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1581,0
va (VaSet
)
xt "31800,19500,33000,20500"
st "bo"
ju 2
blo "33000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bo"
t "std_logic_vector"
b "(dbits_g-1 DOWNTO 0)"
o 14
suid 14,0
)
)
)
]
shape (Rectangle
uid 1583,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,10000,34000,35000"
)
oxt "15000,9000,34000,34000"
ttg (MlTextGroup
uid 1584,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 1585,0
va (VaSet
font "Arial,8,1"
)
xt "19050,26500,23350,27500"
st "ddrif2_lib"
blo "19050,27300"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 1586,0
va (VaSet
font "Arial,8,1"
)
xt "19050,27500,29950,28500"
st "dual_port_ram_dual_clock"
blo "19050,28300"
tm "CptNameMgr"
)
*61 (Text
uid 1587,0
va (VaSet
font "Arial,8,1"
)
xt "19050,28500,30750,29500"
st "dual_port_ram_dual_clock_1"
blo "19050,29300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1588,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1589,0
text (MLText
uid 1590,0
va (VaSet
font "Courier New,8,0"
)
xt "15000,8400,31500,10000"
st "abits_g = 6      ( integer )  
dbits_g = 546    ( integer )  "
)
header ""
)
elements [
(GiElement
name "abits_g"
type "integer"
value "6"
)
(GiElement
name "dbits_g"
type "integer"
value "546"
)
]
)
viewicon (ZoomableIcon
uid 1591,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "15250,33250,16750,34750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*62 (PortIoIn
uid 1725,0
shape (CompositeShape
uid 1726,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1727,0
sl 0
ro 270
xt "5000,41625,6500,42375"
)
(Line
uid 1728,0
sl 0
ro 270
xt "6500,42000,7000,42000"
pts [
"6500,42000"
"7000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1729,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1730,0
va (VaSet
)
xt "400,41500,4000,42500"
st "rst_ddr_n"
ju 2
blo "4000,42300"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 1737,0
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 8
suid 45,0
)
declText (MLText
uid 1738,0
va (VaSet
font "Courier New,8,0"
)
xt "-2000,-14200,12000,-13400"
st "rst_ddr_n     : std_logic"
)
)
*64 (SaComponent
uid 1798,0
optionalChildren [
*65 (CptPort
uid 1766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1767,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,19625,41000,20375"
)
tg (CPTG
uid 1768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1769,0
va (VaSet
)
xt "42000,19500,46600,20500"
st "bo : (545:0)"
blo "42000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "bo"
t "std_logic_vector"
b "(545 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*66 (CptPort
uid 1770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1771,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,22625,41000,23375"
)
tg (CPTG
uid 1772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1773,0
va (VaSet
)
xt "42000,22500,44800,23500"
st "clk_ddr"
blo "42000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 3
suid 2,0
)
)
)
*67 (CptPort
uid 1774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1775,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "53000,21625,53750,22375"
)
tg (CPTG
uid 1776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1777,0
va (VaSet
)
xt "43800,21500,52000,22500"
st "ddr_addr_out : (31:0)"
ju 2
blo "52000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_addr_out"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 3,0
)
)
)
*68 (CptPort
uid 1778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1779,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "53000,18625,53750,19375"
)
tg (CPTG
uid 1780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1781,0
va (VaSet
)
xt "43500,18500,52000,19500"
st "ddr_data_out : (511:0)"
ju 2
blo "52000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 6
suid 4,0
)
)
)
*69 (CptPort
uid 1782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1783,0
ro 270
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "53000,13625,53750,14375"
)
tg (CPTG
uid 1784,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1785,0
va (VaSet
)
xt "48700,13500,52000,14500"
st "wait_req"
ju 2
blo "52000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 4
suid 5,0
)
)
)
*70 (CptPort
uid 1786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1787,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "40250,24625,41000,25375"
)
tg (CPTG
uid 1788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1789,0
va (VaSet
)
xt "42000,24500,45600,25500"
st "rst_ddr_n"
blo "42000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 1
suid 6,0
)
)
)
*71 (CptPort
uid 1790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1791,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "53000,24625,53750,25375"
)
tg (CPTG
uid 1792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1793,0
va (VaSet
)
xt "46700,24500,52000,25500"
st "ddr_write_out"
ju 2
blo "52000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_write_out"
t "std_logic"
o 7
suid 9,0
)
)
)
*72 (CptPort
uid 1794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1795,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "53000,26625,53750,27375"
)
tg (CPTG
uid 1796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1797,0
va (VaSet
)
xt "46800,26500,52000,27500"
st "ddr_read_out"
ju 2
blo "52000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_read_out"
t "std_logic"
o 8
suid 10,0
)
)
)
]
shape (Rectangle
uid 1799,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "41000,13000,53000,28000"
)
oxt "15000,4000,27000,19000"
ttg (MlTextGroup
uid 1800,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 1801,0
va (VaSet
font "Arial,8,1"
)
xt "41600,13500,45900,14500"
st "ddrif2_lib"
blo "41600,14300"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 1802,0
va (VaSet
font "Arial,8,1"
)
xt "41600,14500,48800,15500"
st "ddrif2_rx_ram_en"
blo "41600,15300"
tm "CptNameMgr"
)
*75 (Text
uid 1803,0
va (VaSet
font "Arial,8,1"
)
xt "41600,15500,47000,16500"
st "rx_ram_en_1"
blo "41600,16300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1804,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1805,0
text (MLText
uid 1806,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,17500,19000,17500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1807,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "41250,26250,42750,27750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*76 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "7000,30000,14250,30000"
pts [
"7000,30000"
"14250,30000"
]
)
start &1
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "9000,29000,11300,30000"
st "clk_in"
blo "9000,29800"
tm "WireNameMgr"
)
)
on &2
)
*77 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,15000,-4750,15000"
pts [
"-13000,15000"
"-4750,15000"
]
)
start &3
end &45
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "-16000,14000,-7900,15000"
st "ddr_data_in : (511:0)"
blo "-16000,14800"
tm "WireNameMgr"
)
)
on &31
)
*78 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,17000,-4750,17000"
pts [
"-13000,17000"
"-4750,17000"
]
)
start &4
end &44
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "-17000,16000,-9200,17000"
st "ddr_addr_in : (31:0)"
blo "-17000,16800"
tm "WireNameMgr"
)
)
on &33
)
*79 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,11000,61000,11000"
pts [
"61000,11000"
"34750,11000"
]
)
start &5
end &56
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "55000,10000,59800,11000"
st "raddr : (5:0)"
blo "55000,10800"
tm "WireNameMgr"
)
)
on &6
)
*80 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "7000,26000,14250,26000"
pts [
"7000,26000"
"14250,26000"
]
)
start &7
end &55
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
)
xt "9000,25000,10900,26000"
st "valid"
blo "9000,25800"
tm "WireNameMgr"
)
)
on &8
)
*81 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-9000,11000,14250,11000"
pts [
"-9000,11000"
"14250,11000"
]
)
start &9
end &52
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "-8000,10000,-2900,11000"
st "waddr : (5:0)"
blo "-8000,10800"
tm "WireNameMgr"
)
)
on &10
)
*82 (Wire
uid 488,0
shape (OrthoPolyLine
uid 489,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7750,19000,14250,24000"
pts [
"7750,19000"
"11000,19000"
"11000,24000"
"14250,24000"
]
)
start &43
end &54
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "9000,23000,13400,24000"
st "ai : (545:0)"
blo "9000,23800"
tm "WireNameMgr"
)
)
on &32
)
*83 (Wire
uid 619,0
shape (OrthoPolyLine
uid 620,0
va (VaSet
vasetType 3
)
xt "53750,14000,60000,14000"
pts [
"60000,14000"
"53750,14000"
]
)
start &22
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
isHidden 1
)
xt "62000,13000,65300,14000"
st "wait_req"
blo "62000,13800"
tm "WireNameMgr"
)
)
on &23
)
*84 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34750,20000,40250,20000"
pts [
"34750,20000"
"40250,20000"
]
)
start &58
end &65
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 757,0
va (VaSet
)
xt "35000,19000,39600,20000"
st "bo : (545:0)"
blo "35000,19800"
tm "WireNameMgr"
)
)
on &24
)
*85 (Wire
uid 780,0
shape (OrthoPolyLine
uid 781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,19000,60000,19000"
pts [
"60000,19000"
"53750,19000"
]
)
start &25
end &68
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 785,0
va (VaSet
)
xt "53000,18000,61500,19000"
st "ddr_data_out : (511:0)"
blo "53000,18800"
tm "WireNameMgr"
)
)
on &27
)
*86 (Wire
uid 788,0
shape (OrthoPolyLine
uid 789,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,22000,60000,22000"
pts [
"60000,22000"
"53750,22000"
]
)
start &26
end &67
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 793,0
va (VaSet
)
xt "53000,21000,61200,22000"
st "ddr_addr_out : (31:0)"
blo "53000,21800"
tm "WireNameMgr"
)
)
on &28
)
*87 (Wire
uid 873,0
optionalChildren [
*88 (BdJunction
uid 1003,0
ps "OnConnectorStrategy"
shape (Circle
uid 1004,0
va (VaSet
vasetType 1
)
xt "35600,29600,36400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 874,0
va (VaSet
vasetType 3
)
xt "34750,30000,57000,30000"
pts [
"57000,30000"
"34750,30000"
]
)
start &29
end &57
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
va (VaSet
isHidden 1
)
xt "59000,29000,61800,30000"
st "clk_ddr"
blo "59000,29800"
tm "WireNameMgr"
)
)
on &30
)
*89 (Wire
uid 999,0
shape (OrthoPolyLine
uid 1000,0
va (VaSet
vasetType 3
)
xt "36000,23000,40250,30000"
pts [
"36000,30000"
"36000,23000"
"40250,23000"
]
)
start &88
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1002,0
va (VaSet
)
xt "36250,22000,39050,23000"
st "clk_ddr"
blo "36250,22800"
tm "WireNameMgr"
)
)
on &30
)
*90 (Wire
uid 1268,0
shape (OrthoPolyLine
uid 1269,0
va (VaSet
vasetType 3
)
xt "-13000,19000,-4750,19000"
pts [
"-13000,19000"
"-4750,19000"
]
)
start &34
end &46
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
isHidden 1
)
xt "-8000,18000,-3100,19000"
st "ddr_write_in"
blo "-8000,18800"
tm "WireNameMgr"
)
)
on &35
)
*91 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
)
xt "-13000,21000,-4750,21000"
pts [
"-13000,21000"
"-4750,21000"
]
)
start &36
end &47
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1287,0
va (VaSet
isHidden 1
)
xt "-9000,20000,-4200,21000"
st "ddr_read_in"
blo "-9000,20800"
tm "WireNameMgr"
)
)
on &37
)
*92 (Wire
uid 1296,0
shape (OrthoPolyLine
uid 1297,0
va (VaSet
vasetType 3
)
xt "53750,25000,61000,25000"
pts [
"53750,25000"
"61000,25000"
]
)
start &71
end &38
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1301,0
va (VaSet
isHidden 1
)
xt "56000,24000,61300,25000"
st "ddr_write_out"
blo "56000,24800"
tm "WireNameMgr"
)
)
on &39
)
*93 (Wire
uid 1310,0
shape (OrthoPolyLine
uid 1311,0
va (VaSet
vasetType 3
)
xt "53750,27000,61000,27000"
pts [
"53750,27000"
"61000,27000"
]
)
start &72
end &40
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1315,0
va (VaSet
isHidden 1
)
xt "56000,26000,61200,27000"
st "ddr_read_out"
blo "56000,26800"
tm "WireNameMgr"
)
)
on &41
)
*94 (Wire
uid 1731,0
shape (OrthoPolyLine
uid 1732,0
va (VaSet
vasetType 3
)
xt "7000,25000,40250,42000"
pts [
"7000,42000"
"39000,42000"
"39000,25000"
"40250,25000"
]
)
start &62
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1736,0
va (VaSet
isHidden 1
)
xt "9000,41000,12600,42000"
st "rst_ddr_n"
blo "9000,41800"
tm "WireNameMgr"
)
)
on &63
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *95 (PackageList
uid 185,0
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 186,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*97 (MLText
uid 187,0
va (VaSet
)
xt "0,1000,10400,4000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 188,0
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 189,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*99 (Text
uid 190,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*100 (MLText
uid 191,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*101 (Text
uid 192,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*102 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*103 (Text
uid 194,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*104 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1281,768"
viewArea "-32780,-3100,68015,55990"
cachedDiagramExtent "-20900,-21800,69300,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-81000,-49000"
lastUid 1853,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*118 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*119 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*123 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*125 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-4000,-21800,1400,-20800"
st "Declarations"
blo "-4000,-21000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-4000,-20800,-1300,-19800"
st "Ports:"
blo "-4000,-20000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-4000,-21800,-200,-20800"
st "Pre User:"
blo "-4000,-21000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,-21800,-4000,-21800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-4000,-7800,3100,-6800"
st "Diagram Signals:"
blo "-4000,-7000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-4000,-21800,700,-20800"
st "Post User:"
blo "-4000,-21000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,-21800,-4000,-21800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 45,0
usingSuid 1
emptyRow *126 (LEmptyRow
)
uid 198,0
optionalChildren [
*127 (RefLabelRowHdr
)
*128 (TitleRowHdr
)
*129 (FilterRowHdr
)
*130 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*131 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*132 (GroupColHdr
tm "GroupColHdrMgr"
)
*133 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*134 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*135 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*136 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*137 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*138 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*139 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_in"
t "std_logic"
o 2
suid 1,0
)
)
uid 135,0
)
*140 (LeafLogPort
port (LogicalPort
decl (Decl
n "raddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
suid 7,0
)
)
uid 143,0
)
*141 (LeafLogPort
port (LogicalPort
decl (Decl
n "valid"
t "std_logic"
o 9
suid 8,0
)
)
uid 145,0
)
*142 (LeafLogPort
port (LogicalPort
decl (Decl
n "waddr"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 10
suid 9,0
)
)
uid 147,0
)
*143 (LeafLogPort
port (LogicalPort
decl (Decl
n "wait_req"
t "std_logic"
o 11
suid 28,0
)
)
uid 612,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bo"
t "std_logic_vector"
b "(545 DOWNTO 0)"
o 17
suid 30,0
)
)
uid 798,0
)
*145 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_data_out"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 13
suid 33,0
)
)
uid 800,0
)
*146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_addr_out"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 34,0
)
)
uid 802,0
)
*147 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_ddr"
t "std_logic"
o 1
suid 35,0
)
)
uid 864,0
)
*148 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_data_in"
t "std_logic_vector"
b "(511 DOWNTO 0)"
o 4
suid 37,0
)
)
uid 1180,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ai"
t "std_logic_vector"
b "(545 DOWNTO 0)"
o 16
suid 38,0
)
)
uid 1182,0
)
*150 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_addr_in"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 3
suid 39,0
)
)
uid 1184,0
)
*151 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_write_in"
t "std_logic"
o 6
suid 40,0
)
)
uid 1255,0
)
*152 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_read_in"
t "std_logic"
o 5
suid 41,0
)
)
uid 1257,0
)
*153 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_write_out"
t "std_logic"
o 15
suid 42,0
)
)
uid 1259,0
)
*154 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_read_out"
t "std_logic"
o 14
suid 43,0
)
)
uid 1261,0
)
*155 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_ddr_n"
t "std_logic"
o 8
suid 45,0
)
)
uid 1724,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 211,0
optionalChildren [
*156 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *157 (MRCItem
litem &126
pos 17
dimension 20
)
uid 213,0
optionalChildren [
*158 (MRCItem
litem &127
pos 0
dimension 20
uid 214,0
)
*159 (MRCItem
litem &128
pos 1
dimension 23
uid 215,0
)
*160 (MRCItem
litem &129
pos 2
hidden 1
dimension 20
uid 216,0
)
*161 (MRCItem
litem &139
pos 0
dimension 20
uid 136,0
)
*162 (MRCItem
litem &140
pos 2
dimension 20
uid 144,0
)
*163 (MRCItem
litem &141
pos 3
dimension 20
uid 146,0
)
*164 (MRCItem
litem &142
pos 4
dimension 20
uid 148,0
)
*165 (MRCItem
litem &143
pos 5
dimension 20
uid 611,0
)
*166 (MRCItem
litem &144
pos 15
dimension 20
uid 799,0
)
*167 (MRCItem
litem &145
pos 6
dimension 20
uid 801,0
)
*168 (MRCItem
litem &146
pos 7
dimension 20
uid 803,0
)
*169 (MRCItem
litem &147
pos 1
dimension 20
uid 863,0
)
*170 (MRCItem
litem &148
pos 9
dimension 20
uid 1181,0
)
*171 (MRCItem
litem &149
pos 16
dimension 20
uid 1183,0
)
*172 (MRCItem
litem &150
pos 10
dimension 20
uid 1185,0
)
*173 (MRCItem
litem &151
pos 11
dimension 20
uid 1254,0
)
*174 (MRCItem
litem &152
pos 12
dimension 20
uid 1256,0
)
*175 (MRCItem
litem &153
pos 13
dimension 20
uid 1258,0
)
*176 (MRCItem
litem &154
pos 14
dimension 20
uid 1260,0
)
*177 (MRCItem
litem &155
pos 8
dimension 20
uid 1723,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 217,0
optionalChildren [
*178 (MRCItem
litem &130
pos 0
dimension 20
uid 218,0
)
*179 (MRCItem
litem &132
pos 1
dimension 50
uid 219,0
)
*180 (MRCItem
litem &133
pos 2
dimension 100
uid 220,0
)
*181 (MRCItem
litem &134
pos 3
dimension 50
uid 221,0
)
*182 (MRCItem
litem &135
pos 4
dimension 100
uid 222,0
)
*183 (MRCItem
litem &136
pos 5
dimension 100
uid 223,0
)
*184 (MRCItem
litem &137
pos 6
dimension 50
uid 224,0
)
*185 (MRCItem
litem &138
pos 7
dimension 80
uid 225,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 212,0
vaOverrides [
]
)
]
)
uid 197,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *186 (LEmptyRow
)
uid 227,0
optionalChildren [
*187 (RefLabelRowHdr
)
*188 (TitleRowHdr
)
*189 (FilterRowHdr
)
*190 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*191 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*192 (GroupColHdr
tm "GroupColHdrMgr"
)
*193 (NameColHdr
tm "GenericNameColHdrMgr"
)
*194 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*195 (InitColHdr
tm "GenericValueColHdrMgr"
)
*196 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*197 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 239,0
optionalChildren [
*198 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *199 (MRCItem
litem &186
pos 0
dimension 20
)
uid 241,0
optionalChildren [
*200 (MRCItem
litem &187
pos 0
dimension 20
uid 242,0
)
*201 (MRCItem
litem &188
pos 1
dimension 23
uid 243,0
)
*202 (MRCItem
litem &189
pos 2
hidden 1
dimension 20
uid 244,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 245,0
optionalChildren [
*203 (MRCItem
litem &190
pos 0
dimension 20
uid 246,0
)
*204 (MRCItem
litem &192
pos 1
dimension 50
uid 247,0
)
*205 (MRCItem
litem &193
pos 2
dimension 100
uid 248,0
)
*206 (MRCItem
litem &194
pos 3
dimension 100
uid 249,0
)
*207 (MRCItem
litem &195
pos 4
dimension 50
uid 250,0
)
*208 (MRCItem
litem &196
pos 5
dimension 50
uid 251,0
)
*209 (MRCItem
litem &197
pos 6
dimension 80
uid 252,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 240,0
vaOverrides [
]
)
]
)
uid 226,0
type 1
)
activeModelName "BlockDiag"
)
