# zynq_cnn_accelerator
Hardware-accelerated CNN inference on Xilinx Zynq SoC using custom AXI-Stream IP and AXI DMA. Implements a 3Ã—3 convolution accelerator in FPGA fabric with ARM Cortex-A9 software control, enabling high-throughput edge image processing.

---
## Block Diagram

<img width="450" height="900" alt="CNN_ip_block diagram drawio (4)" src="https://github.com/user-attachments/assets/2280f4ad-14f5-4292-bca8-10fd60e7f61d" />

