Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 23 21:06:51 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           17 |
| Yes          | No                    | No                     |             125 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                            Enable Signal                           |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 | design_1_i/top_0/inst/inst_pipe/inst_delay/Q[0]                    |                                                                    |                1 |              6 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 | design_1_i/top_0/inst/inst_i2s/rx_dat[15]_i_1_n_0                  | design_1_i/top_0/inst/inst_i2s/reg_out[15]_i_1_n_0                 |                3 |             10 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 | design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][15]_i_2_n_0 | design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][15]_i_1_n_0 |                3 |             14 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 |                                                                    | design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0                 |                6 |             15 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 | design_1_i/top_0/inst/inst_i2s/temp_in_0                           | rst_IBUF                                                           |                6 |             16 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 | design_1_i/top_0/inst/inst_i2s/rx_dat[15]_i_1_n_0                  |                                                                    |                7 |             22 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 | design_1_i/top_0/inst/inst_pipe/inst_delay/Q[0]                    | rst_IBUF                                                           |                6 |             23 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 | design_1_i/top_0/inst/inst_i2s/p_0_in_1                            | rst_IBUF                                                           |                9 |             27 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 |                                                                    | rst_IBUF                                                           |               11 |             39 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 |                                                                    |                                                                    |                6 |             62 |
|  design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1 | design_1_i/top_0/inst/inst_pipe/inst_dist/E[0]                     |                                                                    |               23 |             97 |
+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


