===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 41.9501 seconds

  ----Wall Time----  ----Name----
    4.7880 ( 11.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.9457 (  9.4%)    Parse modules
    0.8123 (  1.9%)    Verify circuit
   22.2729 ( 53.1%)  'firrtl.circuit' Pipeline
    1.7619 (  4.2%)    'firrtl.module' Pipeline
    1.6277 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1342 (  0.3%)      LowerCHIRRTLPass
    0.1423 (  0.3%)    InferWidths
    1.0204 (  2.4%)    InferResets
    0.0616 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0981 (  0.2%)    WireDFT
    0.1055 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9168 (  2.2%)    LowerFIRRTLTypes
    9.1951 ( 21.9%)    'firrtl.module' Pipeline
    1.0229 (  2.4%)      ExpandWhens
    0.0261 (  0.1%)      RemoveInvalid
    7.6005 ( 18.1%)      Canonicalizer
    0.5455 (  1.3%)      InferReadWrite
    0.7049 (  1.7%)    Inliner
    1.3358 (  3.2%)    IMConstProp
    0.0800 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0803 (  0.2%)    BlackBoxReader
    0.0803 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.6503 ( 13.5%)    'firrtl.module' Pipeline
    5.6503 ( 13.5%)      Canonicalizer
    0.5551 (  1.3%)    RemoveUnusedPorts
    0.0819 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5323 (  1.3%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.4692 ( 10.7%)  LowerFIRRTLToHW
    0.0824 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.7002 ( 11.2%)  'hw.module' Pipeline
    1.0592 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.9322 (  7.0%)    Canonicalizer
    0.7088 (  1.7%)    HWCleanup
    1.0363 (  2.5%)  'hw.module' Pipeline
    0.1046 (  0.2%)    HWLegalizeModules
    0.9317 (  2.2%)    PrettifyVerilog
    4.4352 ( 10.6%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   41.9501 (100.0%)  Total

{
  totalTime: 41.981,
  maxMemory: 742555648
}
