<stg><name>kalman_filter_Pipeline_VITIS_LOOP_79_6</name>


<trans_list>

<trans id="465" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:2 %sext_ln79_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln79

]]></Node>
<StgValue><ssdm name="sext_ln79_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:3 %sext_ln79_cast = sext i59 %sext_ln79_read

]]></Node>
<StgValue><ssdm name="sext_ln79_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_7, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i19 0, i19 %counter

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %VITIS_LOOP_82_7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_7:0 %i_1 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_82_7:4 %icmp_ln79 = icmp_eq  i16 %i_1, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_82_7:6 %add_ln79 = add i16 %i_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_82_7:7 %br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_82_7.split_ifconv, void %for.end178.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:0 %counter_load = load i19 %counter

]]></Node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:1 %counter_1_cast176 = zext i19 %counter_load

]]></Node>
<StgValue><ssdm name="counter_1_cast176"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:2 %empty_34 = trunc i19 %counter_load

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:4 %out_local_V_addr = getelementptr i19 %out_local_V, i64 0, i64 %counter_1_cast176

]]></Node>
<StgValue><ssdm name="out_local_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:5 %out_local_V_load = load i18 %out_local_V_addr

]]></Node>
<StgValue><ssdm name="out_local_V_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:55 %or_ln88 = or i18 %empty_34, i18 1

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:56 %zext_ln1090 = zext i18 %or_ln88

]]></Node>
<StgValue><ssdm name="zext_ln1090"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:57 %out_local_V_addr_1 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090

]]></Node>
<StgValue><ssdm name="out_local_V_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:58 %out_local_V_load_1 = load i18 %out_local_V_addr_1

]]></Node>
<StgValue><ssdm name="out_local_V_load_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:108 %add_ln88 = add i18 %or_ln88, i18 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:109 %zext_ln1090_1 = zext i18 %add_ln88

]]></Node>
<StgValue><ssdm name="zext_ln1090_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:110 %out_local_V_addr_2 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_1

]]></Node>
<StgValue><ssdm name="out_local_V_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:111 %out_local_V_load_2 = load i18 %out_local_V_addr_2

]]></Node>
<StgValue><ssdm name="out_local_V_load_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:161 %or_ln88_1 = or i18 %empty_34, i18 3

]]></Node>
<StgValue><ssdm name="or_ln88_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:162 %zext_ln1090_2 = zext i18 %or_ln88_1

]]></Node>
<StgValue><ssdm name="zext_ln1090_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:163 %out_local_V_addr_3 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_2

]]></Node>
<StgValue><ssdm name="out_local_V_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:164 %out_local_V_load_3 = load i18 %out_local_V_addr_3

]]></Node>
<StgValue><ssdm name="out_local_V_load_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:214 %add_ln88_1 = add i18 %or_ln88_1, i18 1

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:215 %zext_ln1090_3 = zext i18 %add_ln88_1

]]></Node>
<StgValue><ssdm name="zext_ln1090_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:216 %out_local_V_addr_4 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_3

]]></Node>
<StgValue><ssdm name="out_local_V_addr_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:217 %out_local_V_load_4 = load i18 %out_local_V_addr_4

]]></Node>
<StgValue><ssdm name="out_local_V_load_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:267 %add_ln88_2 = add i18 %or_ln88_1, i18 2

]]></Node>
<StgValue><ssdm name="add_ln88_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:268 %zext_ln1090_4 = zext i18 %add_ln88_2

]]></Node>
<StgValue><ssdm name="zext_ln1090_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:269 %out_local_V_addr_5 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_4

]]></Node>
<StgValue><ssdm name="out_local_V_addr_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:270 %out_local_V_load_5 = load i18 %out_local_V_addr_5

]]></Node>
<StgValue><ssdm name="out_local_V_load_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:320 %add_ln88_3 = add i18 %or_ln88_1, i18 3

]]></Node>
<StgValue><ssdm name="add_ln88_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:321 %zext_ln1090_5 = zext i18 %add_ln88_3

]]></Node>
<StgValue><ssdm name="zext_ln1090_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:322 %out_local_V_addr_6 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_5

]]></Node>
<StgValue><ssdm name="out_local_V_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:323 %out_local_V_load_6 = load i18 %out_local_V_addr_6

]]></Node>
<StgValue><ssdm name="out_local_V_load_6"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:373 %or_ln88_2 = or i18 %empty_34, i18 7

]]></Node>
<StgValue><ssdm name="or_ln88_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:374 %zext_ln1090_6 = zext i18 %or_ln88_2

]]></Node>
<StgValue><ssdm name="zext_ln1090_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:375 %out_local_V_addr_7 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln1090_6

]]></Node>
<StgValue><ssdm name="out_local_V_addr_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:376 %out_local_V_load_7 = load i18 %out_local_V_addr_7

]]></Node>
<StgValue><ssdm name="out_local_V_load_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:428 %add_ln91 = add i19 %counter_load, i19 8

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:429 %store_ln79 = store i19 %add_ln91, i19 %counter

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:430 %store_ln79 = store i16 %add_ln79, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:5 %out_local_V_load = load i18 %out_local_V_addr

]]></Node>
<StgValue><ssdm name="out_local_V_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load, i32 18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:8 %sub_ln1094 = sub i19 0, i19 %out_local_V_load

]]></Node>
<StgValue><ssdm name="sub_ln1094"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:58 %out_local_V_load_1 = load i18 %out_local_V_addr_1

]]></Node>
<StgValue><ssdm name="out_local_V_load_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:60 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_1, i32 18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:61 %sub_ln1094_1 = sub i19 0, i19 %out_local_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln1094_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:111 %out_local_V_load_2 = load i18 %out_local_V_addr_2

]]></Node>
<StgValue><ssdm name="out_local_V_load_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:113 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_2, i32 18

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:114 %sub_ln1094_2 = sub i19 0, i19 %out_local_V_load_2

]]></Node>
<StgValue><ssdm name="sub_ln1094_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:164 %out_local_V_load_3 = load i18 %out_local_V_addr_3

]]></Node>
<StgValue><ssdm name="out_local_V_load_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:166 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_3, i32 18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:167 %sub_ln1094_3 = sub i19 0, i19 %out_local_V_load_3

]]></Node>
<StgValue><ssdm name="sub_ln1094_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:217 %out_local_V_load_4 = load i18 %out_local_V_addr_4

]]></Node>
<StgValue><ssdm name="out_local_V_load_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:219 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_4, i32 18

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:220 %sub_ln1094_4 = sub i19 0, i19 %out_local_V_load_4

]]></Node>
<StgValue><ssdm name="sub_ln1094_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:270 %out_local_V_load_5 = load i18 %out_local_V_addr_5

]]></Node>
<StgValue><ssdm name="out_local_V_load_5"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:272 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:273 %sub_ln1094_5 = sub i19 0, i19 %out_local_V_load_5

]]></Node>
<StgValue><ssdm name="sub_ln1094_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:323 %out_local_V_load_6 = load i18 %out_local_V_addr_6

]]></Node>
<StgValue><ssdm name="out_local_V_load_6"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:325 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_6, i32 18

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:326 %sub_ln1094_6 = sub i19 0, i19 %out_local_V_load_6

]]></Node>
<StgValue><ssdm name="sub_ln1094_6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:376 %out_local_V_load_7 = load i18 %out_local_V_addr_7

]]></Node>
<StgValue><ssdm name="out_local_V_load_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:378 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %out_local_V_load_7, i32 18

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:379 %sub_ln1094_7 = sub i19 0, i19 %out_local_V_load_7

]]></Node>
<StgValue><ssdm name="sub_ln1094_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:6 %icmp_ln1090 = icmp_eq  i19 %out_local_V_load, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:9 %select_ln1093 = select i1 %tmp, i19 %sub_ln1094, i19 %out_local_V_load

]]></Node>
<StgValue><ssdm name="select_ln1093"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:10 %p_Result_5 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093, i32 18, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:11 %p_Result_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="20">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:12 %sext_ln1199 = sext i20 %p_Result_s

]]></Node>
<StgValue><ssdm name="sext_ln1199"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:13 %l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:14 %sub_ln1099 = sub i32 19, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln1099"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:15 %trunc_ln1099 = trunc i32 %sub_ln1099

]]></Node>
<StgValue><ssdm name="trunc_ln1099"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:16 %add_ln1099 = add i32 %sub_ln1099, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln1099"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:17 %tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:18 %icmp_ln1101 = icmp_sgt  i31 %tmp_1, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:19 %trunc_ln1102 = trunc i32 %sub_ln1099

]]></Node>
<StgValue><ssdm name="trunc_ln1102"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:20 %sub_ln1102 = sub i5 12, i5 %trunc_ln1102

]]></Node>
<StgValue><ssdm name="sub_ln1102"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:21 %zext_ln1102 = zext i5 %sub_ln1102

]]></Node>
<StgValue><ssdm name="zext_ln1102"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:22 %lshr_ln1102 = lshr i19 524287, i19 %zext_ln1102

]]></Node>
<StgValue><ssdm name="lshr_ln1102"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:23 %and_ln1102 = and i19 %select_ln1093, i19 %lshr_ln1102

]]></Node>
<StgValue><ssdm name="and_ln1102"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:24 %icmp_ln1102 = icmp_ne  i19 %and_ln1102, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:25 %and_ln1101 = and i1 %icmp_ln1101, i1 %icmp_ln1102

]]></Node>
<StgValue><ssdm name="and_ln1101"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:26 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:27 %xor_ln1104 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:28 %add_ln1104 = add i19 %trunc_ln1099, i19 524264

]]></Node>
<StgValue><ssdm name="add_ln1104"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:29 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093, i19 %add_ln1104

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:30 %and_ln1104 = and i1 %p_Result_8, i1 %xor_ln1104

]]></Node>
<StgValue><ssdm name="and_ln1104"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:31 %or_ln1104 = or i1 %and_ln1104, i1 %and_ln1101

]]></Node>
<StgValue><ssdm name="or_ln1104"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:32 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:34 %icmp_ln1113 = icmp_sgt  i32 %add_ln1099, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:48 %trunc_ln1098 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln1098"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:59 %icmp_ln1090_1 = icmp_eq  i19 %out_local_V_load_1, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:62 %select_ln1093_1 = select i1 %tmp_5, i19 %sub_ln1094_1, i19 %out_local_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln1093_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:63 %p_Result_5_1 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_1, i32 18, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:64 %p_Result_16_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_1

]]></Node>
<StgValue><ssdm name="p_Result_16_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="20">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:65 %sext_ln1199_1 = sext i20 %p_Result_16_1

]]></Node>
<StgValue><ssdm name="sext_ln1199_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:66 %l_1 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_1, i1 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:67 %sub_ln1099_1 = sub i32 19, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln1099_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:68 %trunc_ln1099_1 = trunc i32 %sub_ln1099_1

]]></Node>
<StgValue><ssdm name="trunc_ln1099_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:69 %add_ln1099_1 = add i32 %sub_ln1099_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln1099_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:70 %tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:71 %icmp_ln1101_1 = icmp_sgt  i31 %tmp_6, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:72 %trunc_ln1102_1 = trunc i32 %sub_ln1099_1

]]></Node>
<StgValue><ssdm name="trunc_ln1102_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:73 %sub_ln1102_1 = sub i5 12, i5 %trunc_ln1102_1

]]></Node>
<StgValue><ssdm name="sub_ln1102_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:74 %zext_ln1102_1 = zext i5 %sub_ln1102_1

]]></Node>
<StgValue><ssdm name="zext_ln1102_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:75 %lshr_ln1102_1 = lshr i19 524287, i19 %zext_ln1102_1

]]></Node>
<StgValue><ssdm name="lshr_ln1102_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:76 %and_ln1102_1 = and i19 %select_ln1093_1, i19 %lshr_ln1102_1

]]></Node>
<StgValue><ssdm name="and_ln1102_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:77 %icmp_ln1102_1 = icmp_ne  i19 %and_ln1102_1, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:78 %and_ln1101_1 = and i1 %icmp_ln1101_1, i1 %icmp_ln1102_1

]]></Node>
<StgValue><ssdm name="and_ln1101_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:79 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:80 %xor_ln1104_1 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:81 %add_ln1104_1 = add i19 %trunc_ln1099_1, i19 524264

]]></Node>
<StgValue><ssdm name="add_ln1104_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:82 %p_Result_8_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_1, i19 %add_ln1104_1

]]></Node>
<StgValue><ssdm name="p_Result_8_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:83 %and_ln1104_1 = and i1 %p_Result_8_1, i1 %xor_ln1104_1

]]></Node>
<StgValue><ssdm name="and_ln1104_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:84 %or_ln1104_8 = or i1 %and_ln1104_1, i1 %and_ln1101_1

]]></Node>
<StgValue><ssdm name="or_ln1104_8"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:85 %or_ln1104_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_8

]]></Node>
<StgValue><ssdm name="or_ln1104_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:87 %icmp_ln1113_1 = icmp_sgt  i32 %add_ln1099_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:101 %trunc_ln1098_1 = trunc i32 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln1098_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:112 %icmp_ln1090_2 = icmp_eq  i19 %out_local_V_load_2, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090_2"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:115 %select_ln1093_2 = select i1 %tmp_16, i19 %sub_ln1094_2, i19 %out_local_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln1093_2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:116 %p_Result_5_2 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_2, i32 18, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:117 %p_Result_16_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_2

]]></Node>
<StgValue><ssdm name="p_Result_16_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="20">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:118 %sext_ln1199_2 = sext i20 %p_Result_16_2

]]></Node>
<StgValue><ssdm name="sext_ln1199_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:119 %l_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_2, i1 1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:120 %sub_ln1099_2 = sub i32 19, i32 %l_2

]]></Node>
<StgValue><ssdm name="sub_ln1099_2"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:121 %trunc_ln1099_2 = trunc i32 %sub_ln1099_2

]]></Node>
<StgValue><ssdm name="trunc_ln1099_2"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:122 %add_ln1099_2 = add i32 %sub_ln1099_2, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln1099_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:123 %tmp_17 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:124 %icmp_ln1101_2 = icmp_sgt  i31 %tmp_17, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:125 %trunc_ln1102_2 = trunc i32 %sub_ln1099_2

]]></Node>
<StgValue><ssdm name="trunc_ln1102_2"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:126 %sub_ln1102_2 = sub i5 12, i5 %trunc_ln1102_2

]]></Node>
<StgValue><ssdm name="sub_ln1102_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:127 %zext_ln1102_2 = zext i5 %sub_ln1102_2

]]></Node>
<StgValue><ssdm name="zext_ln1102_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:128 %lshr_ln1102_2 = lshr i19 524287, i19 %zext_ln1102_2

]]></Node>
<StgValue><ssdm name="lshr_ln1102_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:129 %and_ln1102_2 = and i19 %select_ln1093_2, i19 %lshr_ln1102_2

]]></Node>
<StgValue><ssdm name="and_ln1102_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:130 %icmp_ln1102_2 = icmp_ne  i19 %and_ln1102_2, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102_2"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:131 %and_ln1101_2 = and i1 %icmp_ln1101_2, i1 %icmp_ln1102_2

]]></Node>
<StgValue><ssdm name="and_ln1101_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:132 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:133 %xor_ln1104_2 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:134 %add_ln1104_2 = add i19 %trunc_ln1099_2, i19 524264

]]></Node>
<StgValue><ssdm name="add_ln1104_2"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:135 %p_Result_8_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_2, i19 %add_ln1104_2

]]></Node>
<StgValue><ssdm name="p_Result_8_2"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:136 %and_ln1104_2 = and i1 %p_Result_8_2, i1 %xor_ln1104_2

]]></Node>
<StgValue><ssdm name="and_ln1104_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:137 %or_ln1104_9 = or i1 %and_ln1104_2, i1 %and_ln1101_2

]]></Node>
<StgValue><ssdm name="or_ln1104_9"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:138 %or_ln1104_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_9

]]></Node>
<StgValue><ssdm name="or_ln1104_2"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:140 %icmp_ln1113_2 = icmp_sgt  i32 %add_ln1099_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:154 %trunc_ln1098_2 = trunc i32 %l_2

]]></Node>
<StgValue><ssdm name="trunc_ln1098_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:165 %icmp_ln1090_3 = icmp_eq  i19 %out_local_V_load_3, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090_3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:168 %select_ln1093_3 = select i1 %tmp_20, i19 %sub_ln1094_3, i19 %out_local_V_load_3

]]></Node>
<StgValue><ssdm name="select_ln1093_3"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:169 %p_Result_5_3 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_3, i32 18, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5_3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:170 %p_Result_16_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_3

]]></Node>
<StgValue><ssdm name="p_Result_16_3"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="20">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:171 %sext_ln1199_3 = sext i20 %p_Result_16_3

]]></Node>
<StgValue><ssdm name="sext_ln1199_3"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:172 %l_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_3, i1 1

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:173 %sub_ln1099_3 = sub i32 19, i32 %l_3

]]></Node>
<StgValue><ssdm name="sub_ln1099_3"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:174 %trunc_ln1099_3 = trunc i32 %sub_ln1099_3

]]></Node>
<StgValue><ssdm name="trunc_ln1099_3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:175 %add_ln1099_3 = add i32 %sub_ln1099_3, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln1099_3"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:176 %tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:177 %icmp_ln1101_3 = icmp_sgt  i31 %tmp_21, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101_3"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:178 %trunc_ln1102_3 = trunc i32 %sub_ln1099_3

]]></Node>
<StgValue><ssdm name="trunc_ln1102_3"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:179 %sub_ln1102_3 = sub i5 12, i5 %trunc_ln1102_3

]]></Node>
<StgValue><ssdm name="sub_ln1102_3"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="19" op_0_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:180 %zext_ln1102_3 = zext i5 %sub_ln1102_3

]]></Node>
<StgValue><ssdm name="zext_ln1102_3"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:181 %lshr_ln1102_3 = lshr i19 524287, i19 %zext_ln1102_3

]]></Node>
<StgValue><ssdm name="lshr_ln1102_3"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:182 %and_ln1102_3 = and i19 %select_ln1093_3, i19 %lshr_ln1102_3

]]></Node>
<StgValue><ssdm name="and_ln1102_3"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:183 %icmp_ln1102_3 = icmp_ne  i19 %and_ln1102_3, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102_3"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:184 %and_ln1101_3 = and i1 %icmp_ln1101_3, i1 %icmp_ln1102_3

]]></Node>
<StgValue><ssdm name="and_ln1101_3"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:185 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:186 %xor_ln1104_3 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104_3"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:187 %add_ln1104_3 = add i19 %trunc_ln1099_3, i19 524264

]]></Node>
<StgValue><ssdm name="add_ln1104_3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:188 %p_Result_8_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_3, i19 %add_ln1104_3

]]></Node>
<StgValue><ssdm name="p_Result_8_3"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:189 %and_ln1104_3 = and i1 %p_Result_8_3, i1 %xor_ln1104_3

]]></Node>
<StgValue><ssdm name="and_ln1104_3"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:190 %or_ln1104_10 = or i1 %and_ln1104_3, i1 %and_ln1101_3

]]></Node>
<StgValue><ssdm name="or_ln1104_10"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:191 %or_ln1104_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_10

]]></Node>
<StgValue><ssdm name="or_ln1104_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:193 %icmp_ln1113_3 = icmp_sgt  i32 %add_ln1099_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113_3"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:207 %trunc_ln1098_3 = trunc i32 %l_3

]]></Node>
<StgValue><ssdm name="trunc_ln1098_3"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:218 %icmp_ln1090_4 = icmp_eq  i19 %out_local_V_load_4, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090_4"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:221 %select_ln1093_4 = select i1 %tmp_24, i19 %sub_ln1094_4, i19 %out_local_V_load_4

]]></Node>
<StgValue><ssdm name="select_ln1093_4"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:222 %p_Result_5_4 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_4, i32 18, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5_4"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:223 %p_Result_16_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_4

]]></Node>
<StgValue><ssdm name="p_Result_16_4"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="20">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:224 %sext_ln1199_4 = sext i20 %p_Result_16_4

]]></Node>
<StgValue><ssdm name="sext_ln1199_4"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:225 %l_4 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_4, i1 1

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:226 %sub_ln1099_4 = sub i32 19, i32 %l_4

]]></Node>
<StgValue><ssdm name="sub_ln1099_4"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:227 %trunc_ln1099_4 = trunc i32 %sub_ln1099_4

]]></Node>
<StgValue><ssdm name="trunc_ln1099_4"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:228 %add_ln1099_4 = add i32 %sub_ln1099_4, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln1099_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:229 %tmp_25 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:230 %icmp_ln1101_4 = icmp_sgt  i31 %tmp_25, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101_4"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:231 %trunc_ln1102_4 = trunc i32 %sub_ln1099_4

]]></Node>
<StgValue><ssdm name="trunc_ln1102_4"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:232 %sub_ln1102_4 = sub i5 12, i5 %trunc_ln1102_4

]]></Node>
<StgValue><ssdm name="sub_ln1102_4"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="19" op_0_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:233 %zext_ln1102_4 = zext i5 %sub_ln1102_4

]]></Node>
<StgValue><ssdm name="zext_ln1102_4"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:234 %lshr_ln1102_4 = lshr i19 524287, i19 %zext_ln1102_4

]]></Node>
<StgValue><ssdm name="lshr_ln1102_4"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:235 %and_ln1102_4 = and i19 %select_ln1093_4, i19 %lshr_ln1102_4

]]></Node>
<StgValue><ssdm name="and_ln1102_4"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:236 %icmp_ln1102_4 = icmp_ne  i19 %and_ln1102_4, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102_4"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:237 %and_ln1101_4 = and i1 %icmp_ln1101_4, i1 %icmp_ln1102_4

]]></Node>
<StgValue><ssdm name="and_ln1101_4"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:238 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:239 %xor_ln1104_4 = xor i1 %tmp_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104_4"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:240 %add_ln1104_4 = add i19 %trunc_ln1099_4, i19 524264

]]></Node>
<StgValue><ssdm name="add_ln1104_4"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:241 %p_Result_8_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_4, i19 %add_ln1104_4

]]></Node>
<StgValue><ssdm name="p_Result_8_4"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:242 %and_ln1104_4 = and i1 %p_Result_8_4, i1 %xor_ln1104_4

]]></Node>
<StgValue><ssdm name="and_ln1104_4"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:243 %or_ln1104_11 = or i1 %and_ln1104_4, i1 %and_ln1101_4

]]></Node>
<StgValue><ssdm name="or_ln1104_11"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:244 %or_ln1104_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_11

]]></Node>
<StgValue><ssdm name="or_ln1104_4"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:246 %icmp_ln1113_4 = icmp_sgt  i32 %add_ln1099_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113_4"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:260 %trunc_ln1098_4 = trunc i32 %l_4

]]></Node>
<StgValue><ssdm name="trunc_ln1098_4"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:271 %icmp_ln1090_5 = icmp_eq  i19 %out_local_V_load_5, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090_5"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:274 %select_ln1093_5 = select i1 %tmp_28, i19 %sub_ln1094_5, i19 %out_local_V_load_5

]]></Node>
<StgValue><ssdm name="select_ln1093_5"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:275 %p_Result_5_5 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_5, i32 18, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5_5"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:276 %p_Result_16_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_5

]]></Node>
<StgValue><ssdm name="p_Result_16_5"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="20">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:277 %sext_ln1199_5 = sext i20 %p_Result_16_5

]]></Node>
<StgValue><ssdm name="sext_ln1199_5"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:278 %l_5 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_5, i1 1

]]></Node>
<StgValue><ssdm name="l_5"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:279 %sub_ln1099_5 = sub i32 19, i32 %l_5

]]></Node>
<StgValue><ssdm name="sub_ln1099_5"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:280 %trunc_ln1099_5 = trunc i32 %sub_ln1099_5

]]></Node>
<StgValue><ssdm name="trunc_ln1099_5"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:281 %add_ln1099_5 = add i32 %sub_ln1099_5, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln1099_5"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:282 %tmp_29 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:283 %icmp_ln1101_5 = icmp_sgt  i31 %tmp_29, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101_5"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:284 %trunc_ln1102_5 = trunc i32 %sub_ln1099_5

]]></Node>
<StgValue><ssdm name="trunc_ln1102_5"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:285 %sub_ln1102_5 = sub i5 12, i5 %trunc_ln1102_5

]]></Node>
<StgValue><ssdm name="sub_ln1102_5"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="19" op_0_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:286 %zext_ln1102_5 = zext i5 %sub_ln1102_5

]]></Node>
<StgValue><ssdm name="zext_ln1102_5"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:287 %lshr_ln1102_5 = lshr i19 524287, i19 %zext_ln1102_5

]]></Node>
<StgValue><ssdm name="lshr_ln1102_5"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:288 %and_ln1102_5 = and i19 %select_ln1093_5, i19 %lshr_ln1102_5

]]></Node>
<StgValue><ssdm name="and_ln1102_5"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:289 %icmp_ln1102_5 = icmp_ne  i19 %and_ln1102_5, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102_5"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:290 %and_ln1101_5 = and i1 %icmp_ln1101_5, i1 %icmp_ln1102_5

]]></Node>
<StgValue><ssdm name="and_ln1101_5"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:291 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:292 %xor_ln1104_5 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104_5"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:293 %add_ln1104_5 = add i19 %trunc_ln1099_5, i19 524264

]]></Node>
<StgValue><ssdm name="add_ln1104_5"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:294 %p_Result_8_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_5, i19 %add_ln1104_5

]]></Node>
<StgValue><ssdm name="p_Result_8_5"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:295 %and_ln1104_5 = and i1 %p_Result_8_5, i1 %xor_ln1104_5

]]></Node>
<StgValue><ssdm name="and_ln1104_5"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:296 %or_ln1104_12 = or i1 %and_ln1104_5, i1 %and_ln1101_5

]]></Node>
<StgValue><ssdm name="or_ln1104_12"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:297 %or_ln1104_5 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_12

]]></Node>
<StgValue><ssdm name="or_ln1104_5"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:299 %icmp_ln1113_5 = icmp_sgt  i32 %add_ln1099_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113_5"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:313 %trunc_ln1098_5 = trunc i32 %l_5

]]></Node>
<StgValue><ssdm name="trunc_ln1098_5"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:324 %icmp_ln1090_6 = icmp_eq  i19 %out_local_V_load_6, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090_6"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:327 %select_ln1093_6 = select i1 %tmp_32, i19 %sub_ln1094_6, i19 %out_local_V_load_6

]]></Node>
<StgValue><ssdm name="select_ln1093_6"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:328 %p_Result_5_6 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_6, i32 18, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5_6"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:329 %p_Result_16_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_6

]]></Node>
<StgValue><ssdm name="p_Result_16_6"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="20">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:330 %sext_ln1199_6 = sext i20 %p_Result_16_6

]]></Node>
<StgValue><ssdm name="sext_ln1199_6"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:331 %l_6 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_6, i1 1

]]></Node>
<StgValue><ssdm name="l_6"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:332 %sub_ln1099_6 = sub i32 19, i32 %l_6

]]></Node>
<StgValue><ssdm name="sub_ln1099_6"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:333 %trunc_ln1099_6 = trunc i32 %sub_ln1099_6

]]></Node>
<StgValue><ssdm name="trunc_ln1099_6"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:334 %add_ln1099_6 = add i32 %sub_ln1099_6, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln1099_6"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:335 %tmp_33 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_6, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:336 %icmp_ln1101_6 = icmp_sgt  i31 %tmp_33, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101_6"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:337 %trunc_ln1102_6 = trunc i32 %sub_ln1099_6

]]></Node>
<StgValue><ssdm name="trunc_ln1102_6"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:338 %sub_ln1102_6 = sub i5 12, i5 %trunc_ln1102_6

]]></Node>
<StgValue><ssdm name="sub_ln1102_6"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="19" op_0_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:339 %zext_ln1102_6 = zext i5 %sub_ln1102_6

]]></Node>
<StgValue><ssdm name="zext_ln1102_6"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:340 %lshr_ln1102_6 = lshr i19 524287, i19 %zext_ln1102_6

]]></Node>
<StgValue><ssdm name="lshr_ln1102_6"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:341 %and_ln1102_6 = and i19 %select_ln1093_6, i19 %lshr_ln1102_6

]]></Node>
<StgValue><ssdm name="and_ln1102_6"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:342 %icmp_ln1102_6 = icmp_ne  i19 %and_ln1102_6, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102_6"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:343 %and_ln1101_6 = and i1 %icmp_ln1101_6, i1 %icmp_ln1102_6

]]></Node>
<StgValue><ssdm name="and_ln1101_6"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:344 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:345 %xor_ln1104_6 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104_6"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:346 %add_ln1104_6 = add i19 %trunc_ln1099_6, i19 524264

]]></Node>
<StgValue><ssdm name="add_ln1104_6"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:347 %p_Result_8_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_6, i19 %add_ln1104_6

]]></Node>
<StgValue><ssdm name="p_Result_8_6"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:348 %and_ln1104_6 = and i1 %p_Result_8_6, i1 %xor_ln1104_6

]]></Node>
<StgValue><ssdm name="and_ln1104_6"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:349 %or_ln1104_13 = or i1 %and_ln1104_6, i1 %and_ln1101_6

]]></Node>
<StgValue><ssdm name="or_ln1104_13"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:350 %or_ln1104_6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_13

]]></Node>
<StgValue><ssdm name="or_ln1104_6"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:352 %icmp_ln1113_6 = icmp_sgt  i32 %add_ln1099_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113_6"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:366 %trunc_ln1098_6 = trunc i32 %l_6

]]></Node>
<StgValue><ssdm name="trunc_ln1098_6"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:377 %icmp_ln1090_7 = icmp_eq  i19 %out_local_V_load_7, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090_7"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:380 %select_ln1093_7 = select i1 %tmp_36, i19 %sub_ln1094_7, i19 %out_local_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln1093_7"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:381 %p_Result_5_7 = partselect i19 @llvm.part.select.i19, i19 %select_ln1093_7, i32 18, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_5_7"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:382 %p_Result_16_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 1, i19 %p_Result_5_7

]]></Node>
<StgValue><ssdm name="p_Result_16_7"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="20">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:383 %sext_ln1199_7 = sext i20 %p_Result_16_7

]]></Node>
<StgValue><ssdm name="sext_ln1199_7"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:384 %l_7 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1199_7, i1 1

]]></Node>
<StgValue><ssdm name="l_7"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:385 %sub_ln1099_7 = sub i32 19, i32 %l_7

]]></Node>
<StgValue><ssdm name="sub_ln1099_7"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:386 %trunc_ln1099_7 = trunc i32 %sub_ln1099_7

]]></Node>
<StgValue><ssdm name="trunc_ln1099_7"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:387 %add_ln1099_7 = add i32 %sub_ln1099_7, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln1099_7"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:388 %tmp_37 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln1099_7, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:389 %icmp_ln1101_7 = icmp_sgt  i31 %tmp_37, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101_7"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:390 %trunc_ln1102_7 = trunc i32 %sub_ln1099_7

]]></Node>
<StgValue><ssdm name="trunc_ln1102_7"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:391 %sub_ln1102_7 = sub i5 12, i5 %trunc_ln1102_7

]]></Node>
<StgValue><ssdm name="sub_ln1102_7"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="19" op_0_bw="5">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:392 %zext_ln1102_7 = zext i5 %sub_ln1102_7

]]></Node>
<StgValue><ssdm name="zext_ln1102_7"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:393 %lshr_ln1102_7 = lshr i19 524287, i19 %zext_ln1102_7

]]></Node>
<StgValue><ssdm name="lshr_ln1102_7"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:394 %and_ln1102_7 = and i19 %select_ln1093_7, i19 %lshr_ln1102_7

]]></Node>
<StgValue><ssdm name="and_ln1102_7"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:395 %icmp_ln1102_7 = icmp_ne  i19 %and_ln1102_7, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102_7"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:396 %and_ln1101_7 = and i1 %icmp_ln1101_7, i1 %icmp_ln1102_7

]]></Node>
<StgValue><ssdm name="and_ln1101_7"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:397 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln1099_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:398 %xor_ln1104_7 = xor i1 %tmp_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104_7"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:399 %add_ln1104_7 = add i19 %trunc_ln1099_7, i19 524264

]]></Node>
<StgValue><ssdm name="add_ln1104_7"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:400 %p_Result_8_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i19, i19 %select_ln1093_7, i19 %add_ln1104_7

]]></Node>
<StgValue><ssdm name="p_Result_8_7"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:401 %and_ln1104_7 = and i1 %p_Result_8_7, i1 %xor_ln1104_7

]]></Node>
<StgValue><ssdm name="and_ln1104_7"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:402 %or_ln1104_14 = or i1 %and_ln1104_7, i1 %and_ln1101_7

]]></Node>
<StgValue><ssdm name="or_ln1104_14"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:403 %or_ln1104_7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_14

]]></Node>
<StgValue><ssdm name="or_ln1104_7"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:405 %icmp_ln1113_7 = icmp_sgt  i32 %add_ln1099_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113_7"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:419 %trunc_ln1098_7 = trunc i32 %l_7

]]></Node>
<StgValue><ssdm name="trunc_ln1098_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
VITIS_LOOP_82_7:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7:2 %gmem1_addr = getelementptr i256 %gmem1, i64 %sext_ln79_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_82_7:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_82_7:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:33 %zext_ln1112 = zext i19 %select_ln1093

]]></Node>
<StgValue><ssdm name="zext_ln1112"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:35 %add_ln1113 = add i32 %sub_ln1099, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:36 %zext_ln1113 = zext i32 %add_ln1113

]]></Node>
<StgValue><ssdm name="zext_ln1113"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:37 %lshr_ln1113 = lshr i64 %zext_ln1112, i64 %zext_ln1113

]]></Node>
<StgValue><ssdm name="lshr_ln1113"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:38 %sub_ln1114 = sub i32 25, i32 %sub_ln1099

]]></Node>
<StgValue><ssdm name="sub_ln1114"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:39 %zext_ln1114 = zext i32 %sub_ln1114

]]></Node>
<StgValue><ssdm name="zext_ln1114"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
<literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:40 %shl_ln1114 = shl i64 %zext_ln1112, i64 %zext_ln1114

]]></Node>
<StgValue><ssdm name="shl_ln1114"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:41 %select_ln1113 = select i1 %icmp_ln1113, i64 %lshr_ln1113, i64 %shl_ln1114

]]></Node>
<StgValue><ssdm name="select_ln1113"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:42 %zext_ln1116 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:43 %add_ln1116 = add i64 %select_ln1113, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:44 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:45 %zext_ln1117 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:46 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116, i32 25

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:47 %select_ln1098 = select i1 %tmp_4, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:49 %sub_ln1119 = sub i8 13, i8 %trunc_ln1098

]]></Node>
<StgValue><ssdm name="sub_ln1119"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:50 %add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098

]]></Node>
<StgValue><ssdm name="add_ln1124"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:51 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln1124

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:52 %p_Result_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117, i9 %tmp_2, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:53 %trunc_ln765 = trunc i64 %p_Result_1

]]></Node>
<StgValue><ssdm name="trunc_ln765"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:54 %select_ln1090 = select i1 %icmp_ln1090, i32 0, i32 %trunc_ln765

]]></Node>
<StgValue><ssdm name="select_ln1090"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:86 %zext_ln1112_1 = zext i19 %select_ln1093_1

]]></Node>
<StgValue><ssdm name="zext_ln1112_1"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
<literal name="icmp_ln1113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:88 %add_ln1113_1 = add i32 %sub_ln1099_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113_1"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
<literal name="icmp_ln1113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:89 %zext_ln1113_1 = zext i32 %add_ln1113_1

]]></Node>
<StgValue><ssdm name="zext_ln1113_1"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
<literal name="icmp_ln1113_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:90 %lshr_ln1113_1 = lshr i64 %zext_ln1112_1, i64 %zext_ln1113_1

]]></Node>
<StgValue><ssdm name="lshr_ln1113_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
<literal name="icmp_ln1113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:91 %sub_ln1114_1 = sub i32 25, i32 %sub_ln1099_1

]]></Node>
<StgValue><ssdm name="sub_ln1114_1"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
<literal name="icmp_ln1113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:92 %zext_ln1114_1 = zext i32 %sub_ln1114_1

]]></Node>
<StgValue><ssdm name="zext_ln1114_1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
<literal name="icmp_ln1113_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:93 %shl_ln1114_1 = shl i64 %zext_ln1112_1, i64 %zext_ln1114_1

]]></Node>
<StgValue><ssdm name="shl_ln1114_1"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:94 %select_ln1113_1 = select i1 %icmp_ln1113_1, i64 %lshr_ln1113_1, i64 %shl_ln1114_1

]]></Node>
<StgValue><ssdm name="select_ln1113_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:95 %zext_ln1116_1 = zext i2 %or_ln1104_1

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:96 %add_ln1116_1 = add i64 %select_ln1113_1, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="add_ln1116_1"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:97 %lshr_ln1117_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1117_1"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:98 %zext_ln1117_1 = zext i63 %lshr_ln1117_1

]]></Node>
<StgValue><ssdm name="zext_ln1117_1"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:99 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:100 %select_ln1098_1 = select i1 %tmp_15, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098_1"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:102 %sub_ln1119_1 = sub i8 13, i8 %trunc_ln1098_1

]]></Node>
<StgValue><ssdm name="sub_ln1119_1"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:103 %add_ln1124_1 = add i8 %sub_ln1119_1, i8 %select_ln1098_1

]]></Node>
<StgValue><ssdm name="add_ln1124_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:104 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_5, i8 %add_ln1124_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:105 %p_Result_18_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_1, i9 %tmp_8, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_18_1"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:106 %trunc_ln765_1 = trunc i64 %p_Result_18_1

]]></Node>
<StgValue><ssdm name="trunc_ln765_1"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:107 %select_ln1090_1 = select i1 %icmp_ln1090_1, i32 0, i32 %trunc_ln765_1

]]></Node>
<StgValue><ssdm name="select_ln1090_1"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:139 %zext_ln1112_2 = zext i19 %select_ln1093_2

]]></Node>
<StgValue><ssdm name="zext_ln1112_2"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
<literal name="icmp_ln1113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:141 %add_ln1113_2 = add i32 %sub_ln1099_2, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113_2"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
<literal name="icmp_ln1113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:142 %zext_ln1113_2 = zext i32 %add_ln1113_2

]]></Node>
<StgValue><ssdm name="zext_ln1113_2"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
<literal name="icmp_ln1113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:143 %lshr_ln1113_2 = lshr i64 %zext_ln1112_2, i64 %zext_ln1113_2

]]></Node>
<StgValue><ssdm name="lshr_ln1113_2"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
<literal name="icmp_ln1113_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:144 %sub_ln1114_2 = sub i32 25, i32 %sub_ln1099_2

]]></Node>
<StgValue><ssdm name="sub_ln1114_2"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
<literal name="icmp_ln1113_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:145 %zext_ln1114_2 = zext i32 %sub_ln1114_2

]]></Node>
<StgValue><ssdm name="zext_ln1114_2"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
<literal name="icmp_ln1113_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:146 %shl_ln1114_2 = shl i64 %zext_ln1112_2, i64 %zext_ln1114_2

]]></Node>
<StgValue><ssdm name="shl_ln1114_2"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:147 %select_ln1113_2 = select i1 %icmp_ln1113_2, i64 %lshr_ln1113_2, i64 %shl_ln1114_2

]]></Node>
<StgValue><ssdm name="select_ln1113_2"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:148 %zext_ln1116_2 = zext i2 %or_ln1104_2

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:149 %add_ln1116_2 = add i64 %select_ln1113_2, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="add_ln1116_2"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:150 %lshr_ln1117_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1117_2"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:151 %zext_ln1117_2 = zext i63 %lshr_ln1117_2

]]></Node>
<StgValue><ssdm name="zext_ln1117_2"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:152 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:153 %select_ln1098_2 = select i1 %tmp_19, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098_2"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:155 %sub_ln1119_2 = sub i8 13, i8 %trunc_ln1098_2

]]></Node>
<StgValue><ssdm name="sub_ln1119_2"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:156 %add_ln1124_2 = add i8 %sub_ln1119_2, i8 %select_ln1098_2

]]></Node>
<StgValue><ssdm name="add_ln1124_2"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:157 %tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_16, i8 %add_ln1124_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:158 %p_Result_18_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_2, i9 %tmp_9, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_18_2"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:159 %trunc_ln765_2 = trunc i64 %p_Result_18_2

]]></Node>
<StgValue><ssdm name="trunc_ln765_2"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:160 %select_ln1090_2 = select i1 %icmp_ln1090_2, i32 0, i32 %trunc_ln765_2

]]></Node>
<StgValue><ssdm name="select_ln1090_2"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:192 %zext_ln1112_3 = zext i19 %select_ln1093_3

]]></Node>
<StgValue><ssdm name="zext_ln1112_3"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
<literal name="icmp_ln1113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:194 %add_ln1113_3 = add i32 %sub_ln1099_3, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113_3"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
<literal name="icmp_ln1113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:195 %zext_ln1113_3 = zext i32 %add_ln1113_3

]]></Node>
<StgValue><ssdm name="zext_ln1113_3"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
<literal name="icmp_ln1113_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:196 %lshr_ln1113_3 = lshr i64 %zext_ln1112_3, i64 %zext_ln1113_3

]]></Node>
<StgValue><ssdm name="lshr_ln1113_3"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
<literal name="icmp_ln1113_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:197 %sub_ln1114_3 = sub i32 25, i32 %sub_ln1099_3

]]></Node>
<StgValue><ssdm name="sub_ln1114_3"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
<literal name="icmp_ln1113_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:198 %zext_ln1114_3 = zext i32 %sub_ln1114_3

]]></Node>
<StgValue><ssdm name="zext_ln1114_3"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
<literal name="icmp_ln1113_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:199 %shl_ln1114_3 = shl i64 %zext_ln1112_3, i64 %zext_ln1114_3

]]></Node>
<StgValue><ssdm name="shl_ln1114_3"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:200 %select_ln1113_3 = select i1 %icmp_ln1113_3, i64 %lshr_ln1113_3, i64 %shl_ln1114_3

]]></Node>
<StgValue><ssdm name="select_ln1113_3"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:201 %zext_ln1116_3 = zext i2 %or_ln1104_3

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:202 %add_ln1116_3 = add i64 %select_ln1113_3, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="add_ln1116_3"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:203 %lshr_ln1117_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1117_3"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:204 %zext_ln1117_3 = zext i63 %lshr_ln1117_3

]]></Node>
<StgValue><ssdm name="zext_ln1117_3"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:205 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:206 %select_ln1098_3 = select i1 %tmp_23, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098_3"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:208 %sub_ln1119_3 = sub i8 13, i8 %trunc_ln1098_3

]]></Node>
<StgValue><ssdm name="sub_ln1119_3"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:209 %add_ln1124_3 = add i8 %sub_ln1119_3, i8 %select_ln1098_3

]]></Node>
<StgValue><ssdm name="add_ln1124_3"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:210 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_20, i8 %add_ln1124_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:211 %p_Result_18_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_3, i9 %tmp_s, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_18_3"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:212 %trunc_ln765_3 = trunc i64 %p_Result_18_3

]]></Node>
<StgValue><ssdm name="trunc_ln765_3"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:213 %select_ln1090_3 = select i1 %icmp_ln1090_3, i32 0, i32 %trunc_ln765_3

]]></Node>
<StgValue><ssdm name="select_ln1090_3"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:245 %zext_ln1112_4 = zext i19 %select_ln1093_4

]]></Node>
<StgValue><ssdm name="zext_ln1112_4"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
<literal name="icmp_ln1113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:247 %add_ln1113_4 = add i32 %sub_ln1099_4, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113_4"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
<literal name="icmp_ln1113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:248 %zext_ln1113_4 = zext i32 %add_ln1113_4

]]></Node>
<StgValue><ssdm name="zext_ln1113_4"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
<literal name="icmp_ln1113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:249 %lshr_ln1113_4 = lshr i64 %zext_ln1112_4, i64 %zext_ln1113_4

]]></Node>
<StgValue><ssdm name="lshr_ln1113_4"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
<literal name="icmp_ln1113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:250 %sub_ln1114_4 = sub i32 25, i32 %sub_ln1099_4

]]></Node>
<StgValue><ssdm name="sub_ln1114_4"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
<literal name="icmp_ln1113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:251 %zext_ln1114_4 = zext i32 %sub_ln1114_4

]]></Node>
<StgValue><ssdm name="zext_ln1114_4"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
<literal name="icmp_ln1113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:252 %shl_ln1114_4 = shl i64 %zext_ln1112_4, i64 %zext_ln1114_4

]]></Node>
<StgValue><ssdm name="shl_ln1114_4"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:253 %select_ln1113_4 = select i1 %icmp_ln1113_4, i64 %lshr_ln1113_4, i64 %shl_ln1114_4

]]></Node>
<StgValue><ssdm name="select_ln1113_4"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:254 %zext_ln1116_4 = zext i2 %or_ln1104_4

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:255 %add_ln1116_4 = add i64 %select_ln1113_4, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="add_ln1116_4"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:256 %lshr_ln1117_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_4, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1117_4"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:257 %zext_ln1117_4 = zext i63 %lshr_ln1117_4

]]></Node>
<StgValue><ssdm name="zext_ln1117_4"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:258 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_4, i32 25

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:259 %select_ln1098_4 = select i1 %tmp_27, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098_4"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:261 %sub_ln1119_4 = sub i8 13, i8 %trunc_ln1098_4

]]></Node>
<StgValue><ssdm name="sub_ln1119_4"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:262 %add_ln1124_4 = add i8 %sub_ln1119_4, i8 %select_ln1098_4

]]></Node>
<StgValue><ssdm name="add_ln1124_4"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:263 %tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_24, i8 %add_ln1124_4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:264 %p_Result_18_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_4, i9 %tmp_10, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_18_4"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:265 %trunc_ln765_4 = trunc i64 %p_Result_18_4

]]></Node>
<StgValue><ssdm name="trunc_ln765_4"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:266 %select_ln1090_4 = select i1 %icmp_ln1090_4, i32 0, i32 %trunc_ln765_4

]]></Node>
<StgValue><ssdm name="select_ln1090_4"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:298 %zext_ln1112_5 = zext i19 %select_ln1093_5

]]></Node>
<StgValue><ssdm name="zext_ln1112_5"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
<literal name="icmp_ln1113_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:300 %add_ln1113_5 = add i32 %sub_ln1099_5, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113_5"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
<literal name="icmp_ln1113_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:301 %zext_ln1113_5 = zext i32 %add_ln1113_5

]]></Node>
<StgValue><ssdm name="zext_ln1113_5"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
<literal name="icmp_ln1113_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:302 %lshr_ln1113_5 = lshr i64 %zext_ln1112_5, i64 %zext_ln1113_5

]]></Node>
<StgValue><ssdm name="lshr_ln1113_5"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
<literal name="icmp_ln1113_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:303 %sub_ln1114_5 = sub i32 25, i32 %sub_ln1099_5

]]></Node>
<StgValue><ssdm name="sub_ln1114_5"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
<literal name="icmp_ln1113_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:304 %zext_ln1114_5 = zext i32 %sub_ln1114_5

]]></Node>
<StgValue><ssdm name="zext_ln1114_5"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
<literal name="icmp_ln1113_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:305 %shl_ln1114_5 = shl i64 %zext_ln1112_5, i64 %zext_ln1114_5

]]></Node>
<StgValue><ssdm name="shl_ln1114_5"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:306 %select_ln1113_5 = select i1 %icmp_ln1113_5, i64 %lshr_ln1113_5, i64 %shl_ln1114_5

]]></Node>
<StgValue><ssdm name="select_ln1113_5"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:307 %zext_ln1116_5 = zext i2 %or_ln1104_5

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:308 %add_ln1116_5 = add i64 %select_ln1113_5, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="add_ln1116_5"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:309 %lshr_ln1117_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1117_5"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:310 %zext_ln1117_5 = zext i63 %lshr_ln1117_5

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:311 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_5, i32 25

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:312 %select_ln1098_5 = select i1 %tmp_31, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098_5"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:314 %sub_ln1119_5 = sub i8 13, i8 %trunc_ln1098_5

]]></Node>
<StgValue><ssdm name="sub_ln1119_5"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:315 %add_ln1124_5 = add i8 %sub_ln1119_5, i8 %select_ln1098_5

]]></Node>
<StgValue><ssdm name="add_ln1124_5"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:316 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_28, i8 %add_ln1124_5

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:317 %p_Result_18_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_5, i9 %tmp_11, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_18_5"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:318 %trunc_ln765_5 = trunc i64 %p_Result_18_5

]]></Node>
<StgValue><ssdm name="trunc_ln765_5"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:319 %select_ln1090_5 = select i1 %icmp_ln1090_5, i32 0, i32 %trunc_ln765_5

]]></Node>
<StgValue><ssdm name="select_ln1090_5"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:351 %zext_ln1112_6 = zext i19 %select_ln1093_6

]]></Node>
<StgValue><ssdm name="zext_ln1112_6"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
<literal name="icmp_ln1113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:353 %add_ln1113_6 = add i32 %sub_ln1099_6, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113_6"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
<literal name="icmp_ln1113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:354 %zext_ln1113_6 = zext i32 %add_ln1113_6

]]></Node>
<StgValue><ssdm name="zext_ln1113_6"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
<literal name="icmp_ln1113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:355 %lshr_ln1113_6 = lshr i64 %zext_ln1112_6, i64 %zext_ln1113_6

]]></Node>
<StgValue><ssdm name="lshr_ln1113_6"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
<literal name="icmp_ln1113_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:356 %sub_ln1114_6 = sub i32 25, i32 %sub_ln1099_6

]]></Node>
<StgValue><ssdm name="sub_ln1114_6"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
<literal name="icmp_ln1113_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:357 %zext_ln1114_6 = zext i32 %sub_ln1114_6

]]></Node>
<StgValue><ssdm name="zext_ln1114_6"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
<literal name="icmp_ln1113_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:358 %shl_ln1114_6 = shl i64 %zext_ln1112_6, i64 %zext_ln1114_6

]]></Node>
<StgValue><ssdm name="shl_ln1114_6"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:359 %select_ln1113_6 = select i1 %icmp_ln1113_6, i64 %lshr_ln1113_6, i64 %shl_ln1114_6

]]></Node>
<StgValue><ssdm name="select_ln1113_6"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:360 %zext_ln1116_6 = zext i2 %or_ln1104_6

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:361 %add_ln1116_6 = add i64 %select_ln1113_6, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="add_ln1116_6"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:362 %lshr_ln1117_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_6, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1117_6"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:363 %zext_ln1117_6 = zext i63 %lshr_ln1117_6

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:364 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:365 %select_ln1098_6 = select i1 %tmp_35, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098_6"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:367 %sub_ln1119_6 = sub i8 13, i8 %trunc_ln1098_6

]]></Node>
<StgValue><ssdm name="sub_ln1119_6"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:368 %add_ln1124_6 = add i8 %sub_ln1119_6, i8 %select_ln1098_6

]]></Node>
<StgValue><ssdm name="add_ln1124_6"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:369 %tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_32, i8 %add_ln1124_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:370 %p_Result_18_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_6, i9 %tmp_12, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_18_6"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:371 %trunc_ln765_6 = trunc i64 %p_Result_18_6

]]></Node>
<StgValue><ssdm name="trunc_ln765_6"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:372 %select_ln1090_6 = select i1 %icmp_ln1090_6, i32 0, i32 %trunc_ln765_6

]]></Node>
<StgValue><ssdm name="select_ln1090_6"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:404 %zext_ln1112_7 = zext i19 %select_ln1093_7

]]></Node>
<StgValue><ssdm name="zext_ln1112_7"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
<literal name="icmp_ln1113_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:406 %add_ln1113_7 = add i32 %sub_ln1099_7, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113_7"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
<literal name="icmp_ln1113_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:407 %zext_ln1113_7 = zext i32 %add_ln1113_7

]]></Node>
<StgValue><ssdm name="zext_ln1113_7"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
<literal name="icmp_ln1113_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:408 %lshr_ln1113_7 = lshr i64 %zext_ln1112_7, i64 %zext_ln1113_7

]]></Node>
<StgValue><ssdm name="lshr_ln1113_7"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
<literal name="icmp_ln1113_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:409 %sub_ln1114_7 = sub i32 25, i32 %sub_ln1099_7

]]></Node>
<StgValue><ssdm name="sub_ln1114_7"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
<literal name="icmp_ln1113_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:410 %zext_ln1114_7 = zext i32 %sub_ln1114_7

]]></Node>
<StgValue><ssdm name="zext_ln1114_7"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
<literal name="icmp_ln1113_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:411 %shl_ln1114_7 = shl i64 %zext_ln1112_7, i64 %zext_ln1114_7

]]></Node>
<StgValue><ssdm name="shl_ln1114_7"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:412 %select_ln1113_7 = select i1 %icmp_ln1113_7, i64 %lshr_ln1113_7, i64 %shl_ln1114_7

]]></Node>
<StgValue><ssdm name="select_ln1113_7"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:413 %zext_ln1116_7 = zext i2 %or_ln1104_7

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:414 %add_ln1116_7 = add i64 %select_ln1113_7, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="add_ln1116_7"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:415 %lshr_ln1117_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1116_7, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln1117_7"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:416 %zext_ln1117_7 = zext i63 %lshr_ln1117_7

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:417 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1116_7, i32 25

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:418 %select_ln1098_7 = select i1 %tmp_39, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098_7"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:420 %sub_ln1119_7 = sub i8 13, i8 %trunc_ln1098_7

]]></Node>
<StgValue><ssdm name="sub_ln1119_7"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:421 %add_ln1124_7 = add i8 %sub_ln1119_7, i8 %select_ln1098_7

]]></Node>
<StgValue><ssdm name="add_ln1124_7"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:422 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_36, i8 %add_ln1124_7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:423 %p_Result_18_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_7, i9 %tmp_13, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_18_7"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln1090_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="64">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:424 %trunc_ln765_7 = trunc i64 %p_Result_18_7

]]></Node>
<StgValue><ssdm name="trunc_ln765_7"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:425 %select_ln1090_7 = select i1 %icmp_ln1090_7, i32 0, i32 %trunc_ln765_7

]]></Node>
<StgValue><ssdm name="select_ln1090_7"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0">
<![CDATA[
for.end178.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:3 %specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln214"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:426 %p_Result_19_7 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln1090_7, i32 %select_ln1090_6, i32 %select_ln1090_5, i32 %select_ln1090_4, i32 %select_ln1090_3, i32 %select_ln1090_2, i32 %select_ln1090_1, i32 %select_ln1090

]]></Node>
<StgValue><ssdm name="p_Result_19_7"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:427 %write_ln91 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem1_addr, i256 %p_Result_19_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_82_7.split_ifconv:431 %br_ln79 = br void %VITIS_LOOP_82_7

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
