<h1 id="Ncore3.0Design/VerificationStatus09/12/2017-CHI-AIU:">CHI-AIU:</h1><ul><li>RTL<ul><li>  0.7 micro-arch review ETA mid next week <ul><li>Credit Management info pending</li><li>Ordering requirements    </li></ul></li></ul></li><li>Verification<br/><ul><li> Muffadal working on checker: <ul><li>Basic structures and environment is ready, waiting for BFM and command info.</li></ul></li><li>Abhinav working on CHI BFM<ul><li>Agent part of the  BFM ETA 09/18 depending on performance modelling work. </li></ul></li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus09/12/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>Need to further debug 2.2 bug regarding Hint stale when data is streaming in.  </li><li>ETA for 0.5 micro-arch is 09/15<ul><li> Credit Management info pending   </li></ul></li></ul></li><li>Verification<ul><li>Work on Stimulus improvement  </li><li>SB changes</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus09/12/2017-DII:">DII:</h1><ul><li>RTL<br/><ul><li>Working on Micro-Arch 0.7 09/22   <ul><li> Credit Management info pending   </li></ul></li></ul></li><li>Verification<ul><li>nothing to report</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus09/12/2017-IO-AIU:">IO-AIU:</h1><ul><li>RTL<br/><ul><li>Test passing for reads and working on write path</li><li>Working on Micro-Arch in parallel.<ul><li>Initial review with Sanjay this week</li></ul></li></ul></li><li>Verification<ul><li>Nothing on Verification </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus09/12/2017-CCP:">CCP:</h1><ul><li>RTL<br/><ul><li>Preliminary 0.5 review done   </li><li>Working on Micro-Arch 0.7 done and review pending.<ul><li>memory sleep support info pending</li><li>Need to discuss with Sanjay atomic flow paths </li></ul></li></ul></li><li>Verification<ul><li>nothing to report</li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus09/12/2017-DCE:">DCE:</h1><ul><li>RTL<br/><ul><li>Micro arch 0.7 ETA 09/29<ul><li>Commit path</li><li>2 SFI ports  </li></ul></li></ul></li><li>Verification<ul><li>Verif start 09/29. depending on performance modelling work. </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus09/12/2017-System:">System:</h1><ul><li>RTL<br/><ul><li>Library development  in progress. </li><li>Top level code <ul><li>TBD  </li></ul></li></ul></li><li>Verification<ul><li>start 10/15. depending on performance modelling work. </li></ul></li></ul><h1 id="Ncore3.0Design/VerificationStatus09/12/2017-Resiliency:">Resiliency:</h1><ul><li>RTL<br/><ul><li>TBD  </li></ul></li><li>Verification<ul><li>TBD</li></ul></li></ul>