#include <cstdint>

namespace optkit_IBM{
	enum class power6 : uint64_t {
		PM_LSU_REJECT_STQ_FULL = 0x1a0030, // LSU reject due to store queue full
		PM_DPU_HELD_FXU_MULTI = 0x210a6, // DISP unit held due to FXU multicycle
		PM_VMX1_STALL = 0xb008c, // VMX1 stall
		PM_PMC2_SAVED = 0x100022, // PMC2 rewind value saved
		PM_L2SB_IC_INV = 0x5068c, // L2 slice B I cache invalidate
		PM_IERAT_MISS_64K = 0x392076, // IERAT misses for 64K page
		PM_THRD_PRIO_DIFF_3or4_CYC = 0x323040, // Cycles thread priority difference is 3 or 4
		PM_LD_REF_L1_BOTH = 0x180036, // Both units L1 D cache load reference
		PM_FPU1_FCONV = 0xd10a8, // FPU1 executed FCONV instruction
		PM_IBUF_FULL_COUNT = 0x40085, // Periods instruction buffer full
		PM_MRK_LSU_DERAT_MISS = 0x400012, // Marked DERAT miss
		PM_MRK_ST_CMPL = 0x100006, // Marked store instruction completed
		PM_L2_CASTOUT_MOD = 0x150630, // L2 castouts - Modified (M
		PM_FPU1_ST_FOLDED = 0xd10ac, // FPU1 folded store
		PM_MRK_INST_TIMEO = 0x40003e, // Marked Instruction finish timeout
		PM_DPU_WT = 0x300004, // Cycles DISP unit is stalled waiting for instructions
		PM_DPU_HELD_RESTART = 0x30086, // DISP unit held after restart coming
		PM_IERAT_MISS = 0x420ce, // IERAT miss count
		PM_FPU_SINGLE = 0x4c1030, // FPU executed single precision instruction
		PM_MRK_PTEG_FROM_LMEM = 0x412042, // Marked PTEG loaded from local memory
		PM_HV_COUNT = 0x200017, // Hypervisor Periods
		PM_L2SA_ST_HIT = 0x50786, // L2 slice A store hits
		PM_L2_LD_MISS_INST = 0x250530, // L2 instruction load misses
		PM_EXT_INT = 0x2000f8, // External interrupts
		PM_LSU1_LDF = 0x8008c, // LSU1 executed Floating Point load instruction
		PM_FAB_CMD_ISSUED = 0x150130, // Fabric command issued
		PM_PTEG_FROM_L21 = 0x213048, // PTEG loaded from private L2 other core
		PM_L2SA_MISS = 0x50584, // L2 slice A misses
		PM_PTEG_FROM_RL2L3_MOD = 0x11304c, // PTEG loaded from remote L2 or L3 modified
		PM_DPU_WT_COUNT = 0x300005, // Periods DISP unit is stalled waiting for instructions
		PM_MRK_PTEG_FROM_L25_MOD = 0x312046, // Marked PTEG loaded from L2.5 modified
		PM_LD_HIT_L2 = 0x250730, // L2 D cache load hits
		PM_PTEG_FROM_DL2L3_SHR = 0x31304c, // PTEG loaded from distant L2 or L3 shared
		PM_MEM_DP_RQ_GLOB_LOC = 0x150230, // Memory read queue marking cache line double pump state from global to local
		PM_L3SA_MISS = 0x50084, // L3 slice A misses
		PM_NO_ITAG_COUNT = 0x40089, // Periods no ITAG available
		PM_DSLB_MISS = 0x830e8, // Data SLB misses
		PM_LSU_FLUSH_ALIGN = 0x220cc, // Flush caused by alignment exception
		PM_DPU_HELD_FPU_CR = 0x210a0, // DISP unit held due to FPU updating CR
		PM_PTEG_FROM_L2MISS = 0x113028, // PTEG loaded from L2 miss
		PM_MRK_DATA_FROM_DMEM = 0x20304a, // Marked data loaded from distant memory
		PM_PTEG_FROM_LMEM = 0x41304a, // PTEG loaded from local memory
		PM_MRK_DERAT_REF_64K = 0x182044, // Marked DERAT reference for 64K page
		PM_L2SA_LD_REQ_INST = 0x50580, // L2 slice A instruction load requests
		PM_MRK_DERAT_MISS_16M = 0x392044, // Marked DERAT misses for 16M page
		PM_DATA_FROM_DL2L3_MOD = 0x40005c, // Data loaded from distant L2 or L3 modified
		PM_FPU0_FXMULT = 0xd0086, // FPU0 executed fixed point multiplication
		PM_L3SB_MISS = 0x5008c, // L3 slice B misses
		PM_STCX_CANCEL = 0x830ec, // stcx cancel by core
		PM_L2SA_LD_MISS_DATA = 0x50482, // L2 slice A data load misses
		PM_IC_INV_L2 = 0x250632, // L1 I cache entries invalidated from L2
		PM_DPU_HELD = 0x200004, // DISP unit held
		PM_PMC1_OVERFLOW = 0x200014, // PMC1 Overflow
		PM_THRD_PRIO_6_CYC = 0x222046, // Cycles thread running at priority level 6
		PM_MRK_PTEG_FROM_L3MISS = 0x312054, // Marked PTEG loaded from L3 miss
		PM_MRK_LSU0_REJECT_UST = 0x930e2, // LSU0 marked unaligned store reject
		PM_MRK_INST_DISP = 0x10001a, // Marked instruction dispatched
		PM_LARX = 0x830ea, // Larx executed
		PM_INST_CMPL = 0x2, // Instructions completed
		PM_FXU_IDLE = 0x100050, // FXU idle
		PM_MRK_DATA_FROM_DL2L3_MOD = 0x40304c, // Marked data loaded from distant L2 or L3 modified
		PM_L2_LD_REQ_DATA = 0x150430, // L2 data load requests
		PM_LSU_DERAT_MISS_CYC = 0x1000fc, // DERAT miss latency
		PM_DPU_HELD_POWER_COUNT = 0x20003d, // Periods DISP unit held due to Power Management
		PM_INST_FROM_RL2L3_MOD = 0x142044, // Instruction fetched from remote L2 or L3 modified
		PM_DATA_FROM_DMEM_CYC = 0x20002e, // Load latency from distant memory
		PM_DATA_FROM_DMEM = 0x20005e, // Data loaded from distant memory
		PM_LSU_REJECT_PARTIAL_SECTOR = 0x1a0032, // LSU reject due to partial sector valid
		PM_LSU_REJECT_DERAT_MPRED = 0x2a0030, // LSU reject due to mispredicted DERAT
		PM_LSU1_REJECT_ULD = 0x90088, // LSU1 unaligned load reject
		PM_DATA_FROM_L3_CYC = 0x200022, // Load latency from L3
		PM_FXU1_BUSY_FXU0_IDLE = 0x400050, // FXU1 busy FXU0 idle
		PM_INST_FROM_MEM_DP = 0x142042, // Instruction fetched from double pump memory
		PM_LSU_FLUSH_DSI = 0x220ce, // Flush caused by DSI
		PM_MRK_DERAT_REF_16G = 0x482044, // Marked DERAT reference for 16G page
		PM_LSU_LDF_BOTH = 0x180038, // Both LSU units executed Floating Point load instruction
		PM_FPU1_1FLOP = 0xc0088, // FPU1 executed add
		PM_DATA_FROM_RMEM_CYC = 0x40002c, // Load latency from remote memory
		PM_INST_PTEG_SECONDARY = 0x910ac, // Instruction table walk matched in secondary PTEG
		PM_L1_ICACHE_MISS = 0x100056, // L1 I cache miss count
		PM_INST_DISP_LLA = 0x310a2, // Instruction dispatched under load look ahead
		PM_THRD_BOTH_RUN_CYC = 0x400004, // Both threads in run cycles
		PM_LSU_ST_CHAINED = 0x820ce, // number of chained stores
		PM_FPU1_FXDIV = 0xc10a8, // FPU1 executed fixed point division
		PM_FREQ_UP = 0x40003c, // Frequency is being slewed up due to Power Management
		PM_FAB_RETRY_SYS_PUMP = 0x50182, // Retry of a system pump
		PM_DATA_FROM_LMEM = 0x40005e, // Data loaded from local memory
		PM_PMC3_OVERFLOW = 0x400014, // PMC3 Overflow
		PM_LSU0_REJECT_SET_MPRED = 0xa0084, // LSU0 reject due to mispredicted set
		PM_LSU0_REJECT_DERAT_MPRED = 0xa0082, // LSU0 reject due to mispredicted DERAT
		PM_LSU1_REJECT_STQ_FULL = 0xa0088, // LSU1 reject due to store queue full
		PM_MRK_BR_MPRED = 0x300052, // Marked branch mispredicted
		PM_L2SA_ST_MISS = 0x50486, // L2 slice A store misses
		PM_LSU0_REJECT_EXTERN = 0xa10a4, // LSU0 external reject request
		PM_MRK_BR_TAKEN = 0x100052, // Marked branch taken
		PM_ISLB_MISS = 0x830e0, // Instruction SLB misses
		PM_CYC = 0x1e, // Processor cycles
		PM_FPU_FXDIV = 0x1c1034, // FPU executed fixed point division
		PM_DPU_HELD_LLA_END = 0x30084, // DISP unit held due to load look ahead ended
		PM_MEM0_DP_CL_WR_LOC = 0x50286, // cacheline write setting dp to local side 0
		PM_MRK_LSU_REJECT_ULD = 0x193034, // Marked unaligned load reject
		PM_1PLUS_PPC_CMPL = 0x100004, // One or more PPC instruction completed
		PM_PTEG_FROM_DMEM = 0x21304a, // PTEG loaded from distant memory
		PM_DPU_WT_BR_MPRED_COUNT = 0x40000d, // Periods DISP unit is stalled due to branch misprediction
		PM_GCT_FULL_CYC = 0x40086, // Cycles GCT full
		PM_INST_FROM_L25_SHR = 0x442046, // Instruction fetched from L2.5 shared
		PM_MRK_DERAT_MISS_4K = 0x292044, // Marked DERAT misses for 4K page
		PM_DC_PREF_STREAM_ALLOC = 0x810a2, // D cache new prefetch stream allocated
		PM_FPU1_FIN = 0xd0088, // FPU1 produced a result
		PM_BR_MPRED_TA = 0x410ac, // Branch mispredictions due to target address
		PM_DPU_HELD_POWER = 0x20003c, // DISP unit held due to Power Management
		PM_RUN_INST_CMPL = 0x500009, // Run instructions completed
		PM_GCT_EMPTY_CYC = 0x1000f8, // Cycles GCT empty
		PM_LLA_COUNT = 0xc01f, // Transitions into Load Look Ahead mode
		PM_LSU0_REJECT_NO_SCRATCH = 0xa10a2, // LSU0 reject due to scratch register not available
		PM_DPU_WT_IC_MISS = 0x20000c, // Cycles DISP unit is stalled due to I cache miss
		PM_DATA_FROM_L3MISS = 0x3000fe, // Data loaded from private L3 miss
		PM_FPU_FPSCR = 0x2d0032, // FPU executed FPSCR instruction
		PM_VMX1_INST_ISSUED = 0x60088, // VMX1 instruction issued
		PM_FLUSH = 0x100010, // Flushes
		PM_ST_HIT_L2 = 0x150732, // L2 D cache store hits
		PM_SYNC_CYC = 0x920cc, // Sync duration
		PM_FAB_SYS_PUMP = 0x50180, // System pump operation
		PM_IC_PREF_REQ = 0x4008c, // Instruction prefetch requests
		PM_MEM0_DP_RQ_GLOB_LOC = 0x50280, // Memory read queue marking cache line double pump state from global to local side 0
		PM_FPU_ISSUE_0 = 0x320c6, // FPU issue 0 per cycle
		PM_THRD_PRIO_2_CYC = 0x322040, // Cycles thread running at priority level 2
		PM_VMX_SIMPLE_ISSUED = 0x70082, // VMX instruction issued to simple
		PM_MRK_FPU1_FIN = 0xd008a, // Marked instruction FPU1 processing finished
		PM_DPU_HELD_CW = 0x20084, // DISP unit held due to cache writes
		PM_L3SA_REF = 0x50080, // L3 slice A references
		PM_STCX = 0x830e6, // STCX executed
		PM_L2SB_MISS = 0x5058c, // L2 slice B misses
		PM_LSU0_REJECT = 0xa10a6, // LSU0 reject
		PM_TB_BIT_TRANS = 0x100026, // Time Base bit transition
		PM_THERMAL_MAX = 0x30002a, // Processor in thermal MAX
		PM_FPU0_STF = 0xc10a4, // FPU0 executed store instruction
		PM_FPU1_FMA = 0xc008a, // FPU1 executed multiply-add instruction
		PM_LSU1_REJECT_LHS = 0x9008e, // LSU1 load hit store reject
		PM_DPU_HELD_INT = 0x310a8, // DISP unit held due to exception
		PM_THRD_LLA_BOTH_CYC = 0x400008, // Both threads in Load Look Ahead
		PM_DPU_HELD_THERMAL_COUNT = 0x10002b, // Periods DISP unit held due to thermal condition
		PM_PMC4_REWIND = 0x100020, // PMC4 rewind event
		PM_DERAT_REF_16M = 0x382070, // DERAT reference for 16M page
		PM_FPU0_FCONV = 0xd10a0, // FPU0 executed FCONV instruction
		PM_L2SA_LD_REQ_DATA = 0x50480, // L2 slice A data load requests
		PM_DATA_FROM_MEM_DP = 0x10005e, // Data loaded from double pump memory
		PM_MRK_VMX_FLOAT_ISSUED = 0x70088, // Marked VMX instruction issued to float
		PM_MRK_PTEG_FROM_L2MISS = 0x412054, // Marked PTEG loaded from L2 miss
		PM_THRD_PRIO_DIFF_1or2_CYC = 0x223040, // Cycles thread priority difference is 1 or 2
		PM_VMX0_STALL = 0xb0084, // VMX0 stall
		PM_IC_DEMAND_L2_BHT_REDIRECT = 0x420ca, // L2 I cache demand request due to BHT redirect
		PM_LSU_DERAT_MISS = 0x20000e, // DERAT misses
		PM_FPU0_SINGLE = 0xc10a6, // FPU0 executed single precision instruction
		PM_FPU_ISSUE_STEERING = 0x320c4, // FPU issue steering
		PM_THRD_PRIO_1_CYC = 0x222040, // Cycles thread running at priority level 1
		PM_VMX_COMPLEX_ISSUED = 0x70084, // VMX instruction issued to complex
		PM_FPU_ISSUE_ST_FOLDED = 0x320c2, // FPU issue a folded store
		PM_DFU_FIN = 0xe0080, // DFU instruction finish
		PM_BR_PRED_CCACHE = 0x410a4, // Branch count cache prediction
		PM_MRK_ST_CMPL_INT = 0x300006, // Marked store completed with intervention
		PM_FAB_MMIO = 0x50186, // MMIO operation
		PM_MRK_VMX_SIMPLE_ISSUED = 0x7008a, // Marked VMX instruction issued to simple
		PM_FPU_STF = 0x3c1030, // FPU executed store instruction
		PM_MEM1_DP_CL_WR_GLOB = 0x5028c, // cacheline write setting dp to global side 1
		PM_MRK_DATA_FROM_L3MISS = 0x303028, // Marked data loaded from L3 miss
		PM_GCT_NOSLOT_CYC = 0x100008, // Cycles no GCT slot allocated
		PM_L2_ST_REQ_DATA = 0x250432, // L2 data store requests
		PM_INST_TABLEWALK_COUNT = 0x920cb, // Periods doing instruction tablewalks
		PM_PTEG_FROM_L35_SHR = 0x21304e, // PTEG loaded from L3.5 shared
		PM_DPU_HELD_ISYNC = 0x2008a, // DISP unit held due to ISYNC
		PM_MRK_DATA_FROM_L25_SHR = 0x40304e, // Marked data loaded from L2.5 shared
		PM_L3SA_HIT = 0x50082, // L3 slice A hits
		PM_DERAT_MISS_16G = 0x492070, // DERAT misses for 16G page
		PM_DATA_PTEG_2ND_HALF = 0x910a2, // Data table walk matched in second half priÂ­mary PTEG
		PM_L2SA_ST_REQ = 0x50484, // L2 slice A store requests
		PM_INST_FROM_LMEM = 0x442042, // Instruction fetched from local memory
		PM_IC_DEMAND_L2_BR_REDIRECT = 0x420cc, // L2 I cache demand request due to branch redirect
		PM_PTEG_FROM_L2 = 0x113048, // PTEG loaded from L2
		PM_DATA_PTEG_1ST_HALF = 0x910a0, // Data table walk matched in first half primary PTEG
		PM_BR_MPRED_COUNT = 0x410aa, // Branch misprediction due to count prediction
		PM_IERAT_MISS_4K = 0x492076, // IERAT misses for 4K page
		PM_THRD_BOTH_RUN_COUNT = 0x400005, // Periods both threads in run cycles
		PM_LSU_REJECT_ULD = 0x190030, // Unaligned load reject
		PM_DATA_FROM_DL2L3_MOD_CYC = 0x40002a, // Load latency from distant L2 or L3 modified
		PM_MRK_PTEG_FROM_RL2L3_MOD = 0x112044, // Marked PTEG loaded from remote L2 or L3 modified
		PM_FPU0_FLOP = 0xc0086, // FPU0 executed 1FLOP
		PM_FPU0_FEST = 0xd10a6, // FPU0 executed FEST instruction
		PM_MRK_LSU0_REJECT_LHS = 0x930e6, // LSU0 marked load hit store reject
		PM_VMX_RESULT_SAT_1 = 0xb0086, // 1
		PM_NO_ITAG_CYC = 0x40088, // Cyles no ITAG available
		PM_LSU1_REJECT_NO_SCRATCH = 0xa10aa, // LSU1 reject due to scratch register not available
		PM_0INST_FETCH = 0x40080, // No instructions fetched
		PM_DPU_WT_BR_MPRED = 0x40000c, // Cycles DISP unit is stalled due to branch misprediction
		PM_L1_PREF = 0x810a4, // L1 cache data prefetches
		PM_VMX_FLOAT_MULTICYCLE = 0xb0082, // VMX multi-cycle floating point instruction issued
		PM_DATA_FROM_L25_SHR_CYC = 0x200024, // Load latency from L2.5 shared
		PM_DATA_FROM_L3 = 0x300058, // Data loaded from L3
		PM_PMC2_OVERFLOW = 0x300014, // PMC2 Overflow
		PM_VMX0_LD_WRBACK = 0x60084, // VMX0 load writeback valid
		PM_FPU0_DENORM = 0xc10a2, // FPU0 received denormalized data
		PM_INST_FETCH_CYC = 0x420c8, // Cycles at least 1 instruction fetched
		PM_LSU_LDF = 0x280032, // LSU executed Floating Point load instruction
		PM_LSU_REJECT_L2_CORR = 0x1a1034, // LSU reject due to L2 correctable error
		PM_DERAT_REF_64K = 0x282070, // DERAT reference for 64K page
		PM_THRD_PRIO_3_CYC = 0x422040, // Cycles thread running at priority level 3
		PM_FPU_FMA = 0x2c0030, // FPU executed multiply-add instruction
		PM_INST_FROM_L35_MOD = 0x142046, // Instruction fetched from L3.5 modified
		PM_DFU_CONV = 0xe008e, // DFU convert from fixed op
		PM_INST_FROM_L25_MOD = 0x342046, // Instruction fetched from L2.5 modified
		PM_PTEG_FROM_L35_MOD = 0x11304e, // PTEG loaded from L3.5 modified
		PM_MRK_VMX_ST_ISSUED = 0xb0088, // Marked VMX store issued
		PM_VMX_FLOAT_ISSUED = 0x70080, // VMX instruction issued to float
		PM_LSU0_REJECT_L2_CORR = 0xa10a0, // LSU0 reject due to L2 correctable error
		PM_THRD_L2MISS = 0x310a0, // Thread in L2 miss
		PM_FPU_FCONV = 0x1d1034, // FPU executed FCONV instruction
		PM_FPU_FXMULT = 0x1d0032, // FPU executed fixed point multiplication
		PM_FPU1_FRSP = 0xd10aa, // FPU1 executed FRSP instruction
		PM_MRK_DERAT_REF_16M = 0x382044, // Marked DERAT reference for 16M page
		PM_L2SB_CASTOUT_SHR = 0x5068a, // L2 slice B castouts - Shared
		PM_THRD_ONE_RUN_COUNT = 0x1000fb, // Periods one of the threads in run cycles
		PM_INST_FROM_RMEM = 0x342042, // Instruction fetched from remote memory
		PM_LSU_BOTH_BUS = 0x810aa, // Both data return buses busy simultaneously
		PM_FPU1_FSQRT_FDIV = 0xc008c, // FPU1 executed FSQRT or FDIV instruction
		PM_L2_LD_REQ_INST = 0x150530, // L2 instruction load requests
		PM_MRK_PTEG_FROM_L35_SHR = 0x212046, // Marked PTEG loaded from L3.5 shared
		PM_BR_PRED_CR = 0x410a2, // A conditional branch was predicted
		PM_MRK_LSU0_REJECT_ULD = 0x930e0, // LSU0 marked unaligned load reject
		PM_LSU_REJECT = 0x4a1030, // LSU reject
		PM_LSU_REJECT_LHS_BOTH = 0x290038, // Load hit store reject both units
		PM_GXO_ADDR_CYC_BUSY = 0x50382, // Outbound GX address utilization (# of cycles address out is valid)
		PM_LSU_SRQ_EMPTY_COUNT = 0x40001d, // Periods SRQ empty
		PM_PTEG_FROM_L3 = 0x313048, // PTEG loaded from L3
		PM_VMX0_LD_ISSUED = 0x60082, // VMX0 load issued
		PM_FXU_PIPELINED_MULT_DIV = 0x210ae, // Fix point multiply/divide pipelined
		PM_FPU1_STF = 0xc10ac, // FPU1 executed store instruction
		PM_DFU_ADD = 0xe008c, // DFU add type instruction
		PM_MEM_DP_CL_WR_GLOB = 0x250232, // cache line write setting double pump state to global
		PM_MRK_LSU1_REJECT_ULD = 0x930e8, // LSU1 marked unaligned load reject
		PM_ITLB_REF = 0x920c2, // Instruction TLB reference
		PM_LSU0_REJECT_L2MISS = 0x90084, // LSU0 L2 miss reject
		PM_DATA_FROM_L35_SHR = 0x20005a, // Data loaded from L3.5 shared
		PM_MRK_DATA_FROM_RL2L3_MOD = 0x10304c, // Marked data loaded from remote L2 or L3 modified
		PM_FPU0_FPSCR = 0xd0084, // FPU0 executed FPSCR instruction
		PM_DATA_FROM_L2 = 0x100058, // Data loaded from L2
		PM_DPU_HELD_XER = 0x20088, // DISP unit held due to XER dependency
		PM_FAB_NODE_PUMP = 0x50188, // Node pump operation
		PM_VMX_RESULT_SAT_0_1 = 0xb008e, // VMX valid result with sat bit is set (0->1)
		PM_LD_REF_L1 = 0x80082, // L1 D cache load references
		PM_TLB_REF = 0x920c8, // TLB reference
		PM_DC_PREF_OUT_OF_STREAMS = 0x810a0, // D cache out of streams
		PM_FLUSH_FPU = 0x230ec, // Flush caused by FPU exception
		PM_MEM1_DP_CL_WR_LOC = 0x5028e, // cacheline write setting dp to local side 1
		PM_L2SB_LD_HIT = 0x5078a, // L2 slice B load hits
		PM_FAB_DCLAIM = 0x50184, // Dclaim operation
		PM_MEM_DP_CL_WR_LOC = 0x150232, // cache line write setting double pump state to local
		PM_BR_MPRED_CR = 0x410a8, // Branch mispredictions due to CR bit setting
		PM_LSU_REJECT_EXTERN = 0x3a1030, // LSU external reject request
		PM_DATA_FROM_RL2L3_MOD = 0x10005c, // Data loaded from remote L2 or L3 modified
		PM_DPU_HELD_RU_WQ = 0x2008e, // DISP unit held due to RU FXU write queue full
		PM_LD_MISS_L1 = 0x80080, // L1 D cache load misses
		PM_DC_INV_L2 = 0x150632, // L1 D cache entries invalidated from L2
		PM_MRK_PTEG_FROM_RMEM = 0x312042, // Marked PTEG loaded from remote memory
		PM_FPU_FIN = 0x1d0030, // FPU produced a result
		PM_FXU0_FIN = 0x300016, // FXU0 produced a result
		PM_DPU_HELD_FPQ = 0x20086, // DISP unit held due to FPU issue queue full
		PM_GX_DMA_READ = 0x5038c, // DMA Read Request
		PM_LSU1_REJECT_PARTIAL_SECTOR = 0xa008e, // LSU1 reject due to partial sector valid
		PM_0INST_FETCH_COUNT = 0x40081, // Periods with no instructions fetched
		PM_PMC5_OVERFLOW = 0x100024, // PMC5 Overflow
		PM_L2SB_LD_REQ = 0x50788, // L2 slice B load requests
		PM_THRD_PRIO_DIFF_0_CYC = 0x123040, // Cycles no thread priority difference
		PM_DATA_FROM_RMEM = 0x30005e, // Data loaded from remote memory
		PM_LSU_LMQ_SRQ_EMPTY_BOTH_CYC = 0x30001c, // Cycles both threads LMQ and SRQ empty
		PM_ST_REF_L1_BOTH = 0x280038, // Both units L1 D cache store reference
		PM_VMX_PERMUTE_ISSUED = 0x70086, // VMX instruction issued to permute
		PM_BR_TAKEN = 0x200052, // Branches taken
		PM_FAB_DMA = 0x5018c, // DMA operation
		PM_GCT_EMPTY_COUNT = 0x200009, // Periods GCT empty
		PM_FPU1_SINGLE = 0xc10ae, // FPU1 executed single precision instruction
		PM_L2SA_CASTOUT_SHR = 0x50682, // L2 slice A castouts - Shared
		PM_L3SB_REF = 0x50088, // L3 slice B references
		PM_FPU0_FRSP = 0xd10a2, // FPU0 executed FRSP instruction
		PM_PMC4_SAVED = 0x300022, // PMC4 rewind value saved
		PM_L2SA_DC_INV = 0x50686, // L2 slice A D cache invalidate
		PM_GXI_ADDR_CYC_BUSY = 0x50388, // Inbound GX address utilization (# of cycle address is in valid)
		PM_FPU0_FMA = 0xc0082, // FPU0 executed multiply-add instruction
		PM_SLB_MISS = 0x183034, // SLB misses
		PM_MRK_ST_GPS = 0x200006, // Marked store sent to GPS
		PM_DERAT_REF_4K = 0x182070, // DERAT reference for 4K page
		PM_L2_CASTOUT_SHR = 0x250630, // L2 castouts - Shared (T
		PM_DPU_HELD_STCX_CR = 0x2008c, // DISP unit held due to STCX updating CR
		PM_FPU0_ST_FOLDED = 0xd10a4, // FPU0 folded store
		PM_MRK_DATA_FROM_L21 = 0x203048, // Marked data loaded from private L2 other core
		PM_THRD_PRIO_DIFF_minus3or4_CYC = 0x323046, // Cycles thread priority difference is -3 or -4
		PM_DATA_FROM_L35_MOD = 0x10005a, // Data loaded from L3.5 modified
		PM_DATA_FROM_DL2L3_SHR = 0x30005c, // Data loaded from distant L2 or L3 shared
		PM_GXI_DATA_CYC_BUSY = 0x5038a, // Inbound GX Data utilization (# of cycle data in is valid)
		PM_LSU_REJECT_STEAL = 0x9008c, // LSU reject due to steal
		PM_ST_FIN = 0x100054, // Store instructions finished
		PM_DPU_HELD_CR_LOGICAL = 0x3008e, // DISP unit held due to CR
		PM_THRD_SEL_T0 = 0x310a6, // Decode selected thread 0
		PM_PTEG_RELOAD_VALID = 0x130e8, // TLB reload valid
		PM_L2_PREF_ST = 0x810a8, // L2 cache prefetches
		PM_MRK_STCX_FAIL = 0x830e4, // Marked STCX failed
		PM_LSU0_REJECT_LHS = 0x90086, // LSU0 load hit store reject
		PM_DFU_EXP_EQ = 0xe0084, // DFU operand exponents are equal for add type
		PM_DPU_HELD_FP_FX_MULT = 0x210a8, // DISP unit held due to non fixed multiple/divide after fixed multiply/divide
		PM_L2_LD_MISS_DATA = 0x250430, // L2 data load misses
		PM_DATA_FROM_L35_MOD_CYC = 0x400026, // Load latency from L3.5 modified
		PM_FLUSH_FXU = 0x230ea, // Flush caused by FXU exception
		PM_FPU_ISSUE_1 = 0x320c8, // FPU issue 1 per cycle
		PM_DATA_FROM_LMEM_CYC = 0x20002c, // Load latency from local memory
		PM_DPU_HELD_LSU_SOPS = 0x30080, // DISP unit held due to LSU slow ops (sync
		PM_INST_PTEG_2ND_HALF = 0x910aa, // Instruction table walk matched in second half primary PTEG
		PM_THRESH_TIMEO = 0x300018, // Threshold timeout
		PM_LSU_REJECT_UST_BOTH = 0x190036, // Unaligned store reject both units
		PM_LSU_REJECT_FAST = 0x30003e, // LSU fast reject
		PM_DPU_HELD_THRD_PRIO = 0x3008a, // DISP unit held due to lower priority thread
		PM_L2_PREF_LD = 0x810a6, // L2 cache prefetches
		PM_FPU_FEST = 0x4d1030, // FPU executed FEST instruction
		PM_MRK_DATA_FROM_RMEM = 0x30304a, // Marked data loaded from remote memory
		PM_LD_MISS_L1_CYC = 0x10000c, // L1 data load miss cycles
		PM_DERAT_MISS_4K = 0x192070, // DERAT misses for 4K page
		PM_DPU_HELD_COMPLETION = 0x210ac, // DISP unit held due to completion holding dispatch
		PM_FPU_ISSUE_STALL_ST = 0x320ce, // FPU issue stalled due to store
		PM_L2SB_DC_INV = 0x5068e, // L2 slice B D cache invalidate
		PM_PTEG_FROM_L25_SHR = 0x41304e, // PTEG loaded from L2.5 shared
		PM_PTEG_FROM_DL2L3_MOD = 0x41304c, // PTEG loaded from distant L2 or L3 modified
		PM_FAB_CMD_RETRIED = 0x250130, // Fabric command retried
		PM_BR_PRED_LSTACK = 0x410a6, // A conditional branch was predicted
		PM_GXO_DATA_CYC_BUSY = 0x50384, // Outbound GX Data utilization (# of cycles data out is valid)
		PM_DFU_SUBNORM = 0xe0086, // DFU result is a subnormal
		PM_FPU_ISSUE_OOO = 0x320c0, // FPU issue out-of-order
		PM_LSU_REJECT_ULD_BOTH = 0x290036, // Unaligned load reject both units
		PM_L2SB_ST_MISS = 0x5048e, // L2 slice B store misses
		PM_DATA_FROM_L25_MOD_CYC = 0x400024, // Load latency from L2.5 modified
		PM_INST_PTEG_1ST_HALF = 0x910a8, // Instruction table walk matched in first half primary PTEG
		PM_DERAT_MISS_16M = 0x392070, // DERAT misses for 16M page
		PM_GX_DMA_WRITE = 0x5038e, // All DMA Write Requests (including dma wrt lgcy)
		PM_MRK_PTEG_FROM_DL2L3_MOD = 0x412044, // Marked PTEG loaded from distant L2 or L3 modified
		PM_MEM1_DP_RQ_GLOB_LOC = 0x50288, // Memory read queue marking cache line double pump state from global to local side 1
		PM_L2SB_LD_REQ_DATA = 0x50488, // L2 slice B data load requests
		PM_L2SA_LD_MISS_INST = 0x50582, // L2 slice A instruction load misses
		PM_MRK_LSU0_REJECT_L2MISS = 0x930e4, // LSU0 marked L2 miss reject
		PM_MRK_IFU_FIN = 0x20000a, // Marked instruction IFU processing finished
		PM_INST_FROM_L3 = 0x342040, // Instruction fetched from L3
		PM_FXU1_FIN = 0x400016, // FXU1 produced a result
		PM_THRD_PRIO_4_CYC = 0x422046, // Cycles thread running at priority level 4
		PM_MRK_DATA_FROM_L35_MOD = 0x10304e, // Marked data loaded from L3.5 modified
		PM_LSU_REJECT_SET_MPRED = 0x2a0032, // LSU reject due to mispredicted set
		PM_MRK_DERAT_MISS_16G = 0x492044, // Marked DERAT misses for 16G page
		PM_FPU0_FXDIV = 0xc10a0, // FPU0 executed fixed point division
		PM_MRK_LSU1_REJECT_UST = 0x930ea, // LSU1 marked unaligned store reject
		PM_FPU_ISSUE_DIV_SQRT_OVERLAP = 0x320cc, // FPU divide/sqrt overlapped with other divide/sqrt
		PM_INST_FROM_L35_SHR = 0x242046, // Instruction fetched from L3.5 shared
		PM_MRK_LSU_REJECT_LHS = 0x493030, // Marked load hit store reject
		PM_LSU_LMQ_FULL_CYC = 0x810ac, // Cycles LMQ full
		PM_SYNC_COUNT = 0x920cd, // SYNC instructions completed
		PM_MEM0_DP_RQ_LOC_GLOB = 0x50282, // Memory read queue marking cache line double pump state from local to global side 0
		PM_L2SA_CASTOUT_MOD = 0x50680, // L2 slice A castouts - Modified
		PM_LSU_LMQ_SRQ_EMPTY_BOTH_COUNT = 0x30001d, // Periods both threads LMQ and SRQ empty
		PM_PTEG_FROM_MEM_DP = 0x11304a, // PTEG loaded from double pump memory
		PM_LSU_REJECT_SLOW = 0x20003e, // LSU slow reject
		PM_PTEG_FROM_L25_MOD = 0x31304e, // PTEG loaded from L2.5 modified
		PM_THRD_PRIO_7_CYC = 0x122046, // Cycles thread running at priority level 7
		PM_MRK_PTEG_FROM_RL2L3_SHR = 0x212044, // Marked PTEG loaded from remote L2 or L3 shared
		PM_ST_REQ_L2 = 0x250732, // L2 store requests
		PM_ST_REF_L1 = 0x80086, // L1 D cache store references
		PM_FPU_ISSUE_STALL_THRD = 0x330e0, // FPU issue stalled due to thread resource conflict
		PM_RUN_COUNT = 0x10000b, // Run Periods
		PM_RUN_CYC = 0x10000a, // Run cycles
		PM_PTEG_FROM_RMEM = 0x31304a, // PTEG loaded from remote memory
		PM_LSU0_LDF = 0x80084, // LSU0 executed Floating Point load instruction
		PM_ST_MISS_L1 = 0x80088, // L1 D cache store misses
		PM_INST_FROM_DL2L3_SHR = 0x342044, // Instruction fetched from distant L2 or L3 shared
		PM_L2SA_IC_INV = 0x50684, // L2 slice A I cache invalidate
		PM_THRD_ONE_RUN_CYC = 0x100016, // One of the threads in run cycles
		PM_L2SB_LD_REQ_INST = 0x50588, // L2 slice B instruction load requests
		PM_MRK_DATA_FROM_L25_MOD = 0x30304e, // Marked data loaded from L2.5 modified
		PM_DPU_HELD_XTHRD = 0x30082, // DISP unit held due to cross thread resource conflicts
		PM_L2SB_ST_REQ = 0x5048c, // L2 slice B store requests
		PM_INST_FROM_L21 = 0x242040, // Instruction fetched from private L2 other core
		PM_INST_FROM_L3MISS = 0x342054, // Instruction fetched missed L3
		PM_L3SB_HIT = 0x5008a, // L3 slice B hits
		PM_EE_OFF_EXT_INT = 0x230ee, // Cycles MSR(EE) bit off and external interrupt pending
		PM_INST_FROM_DL2L3_MOD = 0x442044, // Instruction fetched from distant L2 or L3 modified
		PM_PMC6_OVERFLOW = 0x300024, // PMC6 Overflow
		PM_FPU_FLOP = 0x1c0032, // FPU executed 1FLOP
		PM_FXU_BUSY = 0x200050, // FXU busy
		PM_FPU1_FLOP = 0xc008e, // FPU1 executed 1FLOP
		PM_IC_RELOAD_SHR = 0x4008e, // I cache line reloading to be shared by threads
		PM_INST_TABLEWALK_CYC = 0x920ca, // Cycles doing instruction tablewalks
		PM_DATA_FROM_RL2L3_MOD_CYC = 0x400028, // Load latency from remote L2 or L3 modified
		PM_THRD_PRIO_DIFF_5or6_CYC = 0x423040, // Cycles thread priority difference is 5 or 6
		PM_IBUF_FULL_CYC = 0x40084, // Cycles instruction buffer full
		PM_L2SA_LD_REQ = 0x50780, // L2 slice A load requests
		PM_VMX1_LD_WRBACK = 0x6008c, // VMX1 load writeback valid
		PM_MRK_FPU_FIN = 0x2d0030, // Marked instruction FPU processing finished
		PM_THRD_PRIO_5_CYC = 0x322046, // Cycles thread running at priority level 5
		PM_DFU_BACK2BACK = 0xe0082, // DFU back to back operations executed
		PM_MRK_DATA_FROM_LMEM = 0x40304a, // Marked data loaded from local memory
		PM_LSU_REJECT_LHS = 0x190032, // Load hit store reject
		PM_DPU_HELD_SPR = 0x3008c, // DISP unit held due to MTSPR/MFSPR
		PM_FREQ_DOWN = 0x30003c, // Frequency is being slewed down due to Power Management
		PM_DFU_ENC_BCD_DPD = 0xe008a, // DFU Encode BCD to DPD
		PM_DPU_HELD_GPR = 0x20080, // DISP unit held due to GPR dependencies
		PM_LSU0_NCST = 0x820cc, // LSU0 non-cachable stores
		PM_MRK_INST_ISSUED = 0x10001c, // Marked instruction issued
		PM_INST_FROM_RL2L3_SHR = 0x242044, // Instruction fetched from remote L2 or L3 shared
		PM_FPU_DENORM = 0x2c1034, // FPU received denormalized data
		PM_PTEG_FROM_L3MISS = 0x313028, // PTEG loaded from L3 miss
		PM_RUN_PURR = 0x4000f4, // Run PURR Event
		PM_MRK_VMX0_LD_WRBACK = 0x60086, // Marked VMX0 load writeback valid
		PM_L2_MISS = 0x250532, // L2 cache misses
		PM_MRK_DATA_FROM_L3 = 0x303048, // Marked data loaded from L3
		PM_MRK_LSU1_REJECT_LHS = 0x930ee, // LSU1 marked load hit store reject
		PM_L2SB_LD_MISS_INST = 0x5058a, // L2 slice B instruction load misses
		PM_PTEG_FROM_RL2L3_SHR = 0x21304c, // PTEG loaded from remote L2 or L3 shared
		PM_MRK_DERAT_MISS_64K = 0x192044, // Marked DERAT misses for 64K page
		PM_LWSYNC = 0x810ae, // Isync instruction completed
		PM_FPU1_FXMULT = 0xd008e, // FPU1 executed fixed point multiplication
		PM_MEM0_DP_CL_WR_GLOB = 0x50284, // cacheline write setting dp to global side 0
		PM_LSU0_REJECT_PARTIAL_SECTOR = 0xa0086, // LSU0 reject due to partial sector valid
		PM_INST_IMC_MATCH_CMPL = 0x1000f0, // IMC matched instructions completed
		PM_DPU_HELD_THERMAL = 0x10002a, // DISP unit held due to thermal condition
		PM_FPU_FRSP = 0x2d1034, // FPU executed FRSP instruction
		PM_MRK_INST_FIN = 0x30000a, // Marked instruction finished
		PM_MRK_PTEG_FROM_DL2L3_SHR = 0x312044, // Marked PTEG loaded from distant L2 or L3 shared
		PM_MRK_DTLB_REF = 0x920c0, // Marked Data TLB reference
		PM_MRK_PTEG_FROM_L25_SHR = 0x412046, // Marked PTEG loaded from L2.5 shared
		PM_DPU_HELD_LSU = 0x210a2, // DISP unit held due to LSU move or invalidate SLB and SR
		PM_FPU_FSQRT_FDIV = 0x2c0032, // FPU executed FSQRT or FDIV instruction
		PM_LSU_LMQ_SRQ_EMPTY_COUNT = 0x20001d, // Periods LMQ and SRQ empty
		PM_DATA_PTEG_SECONDARY = 0x910a4, // Data table walk matched in secondary PTEG
		PM_FPU1_FEST = 0xd10ae, // FPU1 executed FEST instruction
		PM_L2SA_LD_HIT = 0x50782, // L2 slice A load hits
		PM_DATA_FROM_MEM_DP_CYC = 0x40002e, // Load latency from double pump memory
		PM_BR_MPRED_CCACHE = 0x410ae, // Branch misprediction due to count cache prediction
		PM_DPU_HELD_COUNT = 0x200005, // Periods DISP unit held
		PM_LSU1_REJECT_SET_MPRED = 0xa008c, // LSU1 reject due to mispredicted set
		PM_FPU_ISSUE_2 = 0x320ca, // FPU issue 2 per cycle
		PM_LSU1_REJECT_L2_CORR = 0xa10a8, // LSU1 reject due to L2 correctable error
		PM_MRK_PTEG_FROM_DMEM = 0x212042, // Marked PTEG loaded from distant memory
		PM_MEM1_DP_RQ_LOC_GLOB = 0x5028a, // Memory read queue marking cache line double pump state from local to global side 1
		PM_THRD_PRIO_DIFF_minus1or2_CYC = 0x223046, // Cycles thread priority difference is -1 or -2
		PM_THRD_PRIO_0_CYC = 0x122040, // Cycles thread running at priority level 0
		PM_FXU0_BUSY_FXU1_IDLE = 0x300050, // FXU0 busy FXU1 idle
		PM_LSU1_REJECT_DERAT_MPRED = 0xa008a, // LSU1 reject due to mispredicted DERAT
		PM_MRK_VMX1_LD_WRBACK = 0x6008e, // Marked VMX1 load writeback valid
		PM_DATA_FROM_RL2L3_SHR_CYC = 0x200028, // Load latency from remote L2 or L3 shared
		PM_IERAT_MISS_16M = 0x292076, // IERAT misses for 16M page
		PM_MRK_DATA_FROM_MEM_DP = 0x10304a, // Marked data loaded from double pump memory
		PM_LARX_L1HIT = 0x830e2, // larx hits in L1
		PM_L2_ST_MISS_DATA = 0x150432, // L2 data store misses
		PM_FPU_ST_FOLDED = 0x3d1030, // FPU folded store
		PM_MRK_DATA_FROM_L35_SHR = 0x20304e, // Marked data loaded from L3.5 shared
		PM_DPU_HELD_MULT_GPR = 0x210aa, // DISP unit held due to multiple/divide multiply/divide GPR dependencies
		PM_FPU0_1FLOP = 0xc0080, // FPU0 executed add
		PM_IERAT_MISS_16G = 0x192076, // IERAT misses for 16G page
		PM_IC_PREF_WRITE = 0x430e0, // Instruction prefetch written into I cache
		PM_THRD_PRIO_DIFF_minus5or6_CYC = 0x423046, // Cycles thread priority difference is -5 or -6
		PM_FPU0_FIN = 0xd0080, // FPU0 produced a result
		PM_DATA_FROM_L2_CYC = 0x200020, // Load latency from L2
		PM_DERAT_REF_16G = 0x482070, // DERAT reference for 16G page
		PM_BR_PRED = 0x410a0, // A conditional branch was predicted
		PM_VMX1_LD_ISSUED = 0x6008a, // VMX1 load issued
		PM_L2SB_CASTOUT_MOD = 0x50688, // L2 slice B castouts - Modified
		PM_INST_FROM_DMEM = 0x242042, // Instruction fetched from distant memory
		PM_DATA_FROM_L35_SHR_CYC = 0x200026, // Load latency from L3.5 shared
		PM_LSU0_NCLD = 0x820ca, // LSU0 non-cacheable loads
		PM_FAB_RETRY_NODE_PUMP = 0x5018a, // Retry of a node pump
		PM_VMX0_INST_ISSUED = 0x60080, // VMX0 instruction issued
		PM_DATA_FROM_L25_MOD = 0x30005a, // Data loaded from L2.5 modified
		PM_DPU_HELD_ITLB_ISLB = 0x210a4, // DISP unit held due to SLB or TLB invalidates
		PM_LSU_LMQ_SRQ_EMPTY_CYC = 0x20001c, // Cycles LMQ and SRQ empty
		PM_THRD_CONC_RUN_INST = 0x300026, // Concurrent run instructions
		PM_MRK_PTEG_FROM_L2 = 0x112040, // Marked PTEG loaded from L2.5 modified
		PM_PURR = 0x10000e, // PURR Event
		PM_DERAT_MISS_64K = 0x292070, // DERAT misses for 64K page
		PM_PMC2_REWIND = 0x300020, // PMC2 rewind event
		PM_INST_FROM_L2 = 0x142040, // Instructions fetched from L2
		PM_INST_DISP = 0x200012, // Instructions dispatched
		PM_DATA_FROM_L25_SHR = 0x40005a, // Data loaded from L2.5 shared
		PM_L1_DCACHE_RELOAD_VALID = 0x3000f6, // L1 reload data source valid
		PM_LSU1_REJECT_UST = 0x9008a, // LSU1 unaligned store reject
		PM_FAB_ADDR_COLLISION = 0x5018e, // local node launch collision with off-node address
		PM_MRK_FXU_FIN = 0x20001a, // Marked instruction FXU processing finished
		PM_LSU0_REJECT_UST = 0x90082, // LSU0 unaligned store reject
		PM_PMC4_OVERFLOW = 0x100014, // PMC4 Overflow
		PM_MRK_PTEG_FROM_L3 = 0x312040, // Marked PTEG loaded from L3
		PM_INST_FROM_L2MISS = 0x442054, // Instructions fetched missed L2
		PM_L2SB_ST_HIT = 0x5078e, // L2 slice B store hits
		PM_DPU_WT_IC_MISS_COUNT = 0x20000d, // Periods DISP unit is stalled due to I cache miss
		PM_MRK_DATA_FROM_DL2L3_SHR = 0x30304c, // Marked data loaded from distant L2 or L3 shared
		PM_MRK_PTEG_FROM_L35_MOD = 0x112046, // Marked PTEG loaded from L3.5 modified
		PM_FPU1_FPSCR = 0xd008c, // FPU1 executed FPSCR instruction
		PM_LSU_REJECT_UST = 0x290030, // Unaligned store reject
		PM_LSU0_DERAT_MISS = 0x910a6, // LSU0 DERAT misses
		PM_MRK_PTEG_FROM_MEM_DP = 0x112042, // Marked PTEG loaded from double pump memory
		PM_MRK_DATA_FROM_L2 = 0x103048, // Marked data loaded from L2
		PM_FPU0_FSQRT_FDIV = 0xc0084, // FPU0 executed FSQRT or FDIV instruction
		PM_DPU_HELD_FXU_SOPS = 0x30088, // DISP unit held due to FXU slow ops (mtmsr
		PM_MRK_FPU0_FIN = 0xd0082, // Marked instruction FPU0 processing finished
		PM_L2SB_LD_MISS_DATA = 0x5048a, // L2 slice B data load misses
		PM_LSU_SRQ_EMPTY_CYC = 0x40001c, // Cycles SRQ empty
		PM_1PLUS_PPC_DISP = 0x100012, // Cycles at least one instruction dispatched
		PM_VMX_ST_ISSUED = 0xb0080, // VMX store issued
		PM_DATA_FROM_L2MISS = 0x2000fe, // Data loaded missed L2
		PM_LSU0_REJECT_ULD = 0x90080, // LSU0 unaligned load reject
		PM_SUSPENDED = 0x0, // Suspended
		PM_DFU_ADD_SHIFTED_BOTH = 0xe0088, // DFU add type with both operands shifted
		PM_LSU_REJECT_NO_SCRATCH = 0x2a1034, // LSU reject due to scratch register not available
		PM_STCX_FAIL = 0x830ee, // STCX failed
		PM_FPU1_DENORM = 0xc10aa, // FPU1 received denormalized data
		PM_GCT_NOSLOT_COUNT = 0x100009, // Periods no GCT slot allocated
		PM_DATA_FROM_DL2L3_SHR_CYC = 0x20002a, // Load latency from distant L2 or L3 shared
		PM_DATA_FROM_L21 = 0x200058, // Data loaded from private L2 other core
		PM_FPU_1FLOP = 0x1c0030, // FPU executed one flop instruction
		PM_LSU1_REJECT = 0xa10ae, // LSU1 reject
		PM_IC_REQ = 0x4008a, // I cache demand of prefetch request
		PM_MRK_DFU_FIN = 0x300008, // DFU marked instruction finish
		PM_NOT_LLA_CYC = 0x401e, // Load Look Ahead not Active
		PM_INST_FROM_L1 = 0x40082, // Instruction fetched from L1
		PM_MRK_VMX_COMPLEX_ISSUED = 0x7008c, // Marked VMX instruction issued to complex
		PM_BRU_FIN = 0x430e6, // BRU produced a result
		PM_LSU1_REJECT_EXTERN = 0xa10ac, // LSU1 external reject request
		PM_DATA_FROM_L21_CYC = 0x400020, // Load latency from private L2 other core
		PM_GXI_CYC_BUSY = 0x50386, // Inbound GX bus utilizations (# of cycles in use)
		PM_MRK_LD_MISS_L1 = 0x200056, // Marked L1 D cache load misses
		PM_L1_WRITE_CYC = 0x430e2, // Cycles writing to instruction L1
		PM_LLA_CYC = 0xc01e, // Load Look Ahead Active
		PM_MRK_DATA_FROM_L2MISS = 0x103028, // Marked data loaded missed L2
		PM_GCT_FULL_COUNT = 0x40087, // Periods GCT full
		PM_MEM_DP_RQ_LOC_GLOB = 0x250230, // Memory read queue marking cache line double pump state from local to global
		PM_DATA_FROM_RL2L3_SHR = 0x20005c, // Data loaded from remote L2 or L3 shared
		PM_MRK_LSU_REJECT_UST = 0x293034, // Marked unaligned store reject
		PM_MRK_VMX_PERMUTE_ISSUED = 0x7008e, // Marked VMX instruction issued to permute
		PM_MRK_PTEG_FROM_L21 = 0x212040, // Marked PTEG loaded from private L2 other core
		PM_THRD_GRP_CMPL_BOTH_CYC = 0x200018, // Cycles group completed by both threads
		PM_BR_MPRED = 0x400052, // Branches incorrectly predicted
		PM_LD_REQ_L2 = 0x150730, // L2 load requests
		PM_FLUSH_ASYNC = 0x220ca, // Flush caused by asynchronous exception
		PM_HV_CYC = 0x200016, // Hypervisor Cycles
		PM_LSU1_DERAT_MISS = 0x910ae, // LSU1 DERAT misses
		PM_DPU_HELD_SMT = 0x20082, // DISP unit held due to SMT conflicts
		PM_MRK_LSU_FIN = 0x40001a, // Marked instruction LSU processing finished
		PM_MRK_DATA_FROM_RL2L3_SHR = 0x20304c, // Marked data loaded from remote L2 or L3 shared
		PM_LSU0_REJECT_STQ_FULL = 0xa0080, // LSU0 reject due to store queue full
		PM_MRK_DERAT_REF_4K = 0x282044, // Marked DERAT reference for 4K page
		PM_FPU_ISSUE_STALL_FPR = 0x330e2, // FPU issue stalled due to FPR dependencies
		PM_IFU_FIN = 0x430e4, // IFU finished an instruction
		
	};
};