

================================================================
== Vivado HLS Report for 'Conv1DMac_new_1'
================================================================
* Date:           Fri Apr 28 22:20:31 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str118, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str120, [1 x i8]* @p_str121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str122, [1 x i8]* @p_str123)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str111, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str113, [1 x i8]* @p_str114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str116)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S4_1/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i24 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S4_1/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S4_1/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S4_1/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%exitcond_flatten1 = icmp eq i24 %indvar_flatten1, -8388608"   --->   Operation 25 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.98ns)   --->   "%indvar_flatten_next1 = add i24 1, %indvar_flatten1"   --->   Operation 26 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S4_1/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2_mid = select i1 %exitcond_flatten, i14 0, i14 %tmp_2" [S4_1/conv1d.h:817]   --->   Operation 30 'select' 'tmp_2_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S4_1/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S4_1/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_3 = icmp eq i9 %sf, -256" [S4_1/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_3_mid = and i1 %tmp_3, %not_exitcond_flatten" [S4_1/conv1d.h:793]   --->   Operation 34 'and' 'tmp_3_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S4_1/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_1 = or i1 %tmp_3_mid, %exitcond_flatten" [S4_1/conv1d.h:793]   --->   Operation 36 'or' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_1, i9 0, i9 %sf" [S4_1/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i7 %nm_1 to i6" [S4_1/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_10, i8 0)" [S4_1/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_2_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2_mid2 = select i1 %tmp_3_mid, i14 %tmp_2_mid1, i14 %tmp_2_mid" [S4_1/conv1d.h:817]   --->   Operation 40 'select' 'tmp_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_3_mid, i6 %tmp_10, i6 %nm_t_mid" [S4_1/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_3_mid, i7 %nm_1, i7 %nm_mid" [S4_1/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%sf_cast = zext i9 %sf_mid2 to i14" [S4_1/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_4 = add i14 %sf_cast, %tmp_2_mid2" [S4_1/conv1d.h:817]   --->   Operation 44 'add' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_6 = icmp eq i9 %sf_mid2, 255" [S4_1/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S4_1/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i9 %sf_mid2, 1" [S4_1/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = zext i14 %tmp_4 to i64" [S4_1/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights21_m_weights_4 = getelementptr [16384 x i6]* @weights21_m_weights_3, i64 0, i64 %tmp_5" [S4_1/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights21_m_weights_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights21_m_weights_5 = load i6* %weights21_m_weights_4, align 1" [S4_1/conv1d.h:817]   --->   Operation 52 'load' 'weights21_m_weights_5' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights21_m_weights_6 = getelementptr [16384 x i6]* @weights21_m_weights_2, i64 0, i64 %tmp_5" [S4_1/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights21_m_weights_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights21_m_weights_7 = load i6* %weights21_m_weights_6, align 1" [S4_1/conv1d.h:817]   --->   Operation 54 'load' 'weights21_m_weights_7' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights21_m_weights_8 = getelementptr [16384 x i7]* @weights21_m_weights_1, i64 0, i64 %tmp_5" [S4_1/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights21_m_weights_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights21_m_weights_9 = load i7* %weights21_m_weights_8, align 1" [S4_1/conv1d.h:817]   --->   Operation 56 'load' 'weights21_m_weights_9' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights21_m_weights_10 = getelementptr [16384 x i6]* @weights21_m_weights_s, i64 0, i64 %tmp_5" [S4_1/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights21_m_weights_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights21_m_weights_11 = load i6* %weights21_m_weights_10, align 1" [S4_1/conv1d.h:817]   --->   Operation 58 'load' 'weights21_m_weights_11' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S4_1/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights21_m_weights_5 = load i6* %weights21_m_weights_4, align 1" [S4_1/conv1d.h:817]   --->   Operation 60 'load' 'weights21_m_weights_5' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S4_1/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i14" [S4_1/conv1d.h:823]   --->   Operation 62 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i6 %weights21_m_weights_5 to i14" [S4_1/conv1d.h:823]   --->   Operation 63 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i14 %p_0132_cast_cast, %p_08_cast_cast" [S4_1/conv1d.h:823]   --->   Operation 64 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [S4_1/conv1d.h:823]   --->   Operation 65 'bitselect' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s, i32 7, i32 13)" [S4_1/conv1d.h:823]   --->   Operation 66 'partselect' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 6)" [S4_1/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_29 = trunc i14 %p_Val2_s to i1" [S4_1/conv1d.h:823]   --->   Operation 68 'trunc' 'tmp_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_7 = or i1 %tmp_29, %tmp_18" [S4_1/conv1d.h:823]   --->   Operation 69 'or' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 1, i32 5)" [S4_1/conv1d.h:823]   --->   Operation 70 'partselect' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_11, i1 %tmp_7)" [S4_1/conv1d.h:823]   --->   Operation 71 'bitconcatenate' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_13 = icmp ne i6 %tmp_12, 0" [S4_1/conv1d.h:823]   --->   Operation 72 'icmp' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.77ns)   --->   "%weights21_m_weights_7 = load i6* %weights21_m_weights_6, align 1" [S4_1/conv1d.h:817]   --->   Operation 73 'load' 'weights21_m_weights_7' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i6 %weights21_m_weights_7 to i14" [S4_1/conv1d.h:823]   --->   Operation 74 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.61ns)   --->   "%p_Val2_s_56 = mul i14 %p_0132_1_cast_cast, %p_08_cast_cast" [S4_1/conv1d.h:823]   --->   Operation 75 'mul' 'p_Val2_s_56' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_1)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s_56, i32 13)" [S4_1/conv1d.h:823]   --->   Operation 76 'bitselect' 'tmp_37' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s_56, i32 7, i32 13)" [S4_1/conv1d.h:823]   --->   Operation 77 'partselect' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s_56, i32 6)" [S4_1/conv1d.h:823]   --->   Operation 78 'bitselect' 'tmp_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_1)   --->   "%tmp_39 = trunc i14 %p_Val2_s_56 to i1" [S4_1/conv1d.h:823]   --->   Operation 79 'trunc' 'tmp_39' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_1)   --->   "%tmp_17 = or i1 %tmp_39, %tmp_37" [S4_1/conv1d.h:823]   --->   Operation 80 'or' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_1)   --->   "%tmp_19 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s_56, i32 1, i32 5)" [S4_1/conv1d.h:823]   --->   Operation 81 'partselect' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_1)   --->   "%tmp_20 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_19, i1 %tmp_17)" [S4_1/conv1d.h:823]   --->   Operation 82 'bitconcatenate' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_40_1 = icmp ne i6 %tmp_20, 0" [S4_1/conv1d.h:823]   --->   Operation 83 'icmp' 'tmp_40_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights21_m_weights_9 = load i7* %weights21_m_weights_8, align 1" [S4_1/conv1d.h:817]   --->   Operation 84 'load' 'weights21_m_weights_9' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights21_m_weights_9 to i15" [S4_1/conv1d.h:823]   --->   Operation 85 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_5 = mul i15 %p_0132_2_cast, %p_08_cast" [S4_1/conv1d.h:823]   --->   Operation 86 'mul' 'p_Val2_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_2)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_5, i32 14)" [S4_1/conv1d.h:823]   --->   Operation 87 'bitselect' 'tmp_40' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_5, i32 7, i32 14)" [S4_1/conv1d.h:823]   --->   Operation 88 'partselect' 'tmp_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_5, i32 6)" [S4_1/conv1d.h:823]   --->   Operation 89 'bitselect' 'tmp_41' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_2)   --->   "%tmp_42 = trunc i15 %p_Val2_5 to i1" [S4_1/conv1d.h:823]   --->   Operation 90 'trunc' 'tmp_42' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_2)   --->   "%tmp_22 = or i1 %tmp_42, %tmp_40" [S4_1/conv1d.h:823]   --->   Operation 91 'or' 'tmp_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_2)   --->   "%tmp_24 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_5, i32 1, i32 5)" [S4_1/conv1d.h:823]   --->   Operation 92 'partselect' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_2)   --->   "%tmp_25 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_24, i1 %tmp_22)" [S4_1/conv1d.h:823]   --->   Operation 93 'bitconcatenate' 'tmp_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_40_2 = icmp ne i6 %tmp_25, 0" [S4_1/conv1d.h:823]   --->   Operation 94 'icmp' 'tmp_40_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (2.77ns)   --->   "%weights21_m_weights_11 = load i6* %weights21_m_weights_10, align 1" [S4_1/conv1d.h:817]   --->   Operation 95 'load' 'weights21_m_weights_11' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i6 %weights21_m_weights_11 to i14" [S4_1/conv1d.h:823]   --->   Operation 96 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i14 %p_0132_3_cast_cast, %p_08_cast_cast" [S4_1/conv1d.h:823]   --->   Operation 97 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_3)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 13)" [S4_1/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_43' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_26 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_3, i32 7, i32 13)" [S4_1/conv1d.h:823]   --->   Operation 99 'partselect' 'tmp_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 6)" [S4_1/conv1d.h:823]   --->   Operation 100 'bitselect' 'tmp_44' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_3)   --->   "%tmp_45 = trunc i14 %p_Val2_3 to i1" [S4_1/conv1d.h:823]   --->   Operation 101 'trunc' 'tmp_45' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_3)   --->   "%tmp_28 = or i1 %tmp_45, %tmp_43" [S4_1/conv1d.h:823]   --->   Operation 102 'or' 'tmp_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_3)   --->   "%tmp_30 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_3, i32 1, i32 5)" [S4_1/conv1d.h:823]   --->   Operation 103 'partselect' 'tmp_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_3)   --->   "%tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_30, i1 %tmp_28)" [S4_1/conv1d.h:823]   --->   Operation 104 'bitconcatenate' 'tmp_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_40_3 = icmp ne i6 %tmp_31, 0" [S4_1/conv1d.h:823]   --->   Operation 105 'icmp' 'tmp_40_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1_s = load i8* %macRegisters_0_V_1" [S4_1/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_0_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1_s = load i8* %macRegisters_1_V_1" [S4_1/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_1_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1_s = load i8* %macRegisters_2_V_1" [S4_1/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_2_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1_s = load i8* %macRegisters_3_V_1" [S4_1/conv1d.h:836]   --->   Operation 109 'load' 'macRegisters_3_V_1_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_9 = sext i7 %tmp_8 to i8" [S4_1/conv1d.h:823]   --->   Operation 110 'sext' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.80ns)   --->   "%qb_assign_2 = and i1 %tmp_13, %tmp_23" [S4_1/conv1d.h:823]   --->   Operation 111 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_14 = zext i1 %qb_assign_2 to i8" [S4_1/conv1d.h:823]   --->   Operation 112 'zext' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_14, %macRegisters_0_V_1_s" [S4_1/conv1d.h:836]   --->   Operation 113 'add' 'tmp1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_9, %tmp1" [S4_1/conv1d.h:836]   --->   Operation 114 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_16 = sext i7 %tmp_15 to i8" [S4_1/conv1d.h:823]   --->   Operation 115 'sext' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.80ns)   --->   "%qb_assign_2_1 = and i1 %tmp_40_1, %tmp_38" [S4_1/conv1d.h:823]   --->   Operation 116 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_41_1 = zext i1 %qb_assign_2_1 to i8" [S4_1/conv1d.h:823]   --->   Operation 117 'zext' 'tmp_41_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_41_1, %macRegisters_1_V_1_s" [S4_1/conv1d.h:836]   --->   Operation 118 'add' 'tmp2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_16, %tmp2" [S4_1/conv1d.h:836]   --->   Operation 119 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.80ns)   --->   "%qb_assign_2_2 = and i1 %tmp_40_2, %tmp_41" [S4_1/conv1d.h:823]   --->   Operation 120 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_41_2 = zext i1 %qb_assign_2_2 to i8" [S4_1/conv1d.h:823]   --->   Operation 121 'zext' 'tmp_41_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_41_2, %macRegisters_2_V_1_s" [S4_1/conv1d.h:836]   --->   Operation 122 'add' 'tmp3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_21, %tmp3" [S4_1/conv1d.h:836]   --->   Operation 123 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_27 = sext i7 %tmp_26 to i8" [S4_1/conv1d.h:823]   --->   Operation 124 'sext' 'tmp_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.80ns)   --->   "%qb_assign_2_3 = and i1 %tmp_40_3, %tmp_44" [S4_1/conv1d.h:823]   --->   Operation 125 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_41_3 = zext i1 %qb_assign_2_3 to i8" [S4_1/conv1d.h:823]   --->   Operation 126 'zext' 'tmp_41_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_41_3, %macRegisters_3_V_1_s" [S4_1/conv1d.h:836]   --->   Operation 127 'add' 'tmp4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_27, %tmp4" [S4_1/conv1d.h:836]   --->   Operation 128 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten1)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_1" [S4_1/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_6)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_1" [S4_1/conv1d.h:844]   --->   Operation 130 'store' <Predicate = (!tmp_6)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_1" [S4_1/conv1d.h:844]   --->   Operation 131 'store' <Predicate = (!tmp_6)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_1" [S4_1/conv1d.h:844]   --->   Operation 132 'store' <Predicate = (!tmp_6)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_1/conv1d.h:847]   --->   Operation 133 'br' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 -4, i8 8, i8 -8, i8 -5, i8 5, i8 -12, i8 6, i8 3, i8 1, i8 -1, i8 6, i8 -14, i8 -8, i8 13, i8 -3, i8 -12, i8 5, i8 1, i8 -12, i8 10, i8 -7, i8 9, i8 8, i8 -4, i8 -8, i8 0, i8 17, i8 -1, i8 -12, i8 6, i8 6, i8 1, i8 7, i8 -11, i8 -4, i8 7, i8 -23, i8 6, i8 -18, i8 2, i8 -8, i8 1, i8 18, i8 4, i8 -6, i8 -4, i8 7, i8 6, i8 18, i8 -1, i8 16, i8 7, i8 -32, i8 -2, i8 -5, i8 -19, i8 -3, i8 2, i8 -6, i8 1, i8 -19, i8 -13, i8 -5, i6 %nm_t_mid2)" [S4_1/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_32' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_2 = add i8 %macRegisters_0_V, %tmp_32" [S4_1/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_2' <Predicate = (tmp_6)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2_1)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 3, i8 -35, i8 -19, i8 -13, i8 3, i8 -5, i8 13, i8 13, i8 -50, i8 -16, i8 -2, i8 0, i8 -1, i8 6, i8 3, i8 10, i8 14, i8 -24, i8 -14, i8 1, i8 -7, i8 11, i8 -7, i8 2, i8 0, i8 5, i8 1, i8 3, i8 -1, i8 6, i8 -20, i8 -3, i8 -28, i8 3, i8 22, i8 5, i8 2, i8 9, i8 3, i8 -1, i8 -3, i8 11, i8 -4, i8 -12, i8 -12, i8 8, i8 3, i8 -2, i8 -2, i8 5, i8 -25, i8 -7, i8 -2, i8 6, i8 -5, i8 -36, i8 -7, i8 14, i8 6, i8 -13, i8 -10, i8 14, i8 6, i8 2, i6 %nm_t_mid2)" [S4_1/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_33' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_2_1 = add i8 %macRegisters_1_V, %tmp_33" [S4_1/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_2_1' <Predicate = (tmp_6)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2_2)   --->   "%tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 19, i8 10, i8 17, i8 -5, i8 0, i8 -24, i8 0, i8 -31, i8 4, i8 7, i8 -7, i8 -2, i8 7, i8 -18, i8 2, i8 16, i8 -2, i8 -2, i8 -10, i8 -4, i8 -2, i8 0, i8 3, i8 -2, i8 3, i8 7, i8 -6, i8 -10, i8 11, i8 11, i8 9, i8 -1, i8 -4, i8 2, i8 6, i8 7, i8 4, i8 14, i8 5, i8 -8, i8 15, i8 5, i8 -2, i8 -2, i8 2, i8 2, i8 15, i8 3, i8 -16, i8 -15, i8 -3, i8 -11, i8 -54, i8 -7, i8 3, i8 1, i8 14, i8 2, i8 -7, i8 3, i8 0, i8 -12, i8 7, i8 -1, i6 %nm_t_mid2)" [S4_1/conv1d.h:793]   --->   Operation 138 'mux' 'tmp_34' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_2_2 = add i8 %macRegisters_2_V, %tmp_34" [S4_1/conv1d.h:859]   --->   Operation 139 'add' 'p_Val2_2_2' <Predicate = (tmp_6)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2_3)   --->   "%tmp_35 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 -15, i8 1, i8 -15, i8 19, i8 -15, i8 5, i8 4, i8 2, i8 -15, i8 4, i8 2, i8 4, i8 -12, i8 4, i8 13, i8 2, i8 -4, i8 9, i8 -18, i8 10, i8 11, i8 5, i8 -16, i8 -21, i8 0, i8 -5, i8 4, i8 4, i8 0, i8 5, i8 -4, i8 2, i8 3, i8 -2, i8 2, i8 -16, i8 -20, i8 0, i8 -16, i8 0, i8 6, i8 2, i8 16, i8 -7, i8 0, i8 10, i8 2, i8 -5, i8 8, i8 -28, i8 1, i8 24, i8 -8, i8 -5, i8 5, i8 -5, i8 -1, i8 5, i8 -14, i8 7, i8 -18, i8 -15, i8 3, i8 -7, i6 %nm_t_mid2)" [S4_1/conv1d.h:793]   --->   Operation 140 'mux' 'tmp_35' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_2_3 = add i8 %macRegisters_3_V, %tmp_35" [S4_1/conv1d.h:859]   --->   Operation 141 'add' 'p_Val2_2_3' <Predicate = (tmp_6)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 142 'store' <Predicate = (tmp_6)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 143 'store' <Predicate = (tmp_6)> <Delay = 1.30>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 144 'store' <Predicate = (tmp_6)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 145 'store' <Predicate = (tmp_6)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 147 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str28) nounwind" [S4_1/conv1d.h:793]   --->   Operation 148 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str28)" [S4_1/conv1d.h:793]   --->   Operation 149 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [S4_1/conv1d.h:794]   --->   Operation 150 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_2_3, i8 %p_Val2_2_2, i8 %p_Val2_2_1, i8 %p_Val2_2)" [S4_1/conv1d.h:870]   --->   Operation 151 'bitconcatenate' 'tmp_V_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_7)" [S4_1/conv1d.h:876]   --->   Operation 152 'write' <Predicate = (tmp_6)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S4_1/conv1d.h:877]   --->   Operation 153 'br' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str28, i32 %tmp_s)" [S4_1/conv1d.h:878]   --->   Operation 154 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 155 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [S4_1/conv1d.h:884]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('macRegisters[0].V') [7]  (0 ns)
	'store' operation of constant 0 on local variable 'macRegisters[0].V' [16]  (1.3 ns)

 <State 2>: 6.11ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [20]  (0 ns)
	'icmp' operation ('exitcond_flatten') [34]  (1.93 ns)
	'select' operation ('nm_mid', S4_1/conv1d.h:793) [35]  (0.808 ns)
	'add' operation ('nm', S4_1/conv1d.h:792) [41]  (1.65 ns)
	'select' operation ('tmp_2_mid2', S4_1/conv1d.h:817) [47]  (0 ns)
	'add' operation ('tmp_4', S4_1/conv1d.h:817) [55]  (1.72 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('weights21_m_weights_4', S4_1/conv1d.h:817) [57]  (0 ns)
	'load' operation ('weights21_m_weights_5', S4_1/conv1d.h:817) on array 'weights21_m_weights_3' [58]  (2.77 ns)

 <State 4>: 8.2ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (S4_1/conv1d.h:796) [54]  (3.4 ns)
	'mul' operation ('p_Val2_s', S4_1/conv1d.h:823) [62]  (3.61 ns)
	'or' operation ('tmp_7', S4_1/conv1d.h:823) [68]  (0 ns)
	'icmp' operation ('tmp_13', S4_1/conv1d.h:823) [71]  (1.19 ns)

 <State 5>: 6.3ns
The critical path consists of the following:
	'and' operation ('qb_assign_2', S4_1/conv1d.h:823) [72]  (0.8 ns)
	'add' operation ('tmp1', S4_1/conv1d.h:836) [74]  (0 ns)
	'add' operation ('macRegisters[0].V', S4_1/conv1d.h:836) [75]  (2.97 ns)
	'add' operation ('p_Val2_2', S4_1/conv1d.h:859) [136]  (2.53 ns)

 <State 6>: 3.4ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (S4_1/conv1d.h:876) [144]  (3.4 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
