// Seed: 1107039801
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1
    , id_6,
    inout id_2,
    output id_3,
    output id_4,
    output id_5
);
  assign id_4 = 1'd0;
  initial id_6 = "";
endmodule
