/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [23:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_3z[1:0], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_5z[9:7] >= celloutsig_0_5z[19:17];
  assign celloutsig_1_5z = { celloutsig_1_4z[5:1], celloutsig_1_4z } < { celloutsig_1_0z[18:11], celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_7z[9:3], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z } < { in_data[49:34], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[16:12] % { 1'h1, in_data[31:28] };
  assign celloutsig_0_5z = { celloutsig_0_4z[6:4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[82:77], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_7z[6:4], celloutsig_0_6z } % { 1'h1, in_data[33:31] };
  assign celloutsig_0_11z = celloutsig_0_5z[21:18] % { 1'h1, celloutsig_0_10z[8:7], celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[9:1] % { 1'h1, celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_1z[1] ? in_data[167:161] : celloutsig_1_1z[14:8];
  assign celloutsig_1_8z = celloutsig_1_0z[3] ? { in_data[116:114], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z } : in_data[191:175];
  assign celloutsig_0_4z = in_data[91] ? { in_data[2:0], celloutsig_0_2z } : in_data[71:60];
  assign celloutsig_1_18z = celloutsig_1_0z[2] ? { celloutsig_1_8z[15:1], celloutsig_1_5z } : { celloutsig_1_0z[17:3], 1'h0 };
  assign celloutsig_0_10z = celloutsig_0_5z[0] ? { celloutsig_0_2z[7:5], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z } : { celloutsig_0_5z[11:1], 1'h0 };
  assign celloutsig_0_24z = _00_[4] ? celloutsig_0_20z[5:0] : in_data[24:19];
  assign celloutsig_1_0z = in_data[123] ? in_data[176:158] : in_data[145:127];
  assign celloutsig_1_1z = celloutsig_1_0z[2] ? in_data[177:163] : { celloutsig_1_0z[16:3], 1'h0 };
  assign celloutsig_1_2z = celloutsig_1_1z[13] ? celloutsig_1_0z[9:6] : in_data[137:134];
  assign celloutsig_1_3z = celloutsig_1_2z[1] ? celloutsig_1_0z[5:2] : { celloutsig_1_2z[3:2], 1'h0, celloutsig_1_2z[0] };
  assign celloutsig_1_4z = celloutsig_1_3z[2] ? celloutsig_1_1z[12:6] : in_data[106:100];
  assign celloutsig_0_19z = & celloutsig_0_5z[20:0];
  assign celloutsig_0_1z = in_data[41] & celloutsig_0_0z[3];
  assign celloutsig_1_19z = ^ celloutsig_1_9z[2:0];
  assign celloutsig_0_14z = ^ celloutsig_0_11z[3:1];
  assign celloutsig_0_3z = celloutsig_0_0z << { celloutsig_0_0z[4:1], celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_4z[4:2] << in_data[127:125];
  assign celloutsig_0_20z = { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_19z } << { in_data[34:26], celloutsig_0_11z };
  assign celloutsig_1_9z = { in_data[158:157], celloutsig_1_2z, celloutsig_1_7z } >> { celloutsig_1_1z[2], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_4z[10:0] >> { celloutsig_0_5z[10:6], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_7z[9:5], celloutsig_0_14z } >> { celloutsig_0_10z[8:4], celloutsig_0_13z };
  assign { out_data[143:128], out_data[96], out_data[37:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
