Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Nov 13 02:04:11 2020
| Host             : BenjiaH running 64-bit major release  (build 9200)
| Command          : report_power -file NCSSK_top_power_routed.rpt -pb NCSSK_top_power_summary_routed.pb -rpx NCSSK_top_power_routed.rpx
| Design           : NCSSK_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.363        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.254        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.027 |        8 |       --- |             --- |
| Slice Logic             |     0.043 |    15762 |       --- |             --- |
|   LUT as Logic          |     0.031 |     4647 |     53200 |            8.73 |
|   CARRY4                |     0.007 |     1165 |     13300 |            8.76 |
|   Register              |     0.004 |     6690 |    106400 |            6.29 |
|   LUT as Shift Register |     0.002 |      532 |     17400 |            3.06 |
|   Others                |     0.000 |     1835 |       --- |             --- |
| Signals                 |     0.042 |     8695 |       --- |             --- |
| Block RAM               |     0.007 |        2 |       140 |            1.43 |
| MMCM                    |     0.106 |        1 |         4 |           25.00 |
| DSPs                    |     0.016 |       14 |       220 |            6.36 |
| I/O                     |     0.013 |       32 |       125 |           25.60 |
| Static Power            |     0.108 |          |           |                 |
| Total                   |     0.363 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.144 |       0.135 |      0.008 |
| Vccaux    |       1.800 |     0.071 |       0.060 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.007 |       0.006 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------------+-----------------+
| Clock                | Domain                                  | Constraint (ns) |
+----------------------+-----------------------------------------+-----------------+
| clkfbout_clk_wiz_0   | clock_dist_inst/inst/clkfbout_clk_wiz_0 |             8.0 |
| clkfbout_clk_wiz_0_1 | clock_dist_inst/inst/clkfbout_clk_wiz_0 |             8.0 |
| sys_clk_PL           | sys_clk_PL                              |             8.0 |
| sys_clk_clk_wiz_0    | clock_dist_inst/inst/sys_clk_clk_wiz_0  |            10.0 |
| sys_clk_clk_wiz_0_1  | clock_dist_inst/inst/sys_clk_clk_wiz_0  |            10.0 |
| sys_clk_pin          | sys_clk_PL                              |             8.0 |
+----------------------+-----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| NCSSK_top                                                                                    |     0.254 |
|   clock_dist_inst                                                                            |     0.107 |
|     inst                                                                                     |     0.107 |
|   fft_signal_inst                                                                            |     0.056 |
|     fft_module_inst                                                                          |     0.055 |
|       U0                                                                                     |     0.055 |
|         i_synth                                                                              |     0.055 |
|           axi_wrapper                                                                        |     0.001 |
|             config_channel_fifo                                                              |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_in_channel_fifo                                                             |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_out_channel                                                                 |    <0.001 |
|               gen_non_real_time.fifo                                                         |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|           xfft_inst                                                                          |     0.054 |
|             non_floating_point.arch_d.xfft_inst                                              |     0.054 |
|               DOUT_CNT_CTRL_0                                                                |    <0.001 |
|                 cnt                                                                          |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|               FLOW                                                                           |    <0.001 |
|                 proc0_counter                                                                |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|                 proc_cnt_start                                                               |    <0.001 |
|                 reset_sustain.delay_reset_3                                                  |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.delay_reset_7                                                  |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[0].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[1].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[2].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   tc_compare                                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[3].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[4].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 start_reg_delay                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|               has_bit_reverse.REG3                                                           |    <0.001 |
|               has_bit_reverse.delay_DV                                                       |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.delay_addr_r_MSB                                               |    <0.001 |
|               has_bit_reverse.delay_addr_w_MSB                                               |    <0.001 |
|               has_bit_reverse.delay_done_int                                                 |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.delay_reorder_write_addr                                       |    <0.001 |
|               has_bit_reverse.dig_rev_mem                                                    |     0.002 |
|                 blk_ram.use_bram_only.mem                                                    |     0.002 |
|               has_bit_reverse.dout_rev_we_delay                                              |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram     |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay       |    <0.001 |
|               has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                    |    <0.001 |
|                 cnt                                                                          |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|               has_bit_reverse.pe_out_reg                                                     |    <0.001 |
|               has_bit_reverse.unshifted_read_addr.read_addr_delay                            |    <0.001 |
|               input_delay_re                                                                 |    <0.001 |
|               pe0_bf1_addr_gen                                                               |    <0.001 |
|               pe0_bf2_start_gen                                                              |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                               |     0.015 |
|                 FB_1.BF_1                                                                    |     0.003 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.002 |
|                     blk_ram.use_bram_only.mem                                                |     0.002 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 delay_addr_tw                                                                |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.005 |
|                   i_cmpy                                                                     |     0.005 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.005 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       dsp_preadder_3.reg_mult3_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.001 |
|                         mult                                                                 |     0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |     0.002 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |     0.002 |
|                     tw0.twgen0                                                               |     0.002 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.004 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.002 |
|                     blk_ram.use_bram_only.mem                                                |     0.002 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|               pe_gen[1].natural_order_input.PE                                               |     0.012 |
|                 FB_1.BF_1                                                                    |     0.002 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.006 |
|                   i_cmpy                                                                     |     0.006 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.006 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.001 |
|                         mult                                                                 |     0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.003 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|               pe_gen[2].natural_order_input.PE                                               |     0.011 |
|                 FW_1.BF_1                                                                    |     0.002 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.005 |
|                   i_cmpy                                                                     |     0.005 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.005 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.001 |
|                         mult                                                                 |     0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.001 |
|                         mult                                                                 |     0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|               pe_gen[3].natural_order_input.PE                                               |     0.011 |
|                 FW_1.BF_1                                                                    |     0.002 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.005 |
|                   i_cmpy                                                                     |     0.005 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.005 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.001 |
|                         mult                                                                 |     0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.001 |
|                         mult                                                                 |     0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|               pe_gen[4].natural_order_input.PE                                               |     0.002 |
|                 FW_1.BF_1                                                                    |     0.002 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                 no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|   get_phase_difference_inst                                                                  |    <0.001 |
|     get_phase_difference_inst                                                                |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         xst_addsub                                                                           |    <0.001 |
|           i_baseblox.i_baseblox_addsub                                                       |    <0.001 |
|             pipelining.stages[1].slices[1].first.first_stage_adder                           |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|                 i_q_c_out.i_simple.sub_q_cout.q_c_outreg                                     |    <0.001 |
|             pipelining.stages[1].slices[2].first.first_stage_adder                           |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|             pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister              |    <0.001 |
|             pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder                 |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|   get_phase_inst                                                                             |     0.022 |
|     add_module                                                                               |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         xst_addsub                                                                           |    <0.001 |
|           i_baseblox.i_baseblox_addsub                                                       |    <0.001 |
|             pipelining.stages[1].slices[1].first.first_stage_adder                           |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|                 i_q_c_out.i_simple.add_q_cout.q_c_outreg                                     |     0.000 |
|             pipelining.stages[1].slices[2].first.first_stage_adder                           |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|             pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister              |    <0.001 |
|             pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder                 |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|     get_phase_inst                                                                           |     0.021 |
|       U0                                                                                     |     0.021 |
|         i_synth                                                                              |     0.021 |
|           i_has_aresetn.i_reg_reset                                                          |    <0.001 |
|           i_nd_to_rdy                                                                        |    <0.001 |
|           i_synth                                                                            |     0.021 |
|             gen_cordic.cordic_engine                                                         |     0.020 |
|               gen_para_arch.gen_iteration[0].eng                                             |    <0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |    <0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[10].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[11].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   cntrl_vect_dly                                                             |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[12].eng                                            |    <0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   cntrl_vect_dly                                                             |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[13].eng                                            |    <0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   cntrl_vect_dly                                                             |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[1].eng                                             |    <0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |    <0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[2].eng                                             |     0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |    <0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[3].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[4].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[5].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[6].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[7].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[8].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[9].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|             gen_cordic.input_stage                                                           |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_data_x_int_dly                                     |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_data_y_int_dly                                     |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_neg_data_x_swap                                    |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_neg_data_y_swap                                    |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_x_min_y                                            |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_x_plus_y                                           |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|             gen_cordic.output_stage                                                          |    <0.001 |
|               gen_phase_out.round                                                            |    <0.001 |
|                 gen_nearest_even.adder                                                       |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|               gen_rotation.gen_rdy_cr                                                        |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_addsub_reg                                |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_cr                                        |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_in_reg                                    |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_rot_reg                                   |    <0.001 |
|   get_pitch_angle_inst                                                                       |     0.054 |
|     Mul_module                                                                               |     0.001 |
|       U0                                                                                     |     0.001 |
|         i_mult                                                                               |     0.001 |
|           gDSP.gHYBRID.iHYBRID                                                               |     0.001 |
|             one_fabric_mult.bypass_delay                                                     |    <0.001 |
|             one_fabric_mult.dsp_based.iDSP                                                   |     0.001 |
|             one_fabric_mult.iLUT                                                             |    <0.001 |
|     Sub_module                                                                               |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         xst_addsub                                                                           |    <0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub                    |    <0.001 |
|             addsub_usecase.i_addsub                                                          |    <0.001 |
|               i_synth_option.i_synth_model                                                   |    <0.001 |
|                 opt_vx7.i_uniwrap                                                            |    <0.001 |
|     add                                                                                      |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         xst_addsub                                                                           |    <0.001 |
|           i_baseblox.i_baseblox_addsub                                                       |    <0.001 |
|             pipelining.stages[1].slices[1].first.first_stage_adder                           |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|                 i_q_c_out.i_simple.add_q_cout.q_c_outreg                                     |     0.000 |
|             pipelining.stages[1].slices[2].first.first_stage_adder                           |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|             pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister              |    <0.001 |
|             pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder                 |    <0.001 |
|               i_lut6.i_lut6_addsub                                                           |    <0.001 |
|                 i_q.i_simple.qreg                                                            |    <0.001 |
|     arctan                                                                                   |     0.037 |
|       U0                                                                                     |     0.037 |
|         i_synth                                                                              |     0.037 |
|           i_has_aresetn.i_reg_reset                                                          |    <0.001 |
|           i_nd_to_rdy                                                                        |    <0.001 |
|           i_synth                                                                            |     0.037 |
|             gen_cordic.cordic_engine                                                         |     0.033 |
|               gen_para_arch.gen_iteration[0].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[10].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[11].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[12].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[13].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[14].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[15].eng                                            |     0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[16].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[17].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[18].eng                                            |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[19].eng                                            |     0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   cntrl_vect_dly                                                             |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |    <0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[1].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[20].eng                                            |    <0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   cntrl_vect_dly                                                             |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[21].eng                                            |    <0.001 |
|                 cntrl                                                                        |    <0.001 |
|                   cntrl_vect_dly                                                             |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[2].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[3].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[4].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[5].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[6].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[7].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[8].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               gen_para_arch.gen_iteration[9].eng                                             |     0.002 |
|                 cntrl                                                                        |    <0.001 |
|                   engine_mode_dly                                                            |    <0.001 |
|                 data_slice                                                                   |     0.001 |
|                   x_plus_y_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   y_plus_x_shift                                                             |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                 phase_slice                                                                  |    <0.001 |
|                   phase_plus_atan                                                            |    <0.001 |
|                     inst                                                                     |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|             gen_cordic.input_stage                                                           |     0.003 |
|               gen_rotation.gen_rot_xy.gen_data_x_int_dly                                     |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_data_y_int_dly                                     |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_neg_data_x_swap                                    |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_neg_data_y_swap                                    |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_x_min_y                                            |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_x_plus_y                                           |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|             gen_cordic.output_stage                                                          |    <0.001 |
|               gen_phase_out.round                                                            |    <0.001 |
|                 gen_nearest_even.adder                                                       |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|               gen_rotation.gen_rdy_cr                                                        |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_addsub_reg                                |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_cr                                        |    <0.001 |
|                 inst                                                                         |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                         i_q.i_simple.qreg                                                    |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_in_reg                                    |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_rot_reg                                   |    <0.001 |
|     sqrt                                                                                     |     0.014 |
|       U0                                                                                     |     0.014 |
|         i_synth                                                                              |     0.014 |
|           i_has_aresetn.i_reg_reset                                                          |    <0.001 |
|           i_synth                                                                            |     0.014 |
|             gen_sqrt.square_root                                                             |     0.014 |
|               gen_data_in_int                                                                |    <0.001 |
|               gen_iterations[12].gen_post_mid.gen_rem                                        |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[12].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[13].gen_post_mid.gen_rem                                        |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[13].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[14].gen_post_mid.gen_rem                                        |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[14].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[15].gen_post_mid.gen_rem                                        |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[15].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[16].gen_post_mid.gen_rem                                        |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[16].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[17].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[17].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[18].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[18].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[19].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[19].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[20].gen_post_mid.gen_rem                                        |     0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[20].gen_pre_mid.gen_rem                                         |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem.gen_rem_out                                                          |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_iterations[21].gen_last.gen_no_round.gen_sqrt_tmp                          |    <0.001 |
|               gen_iterations[21].gen_last.gen_rem                                            |    <0.001 |
|                 gen_data_int                                                                 |    <0.001 |
|                 gen_inv_sqrt_out                                                             |    <0.001 |
|                 gen_rem_inc                                                                  |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|               gen_nd_int                                                                     |    <0.001 |
|               gen_rdy_int                                                                    |    <0.001 |
|   phase_diff_times_kesai_inst                                                                |     0.001 |
|     mult_inst                                                                                |     0.001 |
|       U0                                                                                     |     0.001 |
|         i_mult                                                                               |     0.001 |
|           gLUT.gLUT_speed.iLUT                                                               |     0.001 |
|             extra_pipeline.extraoutputdel                                                    |    <0.001 |
|   read_signal_inst                                                                           |    <0.001 |
|     read_signal_inst                                                                         |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         synth_options.dist_mem_inst                                                          |    <0.001 |
|           gen_rom.rom_inst                                                                   |    <0.001 |
+----------------------------------------------------------------------------------------------+-----------+


