// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ellipf_seq,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.890000,HLS_SYN_LAT=21,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=39,HLS_SYN_LUT=126,HLS_VERSION=2020_1}" *)

module ellipf_seq (
        ap_clk,
        ap_rst,
        in_ports_V,
        out_ports_V,
        out_ports_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input  [31:0] in_ports_V;
output  [31:0] out_ports_V;
output   out_ports_V_ap_vld;

reg out_ports_V_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] i_V_fu_104_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] zext_ln209_fu_230_p1;
wire   [0:0] icmp_ln887_fu_98_p2;
reg   [31:0] in_ports_V_buf_0_reg_77;
reg   [4:0] p_0305_0_reg_87;
wire   [3:0] sv33_V_fu_144_p4;
wire   [3:0] sv39_V_fu_154_p4;
wire   [3:0] n2_V_fu_164_p2;
wire   [3:0] empty_4_fu_170_p2;
wire   [2:0] tmp_1_fu_182_p4;
wire   [3:0] sv26_V_fu_134_p4;
wire   [3:0] sv13_V_fu_124_p4;
wire   [3:0] add_ln209_fu_200_p2;
wire   [3:0] inp_V_fu_110_p1;
wire   [3:0] factor1_fu_192_p3;
wire   [3:0] factor_fu_176_p2;
wire   [3:0] add_ln209_2_fu_212_p2;
wire   [3:0] sv2_V_fu_114_p4;
wire   [3:0] add_ln209_3_fu_218_p2;
wire   [3:0] add_ln209_1_fu_206_p2;
wire   [3:0] n20_V_fu_224_p2;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_98_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        in_ports_V_buf_0_reg_77 <= zext_ln209_fu_230_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        in_ports_V_buf_0_reg_77 <= in_ports_V;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_98_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_0305_0_reg_87 <= i_V_fu_104_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_0305_0_reg_87 <= 5'd0;
    end
end

always @ (*) begin
    if (((icmp_ln887_fu_98_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        out_ports_V_ap_vld = 1'b1;
    end else begin
        out_ports_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln887_fu_98_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln209_1_fu_206_p2 = (add_ln209_fu_200_p2 + inp_V_fu_110_p1);

assign add_ln209_2_fu_212_p2 = (factor1_fu_192_p3 + factor_fu_176_p2);

assign add_ln209_3_fu_218_p2 = (add_ln209_2_fu_212_p2 + sv2_V_fu_114_p4);

assign add_ln209_fu_200_p2 = (sv26_V_fu_134_p4 + sv13_V_fu_124_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign empty_4_fu_170_p2 = n2_V_fu_164_p2 << 4'd2;

assign factor1_fu_192_p3 = {{tmp_1_fu_182_p4}, {1'd0}};

assign factor_fu_176_p2 = (empty_4_fu_170_p2 - n2_V_fu_164_p2);

assign i_V_fu_104_p2 = (p_0305_0_reg_87 + 5'd1);

assign icmp_ln887_fu_98_p2 = ((p_0305_0_reg_87 == 5'd20) ? 1'b1 : 1'b0);

assign inp_V_fu_110_p1 = in_ports_V_buf_0_reg_77[3:0];

assign n20_V_fu_224_p2 = (add_ln209_3_fu_218_p2 + add_ln209_1_fu_206_p2);

assign n2_V_fu_164_p2 = (sv33_V_fu_144_p4 + sv39_V_fu_154_p4);

assign out_ports_V = in_ports_V_buf_0_reg_77;

assign sv13_V_fu_124_p4 = {{in_ports_V_buf_0_reg_77[11:8]}};

assign sv26_V_fu_134_p4 = {{in_ports_V_buf_0_reg_77[19:16]}};

assign sv2_V_fu_114_p4 = {{in_ports_V_buf_0_reg_77[7:4]}};

assign sv33_V_fu_144_p4 = {{in_ports_V_buf_0_reg_77[23:20]}};

assign sv39_V_fu_154_p4 = {{in_ports_V_buf_0_reg_77[31:28]}};

assign tmp_1_fu_182_p4 = {{in_ports_V_buf_0_reg_77[30:28]}};

assign zext_ln209_fu_230_p1 = n20_V_fu_224_p2;

endmodule //ellipf_seq
