

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_204_19'
================================================================
* Date:           Wed Feb 26 23:19:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|        ?|  30.000 ns|         ?|    2|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_204_19  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1055|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     192|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     192|   1100|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |channel_idx_fu_136_p2        |         +|   0|  0|   39|          32|          32|
    |k_8_fu_126_p2                |         +|   0|  0|   38|          31|           1|
    |and_ln208_fu_202_p2          |       and|   0|  0|  128|         128|         128|
    |icmp_ln204_fu_120_p2         |      icmp|   0|  0|   38|          31|          31|
    |icmp_ln208_fu_146_p2         |      icmp|   0|  0|   39|          32|           2|
    |next_axie4_data_2_fu_208_p2  |        or|   0|  0|  128|         128|         128|
    |select_ln208_fu_177_p3       |    select|   0|  0|    8|           1|           8|
    |shl_ln207_fu_171_p2          |       shl|   0|  0|  423|           8|         128|
    |shl_ln208_fu_186_p2          |       shl|   0|  0|   84|          32|          32|
    |ap_enable_pp0                |       xor|   0|  0|    2|           1|           2|
    |xor_ln208_fu_196_p2          |       xor|   0|  0|  128|         128|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 1055|         552|         494|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_7     |   9|          2|   31|         62|
    |k_fu_62                  |   9|          2|   31|         62|
    |next_axie4_data_1_fu_58  |   9|          2|  128|        256|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  192|        384|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |icmp_ln208_reg_256       |    1|   0|    1|          0|
    |k_fu_62                  |   31|   0|   31|          0|
    |next_axie4_data_1_fu_58  |  128|   0|  128|          0|
    |trunc_ln207_reg_251      |   29|   0|   29|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  192|   0|  192|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_204_19|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_204_19|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_204_19|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_204_19|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_204_19|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_204_19|  return value|
|next_axie4_data               |   in|  128|     ap_none|                           next_axie4_data|        scalar|
|remaining_channels_1          |   in|   31|     ap_none|                      remaining_channels_1|        scalar|
|sub342_cast                   |   in|    5|     ap_none|                               sub342_cast|        scalar|
|output_pixel_2_reload         |   in|    8|     ap_none|                     output_pixel_2_reload|        scalar|
|output_pixel_1_reload         |   in|    8|     ap_none|                     output_pixel_1_reload|        scalar|
|next_axie4_data_1_out         |  out|  128|      ap_vld|                     next_axie4_data_1_out|       pointer|
|next_axie4_data_1_out_ap_vld  |  out|    1|      ap_vld|                     next_axie4_data_1_out|       pointer|
+------------------------------+-----+-----+------------+------------------------------------------+--------------+

