$date
	Sun Oct 23 06:24:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#850677
b10101 !
1"
#850678
b10101 &
b10101 %
1$
#850679
0"
#850682
b1000000 &
b1000000 %
#850686
b100000 &
b100000 %
#850690
b10000 &
b10000 %
#850694
b1000 &
b1000 %
#850698
b100 &
b100 %
#850702
b10 &
b10 %
#850706
b1 &
b1 %
1#
#850710
b0 &
0#
b0 %
0$
#1883352
b1101 !
1"
#1883354
b1101 &
b1101 %
1$
#1883355
0"
#1883358
b101000 &
b101000 %
#1883362
b10100 &
b10100 %
#1883366
b1010 &
b1010 %
#1883370
b101 &
b101 %
#1883374
b10000 &
b10000 %
#1883378
b1000 &
b1000 %
#1883382
b100 &
b100 %
#1883386
b10 &
b10 %
#1883390
b1 &
1#
b1 %
#1883394
b0 &
b0 %
0#
0$
#2816998
b11100 &
b11100 %
1$
b11100 !
1"
#2816999
0"
#2817002
b1110 &
b1110 %
#2817006
b111 &
b111 %
#2817010
b10110 &
b10110 %
#2817014
b1011 &
b1011 %
#2817018
b100010 &
b100010 %
#2817022
b10001 &
b10001 %
#2817026
b110100 &
b110100 %
#2817030
b11010 &
b11010 %
#2817034
b1101 &
b1101 %
#2817038
b101000 &
b101000 %
#2817042
b10100 &
b10100 %
#2817046
b1010 &
b1010 %
#2817050
b101 &
b101 %
#2817054
b10000 &
b10000 %
#2817058
b1000 &
b1000 %
#2817062
b100 &
b100 %
#2817066
b10 &
b10 %
#2817070
b1 &
1#
b1 %
#2817074
b0 &
b0 %
0#
0$
#4500012
