// Seed: 4158751136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
  parameter id_5 = 1 - 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd96
) (
    input  tri1  id_0,
    output logic id_1,
    input  wor   id_2
);
  wire id_4;
  parameter id_5 = -1;
  always id_1 = id_2;
  integer id_6;
  logic [id_5 : -1 'b0] id_7;
  ;
  id_8 :
  assert property (@(negedge id_4) 1'b0)
  else id_8 = id_6;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_6
  );
  assign id_7 = -1 != -1'd0;
  assign id_1 = 1;
endmodule
