/*
 * Copyright (c) 2024 Realtek Semiconductor Corp.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
#include <freq.h>
#include <arm/armv8.1-m.dtsi>

#include <zephyr/dt-bindings/clock/amebaG2_clock.h>
#include <zephyr/dt-bindings/dma/ameba_dma.h>
#include <zephyr/dt-bindings/led/led.h>
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <zephyr/dt-bindings/pwm/pwm.h>
#include <zephyr/dt-bindings/usb/ameba_usb_ep.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m55";
			reg = <0>;
			d-cache-line-size = <32>;
			#address-cells = <1>;
			#size-cells = <1>;
		};
	};

	clocks {
		#address-cells = <1>;
		#size-cells = <1>;

		clk_sys: clk_sys {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(240)>;
		};

		rcc: rcc@4080a000 {
			compatible = "realtek,ameba-rcc";
			#clock-cells = <1>;
			reg = <0x4080a000 0x400>;
		};
	};

	soc {
		sram0: memory@20006040 {
			compatible = "mmio-sram";
			reg = <0x20006040 0x49fc0>;
		};

		psram: memory@60000000 {
			compatible = "zephyr,memory-region";
			device_type = "memory";
			reg = <0x60000000 DT_SIZE_M(4)>;
			zephyr,memory-region = "PSRAM";
			status = "disabled";
		};

		ram_image2_entry: memory@20006020 {
			compatible = "zephyr,memory-region";
			reg = <0x20006020 0x20>;
			zephyr,memory-region = "KM4TZ_IMG2_ENTRY";
		};

		pinctrl: pinctrl@4080a800 {
			compatible = "realtek,ameba-pinctrl";
			reg = <0x4080a800 0x200>;
		};

		loguart: serial@40810000 {
			compatible = "realtek,ameba-loguart";
			reg = <0x40810000 0x100>;
			clocks = <&rcc AMEBA_LOGUART_CLK>;
			interrupts = <24 0>;
			current-speed = <1500000>;
			status = "disabled";
		};

		zephyr_udc0: usbd@40080000 {
			compatible = "realtek,ameba-udc", "snps,dwc2";
			reg = <0x40080000 0x20000>, <0x400B0000 0x100>, <0x4080A500 0x100>;
			reg-names = "core", "usb_addon", "pll";
			clocks = <&rcc AMEBA_USB_CLK>;
			interrupts = <59 0>;
			num-in-eps = <6>;
			num-out-eps = <6>;
			ghwcfg1 = <0x00008904>;
			ghwcfg2 = <0x228edc50>;
			ghwcfg4 = <0x16006a20>;

			status = "disabled";
		};

		usb: usb@40080000 {
			compatible = "realtek,ameba-usb";
			reg = <0x40080000 0x20000>;
			interrupts = <59 0>;
			status = "disabled";
		};

		uart0: serial@4080c000 {
			compatible = "realtek,ameba-uart";
			reg = <0x4080c000 0x64>;
			clocks = <&rcc AMEBA_UART0_CLK>;
			interrupts = <20 0>;
			current-speed = <115200>;
			status = "disabled";
		};

		uart1: serial@4080d000 {
			compatible = "realtek,ameba-uart";
			reg = <0x4080d000 0x64>;
			clocks = <&rcc AMEBA_UART1_CLK>;
			interrupts = <21 0>;
			current-speed = <115200>;
			status = "disabled";
		};

		uart2: serial@4080e000 {
			compatible = "realtek,ameba-uart";
			reg = <0x4080e000 0x64>;
			clocks = <&rcc AMEBA_UART2_CLK>;
			interrupts = <22 0>;
			current-speed = <115200>;
			status = "disabled";
		};

		uart3: serial@4080f000 {
			compatible = "realtek,ameba-uart";
			reg = <0x4080f000 0x64>;
			clocks = <&rcc AMEBA_UART3_CLK>;
			interrupts = <23 0>;
			current-speed = <115200>;
			status = "disabled";
		};

		spi0: spi@40121000 {
			compatible = "realtek,ameba-spi";
			reg = <0x40121000 0x100>;
			interrupts = <38 0>;
			clocks = <&rcc AMEBA_SPI0_CLK>;
			#address-cells = <1>;
			#size-cells = <0>;
			/* GDMA_HANDSHAKE_INTERFACE_SPI0_RX */
			dmas = <&dma 2 7 0>, <&dma 3 6 0>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		spi1: spi@40122000 {
			compatible = "realtek,ameba-spi";
			reg = <0x40122000 0x100>;
			interrupts = <39 0>;
			clocks = <&rcc AMEBA_SPI1_CLK>;
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&dma 2 9 0>, <&dma 3 8 0>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		i2c0: i2c0@41008000 {
			compatible = "realtek,ameba-i2c";
			reg = <0x41008000 0x100>;
			interrupts = <28 0>;
			clocks = <&rcc AMEBA_I2C0_CLK>;
			clock-frequency = <I2C_BITRATE_STANDARD>;
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&dma 2 17 0>,
				   <&dma 3 16 0>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		i2c1: i2c1@41009000 {
			compatible = "realtek,ameba-i2c";
			reg = <0x41009000 0x100>;
			interrupts = <29 0>;
			clocks = <&rcc AMEBA_I2C1_CLK>;
			clock-frequency = <I2C_BITRATE_STANDARD>;
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&dma 2 19 0>,
				   <&dma 3 18 0>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		gpioa: gpio@40811000 {
			compatible = "realtek,ameba-gpio";
			reg = <0x40811000 0x400>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <25 0>;
			status = "disabled";
		};

		gpiob: gpio@40811400 {
			compatible = "realtek,ameba-gpio";
			reg = <0x40811400 0x400>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <26 0>;
			status = "disabled";
		};

		gpioc: gpio@40811800 {
			compatible = "realtek,ameba-gpio";
			reg = <0x40811800 0x400>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <27 0>;
			status = "disabled";
		};

		timer0: counter@40819000 {
			compatible = "realtek,ameba-counter";
			reg = <0x40819000 0x30>;
			clocks = <&rcc AMEBA_LTIM0_CLK>;
			interrupts = <7 0>;
			clock-frequency = <32768>;
			status = "disabled";
		};

		timer1: counter@40819200 {
			compatible = "realtek,ameba-counter";
			reg = <0x40819200 0x30>;
			clocks = <&rcc AMEBA_LTIM1_CLK>;
			interrupts = <8 0>;
			clock-frequency = <32768>;
			status = "disabled";
		};

		timer2: counter@40819400 {
			compatible = "realtek,ameba-counter";
			reg = <0x40819400 0x30>;
			clocks = <&rcc AMEBA_LTIM2_CLK>;
			interrupts = <9 0>;
			clock-frequency = <32768>;
			status = "disabled";
		};

		timer3: counter@40819600 {
			compatible = "realtek,ameba-counter";
			reg = <0x40819600 0x30>;
			clocks = <&rcc AMEBA_LTIM3_CLK>;
			interrupts = <10 0>;
			clock-frequency = <32768>;
			status = "disabled";
		};

		/* The PWM Timer (TIM4) support Input Capture Mode or PWM Mode */
		pwm0: pwm@41000000 {
			compatible = "realtek,ameba-pwm";
			reg = <0x41000000 0x88>;
			interrupts = <11 0>;
			clocks = <&rcc AMEBA_PWM0_CLK>;
			index = <0>;
			#pwm-cells = <3>;
			channel-count = <4>;
			status = "disabled";
		};

		/* The PWM Timer (TIM5) support Input Capture Mode or PWM Mode */
		pwm1: pwm@41000200 {
			compatible = "realtek,ameba-pwm";
			reg = <0x41000200 0x88>;
			interrupts = <12 0>;
			clocks = <&rcc AMEBA_PWM1_CLK>;
			index = <1>;
			#pwm-cells = <3>;
			channel-count = <4>;
			status = "disabled";
		};

		/* The PWM Timer (TIM6) support Input Capture Mode or PWM Mode */
		pwm2: pwm@41000400 {
			compatible = "realtek,ameba-pwm";
			reg = <0x41000400 0x88>;
			interrupts = <13 0>;
			clocks = <&rcc AMEBA_PWM2_CLK>;
			index = <2>;
			channel-count = <4>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		/* The PWM Timer (TIM7) support Input Capture Mode or PWM Mode */
		pwm3: pwm@41000600 {
			compatible = "realtek,ameba-pwm";
			reg = <0x41000600 0x88>;
			interrupts = <14 0>;
			clocks = <&rcc AMEBA_PWM3_CLK>;
			index = <3>;
			channel-count = <4>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		//ledc: ledc@41008000 {
		//	compatible = "realtek,ameba-ledc";
		//	reg = <0x41008000 0x100>;
		//	interrupts = <62 0>;
		//	clocks = <&rcc AMEBA_LEDC_CLK>;
		//	dma-mode = <0>;
		//	chain-length = <16>;
		//	output-rgb-mode = <0>;
		//	color-mapping = <LED_COLOR_ID_GREEN
		//					LED_COLOR_ID_RED
		//					LED_COLOR_ID_BLUE>;
		//	wait-data-timeout = <0x3A97>;
		//	data-tx-time0h = <0xC>;
		//	data-tx-time0l = <0x18>;
		//	data-tx-time1h = <0x18>;
		//	data-tx-time1l = <0xC>;
		//	refresh-time = <0x3FFF>;
		//	status = "disabled";
		//};

		i2s0: i2s@40118000 {
			compatible = "realtek,ameba-i2s";
			reg = <0x40118000 0xa00>;
			interrupts = <40 0>;
			clocks = <&rcc AMEBA_SPORT_CLK>;
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&dma 1 12 0>, <&dma 0 14 0>, <&dma 2 13 0>, <&dma 3 15 0>;
			dma-names = "tx", "rx", "tx_ext", "rx_ext";
			index = <0>;
			mclk-multiple = <128>;
			mclk-fixed-max = <0>;
			multiio = <0>;
			chn-len = <4>;
			mono-stereo = <0>;
			clock-mode = <40000000>;
			pll-tune = <0>;
			status = "disabled";
		};

		rtc: rtc@4080aa00 {
			compatible = "realtek,ameba-rtc";
			reg = <0x4080aa00 0x30>;
			clocks = <&rcc AMEBA_RTC_CLK>;
			interrupts = <41 0>;
			alarms-count = <1>;
			status = "disabled";
		};

		trng: trng@41001000 {
			compatible = "realtek,ameba-trng";
			reg = <0x41001000 0x200>;
			clocks = <&rcc AMEBA_TRNG_CLK>;
			status = "disabled";
		};

		//cryp: cryp@40100000 {
		//	compatible = "realtek,ameba-crypto";
		//	reg = <0x40100000 0x1020>;
		//	clocks = <&rcc AMEBA_AES_CLK>;
		//	status = "disabled";
		//};

		/* wdg2 - km4_tz ns_wdg */
		wdg: watchdog@4080ad80 {
			compatible = "realtek,ameba-watchdog";
			reg = <0x4080ad80 0x20>;
			interrupts = <69 0>;
			early_int_cnt = <500>;
			status = "disabled";
		};

		spic: flash-controller@4011d000 {
			compatible = "realtek,ameba-flash-controller";
			reg = <0x4011d000 0x400>;

			#address-cells = <1>;
			#size-cells = <1>;
			status = "disabled";

			flash0: flash@2000020 {
				compatible = "soc-nv-flash";
				erase-block-size = <DT_SIZE_K(4)>;
				write-block-size = <4>;
				/* Flash size is specified in board dts */
			};
		};

		dma: dma@40120000 {
			compatible = "realtek,ameba-gdma";
			reg = <0x40120000 0x3C0>;
			clocks = <&rcc AMEBA_DMAC_CLK>;
			interrupts = <30 0>, <31 0>, <32 0>, <33 0>, <34 0>, <35 0>, <36 0>, <37 0>;
			interrupt-names = "CH0", "CH1", "CH2", "CH3", "CH4", "CH5", "CH6", "CH7";
			#dma-cells = <3>;
			dma-channels = <8>;
			dma-buf-addr-alignment = <32>;
			dma-buf-size-alignment = <32>;
			status = "disabled";
		};

		adc: adc@40812000 {
			compatible = "realtek,ameba-adc";
			reg = <0x40812000 0x100>;
			clocks = <&rcc AMEBA_ADC_CLK>;
			interrupts = <42 0>;
			channel-count = <8>;
			#io-channel-cells = <1>;
			status = "disabled";
		};

		lcdc: lcdc@40100000 {
			reg = <0x40100000 0x100>;

			lcdc_dpi: lcdc_dpi {
				compatible = "realtek,ameba-lcdc";
				clocks = <&rcc AMEBA_LCDC_CLK>;
				interrupts = <49 0>;
				status = "disabled";
			};

			lcdc_dbi: lcdc_dbi {
				compatible = "realtek,mipi-dbi-ameba-lcdc";
				clocks = <&rcc AMEBA_LCDC_CLK>;
				interrupts = <49 0>;
				status = "disabled";
			};
		};

		a2c0: can@41005000 {
			compatible = "realtek,ameba-a2c";
			reg = <0x41005000 0x400>;
			clocks = <&rcc AMEBA_A2C0_CLK>;
			interrupts = <60 0>;
			status = "disabled";
		};

		a2c1: can@41006000 {
			compatible = "realtek,ameba-a2c";
			reg = <0x41006000 0x400>;
			clocks = <&rcc AMEBA_A2C1_CLK>;
			interrupts = <61 0>;
			status = "disabled";
		};

		ethernet@4011a000 {
			reg = <0x4011a000 0x1440>;

			mac: ethernet {
				compatible = "realtek,ameba-eth";
				clocks = <&rcc AMEBA_GMAC_CLK>;
				interrupts = <48 0>;
				status = "disabled";
			};

			mdio: mdio {
				compatible = "realtek,ameba-mdio";
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};
		};

		//ctc: ctc@41012000 {
		//	compatible = "realtek,ameba-captouch";
		//	reg = <0x41012000 0x210>;
		//	/* CTC and ADC share same clock control index */
		//	clocks = <&rcc AMEBA_ADC_CLK>;
		//	interrupts = <32 0>;
		//	channel-count = <4>;
		//	diff-thre = <1600 1600 1600 1600>;
		//	mbias-current = <0x21 0x22 0x22 0x13>;
		//	nnoise-thre = <800 800 800 800>;
		//	pnoise-thre = <800 800 800 800>;
		//	channel-status = <1 1 1 1>;
		//	input-key = <INPUT_KEY_0 INPUT_KEY_1 INPUT_KEY_2 INPUT_KEY_3>;
		//	status = "disabled";
		//};

		coretemp: coretemp@40816000 {
			compatible = "realtek,ameba-temp";
			reg = <0x40816000 0x30>;
			friendly-name = "coretemp";
			status = "disabled";
		};

		wifi: wifi@40000000 {
			compatible = "realtek,ameba-wifi";
			reg = <0x40000000 0x80000>;
			status = "disabled";
		};
	};

	bt: bt {
		compatible = "realtek,ameba-bt-hci";
		status = "disabled";
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
