// Seed: 4076880312
module module_0 (
    output wor id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wire id_6,
    input supply1 id_7,
    input uwire id_8
);
  id_10(
      1, id_1, id_4, id_8, id_5, id_1, 1, id_8, id_3
  );
  assign id_0 = 1;
  tri1 id_11, id_12;
  assign id_12 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    output wor id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    output uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_0,
      id_5,
      id_1,
      id_6,
      id_1,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
