// Seed: 2554718694
module module_0 (
    output wor  id_0,
    output wire id_1
);
  assign module_1.id_28 = 0;
endmodule
module module_1 #(
    parameter id_36 = 32'd90,
    parameter id_6  = 32'd5
) (
    input supply0 id_0,
    input wire id_1
    , id_40,
    input tri0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri1 _id_6
    , id_41,
    input tri1 id_7,
    input wand id_8,
    output uwire id_9,
    output wor id_10,
    input tri0 id_11
    , id_42,
    output tri1 id_12,
    output wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    output supply0 id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply0 id_19,
    input uwire id_20,
    output tri id_21,
    input wor id_22,
    output wand id_23,
    input supply0 id_24,
    input wor id_25,
    output wand id_26,
    input supply1 id_27,
    output tri1 id_28,
    input uwire id_29,
    output wand id_30,
    input tri1 id_31,
    input wor id_32,
    output uwire id_33,
    input supply1 id_34,
    input tri id_35,
    output supply1 _id_36,
    output wor id_37,
    inout tri0 id_38
);
  logic id_43[id_36 : id_6];
  ;
  module_0 modCall_1 (
      id_17,
      id_9
  );
endmodule
