$date
	Sun Oct 23 05:32:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#629895
b1001 !
1"
#629898
b1001 &
b1001 %
1$
#629899
0"
#629902
b11100 &
b11100 %
#629906
b1110 &
b1110 %
#629910
b111 &
b111 %
#629914
b10110 &
b10110 %
#629918
b1011 &
b1011 %
#629922
b100010 &
b100010 %
#629926
b10001 &
b10001 %
#629930
b110100 &
b110100 %
#629934
b11010 &
b11010 %
#629938
b1101 &
b1101 %
#629942
b101000 &
b101000 %
#629946
b10100 &
b10100 %
#629950
b1010 &
b1010 %
#629954
b101 &
b101 %
#629958
b10000 &
b10000 %
#629962
b1000 &
b1000 %
#629966
b100 &
b100 %
#629970
b10 &
b10 %
#629974
b1 &
1#
b1 %
#629978
b0 &
b0 %
0#
0$
#1609394
b100 &
b100 %
1$
b100 !
1"
#1609395
0"
#1609398
b10 &
b10 %
#1609402
b1 &
b1 %
1#
#1609406
b0 &
0#
b0 %
0$
#2658323
b110 !
1"
#2658326
b110 &
b110 %
1$
#2658327
0"
#2658330
b11 &
b11 %
#2658334
b1010 &
b1010 %
#2658338
b101 &
b101 %
#2658342
b10000 &
b10000 %
#2658346
b1000 &
b1000 %
#2658350
b100 &
b100 %
#2658354
b10 &
b10 %
#2658358
b1 &
1#
b1 %
#2658362
b0 &
b0 %
0#
0$
#4500012
