Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 16 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data3[7:0]. Make sure that there are no unused intermediate registers.||top.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/50||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data4[7:0]. Make sure that there are no unused intermediate registers.||top.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/51||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data5[7:0]. Make sure that there are no unused intermediate registers.||top.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/52||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data6[7:0]. Make sure that there are no unused intermediate registers.||top.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/53||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data7[7:0]. Make sure that there are no unused intermediate registers.||top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/54||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data8[7:0]. Make sure that there are no unused intermediate registers.||top.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/55||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data9[7:0]. Make sure that there are no unused intermediate registers.||top.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/56||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data10[7:0]. Make sure that there are no unused intermediate registers.||top.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/57||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/59||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/60||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to data1[7] assign 1, register removed by optimization||top.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/61||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data1[6:0] assign 0, register removed by optimization||top.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/62||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data2[7:0] assign 0, register removed by optimization||top.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/63||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/67||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/68||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/69||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/70||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/71||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/72||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/73||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data4[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/74||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data4[7:0]. Make sure that there are no unused intermediate registers.||top.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/75||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL169 ||@W:Pruning unused register j[3:0]. Make sure that there are no unused intermediate registers.||top.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/85||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 9 of data_len[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/122||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 0 of data_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/123||mac.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| CL168 ||@W:Removing instance ten_mhz_clock_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/161||top.v(291);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\component\work\top\top.v'/linenumber/291
Implementation;Synthesis|| CL168 ||@W:Removing instance data_rate_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/162||top.v(145);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\component\work\top\top.v'/linenumber/145
Implementation;Synthesis|| CL138 ||@W:Removing register 'd1' because it is only assigned 0 or its original value.||top.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/163||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit d2[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/164||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit d2[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/165||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit d4[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/166||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit counter[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/167||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit counter[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/168||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 0 of cur_rand[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/172||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of counter[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/173||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d4[2]. Make sure that there are no unused intermediate registers.||top.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/174||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d2[2]. Make sure that there are no unused intermediate registers.||top.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/175||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d2[1]. Make sure that there are no unused intermediate registers.||top.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/176||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d4[0]. Make sure that there are no unused intermediate registers.||top.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/181||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d8[0]. Make sure that there are no unused intermediate registers.||top.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/182||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register d8[1]. Make sure that there are no unused intermediate registers.||top.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/183||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of cur_rand[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/187||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of cur_rand[23:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/188||randgen.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| MT530 ||@W:Found inferred clock main_clock|clock_out_inferred_clock which controls 656 sequential elements including data_source_0.state[143]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/268||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MT530 ||@W:Found inferred clock pll_core|GLA_inferred_clock which controls 22 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/269||main_clock.v(7);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\main_clock.v'/linenumber/7
Implementation;Synthesis|| MO129 ||@W:Sequential instance randgen_0.d3[2] is reduced to a combinational gate by constant propagation.||top.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/319||randgen.v(41);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| MO160 ||@W:Register bit data3[7] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/324||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[6] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/325||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[5] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/326||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[4] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/327||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[3] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/328||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[2] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/329||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data3[1] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/330||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[0] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/331||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data1[7] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/332||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[6] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/333||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[5] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/334||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data1[4] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/335||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[3] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/336||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[2] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/337||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data1[1] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/338||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[0] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/339||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data2[7] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/340||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data2[6] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/341||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data2[5] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/342||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data2[4] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/343||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data2[3] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/344||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data2[2] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/345||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data2[1] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/346||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data2[0] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/347||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit cur_rand_1[8] (in view view:work.randgen(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/455||randgen.v(41);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\randgen.v'/linenumber/41
Implementation;Synthesis|| MO160 ||@W:Register bit mac_0.frame_begin[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/465||mac.v(63);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit mac_0.frame_begin[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/466||mac.v(63);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\mac.v'/linenumber/63
Implementation;Synthesis|| MT420 ||@W:Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"||top.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/563||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock main_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:main_clock_0.clock_out"||top.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/564||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/580||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/582||null;null
