ADC_BLOCK_xadc_wiz_0_0_drp_to_axi_stream.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xadc_wiz_0_0/ADC_BLOCK_xadc_wiz_0_0_drp_to_axi_stream.vhd,
ADC_BLOCK_xadc_wiz_0_0_xadc_core_drp.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xadc_wiz_0_0/ADC_BLOCK_xadc_wiz_0_0_xadc_core_drp.vhd,
ADC_BLOCK_xadc_wiz_0_0_axi_xadc.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xadc_wiz_0_0/ADC_BLOCK_xadc_wiz_0_0_axi_xadc.vhd,
ADC_BLOCK_xadc_wiz_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xadc_wiz_0_0/ADC_BLOCK_xadc_wiz_0_0.vhd,
ctr_32b.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_trigger_module_0_0/src/ctr_32b/sim/ctr_32b.vhd,
trigger_module.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ipshared/4f13/src/trigger_module.vhd,
ADC_BLOCK_trigger_module_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_trigger_module_0_0/sim/ADC_BLOCK_trigger_module_0_0.vhd,
ADC_BLOCK_adc_demux_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_adc_demux_0_0/sim/ADC_BLOCK_adc_demux_0_0.vhd,
ADC_BLOCK_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_xlconcat_0_0/sim/ADC_BLOCK_xlconcat_0_0.v,
ADC_BLOCK_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_axi_gpio_0_0/sim/ADC_BLOCK_axi_gpio_0_0.vhd,
ADC_BLOCK_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/ip/ADC_BLOCK_axi_gpio_0_1/sim/ADC_BLOCK_axi_gpio_0_1.vhd,
ADC_BLOCK.vhd,vhdl,xil_defaultlib,../../../bd/ADC_BLOCK/sim/ADC_BLOCK.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
