
LAB2-Firmware-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ea8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08009080  08009080  0000a080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090c0  080090c0  0000b014  2**0
                  CONTENTS
  4 .ARM          00000008  080090c0  080090c0  0000a0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090c8  080090c8  0000b014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090c8  080090c8  0000a0c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090cc  080090cc  0000a0cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080090d0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000384  20000018  080090e4  0000b018  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000039c  080090e4  0000b39c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018195  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cb5  00000000  00000000  000231d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001520  00000000  00000000  00025e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001085  00000000  00000000  000273b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028dd6  00000000  00000000  00028435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018aa8  00000000  00000000  0005120b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011421b  00000000  00000000  00069cb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017dece  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d34  00000000  00000000  0017df14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00183c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000018 	.word	0x20000018
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009068 	.word	0x08009068

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000001c 	.word	0x2000001c
 8000214:	08009068 	.word	0x08009068

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2uiz>:
 8000a04:	004a      	lsls	r2, r1, #1
 8000a06:	d211      	bcs.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a0c:	d211      	bcs.n	8000a32 <__aeabi_d2uiz+0x2e>
 8000a0e:	d50d      	bpl.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a10:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d40e      	bmi.n	8000a38 <__aeabi_d2uiz+0x34>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_d2uiz+0x3a>
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_d2f>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a4c:	bf24      	itt	cs
 8000a4e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a52:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a56:	d90d      	bls.n	8000a74 <__aeabi_d2f+0x30>
 8000a58:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a5c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a60:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a64:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a68:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a6c:	bf08      	it	eq
 8000a6e:	f020 0001 	biceq.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a78:	d121      	bne.n	8000abe <__aeabi_d2f+0x7a>
 8000a7a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a7e:	bfbc      	itt	lt
 8000a80:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a84:	4770      	bxlt	lr
 8000a86:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a8a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a8e:	f1c2 0218 	rsb	r2, r2, #24
 8000a92:	f1c2 0c20 	rsb	ip, r2, #32
 8000a96:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a9a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	f040 0001 	orrne.w	r0, r0, #1
 8000aa4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aac:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab0:	ea40 000c 	orr.w	r0, r0, ip
 8000ab4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000abc:	e7cc      	b.n	8000a58 <__aeabi_d2f+0x14>
 8000abe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ac2:	d107      	bne.n	8000ad4 <__aeabi_d2f+0x90>
 8000ac4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac8:	bf1e      	ittt	ne
 8000aca:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ace:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ad2:	4770      	bxne	lr
 8000ad4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ad8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000adc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_uldivmod>:
 8000ae4:	b953      	cbnz	r3, 8000afc <__aeabi_uldivmod+0x18>
 8000ae6:	b94a      	cbnz	r2, 8000afc <__aeabi_uldivmod+0x18>
 8000ae8:	2900      	cmp	r1, #0
 8000aea:	bf08      	it	eq
 8000aec:	2800      	cmpeq	r0, #0
 8000aee:	bf1c      	itt	ne
 8000af0:	f04f 31ff 	movne.w	r1, #4294967295
 8000af4:	f04f 30ff 	movne.w	r0, #4294967295
 8000af8:	f000 b96a 	b.w	8000dd0 <__aeabi_idiv0>
 8000afc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b04:	f000 f806 	bl	8000b14 <__udivmoddi4>
 8000b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b10:	b004      	add	sp, #16
 8000b12:	4770      	bx	lr

08000b14 <__udivmoddi4>:
 8000b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b18:	9d08      	ldr	r5, [sp, #32]
 8000b1a:	460c      	mov	r4, r1
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d14e      	bne.n	8000bbe <__udivmoddi4+0xaa>
 8000b20:	4694      	mov	ip, r2
 8000b22:	458c      	cmp	ip, r1
 8000b24:	4686      	mov	lr, r0
 8000b26:	fab2 f282 	clz	r2, r2
 8000b2a:	d962      	bls.n	8000bf2 <__udivmoddi4+0xde>
 8000b2c:	b14a      	cbz	r2, 8000b42 <__udivmoddi4+0x2e>
 8000b2e:	f1c2 0320 	rsb	r3, r2, #32
 8000b32:	4091      	lsls	r1, r2
 8000b34:	fa20 f303 	lsr.w	r3, r0, r3
 8000b38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b3c:	4319      	orrs	r1, r3
 8000b3e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b46:	fa1f f68c 	uxth.w	r6, ip
 8000b4a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b52:	fb07 1114 	mls	r1, r7, r4, r1
 8000b56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b5a:	fb04 f106 	mul.w	r1, r4, r6
 8000b5e:	4299      	cmp	r1, r3
 8000b60:	d90a      	bls.n	8000b78 <__udivmoddi4+0x64>
 8000b62:	eb1c 0303 	adds.w	r3, ip, r3
 8000b66:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b6a:	f080 8112 	bcs.w	8000d92 <__udivmoddi4+0x27e>
 8000b6e:	4299      	cmp	r1, r3
 8000b70:	f240 810f 	bls.w	8000d92 <__udivmoddi4+0x27e>
 8000b74:	3c02      	subs	r4, #2
 8000b76:	4463      	add	r3, ip
 8000b78:	1a59      	subs	r1, r3, r1
 8000b7a:	fa1f f38e 	uxth.w	r3, lr
 8000b7e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b82:	fb07 1110 	mls	r1, r7, r0, r1
 8000b86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b8a:	fb00 f606 	mul.w	r6, r0, r6
 8000b8e:	429e      	cmp	r6, r3
 8000b90:	d90a      	bls.n	8000ba8 <__udivmoddi4+0x94>
 8000b92:	eb1c 0303 	adds.w	r3, ip, r3
 8000b96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b9a:	f080 80fc 	bcs.w	8000d96 <__udivmoddi4+0x282>
 8000b9e:	429e      	cmp	r6, r3
 8000ba0:	f240 80f9 	bls.w	8000d96 <__udivmoddi4+0x282>
 8000ba4:	4463      	add	r3, ip
 8000ba6:	3802      	subs	r0, #2
 8000ba8:	1b9b      	subs	r3, r3, r6
 8000baa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bae:	2100      	movs	r1, #0
 8000bb0:	b11d      	cbz	r5, 8000bba <__udivmoddi4+0xa6>
 8000bb2:	40d3      	lsrs	r3, r2
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbe:	428b      	cmp	r3, r1
 8000bc0:	d905      	bls.n	8000bce <__udivmoddi4+0xba>
 8000bc2:	b10d      	cbz	r5, 8000bc8 <__udivmoddi4+0xb4>
 8000bc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4608      	mov	r0, r1
 8000bcc:	e7f5      	b.n	8000bba <__udivmoddi4+0xa6>
 8000bce:	fab3 f183 	clz	r1, r3
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	d146      	bne.n	8000c64 <__udivmoddi4+0x150>
 8000bd6:	42a3      	cmp	r3, r4
 8000bd8:	d302      	bcc.n	8000be0 <__udivmoddi4+0xcc>
 8000bda:	4290      	cmp	r0, r2
 8000bdc:	f0c0 80f0 	bcc.w	8000dc0 <__udivmoddi4+0x2ac>
 8000be0:	1a86      	subs	r6, r0, r2
 8000be2:	eb64 0303 	sbc.w	r3, r4, r3
 8000be6:	2001      	movs	r0, #1
 8000be8:	2d00      	cmp	r5, #0
 8000bea:	d0e6      	beq.n	8000bba <__udivmoddi4+0xa6>
 8000bec:	e9c5 6300 	strd	r6, r3, [r5]
 8000bf0:	e7e3      	b.n	8000bba <__udivmoddi4+0xa6>
 8000bf2:	2a00      	cmp	r2, #0
 8000bf4:	f040 8090 	bne.w	8000d18 <__udivmoddi4+0x204>
 8000bf8:	eba1 040c 	sub.w	r4, r1, ip
 8000bfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c00:	fa1f f78c 	uxth.w	r7, ip
 8000c04:	2101      	movs	r1, #1
 8000c06:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c0a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c0e:	fb08 4416 	mls	r4, r8, r6, r4
 8000c12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c16:	fb07 f006 	mul.w	r0, r7, r6
 8000c1a:	4298      	cmp	r0, r3
 8000c1c:	d908      	bls.n	8000c30 <__udivmoddi4+0x11c>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c26:	d202      	bcs.n	8000c2e <__udivmoddi4+0x11a>
 8000c28:	4298      	cmp	r0, r3
 8000c2a:	f200 80cd 	bhi.w	8000dc8 <__udivmoddi4+0x2b4>
 8000c2e:	4626      	mov	r6, r4
 8000c30:	1a1c      	subs	r4, r3, r0
 8000c32:	fa1f f38e 	uxth.w	r3, lr
 8000c36:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c3a:	fb08 4410 	mls	r4, r8, r0, r4
 8000c3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c42:	fb00 f707 	mul.w	r7, r0, r7
 8000c46:	429f      	cmp	r7, r3
 8000c48:	d908      	bls.n	8000c5c <__udivmoddi4+0x148>
 8000c4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c52:	d202      	bcs.n	8000c5a <__udivmoddi4+0x146>
 8000c54:	429f      	cmp	r7, r3
 8000c56:	f200 80b0 	bhi.w	8000dba <__udivmoddi4+0x2a6>
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	1bdb      	subs	r3, r3, r7
 8000c5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c62:	e7a5      	b.n	8000bb0 <__udivmoddi4+0x9c>
 8000c64:	f1c1 0620 	rsb	r6, r1, #32
 8000c68:	408b      	lsls	r3, r1
 8000c6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c6e:	431f      	orrs	r7, r3
 8000c70:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c74:	fa04 f301 	lsl.w	r3, r4, r1
 8000c78:	ea43 030c 	orr.w	r3, r3, ip
 8000c7c:	40f4      	lsrs	r4, r6
 8000c7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c82:	0c38      	lsrs	r0, r7, #16
 8000c84:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c88:	fbb4 fef0 	udiv	lr, r4, r0
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fb00 441e 	mls	r4, r0, lr, r4
 8000c94:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c98:	fb0e f90c 	mul.w	r9, lr, ip
 8000c9c:	45a1      	cmp	r9, r4
 8000c9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x1a6>
 8000ca4:	193c      	adds	r4, r7, r4
 8000ca6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000caa:	f080 8084 	bcs.w	8000db6 <__udivmoddi4+0x2a2>
 8000cae:	45a1      	cmp	r9, r4
 8000cb0:	f240 8081 	bls.w	8000db6 <__udivmoddi4+0x2a2>
 8000cb4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cb8:	443c      	add	r4, r7
 8000cba:	eba4 0409 	sub.w	r4, r4, r9
 8000cbe:	fa1f f983 	uxth.w	r9, r3
 8000cc2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cc6:	fb00 4413 	mls	r4, r0, r3, r4
 8000cca:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cce:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cd2:	45a4      	cmp	ip, r4
 8000cd4:	d907      	bls.n	8000ce6 <__udivmoddi4+0x1d2>
 8000cd6:	193c      	adds	r4, r7, r4
 8000cd8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cdc:	d267      	bcs.n	8000dae <__udivmoddi4+0x29a>
 8000cde:	45a4      	cmp	ip, r4
 8000ce0:	d965      	bls.n	8000dae <__udivmoddi4+0x29a>
 8000ce2:	3b02      	subs	r3, #2
 8000ce4:	443c      	add	r4, r7
 8000ce6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cea:	fba0 9302 	umull	r9, r3, r0, r2
 8000cee:	eba4 040c 	sub.w	r4, r4, ip
 8000cf2:	429c      	cmp	r4, r3
 8000cf4:	46ce      	mov	lr, r9
 8000cf6:	469c      	mov	ip, r3
 8000cf8:	d351      	bcc.n	8000d9e <__udivmoddi4+0x28a>
 8000cfa:	d04e      	beq.n	8000d9a <__udivmoddi4+0x286>
 8000cfc:	b155      	cbz	r5, 8000d14 <__udivmoddi4+0x200>
 8000cfe:	ebb8 030e 	subs.w	r3, r8, lr
 8000d02:	eb64 040c 	sbc.w	r4, r4, ip
 8000d06:	fa04 f606 	lsl.w	r6, r4, r6
 8000d0a:	40cb      	lsrs	r3, r1
 8000d0c:	431e      	orrs	r6, r3
 8000d0e:	40cc      	lsrs	r4, r1
 8000d10:	e9c5 6400 	strd	r6, r4, [r5]
 8000d14:	2100      	movs	r1, #0
 8000d16:	e750      	b.n	8000bba <__udivmoddi4+0xa6>
 8000d18:	f1c2 0320 	rsb	r3, r2, #32
 8000d1c:	fa20 f103 	lsr.w	r1, r0, r3
 8000d20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d24:	fa24 f303 	lsr.w	r3, r4, r3
 8000d28:	4094      	lsls	r4, r2
 8000d2a:	430c      	orrs	r4, r1
 8000d2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d30:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d34:	fa1f f78c 	uxth.w	r7, ip
 8000d38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d3c:	fb08 3110 	mls	r1, r8, r0, r3
 8000d40:	0c23      	lsrs	r3, r4, #16
 8000d42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d46:	fb00 f107 	mul.w	r1, r0, r7
 8000d4a:	4299      	cmp	r1, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x24c>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d56:	d22c      	bcs.n	8000db2 <__udivmoddi4+0x29e>
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	d92a      	bls.n	8000db2 <__udivmoddi4+0x29e>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	4463      	add	r3, ip
 8000d60:	1a5b      	subs	r3, r3, r1
 8000d62:	b2a4      	uxth	r4, r4
 8000d64:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d68:	fb08 3311 	mls	r3, r8, r1, r3
 8000d6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d70:	fb01 f307 	mul.w	r3, r1, r7
 8000d74:	42a3      	cmp	r3, r4
 8000d76:	d908      	bls.n	8000d8a <__udivmoddi4+0x276>
 8000d78:	eb1c 0404 	adds.w	r4, ip, r4
 8000d7c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d80:	d213      	bcs.n	8000daa <__udivmoddi4+0x296>
 8000d82:	42a3      	cmp	r3, r4
 8000d84:	d911      	bls.n	8000daa <__udivmoddi4+0x296>
 8000d86:	3902      	subs	r1, #2
 8000d88:	4464      	add	r4, ip
 8000d8a:	1ae4      	subs	r4, r4, r3
 8000d8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d90:	e739      	b.n	8000c06 <__udivmoddi4+0xf2>
 8000d92:	4604      	mov	r4, r0
 8000d94:	e6f0      	b.n	8000b78 <__udivmoddi4+0x64>
 8000d96:	4608      	mov	r0, r1
 8000d98:	e706      	b.n	8000ba8 <__udivmoddi4+0x94>
 8000d9a:	45c8      	cmp	r8, r9
 8000d9c:	d2ae      	bcs.n	8000cfc <__udivmoddi4+0x1e8>
 8000d9e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000da2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000da6:	3801      	subs	r0, #1
 8000da8:	e7a8      	b.n	8000cfc <__udivmoddi4+0x1e8>
 8000daa:	4631      	mov	r1, r6
 8000dac:	e7ed      	b.n	8000d8a <__udivmoddi4+0x276>
 8000dae:	4603      	mov	r3, r0
 8000db0:	e799      	b.n	8000ce6 <__udivmoddi4+0x1d2>
 8000db2:	4630      	mov	r0, r6
 8000db4:	e7d4      	b.n	8000d60 <__udivmoddi4+0x24c>
 8000db6:	46d6      	mov	lr, sl
 8000db8:	e77f      	b.n	8000cba <__udivmoddi4+0x1a6>
 8000dba:	4463      	add	r3, ip
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	e74d      	b.n	8000c5c <__udivmoddi4+0x148>
 8000dc0:	4606      	mov	r6, r0
 8000dc2:	4623      	mov	r3, r4
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	e70f      	b.n	8000be8 <__udivmoddi4+0xd4>
 8000dc8:	3e02      	subs	r6, #2
 8000dca:	4463      	add	r3, ip
 8000dcc:	e730      	b.n	8000c30 <__udivmoddi4+0x11c>
 8000dce:	bf00      	nop

08000dd0 <__aeabi_idiv0>:
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop

08000dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dda:	f001 f93a 	bl	8002052 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dde:	f000 f8e5 	bl	8000fac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de2:	f000 fbd7 	bl	8001594 <MX_GPIO_Init>
  MX_DMA_Init();
 8000de6:	f000 fbab 	bl	8001540 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000dea:	f000 f9a5 	bl	8001138 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8000dee:	f000 f929 	bl	8001044 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000df2:	f000 f9eb 	bl	80011cc <MX_TIM3_Init>
  MX_TIM8_Init();
 8000df6:	f000 fadb 	bl	80013b0 <MX_TIM8_Init>
  MX_TIM4_Init();
 8000dfa:	f000 fa35 	bl	8001268 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000dfe:	f000 fa89 	bl	8001314 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8000e02:	4856      	ldr	r0, [pc, #344]	@ (8000f5c <main+0x188>)
 8000e04:	f004 fc96 	bl	8005734 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 8000e08:	4855      	ldr	r0, [pc, #340]	@ (8000f60 <main+0x18c>)
 8000e0a:	f004 fc93 	bl	8005734 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 8000e0e:	4855      	ldr	r0, [pc, #340]	@ (8000f64 <main+0x190>)
 8000e10:	f004 fc90 	bl	8005734 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim5);
 8000e14:	4854      	ldr	r0, [pc, #336]	@ (8000f68 <main+0x194>)
 8000e16:	f004 fc8d 	bl	8005734 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4850      	ldr	r0, [pc, #320]	@ (8000f60 <main+0x18c>)
 8000e1e:	f004 fd5b 	bl	80058d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000e22:	2104      	movs	r1, #4
 8000e24:	484e      	ldr	r0, [pc, #312]	@ (8000f60 <main+0x18c>)
 8000e26:	f004 fd57 	bl	80058d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000e2a:	2108      	movs	r1, #8
 8000e2c:	484c      	ldr	r0, [pc, #304]	@ (8000f60 <main+0x18c>)
 8000e2e:	f004 fd53 	bl	80058d8 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8000e32:	213c      	movs	r1, #60	@ 0x3c
 8000e34:	484b      	ldr	r0, [pc, #300]	@ (8000f64 <main+0x190>)
 8000e36:	f004 ff07 	bl	8005c48 <HAL_TIM_Encoder_Start>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000e3a:	217f      	movs	r1, #127	@ 0x7f
 8000e3c:	484b      	ldr	r0, [pc, #300]	@ (8000f6c <main+0x198>)
 8000e3e:	f002 fc87 	bl	8003750 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, ADCBuffer, 10);
 8000e42:	220a      	movs	r2, #10
 8000e44:	494a      	ldr	r1, [pc, #296]	@ (8000f70 <main+0x19c>)
 8000e46:	4849      	ldr	r0, [pc, #292]	@ (8000f6c <main+0x198>)
 8000e48:	f001 fd74 	bl	8002934 <HAL_ADC_Start_DMA>

  PID.Kp = 0.18;
 8000e4c:	4b49      	ldr	r3, [pc, #292]	@ (8000f74 <main+0x1a0>)
 8000e4e:	4a4a      	ldr	r2, [pc, #296]	@ (8000f78 <main+0x1a4>)
 8000e50:	619a      	str	r2, [r3, #24]
  PID.Ki = 0.00000;;
 8000e52:	4b48      	ldr	r3, [pc, #288]	@ (8000f74 <main+0x1a0>)
 8000e54:	f04f 0200 	mov.w	r2, #0
 8000e58:	61da      	str	r2, [r3, #28]
  PID.Kd = 0.3;
 8000e5a:	4b46      	ldr	r3, [pc, #280]	@ (8000f74 <main+0x1a0>)
 8000e5c:	4a47      	ldr	r2, [pc, #284]	@ (8000f7c <main+0x1a8>)
 8000e5e:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID, 0);
 8000e60:	2100      	movs	r1, #0
 8000e62:	4844      	ldr	r0, [pc, #272]	@ (8000f74 <main+0x1a0>)
 8000e64:	f008 f89e 	bl	8008fa4 <arm_pid_init_f32>

  PID2.Kp = 0.18;
 8000e68:	4b45      	ldr	r3, [pc, #276]	@ (8000f80 <main+0x1ac>)
 8000e6a:	4a43      	ldr	r2, [pc, #268]	@ (8000f78 <main+0x1a4>)
 8000e6c:	619a      	str	r2, [r3, #24]
  PID2.Ki = 0.00000;;
 8000e6e:	4b44      	ldr	r3, [pc, #272]	@ (8000f80 <main+0x1ac>)
 8000e70:	f04f 0200 	mov.w	r2, #0
 8000e74:	61da      	str	r2, [r3, #28]
  PID2.Kd = 0.3;
 8000e76:	4b42      	ldr	r3, [pc, #264]	@ (8000f80 <main+0x1ac>)
 8000e78:	4a40      	ldr	r2, [pc, #256]	@ (8000f7c <main+0x1a8>)
 8000e7a:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID2, 0);
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4840      	ldr	r0, [pc, #256]	@ (8000f80 <main+0x1ac>)
 8000e80:	f008 f890 	bl	8008fa4 <arm_pid_init_f32>

  UARTInterruptConfig();
 8000e84:	f000 fe4a 	bl	8001b1c <UARTInterruptConfig>
  _micros = 0;
 8000e88:	493e      	ldr	r1, [pc, #248]	@ (8000f84 <main+0x1b0>)
 8000e8a:	f04f 0200 	mov.w	r2, #0
 8000e8e:	f04f 0300 	mov.w	r3, #0
 8000e92:	e9c1 2300 	strd	r2, r3, [r1]

    /* USER CODE BEGIN 3 */
	  static uint32_t timestamp = 0;
	  static uint32_t timestamp2 = 0;

	  currentTime = micros();
 8000e96:	f000 fd8b 	bl	80019b0 <micros>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	493a      	ldr	r1, [pc, #232]	@ (8000f88 <main+0x1b4>)
 8000ea0:	e9c1 2300 	strd	r2, r3, [r1]

	  if(timestamp < HAL_GetTick())
 8000ea4:	f001 f93a 	bl	800211c <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	4b38      	ldr	r3, [pc, #224]	@ (8000f8c <main+0x1b8>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d90b      	bls.n	8000eca <main+0xf6>
	  {
		  timestamp = HAL_GetTick() + 1;
 8000eb2:	f001 f933 	bl	800211c <HAL_GetTick>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	3301      	adds	r3, #1
 8000eba:	4a34      	ldr	r2, [pc, #208]	@ (8000f8c <main+0x1b8>)
 8000ebc:	6013      	str	r3, [r2, #0]
		  ADC_Averaged();
 8000ebe:	f000 fbdb 	bl	8001678 <ADC_Averaged>
//		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
//		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, A);
		  MotorControl2();
 8000ec2:	f000 fc2d 	bl	8001720 <MotorControl2>
		  QEIEncoderPosVel_Update();
 8000ec6:	f000 fd8f 	bl	80019e8 <QEIEncoderPosVel_Update>
//		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, B);
//		  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, A);

	  }

	  if(currentTime > timestamp2)
 8000eca:	4b31      	ldr	r3, [pc, #196]	@ (8000f90 <main+0x1bc>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	461c      	mov	r4, r3
 8000ed2:	4615      	mov	r5, r2
 8000ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8000f88 <main+0x1b4>)
 8000ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eda:	4294      	cmp	r4, r2
 8000edc:	eb75 0303 	sbcs.w	r3, r5, r3
 8000ee0:	d233      	bcs.n	8000f4a <main+0x176>
	  {
	  	  timestamp2 = currentTime + 500;//us
 8000ee2:	4b29      	ldr	r3, [pc, #164]	@ (8000f88 <main+0x1b4>)
 8000ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000eee:	4a28      	ldr	r2, [pc, #160]	@ (8000f90 <main+0x1bc>)
 8000ef0:	6013      	str	r3, [r2, #0]
	  	  if(timestamp2 > 4294967296)
	  	  {
	  		timestamp2 = 0;
	  	  }
	  	  dataSend = fabs(RPMspeed);
 8000ef2:	4b28      	ldr	r3, [pc, #160]	@ (8000f94 <main+0x1c0>)
 8000ef4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fadf 	bl	80004bc <__aeabi_i2d>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	4690      	mov	r8, r2
 8000f04:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8000f08:	4640      	mov	r0, r8
 8000f0a:	4649      	mov	r1, r9
 8000f0c:	f7ff fd7a 	bl	8000a04 <__aeabi_d2uiz>
 8000f10:	4603      	mov	r3, r0
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	4b20      	ldr	r3, [pc, #128]	@ (8000f98 <main+0x1c4>)
 8000f16:	801a      	strh	r2, [r3, #0]
		  dataBytes[0] = header; // Header byte
 8000f18:	4b20      	ldr	r3, [pc, #128]	@ (8000f9c <main+0x1c8>)
 8000f1a:	781a      	ldrb	r2, [r3, #0]
 8000f1c:	4b20      	ldr	r3, [pc, #128]	@ (8000fa0 <main+0x1cc>)
 8000f1e:	701a      	strb	r2, [r3, #0]
		  dataBytes[1] = (uint8_t)(dataSend & 0xFF); // Lower byte
 8000f20:	4b1d      	ldr	r3, [pc, #116]	@ (8000f98 <main+0x1c4>)
 8000f22:	881b      	ldrh	r3, [r3, #0]
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa0 <main+0x1cc>)
 8000f28:	705a      	strb	r2, [r3, #1]
		  dataBytes[2] = (uint8_t)((dataSend >> 8) & 0xFF); // Upper byte
 8000f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000f98 <main+0x1c4>)
 8000f2c:	881b      	ldrh	r3, [r3, #0]
 8000f2e:	0a1b      	lsrs	r3, r3, #8
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa0 <main+0x1cc>)
 8000f36:	709a      	strb	r2, [r3, #2]
		  dataBytes[3] = 0x0A;
 8000f38:	4b19      	ldr	r3, [pc, #100]	@ (8000fa0 <main+0x1cc>)
 8000f3a:	220a      	movs	r2, #10
 8000f3c:	70da      	strb	r2, [r3, #3]
		  HAL_UART_Transmit(&hlpuart1, dataBytes, sizeof(dataBytes), 10);
 8000f3e:	230a      	movs	r3, #10
 8000f40:	2204      	movs	r2, #4
 8000f42:	4917      	ldr	r1, [pc, #92]	@ (8000fa0 <main+0x1cc>)
 8000f44:	4817      	ldr	r0, [pc, #92]	@ (8000fa4 <main+0x1d0>)
 8000f46:	f005 ff51 	bl	8006dec <HAL_UART_Transmit>
	  }
	  nextTime = timestamp2;
 8000f4a:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <main+0x1bc>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	469a      	mov	sl, r3
 8000f52:	4693      	mov	fp, r2
 8000f54:	4b14      	ldr	r3, [pc, #80]	@ (8000fa8 <main+0x1d4>)
 8000f56:	e9c3 ab00 	strd	sl, fp, [r3]
  {
 8000f5a:	e79c      	b.n	8000e96 <main+0xc2>
 8000f5c:	20000194 	.word	0x20000194
 8000f60:	20000278 	.word	0x20000278
 8000f64:	200001e0 	.word	0x200001e0
 8000f68:	2000022c 	.word	0x2000022c
 8000f6c:	20000034 	.word	0x20000034
 8000f70:	200002d8 	.word	0x200002d8
 8000f74:	20000300 	.word	0x20000300
 8000f78:	3e3851ec 	.word	0x3e3851ec
 8000f7c:	3e99999a 	.word	0x3e99999a
 8000f80:	20000324 	.word	0x20000324
 8000f84:	20000388 	.word	0x20000388
 8000f88:	200002c8 	.word	0x200002c8
 8000f8c:	20000390 	.word	0x20000390
 8000f90:	20000394 	.word	0x20000394
 8000f94:	20000350 	.word	0x20000350
 8000f98:	20000006 	.word	0x20000006
 8000f9c:	20000004 	.word	0x20000004
 8000fa0:	20000360 	.word	0x20000360
 8000fa4:	20000100 	.word	0x20000100
 8000fa8:	200002d0 	.word	0x200002d0

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	@ 0x50
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0318 	add.w	r3, r7, #24
 8000fb6:	2238      	movs	r2, #56	@ 0x38
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f008 f828 	bl	8009010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	1d3b      	adds	r3, r7, #4
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000fce:	2000      	movs	r0, #0
 8000fd0:	f003 fb28 	bl	8004624 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fde:	2340      	movs	r3, #64	@ 0x40
 8000fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000fea:	2304      	movs	r3, #4
 8000fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000fee:	2355      	movs	r3, #85	@ 0x55
 8000ff0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffe:	f107 0318 	add.w	r3, r7, #24
 8001002:	4618      	mov	r0, r3
 8001004:	f003 fbc2 	bl	800478c <HAL_RCC_OscConfig>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800100e:	f000 fdab 	bl	8001b68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001012:	230f      	movs	r3, #15
 8001014:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001016:	2303      	movs	r3, #3
 8001018:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001022:	2300      	movs	r3, #0
 8001024:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	2104      	movs	r1, #4
 800102a:	4618      	mov	r0, r3
 800102c:	f003 fec0 	bl	8004db0 <HAL_RCC_ClockConfig>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001036:	f000 fd97 	bl	8001b68 <Error_Handler>
  }
}
 800103a:	bf00      	nop
 800103c:	3750      	adds	r7, #80	@ 0x50
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08c      	sub	sp, #48	@ 0x30
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	2220      	movs	r2, #32
 800105a:	2100      	movs	r1, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f007 ffd7 	bl	8009010 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001062:	4b33      	ldr	r3, [pc, #204]	@ (8001130 <MX_ADC1_Init+0xec>)
 8001064:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001068:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800106a:	4b31      	ldr	r3, [pc, #196]	@ (8001130 <MX_ADC1_Init+0xec>)
 800106c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001070:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001072:	4b2f      	ldr	r3, [pc, #188]	@ (8001130 <MX_ADC1_Init+0xec>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001078:	4b2d      	ldr	r3, [pc, #180]	@ (8001130 <MX_ADC1_Init+0xec>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800107e:	4b2c      	ldr	r3, [pc, #176]	@ (8001130 <MX_ADC1_Init+0xec>)
 8001080:	2200      	movs	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001084:	4b2a      	ldr	r3, [pc, #168]	@ (8001130 <MX_ADC1_Init+0xec>)
 8001086:	2200      	movs	r2, #0
 8001088:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800108a:	4b29      	ldr	r3, [pc, #164]	@ (8001130 <MX_ADC1_Init+0xec>)
 800108c:	2204      	movs	r2, #4
 800108e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001090:	4b27      	ldr	r3, [pc, #156]	@ (8001130 <MX_ADC1_Init+0xec>)
 8001092:	2200      	movs	r2, #0
 8001094:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001096:	4b26      	ldr	r3, [pc, #152]	@ (8001130 <MX_ADC1_Init+0xec>)
 8001098:	2200      	movs	r2, #0
 800109a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800109c:	4b24      	ldr	r3, [pc, #144]	@ (8001130 <MX_ADC1_Init+0xec>)
 800109e:	2201      	movs	r2, #1
 80010a0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a2:	4b23      	ldr	r3, [pc, #140]	@ (8001130 <MX_ADC1_Init+0xec>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80010aa:	4b21      	ldr	r3, [pc, #132]	@ (8001130 <MX_ADC1_Init+0xec>)
 80010ac:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 80010b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <MX_ADC1_Init+0xec>)
 80010b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001130 <MX_ADC1_Init+0xec>)
 80010bc:	2201      	movs	r2, #1
 80010be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001130 <MX_ADC1_Init+0xec>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c8:	4b19      	ldr	r3, [pc, #100]	@ (8001130 <MX_ADC1_Init+0xec>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d0:	4817      	ldr	r0, [pc, #92]	@ (8001130 <MX_ADC1_Init+0xec>)
 80010d2:	f001 fa73 	bl	80025bc <HAL_ADC_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80010dc:	f000 fd44 	bl	8001b68 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010e0:	2300      	movs	r3, #0
 80010e2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e8:	4619      	mov	r1, r3
 80010ea:	4811      	ldr	r0, [pc, #68]	@ (8001130 <MX_ADC1_Init+0xec>)
 80010ec:	f002 fb92 	bl	8003814 <HAL_ADCEx_MultiModeConfigChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80010f6:	f000 fd37 	bl	8001b68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <MX_ADC1_Init+0xf0>)
 80010fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010fe:	2306      	movs	r3, #6
 8001100:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001102:	2307      	movs	r3, #7
 8001104:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001106:	237f      	movs	r3, #127	@ 0x7f
 8001108:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800110a:	2304      	movs	r3, #4
 800110c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	4619      	mov	r1, r3
 8001116:	4806      	ldr	r0, [pc, #24]	@ (8001130 <MX_ADC1_Init+0xec>)
 8001118:	f001 fcfe 	bl	8002b18 <HAL_ADC_ConfigChannel>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001122:	f000 fd21 	bl	8001b68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	3730      	adds	r7, #48	@ 0x30
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000034 	.word	0x20000034
 8001134:	04300002 	.word	0x04300002

08001138 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800113c:	4b21      	ldr	r3, [pc, #132]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 800113e:	4a22      	ldr	r2, [pc, #136]	@ (80011c8 <MX_LPUART1_UART_Init+0x90>)
 8001140:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001142:	4b20      	ldr	r3, [pc, #128]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 8001144:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001148:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800114a:	4b1e      	ldr	r3, [pc, #120]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001150:	4b1c      	ldr	r3, [pc, #112]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001156:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 8001158:	2200      	movs	r2, #0
 800115a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800115c:	4b19      	ldr	r3, [pc, #100]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 800115e:	220c      	movs	r2, #12
 8001160:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001162:	4b18      	ldr	r3, [pc, #96]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001168:	4b16      	ldr	r3, [pc, #88]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 800116a:	2200      	movs	r2, #0
 800116c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800116e:	4b15      	ldr	r3, [pc, #84]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 8001170:	2200      	movs	r2, #0
 8001172:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001174:	4b13      	ldr	r3, [pc, #76]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 8001176:	2200      	movs	r2, #0
 8001178:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800117a:	4812      	ldr	r0, [pc, #72]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 800117c:	f005 fde6 	bl	8006d4c <HAL_UART_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001186:	f000 fcef 	bl	8001b68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800118a:	2100      	movs	r1, #0
 800118c:	480d      	ldr	r0, [pc, #52]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 800118e:	f007 fe3e 	bl	8008e0e <HAL_UARTEx_SetTxFifoThreshold>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001198:	f000 fce6 	bl	8001b68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800119c:	2100      	movs	r1, #0
 800119e:	4809      	ldr	r0, [pc, #36]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 80011a0:	f007 fe73 	bl	8008e8a <HAL_UARTEx_SetRxFifoThreshold>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80011aa:	f000 fcdd 	bl	8001b68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80011ae:	4805      	ldr	r0, [pc, #20]	@ (80011c4 <MX_LPUART1_UART_Init+0x8c>)
 80011b0:	f007 fdf4 	bl	8008d9c <HAL_UARTEx_DisableFifoMode>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80011ba:	f000 fcd5 	bl	8001b68 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000100 	.word	0x20000100
 80011c8:	40008000 	.word	0x40008000

080011cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011d2:	f107 0310 	add.w	r3, r7, #16
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <MX_TIM3_Init+0x94>)
 80011ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001264 <MX_TIM3_Init+0x98>)
 80011ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 80011f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001260 <MX_TIM3_Init+0x94>)
 80011f2:	22a9      	movs	r2, #169	@ 0xa9
 80011f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001260 <MX_TIM3_Init+0x94>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80011fc:	4b18      	ldr	r3, [pc, #96]	@ (8001260 <MX_TIM3_Init+0x94>)
 80011fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001202:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001204:	4b16      	ldr	r3, [pc, #88]	@ (8001260 <MX_TIM3_Init+0x94>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120a:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <MX_TIM3_Init+0x94>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001210:	4813      	ldr	r0, [pc, #76]	@ (8001260 <MX_TIM3_Init+0x94>)
 8001212:	f004 fa37 	bl	8005684 <HAL_TIM_Base_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800121c:	f000 fca4 	bl	8001b68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001220:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001224:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001226:	f107 0310 	add.w	r3, r7, #16
 800122a:	4619      	mov	r1, r3
 800122c:	480c      	ldr	r0, [pc, #48]	@ (8001260 <MX_TIM3_Init+0x94>)
 800122e:	f004 fead 	bl	8005f8c <HAL_TIM_ConfigClockSource>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001238:	f000 fc96 	bl	8001b68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800123c:	2320      	movs	r3, #32
 800123e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	4619      	mov	r1, r3
 8001248:	4805      	ldr	r0, [pc, #20]	@ (8001260 <MX_TIM3_Init+0x94>)
 800124a:	f005 fc55 	bl	8006af8 <HAL_TIMEx_MasterConfigSynchronization>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001254:	f000 fc88 	bl	8001b68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001258:	bf00      	nop
 800125a:	3720      	adds	r7, #32
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000194 	.word	0x20000194
 8001264:	40000400 	.word	0x40000400

08001268 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08c      	sub	sp, #48	@ 0x30
 800126c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800126e:	f107 030c 	add.w	r3, r7, #12
 8001272:	2224      	movs	r2, #36	@ 0x24
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f007 feca 	bl	8009010 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800127c:	463b      	mov	r3, r7
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001286:	4b21      	ldr	r3, [pc, #132]	@ (800130c <MX_TIM4_Init+0xa4>)
 8001288:	4a21      	ldr	r2, [pc, #132]	@ (8001310 <MX_TIM4_Init+0xa8>)
 800128a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800128c:	4b1f      	ldr	r3, [pc, #124]	@ (800130c <MX_TIM4_Init+0xa4>)
 800128e:	2200      	movs	r2, #0
 8001290:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001292:	4b1e      	ldr	r3, [pc, #120]	@ (800130c <MX_TIM4_Init+0xa4>)
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3071;
 8001298:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <MX_TIM4_Init+0xa4>)
 800129a:	f640 32ff 	movw	r2, #3071	@ 0xbff
 800129e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a0:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <MX_TIM4_Init+0xa4>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a6:	4b19      	ldr	r3, [pc, #100]	@ (800130c <MX_TIM4_Init+0xa4>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012ac:	2303      	movs	r3, #3
 80012ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012b0:	2300      	movs	r3, #0
 80012b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012b4:	2301      	movs	r3, #1
 80012b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012c0:	2300      	movs	r3, #0
 80012c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012c4:	2301      	movs	r3, #1
 80012c6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	4619      	mov	r1, r3
 80012d6:	480d      	ldr	r0, [pc, #52]	@ (800130c <MX_TIM4_Init+0xa4>)
 80012d8:	f004 fc10 	bl	8005afc <HAL_TIM_Encoder_Init>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80012e2:	f000 fc41 	bl	8001b68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e6:	2300      	movs	r3, #0
 80012e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80012ee:	463b      	mov	r3, r7
 80012f0:	4619      	mov	r1, r3
 80012f2:	4806      	ldr	r0, [pc, #24]	@ (800130c <MX_TIM4_Init+0xa4>)
 80012f4:	f005 fc00 	bl	8006af8 <HAL_TIMEx_MasterConfigSynchronization>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80012fe:	f000 fc33 	bl	8001b68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001302:	bf00      	nop
 8001304:	3730      	adds	r7, #48	@ 0x30
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	200001e0 	.word	0x200001e0
 8001310:	40000800 	.word	0x40000800

08001314 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131a:	f107 0310 	add.w	r3, r7, #16
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001332:	4b1d      	ldr	r3, [pc, #116]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001334:	4a1d      	ldr	r2, [pc, #116]	@ (80013ac <MX_TIM5_Init+0x98>)
 8001336:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8001338:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <MX_TIM5_Init+0x94>)
 800133a:	22a9      	movs	r2, #169	@ 0xa9
 800133c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800133e:	4b1a      	ldr	r3, [pc, #104]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001344:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001346:	f04f 32ff 	mov.w	r2, #4294967295
 800134a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800134c:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <MX_TIM5_Init+0x94>)
 800134e:	2200      	movs	r2, #0
 8001350:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001352:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001358:	4813      	ldr	r0, [pc, #76]	@ (80013a8 <MX_TIM5_Init+0x94>)
 800135a:	f004 f993 	bl	8005684 <HAL_TIM_Base_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001364:	f000 fc00 	bl	8001b68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001368:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800136c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800136e:	f107 0310 	add.w	r3, r7, #16
 8001372:	4619      	mov	r1, r3
 8001374:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001376:	f004 fe09 	bl	8005f8c <HAL_TIM_ConfigClockSource>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001380:	f000 fbf2 	bl	8001b68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001384:	2300      	movs	r3, #0
 8001386:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	4619      	mov	r1, r3
 8001390:	4805      	ldr	r0, [pc, #20]	@ (80013a8 <MX_TIM5_Init+0x94>)
 8001392:	f005 fbb1 	bl	8006af8 <HAL_TIMEx_MasterConfigSynchronization>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800139c:	f000 fbe4 	bl	8001b68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80013a0:	bf00      	nop
 80013a2:	3720      	adds	r7, #32
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	2000022c 	.word	0x2000022c
 80013ac:	40000c00 	.word	0x40000c00

080013b0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b09c      	sub	sp, #112	@ 0x70
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013d0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]
 80013e0:	615a      	str	r2, [r3, #20]
 80013e2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013e4:	1d3b      	adds	r3, r7, #4
 80013e6:	2234      	movs	r2, #52	@ 0x34
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f007 fe10 	bl	8009010 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013f0:	4b51      	ldr	r3, [pc, #324]	@ (8001538 <MX_TIM8_Init+0x188>)
 80013f2:	4a52      	ldr	r2, [pc, #328]	@ (800153c <MX_TIM8_Init+0x18c>)
 80013f4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16;
 80013f6:	4b50      	ldr	r3, [pc, #320]	@ (8001538 <MX_TIM8_Init+0x188>)
 80013f8:	2210      	movs	r2, #16
 80013fa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fc:	4b4e      	ldr	r3, [pc, #312]	@ (8001538 <MX_TIM8_Init+0x188>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4999;
 8001402:	4b4d      	ldr	r3, [pc, #308]	@ (8001538 <MX_TIM8_Init+0x188>)
 8001404:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001408:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140a:	4b4b      	ldr	r3, [pc, #300]	@ (8001538 <MX_TIM8_Init+0x188>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001410:	4b49      	ldr	r3, [pc, #292]	@ (8001538 <MX_TIM8_Init+0x188>)
 8001412:	2200      	movs	r2, #0
 8001414:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001416:	4b48      	ldr	r3, [pc, #288]	@ (8001538 <MX_TIM8_Init+0x188>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800141c:	4846      	ldr	r0, [pc, #280]	@ (8001538 <MX_TIM8_Init+0x188>)
 800141e:	f004 f931 	bl	8005684 <HAL_TIM_Base_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001428:	f000 fb9e 	bl	8001b68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800142c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001430:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001432:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001436:	4619      	mov	r1, r3
 8001438:	483f      	ldr	r0, [pc, #252]	@ (8001538 <MX_TIM8_Init+0x188>)
 800143a:	f004 fda7 	bl	8005f8c <HAL_TIM_ConfigClockSource>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001444:	f000 fb90 	bl	8001b68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001448:	483b      	ldr	r0, [pc, #236]	@ (8001538 <MX_TIM8_Init+0x188>)
 800144a:	f004 f9e3 	bl	8005814 <HAL_TIM_PWM_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001454:	f000 fb88 	bl	8001b68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800145c:	2300      	movs	r3, #0
 800145e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001460:	2300      	movs	r3, #0
 8001462:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001464:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001468:	4619      	mov	r1, r3
 800146a:	4833      	ldr	r0, [pc, #204]	@ (8001538 <MX_TIM8_Init+0x188>)
 800146c:	f005 fb44 	bl	8006af8 <HAL_TIMEx_MasterConfigSynchronization>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8001476:	f000 fb77 	bl	8001b68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800147a:	2360      	movs	r3, #96	@ 0x60
 800147c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800147e:	2300      	movs	r3, #0
 8001480:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001482:	2300      	movs	r3, #0
 8001484:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001486:	2300      	movs	r3, #0
 8001488:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800148e:	2300      	movs	r3, #0
 8001490:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001496:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800149a:	2200      	movs	r2, #0
 800149c:	4619      	mov	r1, r3
 800149e:	4826      	ldr	r0, [pc, #152]	@ (8001538 <MX_TIM8_Init+0x188>)
 80014a0:	f004 fc60 	bl	8005d64 <HAL_TIM_PWM_ConfigChannel>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 80014aa:	f000 fb5d 	bl	8001b68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014ae:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014b2:	2204      	movs	r2, #4
 80014b4:	4619      	mov	r1, r3
 80014b6:	4820      	ldr	r0, [pc, #128]	@ (8001538 <MX_TIM8_Init+0x188>)
 80014b8:	f004 fc54 	bl	8005d64 <HAL_TIM_PWM_ConfigChannel>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 80014c2:	f000 fb51 	bl	8001b68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014c6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014ca:	2208      	movs	r2, #8
 80014cc:	4619      	mov	r1, r3
 80014ce:	481a      	ldr	r0, [pc, #104]	@ (8001538 <MX_TIM8_Init+0x188>)
 80014d0:	f004 fc48 	bl	8005d64 <HAL_TIM_PWM_ConfigChannel>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 80014da:	f000 fb45 	bl	8001b68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014de:	2300      	movs	r3, #0
 80014e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80014fc:	2300      	movs	r3, #0
 80014fe:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001500:	2300      	movs	r3, #0
 8001502:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001504:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001508:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800150e:	2300      	movs	r3, #0
 8001510:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001512:	2300      	movs	r3, #0
 8001514:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	4619      	mov	r1, r3
 800151a:	4807      	ldr	r0, [pc, #28]	@ (8001538 <MX_TIM8_Init+0x188>)
 800151c:	f005 fb82 	bl	8006c24 <HAL_TIMEx_ConfigBreakDeadTime>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM8_Init+0x17a>
  {
    Error_Handler();
 8001526:	f000 fb1f 	bl	8001b68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800152a:	4803      	ldr	r0, [pc, #12]	@ (8001538 <MX_TIM8_Init+0x188>)
 800152c:	f000 fcb4 	bl	8001e98 <HAL_TIM_MspPostInit>

}
 8001530:	bf00      	nop
 8001532:	3770      	adds	r7, #112	@ 0x70
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000278 	.word	0x20000278
 800153c:	40013400 	.word	0x40013400

08001540 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001546:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <MX_DMA_Init+0x50>)
 8001548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800154a:	4a11      	ldr	r2, [pc, #68]	@ (8001590 <MX_DMA_Init+0x50>)
 800154c:	f043 0304 	orr.w	r3, r3, #4
 8001550:	6493      	str	r3, [r2, #72]	@ 0x48
 8001552:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <MX_DMA_Init+0x50>)
 8001554:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001556:	f003 0304 	and.w	r3, r3, #4
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800155e:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <MX_DMA_Init+0x50>)
 8001560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001562:	4a0b      	ldr	r2, [pc, #44]	@ (8001590 <MX_DMA_Init+0x50>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6493      	str	r3, [r2, #72]	@ 0x48
 800156a:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <MX_DMA_Init+0x50>)
 800156c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	603b      	str	r3, [r7, #0]
 8001574:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2100      	movs	r1, #0
 800157a:	200b      	movs	r0, #11
 800157c:	f002 fb2d 	bl	8003bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001580:	200b      	movs	r0, #11
 8001582:	f002 fb44 	bl	8003c0e <HAL_NVIC_EnableIRQ>

}
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000

08001594 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08a      	sub	sp, #40	@ 0x28
 8001598:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159a:	f107 0314 	add.w	r3, r7, #20
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015aa:	4b30      	ldr	r3, [pc, #192]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ae:	4a2f      	ldr	r2, [pc, #188]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015b0:	f043 0304 	orr.w	r3, r3, #4
 80015b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015b6:	4b2d      	ldr	r3, [pc, #180]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015c2:	4b2a      	ldr	r3, [pc, #168]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c6:	4a29      	ldr	r2, [pc, #164]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015c8:	f043 0320 	orr.w	r3, r3, #32
 80015cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ce:	4b27      	ldr	r3, [pc, #156]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	f003 0320 	and.w	r3, r3, #32
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015da:	4b24      	ldr	r3, [pc, #144]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	4a23      	ldr	r2, [pc, #140]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e6:	4b21      	ldr	r3, [pc, #132]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f2:	4b1e      	ldr	r3, [pc, #120]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f6:	4a1d      	ldr	r2, [pc, #116]	@ (800166c <MX_GPIO_Init+0xd8>)
 80015f8:	f043 0302 	orr.w	r3, r3, #2
 80015fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fe:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <MX_GPIO_Init+0xd8>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800160a:	2200      	movs	r2, #0
 800160c:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 8001610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001614:	f002 ffca 	bl	80045ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001618:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800161c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800161e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001628:	f107 0314 	add.w	r3, r7, #20
 800162c:	4619      	mov	r1, r3
 800162e:	4810      	ldr	r0, [pc, #64]	@ (8001670 <MX_GPIO_Init+0xdc>)
 8001630:	f002 fe3a 	bl	80042a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11|GPIO_PIN_12;
 8001634:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8001638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2301      	movs	r3, #1
 800163c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	2300      	movs	r3, #0
 8001644:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001650:	f002 fe2a 	bl	80042a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001654:	2200      	movs	r2, #0
 8001656:	2100      	movs	r1, #0
 8001658:	2028      	movs	r0, #40	@ 0x28
 800165a:	f002 fabe 	bl	8003bda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800165e:	2028      	movs	r0, #40	@ 0x28
 8001660:	f002 fad5 	bl	8003c0e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001664:	bf00      	nop
 8001666:	3728      	adds	r7, #40	@ 0x28
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40021000 	.word	0x40021000
 8001670:	48000800 	.word	0x48000800
 8001674:	00000000 	.word	0x00000000

08001678 <ADC_Averaged>:

/* USER CODE BEGIN 4 */
void ADC_Averaged()
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 10; i++)
 800167e:	2300      	movs	r3, #0
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	e00c      	b.n	800169e <ADC_Averaged+0x26>
	{
		ADC_SumAPot += ADCBuffer[i];
 8001684:	4a20      	ldr	r2, [pc, #128]	@ (8001708 <ADC_Averaged+0x90>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800168c:	461a      	mov	r2, r3
 800168e:	4b1f      	ldr	r3, [pc, #124]	@ (800170c <ADC_Averaged+0x94>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4413      	add	r3, r2
 8001694:	4a1d      	ldr	r2, [pc, #116]	@ (800170c <ADC_Averaged+0x94>)
 8001696:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 10; i++)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3301      	adds	r3, #1
 800169c:	607b      	str	r3, [r7, #4]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b09      	cmp	r3, #9
 80016a2:	ddef      	ble.n	8001684 <ADC_Averaged+0xc>
	}

	ADC_Average = ADC_SumAPot / 10;
 80016a4:	4b19      	ldr	r3, [pc, #100]	@ (800170c <ADC_Averaged+0x94>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a19      	ldr	r2, [pc, #100]	@ (8001710 <ADC_Averaged+0x98>)
 80016aa:	fb82 1203 	smull	r1, r2, r2, r3
 80016ae:	1092      	asrs	r2, r2, #2
 80016b0:	17db      	asrs	r3, r3, #31
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	4a17      	ldr	r2, [pc, #92]	@ (8001714 <ADC_Averaged+0x9c>)
 80016b6:	6013      	str	r3, [r2, #0]
	ADC_SumAPot = 0;
 80016b8:	4b14      	ldr	r3, [pc, #80]	@ (800170c <ADC_Averaged+0x94>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
	Degrees_Position = (ADC_Average * 360.00) / 4095.00;
 80016be:	4b15      	ldr	r3, [pc, #84]	@ (8001714 <ADC_Averaged+0x9c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe fefa 	bl	80004bc <__aeabi_i2d>
 80016c8:	f04f 0200 	mov.w	r2, #0
 80016cc:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <ADC_Averaged+0xa0>)
 80016ce:	f7fe ff5f 	bl	8000590 <__aeabi_dmul>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4610      	mov	r0, r2
 80016d8:	4619      	mov	r1, r3
 80016da:	a309      	add	r3, pc, #36	@ (adr r3, 8001700 <ADC_Averaged+0x88>)
 80016dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e0:	f7ff f880 	bl	80007e4 <__aeabi_ddiv>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4610      	mov	r0, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	f7ff f9aa 	bl	8000a44 <__aeabi_d2f>
 80016f0:	4603      	mov	r3, r0
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <ADC_Averaged+0xa4>)
 80016f4:	6013      	str	r3, [r2, #0]
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	00000000 	.word	0x00000000
 8001704:	40affe00 	.word	0x40affe00
 8001708:	200002d8 	.word	0x200002d8
 800170c:	200002f0 	.word	0x200002f0
 8001710:	66666667 	.word	0x66666667
 8001714:	200002ec 	.word	0x200002ec
 8001718:	40768000 	.word	0x40768000
 800171c:	200002f4 	.word	0x200002f4

08001720 <MotorControl2>:
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, fabs(DutyCycle));
	}
}

void MotorControl2()
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim4);
 8001726:	4b92      	ldr	r3, [pc, #584]	@ (8001970 <MotorControl2+0x250>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172c:	4a91      	ldr	r2, [pc, #580]	@ (8001974 <MotorControl2+0x254>)
 800172e:	6013      	str	r3, [r2, #0]
	Degrees_Position2 = (QEIReadRaw * 360.00) / 3072.00;
 8001730:	4b90      	ldr	r3, [pc, #576]	@ (8001974 <MotorControl2+0x254>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f7fe feb1 	bl	800049c <__aeabi_ui2d>
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	4b8e      	ldr	r3, [pc, #568]	@ (8001978 <MotorControl2+0x258>)
 8001740:	f7fe ff26 	bl	8000590 <__aeabi_dmul>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	4610      	mov	r0, r2
 800174a:	4619      	mov	r1, r3
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	4b8a      	ldr	r3, [pc, #552]	@ (800197c <MotorControl2+0x25c>)
 8001752:	f7ff f847 	bl	80007e4 <__aeabi_ddiv>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	f7ff f971 	bl	8000a44 <__aeabi_d2f>
 8001762:	4603      	mov	r3, r0
 8001764:	4a86      	ldr	r2, [pc, #536]	@ (8001980 <MotorControl2+0x260>)
 8001766:	6013      	str	r3, [r2, #0]

	Vfeedback2 = arm_pid_f32(&PID, setposition2 - Degrees_Position2);
 8001768:	4b86      	ldr	r3, [pc, #536]	@ (8001984 <MotorControl2+0x264>)
 800176a:	ed93 7a00 	vldr	s14, [r3]
 800176e:	4b84      	ldr	r3, [pc, #528]	@ (8001980 <MotorControl2+0x260>)
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001778:	4b83      	ldr	r3, [pc, #524]	@ (8001988 <MotorControl2+0x268>)
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	edc7 7a02 	vstr	s15, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	ed93 7a00 	vldr	s14, [r3]
 8001786:	edd7 7a02 	vldr	s15, [r7, #8]
 800178a:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	edd3 6a01 	vldr	s13, [r3, #4]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	edd3 7a03 	vldr	s15, [r3, #12]
 800179a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 800179e:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	edd3 6a02 	vldr	s13, [r3, #8]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	edd3 7a04 	vldr	s15, [r3, #16]
 80017ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80017bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c0:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Update state */
    S->state[1] = S->state[0];
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	68ba      	ldr	r2, [r7, #8]
 80017d0:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a6c      	ldr	r2, [pc, #432]	@ (800198c <MotorControl2+0x26c>)
 80017dc:	6013      	str	r3, [r2, #0]

	if (Vfeedback2 >= 0)
 80017de:	4b6b      	ldr	r3, [pc, #428]	@ (800198c <MotorControl2+0x26c>)
 80017e0:	edd3 7a00 	vldr	s15, [r3]
 80017e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ec:	db5e      	blt.n	80018ac <MotorControl2+0x18c>
	{
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 80017ee:	4b68      	ldr	r3, [pc, #416]	@ (8001990 <MotorControl2+0x270>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2200      	movs	r2, #0
 80017f4:	639a      	str	r2, [r3, #56]	@ 0x38

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 80017f6:	2201      	movs	r2, #1
 80017f8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001800:	f002 fed4 	bl	80045ac <HAL_GPIO_WritePin>
		DutyCycle2 = ((Vfeedback2 * 4799.00) / 20.00) + 200;
 8001804:	4b61      	ldr	r3, [pc, #388]	@ (800198c <MotorControl2+0x26c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe fe69 	bl	80004e0 <__aeabi_f2d>
 800180e:	a356      	add	r3, pc, #344	@ (adr r3, 8001968 <MotorControl2+0x248>)
 8001810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001814:	f7fe febc 	bl	8000590 <__aeabi_dmul>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	4b5b      	ldr	r3, [pc, #364]	@ (8001994 <MotorControl2+0x274>)
 8001826:	f7fe ffdd 	bl	80007e4 <__aeabi_ddiv>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	4610      	mov	r0, r2
 8001830:	4619      	mov	r1, r3
 8001832:	f04f 0200 	mov.w	r2, #0
 8001836:	4b58      	ldr	r3, [pc, #352]	@ (8001998 <MotorControl2+0x278>)
 8001838:	f7fe fcf4 	bl	8000224 <__adddf3>
 800183c:	4602      	mov	r2, r0
 800183e:	460b      	mov	r3, r1
 8001840:	4610      	mov	r0, r2
 8001842:	4619      	mov	r1, r3
 8001844:	f7ff f8fe 	bl	8000a44 <__aeabi_d2f>
 8001848:	4603      	mov	r3, r0
 800184a:	4a54      	ldr	r2, [pc, #336]	@ (800199c <MotorControl2+0x27c>)
 800184c:	6013      	str	r3, [r2, #0]
		if (DutyCycle2 > 4999) DutyCycle2 = 4999;
 800184e:	4b53      	ldr	r3, [pc, #332]	@ (800199c <MotorControl2+0x27c>)
 8001850:	edd3 7a00 	vldr	s15, [r3]
 8001854:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80019a0 <MotorControl2+0x280>
 8001858:	eef4 7ac7 	vcmpe.f32	s15, s14
 800185c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001860:	dd02      	ble.n	8001868 <MotorControl2+0x148>
 8001862:	4b4e      	ldr	r3, [pc, #312]	@ (800199c <MotorControl2+0x27c>)
 8001864:	4a4f      	ldr	r2, [pc, #316]	@ (80019a4 <MotorControl2+0x284>)
 8001866:	601a      	str	r2, [r3, #0]

		if (fabs(setposition2 - Degrees_Position2) <= 0.5) DutyCycle2 = 0;
 8001868:	4b46      	ldr	r3, [pc, #280]	@ (8001984 <MotorControl2+0x264>)
 800186a:	ed93 7a00 	vldr	s14, [r3]
 800186e:	4b44      	ldr	r3, [pc, #272]	@ (8001980 <MotorControl2+0x260>)
 8001870:	edd3 7a00 	vldr	s15, [r3]
 8001874:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001878:	eef0 7ae7 	vabs.f32	s15, s15
 800187c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001888:	d803      	bhi.n	8001892 <MotorControl2+0x172>
 800188a:	4b44      	ldr	r3, [pc, #272]	@ (800199c <MotorControl2+0x27c>)
 800188c:	f04f 0200 	mov.w	r2, #0
 8001890:	601a      	str	r2, [r3, #0]

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, fabs(DutyCycle2));
 8001892:	4b42      	ldr	r3, [pc, #264]	@ (800199c <MotorControl2+0x27c>)
 8001894:	edd3 7a00 	vldr	s15, [r3]
 8001898:	eef0 7ae7 	vabs.f32	s15, s15
 800189c:	4b3c      	ldr	r3, [pc, #240]	@ (8001990 <MotorControl2+0x270>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018a4:	ee17 2a90 	vmov	r2, s15
 80018a8:	63da      	str	r2, [r3, #60]	@ 0x3c

		if (fabs(setposition2 - Degrees_Position2) <= 0.5) DutyCycle2 = 0;

		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, fabs(DutyCycle2));
	}
}
 80018aa:	e056      	b.n	800195a <MotorControl2+0x23a>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 80018ac:	4b38      	ldr	r3, [pc, #224]	@ (8001990 <MotorControl2+0x270>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2200      	movs	r2, #0
 80018b2:	63da      	str	r2, [r3, #60]	@ 0x3c
		DutyCycle2 = ((Vfeedback2 * 4799.00) / 20.00) - 200;
 80018b4:	4b35      	ldr	r3, [pc, #212]	@ (800198c <MotorControl2+0x26c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7fe fe11 	bl	80004e0 <__aeabi_f2d>
 80018be:	a32a      	add	r3, pc, #168	@ (adr r3, 8001968 <MotorControl2+0x248>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe fe64 	bl	8000590 <__aeabi_dmul>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001994 <MotorControl2+0x274>)
 80018d6:	f7fe ff85 	bl	80007e4 <__aeabi_ddiv>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4610      	mov	r0, r2
 80018e0:	4619      	mov	r1, r3
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001998 <MotorControl2+0x278>)
 80018e8:	f7fe fc9a 	bl	8000220 <__aeabi_dsub>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	f7ff f8a6 	bl	8000a44 <__aeabi_d2f>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4a28      	ldr	r2, [pc, #160]	@ (800199c <MotorControl2+0x27c>)
 80018fc:	6013      	str	r3, [r2, #0]
		if (DutyCycle2 < -4999) DutyCycle2 = -4999;
 80018fe:	4b27      	ldr	r3, [pc, #156]	@ (800199c <MotorControl2+0x27c>)
 8001900:	edd3 7a00 	vldr	s15, [r3]
 8001904:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80019a8 <MotorControl2+0x288>
 8001908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001910:	d502      	bpl.n	8001918 <MotorControl2+0x1f8>
 8001912:	4b22      	ldr	r3, [pc, #136]	@ (800199c <MotorControl2+0x27c>)
 8001914:	4a25      	ldr	r2, [pc, #148]	@ (80019ac <MotorControl2+0x28c>)
 8001916:	601a      	str	r2, [r3, #0]
		if (fabs(setposition2 - Degrees_Position2) <= 0.5) DutyCycle2 = 0;
 8001918:	4b1a      	ldr	r3, [pc, #104]	@ (8001984 <MotorControl2+0x264>)
 800191a:	ed93 7a00 	vldr	s14, [r3]
 800191e:	4b18      	ldr	r3, [pc, #96]	@ (8001980 <MotorControl2+0x260>)
 8001920:	edd3 7a00 	vldr	s15, [r3]
 8001924:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001928:	eef0 7ae7 	vabs.f32	s15, s15
 800192c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001930:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001938:	d803      	bhi.n	8001942 <MotorControl2+0x222>
 800193a:	4b18      	ldr	r3, [pc, #96]	@ (800199c <MotorControl2+0x27c>)
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, fabs(DutyCycle2));
 8001942:	4b16      	ldr	r3, [pc, #88]	@ (800199c <MotorControl2+0x27c>)
 8001944:	edd3 7a00 	vldr	s15, [r3]
 8001948:	eef0 7ae7 	vabs.f32	s15, s15
 800194c:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <MotorControl2+0x270>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001954:	ee17 2a90 	vmov	r2, s15
 8001958:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800195a:	bf00      	nop
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	f3af 8000 	nop.w
 8001968:	00000000 	.word	0x00000000
 800196c:	40b2bf00 	.word	0x40b2bf00
 8001970:	200001e0 	.word	0x200001e0
 8001974:	2000034c 	.word	0x2000034c
 8001978:	40768000 	.word	0x40768000
 800197c:	40a80000 	.word	0x40a80000
 8001980:	200002f8 	.word	0x200002f8
 8001984:	20000000 	.word	0x20000000
 8001988:	20000300 	.word	0x20000300
 800198c:	20000348 	.word	0x20000348
 8001990:	20000278 	.word	0x20000278
 8001994:	40340000 	.word	0x40340000
 8001998:	40690000 	.word	0x40690000
 800199c:	200002fc 	.word	0x200002fc
 80019a0:	459c3800 	.word	0x459c3800
 80019a4:	459c3800 	.word	0x459c3800
 80019a8:	c59c3800 	.word	0xc59c3800
 80019ac:	c59c3800 	.word	0xc59c3800

080019b0 <micros>:
		_micros += UINT32_MAX;
	}
}

uint64_t micros()
{
 80019b0:	b4b0      	push	{r4, r5, r7}
 80019b2:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 80019b4:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <micros+0x2c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ba:	2200      	movs	r2, #0
 80019bc:	4618      	mov	r0, r3
 80019be:	4611      	mov	r1, r2
 80019c0:	4b07      	ldr	r3, [pc, #28]	@ (80019e0 <micros+0x30>)
 80019c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c6:	1884      	adds	r4, r0, r2
 80019c8:	eb41 0503 	adc.w	r5, r1, r3
 80019cc:	4622      	mov	r2, r4
 80019ce:	462b      	mov	r3, r5
}
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bcb0      	pop	{r4, r5, r7}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	2000022c 	.word	0x2000022c
 80019e0:	20000388 	.word	0x20000388
 80019e4:	00000000 	.word	0x00000000

080019e8 <QEIEncoderPosVel_Update>:

void QEIEncoderPosVel_Update()
{
 80019e8:	b5b0      	push	{r4, r5, r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
	//collect data
	QEIdata.TimeStamp[NEW] = micros();
 80019ee:	f7ff ffdf 	bl	80019b0 <micros>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4944      	ldr	r1, [pc, #272]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 80019f8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	QEIdata.Position[NEW] = __HAL_TIM_GET_COUNTER(&htim4);
 80019fc:	4b43      	ldr	r3, [pc, #268]	@ (8001b0c <QEIEncoderPosVel_Update+0x124>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a02:	4a41      	ldr	r2, [pc, #260]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001a04:	6013      	str	r3, [r2, #0]

	//Postion 1 turn calculation
	QEIdata.QEIPostion_1turn = QEIdata.Position[NEW] % 3072;
 8001a06:	4b40      	ldr	r3, [pc, #256]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001a08:	6819      	ldr	r1, [r3, #0]
 8001a0a:	4b41      	ldr	r3, [pc, #260]	@ (8001b10 <QEIEncoderPosVel_Update+0x128>)
 8001a0c:	fba3 2301 	umull	r2, r3, r3, r1
 8001a10:	0ada      	lsrs	r2, r3, #11
 8001a12:	4613      	mov	r3, r2
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	4413      	add	r3, r2
 8001a18:	029b      	lsls	r3, r3, #10
 8001a1a:	1aca      	subs	r2, r1, r3
 8001a1c:	ee07 2a90 	vmov	s15, r2
 8001a20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a24:	4b38      	ldr	r3, [pc, #224]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001a26:	edc3 7a06 	vstr	s15, [r3, #24]

	//calculate dx
	int32_t diffPosition = QEIdata.Position[NEW] - QEIdata.Position[OLD];
 8001a2a:	4b37      	ldr	r3, [pc, #220]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	4b36      	ldr	r3, [pc, #216]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	607b      	str	r3, [r7, #4]

	//Handle Warp around
	if(diffPosition > 28672)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001a3c:	dd03      	ble.n	8001a46 <QEIEncoderPosVel_Update+0x5e>
	diffPosition -=57344;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f5a3 4360 	sub.w	r3, r3, #57344	@ 0xe000
 8001a44:	607b      	str	r3, [r7, #4]
	if(diffPosition < -28672)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f513 4fe0 	cmn.w	r3, #28672	@ 0x7000
 8001a4c:	da03      	bge.n	8001a56 <QEIEncoderPosVel_Update+0x6e>
	diffPosition +=57344;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
 8001a54:	607b      	str	r3, [r7, #4]

	//calculate dt
	float diffTime = (QEIdata.TimeStamp[NEW]-QEIdata.TimeStamp[OLD]) * 0.000001;
 8001a56:	4b2c      	ldr	r3, [pc, #176]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001a58:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001a5e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001a62:	1a84      	subs	r4, r0, r2
 8001a64:	eb61 0503 	sbc.w	r5, r1, r3
 8001a68:	4620      	mov	r0, r4
 8001a6a:	4629      	mov	r1, r5
 8001a6c:	f7fe fd5a 	bl	8000524 <__aeabi_ul2d>
 8001a70:	a321      	add	r3, pc, #132	@ (adr r3, 8001af8 <QEIEncoderPosVel_Update+0x110>)
 8001a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a76:	f7fe fd8b 	bl	8000590 <__aeabi_dmul>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	4610      	mov	r0, r2
 8001a80:	4619      	mov	r1, r3
 8001a82:	f7fe ffdf 	bl	8000a44 <__aeabi_d2f>
 8001a86:	4603      	mov	r3, r0
 8001a88:	603b      	str	r3, [r7, #0]

	//calculate anglar velocity
	QEIdata.QEIAngularVelocity = diffPosition / diffTime;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	ee07 3a90 	vmov	s15, r3
 8001a90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a94:	ed97 7a00 	vldr	s14, [r7]
 8001a98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001a9e:	edc3 7a07 	vstr	s15, [r3, #28]
	RPMspeed = (QEIdata.QEIAngularVelocity * 180.00) / (2.00*PI);
 8001aa2:	4b19      	ldr	r3, [pc, #100]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe fd1a 	bl	80004e0 <__aeabi_f2d>
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	4b18      	ldr	r3, [pc, #96]	@ (8001b14 <QEIEncoderPosVel_Update+0x12c>)
 8001ab2:	f7fe fd6d 	bl	8000590 <__aeabi_dmul>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4610      	mov	r0, r2
 8001abc:	4619      	mov	r1, r3
 8001abe:	a310      	add	r3, pc, #64	@ (adr r3, 8001b00 <QEIEncoderPosVel_Update+0x118>)
 8001ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac4:	f7fe fe8e 	bl	80007e4 <__aeabi_ddiv>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4610      	mov	r0, r2
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f7fe ff70 	bl	80009b4 <__aeabi_d2iz>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	b21a      	sxth	r2, r3
 8001ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b18 <QEIEncoderPosVel_Update+0x130>)
 8001ada:	801a      	strh	r2, [r3, #0]

	//store value for next loop
	QEIdata.Position[OLD] = QEIdata.Position[NEW];
 8001adc:	4b0a      	ldr	r3, [pc, #40]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a09      	ldr	r2, [pc, #36]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001ae2:	6053      	str	r3, [r2, #4]
	QEIdata.TimeStamp[OLD]=QEIdata.TimeStamp[NEW];
 8001ae4:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001ae6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001aea:	4907      	ldr	r1, [pc, #28]	@ (8001b08 <QEIEncoderPosVel_Update+0x120>)
 8001aec:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bdb0      	pop	{r4, r5, r7, pc}
 8001af8:	a0b5ed8d 	.word	0xa0b5ed8d
 8001afc:	3eb0c6f7 	.word	0x3eb0c6f7
 8001b00:	60000000 	.word	0x60000000
 8001b04:	401921fb 	.word	0x401921fb
 8001b08:	20000368 	.word	0x20000368
 8001b0c:	200001e0 	.word	0x200001e0
 8001b10:	aaaaaaab 	.word	0xaaaaaaab
 8001b14:	40668000 	.word	0x40668000
 8001b18:	20000350 	.word	0x20000350

08001b1c <UARTInterruptConfig>:

void UARTInterruptConfig()
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&hlpuart1, Rx,200);
 8001b20:	22c8      	movs	r2, #200	@ 0xc8
 8001b22:	4903      	ldr	r1, [pc, #12]	@ (8001b30 <UARTInterruptConfig+0x14>)
 8001b24:	4803      	ldr	r0, [pc, #12]	@ (8001b34 <UARTInterruptConfig+0x18>)
 8001b26:	f005 f9ef 	bl	8006f08 <HAL_UART_Receive_IT>
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000354 	.word	0x20000354
 8001b34:	20000100 	.word	0x20000100

08001b38 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]

	if(huart == &hlpuart1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a07      	ldr	r2, [pc, #28]	@ (8001b60 <HAL_UART_RxCpltCallback+0x28>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d107      	bne.n	8001b58 <HAL_UART_RxCpltCallback+0x20>
	{
		Rx[10] = '\0';
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <HAL_UART_RxCpltCallback+0x2c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	729a      	strb	r2, [r3, #10]
		HAL_UART_Receive_IT(&hlpuart1, Rx, 200);
 8001b4e:	22c8      	movs	r2, #200	@ 0xc8
 8001b50:	4904      	ldr	r1, [pc, #16]	@ (8001b64 <HAL_UART_RxCpltCallback+0x2c>)
 8001b52:	4803      	ldr	r0, [pc, #12]	@ (8001b60 <HAL_UART_RxCpltCallback+0x28>)
 8001b54:	f005 f9d8 	bl	8006f08 <HAL_UART_Receive_IT>
	}
}
 8001b58:	bf00      	nop
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000100 	.word	0x20000100
 8001b64:	20000354 	.word	0x20000354

08001b68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b6c:	b672      	cpsid	i
}
 8001b6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <Error_Handler+0x8>

08001b74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb8 <HAL_MspInit+0x44>)
 8001b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b7e:	4a0e      	ldr	r2, [pc, #56]	@ (8001bb8 <HAL_MspInit+0x44>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b86:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <HAL_MspInit+0x44>)
 8001b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	607b      	str	r3, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b92:	4b09      	ldr	r3, [pc, #36]	@ (8001bb8 <HAL_MspInit+0x44>)
 8001b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b96:	4a08      	ldr	r2, [pc, #32]	@ (8001bb8 <HAL_MspInit+0x44>)
 8001b98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b9e:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <HAL_MspInit+0x44>)
 8001ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001baa:	f002 fddf 	bl	800476c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40021000 	.word	0x40021000

08001bbc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b09e      	sub	sp, #120	@ 0x78
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	2254      	movs	r2, #84	@ 0x54
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f007 fa17 	bl	8009010 <memset>
  if(hadc->Instance==ADC1)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bea:	d15f      	bne.n	8001cac <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001bec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bf0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001bf2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001bf6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f003 faf3 	bl	80051e8 <HAL_RCCEx_PeriphCLKConfig>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001c08:	f7ff ffae 	bl	8001b68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c0c:	4b29      	ldr	r3, [pc, #164]	@ (8001cb4 <HAL_ADC_MspInit+0xf8>)
 8001c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c10:	4a28      	ldr	r2, [pc, #160]	@ (8001cb4 <HAL_ADC_MspInit+0xf8>)
 8001c12:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c18:	4b26      	ldr	r3, [pc, #152]	@ (8001cb4 <HAL_ADC_MspInit+0xf8>)
 8001c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c24:	4b23      	ldr	r3, [pc, #140]	@ (8001cb4 <HAL_ADC_MspInit+0xf8>)
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	4a22      	ldr	r2, [pc, #136]	@ (8001cb4 <HAL_ADC_MspInit+0xf8>)
 8001c2a:	f043 0301 	orr.w	r3, r3, #1
 8001c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c30:	4b20      	ldr	r3, [pc, #128]	@ (8001cb4 <HAL_ADC_MspInit+0xf8>)
 8001c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	60bb      	str	r3, [r7, #8]
 8001c3a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c40:	2303      	movs	r3, #3
 8001c42:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c48:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c52:	f002 fb29 	bl	80042a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001c56:	4b18      	ldr	r3, [pc, #96]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c58:	4a18      	ldr	r2, [pc, #96]	@ (8001cbc <HAL_ADC_MspInit+0x100>)
 8001c5a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001c5c:	4b16      	ldr	r3, [pc, #88]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c5e:	2205      	movs	r2, #5
 8001c60:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c62:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c68:	4b13      	ldr	r3, [pc, #76]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c6e:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c70:	2280      	movs	r2, #128	@ 0x80
 8001c72:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c74:	4b10      	ldr	r3, [pc, #64]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c7a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c82:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c84:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c86:	2220      	movs	r2, #32
 8001c88:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c90:	4809      	ldr	r0, [pc, #36]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001c92:	f001 ffd7 	bl	8003c44 <HAL_DMA_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001c9c:	f7ff ff64 	bl	8001b68 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a05      	ldr	r2, [pc, #20]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001ca4:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ca6:	4a04      	ldr	r2, [pc, #16]	@ (8001cb8 <HAL_ADC_MspInit+0xfc>)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cac:	bf00      	nop
 8001cae:	3778      	adds	r7, #120	@ 0x78
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	200000a0 	.word	0x200000a0
 8001cbc:	40020008 	.word	0x40020008

08001cc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b09e      	sub	sp, #120	@ 0x78
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cd8:	f107 0310 	add.w	r3, r7, #16
 8001cdc:	2254      	movs	r2, #84	@ 0x54
 8001cde:	2100      	movs	r1, #0
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f007 f995 	bl	8009010 <memset>
  if(huart->Instance==LPUART1)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a23      	ldr	r2, [pc, #140]	@ (8001d78 <HAL_UART_MspInit+0xb8>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d13e      	bne.n	8001d6e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001cf0:	2320      	movs	r3, #32
 8001cf2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cf8:	f107 0310 	add.w	r3, r7, #16
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f003 fa73 	bl	80051e8 <HAL_RCCEx_PeriphCLKConfig>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d08:	f7ff ff2e 	bl	8001b68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d7c <HAL_UART_MspInit+0xbc>)
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d10:	4a1a      	ldr	r2, [pc, #104]	@ (8001d7c <HAL_UART_MspInit+0xbc>)
 8001d12:	f043 0301 	orr.w	r3, r3, #1
 8001d16:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001d18:	4b18      	ldr	r3, [pc, #96]	@ (8001d7c <HAL_UART_MspInit+0xbc>)
 8001d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d1c:	f003 0301 	and.w	r3, r3, #1
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d24:	4b15      	ldr	r3, [pc, #84]	@ (8001d7c <HAL_UART_MspInit+0xbc>)
 8001d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d28:	4a14      	ldr	r2, [pc, #80]	@ (8001d7c <HAL_UART_MspInit+0xbc>)
 8001d2a:	f043 0301 	orr.w	r3, r3, #1
 8001d2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d30:	4b12      	ldr	r3, [pc, #72]	@ (8001d7c <HAL_UART_MspInit+0xbc>)
 8001d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	60bb      	str	r3, [r7, #8]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001d3c:	230c      	movs	r3, #12
 8001d3e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d40:	2302      	movs	r3, #2
 8001d42:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001d4c:	230c      	movs	r3, #12
 8001d4e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d50:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d54:	4619      	mov	r1, r3
 8001d56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d5a:	f002 faa5 	bl	80042a8 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2100      	movs	r1, #0
 8001d62:	205b      	movs	r0, #91	@ 0x5b
 8001d64:	f001 ff39 	bl	8003bda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001d68:	205b      	movs	r0, #91	@ 0x5b
 8001d6a:	f001 ff50 	bl	8003c0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001d6e:	bf00      	nop
 8001d70:	3778      	adds	r7, #120	@ 0x78
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40008000 	.word	0x40008000
 8001d7c:	40021000 	.word	0x40021000

08001d80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8001e00 <HAL_TIM_Base_MspInit+0x80>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d10c      	bne.n	8001dac <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d92:	4b1c      	ldr	r3, [pc, #112]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d96:	4a1b      	ldr	r2, [pc, #108]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001d98:	f043 0302 	orr.w	r3, r3, #2
 8001d9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d9e:	4b19      	ldr	r3, [pc, #100]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001daa:	e022      	b.n	8001df2 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM5)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a15      	ldr	r2, [pc, #84]	@ (8001e08 <HAL_TIM_Base_MspInit+0x88>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d10c      	bne.n	8001dd0 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001db6:	4b13      	ldr	r3, [pc, #76]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dba:	4a12      	ldr	r2, [pc, #72]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001dbc:	f043 0308 	orr.w	r3, r3, #8
 8001dc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dc2:	4b10      	ldr	r3, [pc, #64]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	613b      	str	r3, [r7, #16]
 8001dcc:	693b      	ldr	r3, [r7, #16]
}
 8001dce:	e010      	b.n	8001df2 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM8)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a0d      	ldr	r2, [pc, #52]	@ (8001e0c <HAL_TIM_Base_MspInit+0x8c>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d10b      	bne.n	8001df2 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001dda:	4b0a      	ldr	r3, [pc, #40]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dde:	4a09      	ldr	r2, [pc, #36]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001de0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001de4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001de6:	4b07      	ldr	r3, [pc, #28]	@ (8001e04 <HAL_TIM_Base_MspInit+0x84>)
 8001de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
}
 8001df2:	bf00      	nop
 8001df4:	371c      	adds	r7, #28
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40000400 	.word	0x40000400
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40000c00 	.word	0x40000c00
 8001e0c:	40013400 	.word	0x40013400

08001e10 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	@ 0x28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a17      	ldr	r2, [pc, #92]	@ (8001e8c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d127      	bne.n	8001e82 <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e32:	4b17      	ldr	r3, [pc, #92]	@ (8001e90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e36:	4a16      	ldr	r2, [pc, #88]	@ (8001e90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e38:	f043 0304 	orr.w	r3, r3, #4
 8001e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e3e:	4b14      	ldr	r3, [pc, #80]	@ (8001e90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e42:	f003 0304 	and.w	r3, r3, #4
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4a:	4b11      	ldr	r3, [pc, #68]	@ (8001e90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4e:	4a10      	ldr	r2, [pc, #64]	@ (8001e90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e50:	f043 0302 	orr.w	r3, r3, #2
 8001e54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e56:	4b0e      	ldr	r3, [pc, #56]	@ (8001e90 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e62:	23c0      	movs	r3, #192	@ 0xc0
 8001e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e72:	2302      	movs	r3, #2
 8001e74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e76:	f107 0314 	add.w	r3, r7, #20
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4805      	ldr	r0, [pc, #20]	@ (8001e94 <HAL_TIM_Encoder_MspInit+0x84>)
 8001e7e:	f002 fa13 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e82:	bf00      	nop
 8001e84:	3728      	adds	r7, #40	@ 0x28
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40000800 	.word	0x40000800
 8001e90:	40021000 	.word	0x40021000
 8001e94:	48000400 	.word	0x48000400

08001e98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	@ 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001f34 <HAL_TIM_MspPostInit+0x9c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d138      	bne.n	8001f2c <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eba:	4b1f      	ldr	r3, [pc, #124]	@ (8001f38 <HAL_TIM_MspPostInit+0xa0>)
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebe:	4a1e      	ldr	r2, [pc, #120]	@ (8001f38 <HAL_TIM_MspPostInit+0xa0>)
 8001ec0:	f043 0304 	orr.w	r3, r3, #4
 8001ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f38 <HAL_TIM_MspPostInit+0xa0>)
 8001ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eca:	f003 0304 	and.w	r3, r3, #4
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed2:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <HAL_TIM_MspPostInit+0xa0>)
 8001ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed6:	4a18      	ldr	r2, [pc, #96]	@ (8001f38 <HAL_TIM_MspPostInit+0xa0>)
 8001ed8:	f043 0302 	orr.w	r3, r3, #2
 8001edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ede:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <HAL_TIM_MspPostInit+0xa0>)
 8001ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eea:	23c0      	movs	r3, #192	@ 0xc0
 8001eec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8001efa:	2304      	movs	r3, #4
 8001efc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001efe:	f107 0314 	add.w	r3, r7, #20
 8001f02:	4619      	mov	r1, r3
 8001f04:	480d      	ldr	r0, [pc, #52]	@ (8001f3c <HAL_TIM_MspPostInit+0xa4>)
 8001f06:	f002 f9cf 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f10:	2302      	movs	r3, #2
 8001f12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8001f1c:	230a      	movs	r3, #10
 8001f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f20:	f107 0314 	add.w	r3, r7, #20
 8001f24:	4619      	mov	r1, r3
 8001f26:	4806      	ldr	r0, [pc, #24]	@ (8001f40 <HAL_TIM_MspPostInit+0xa8>)
 8001f28:	f002 f9be 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001f2c:	bf00      	nop
 8001f2e:	3728      	adds	r7, #40	@ 0x28
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40013400 	.word	0x40013400
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	48000800 	.word	0x48000800
 8001f40:	48000400 	.word	0x48000400

08001f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <NMI_Handler+0x4>

08001f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <HardFault_Handler+0x4>

08001f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <MemManage_Handler+0x4>

08001f5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <BusFault_Handler+0x4>

08001f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <UsageFault_Handler+0x4>

08001f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f9a:	f000 f8ad 	bl	80020f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
	...

08001fa4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fa8:	4802      	ldr	r0, [pc, #8]	@ (8001fb4 <DMA1_Channel1_IRQHandler+0x10>)
 8001faa:	f002 f82e 	bl	800400a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	200000a0 	.word	0x200000a0

08001fb8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001fbc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fc0:	f002 fb0c 	bl	80045dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001fcc:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <LPUART1_IRQHandler+0x10>)
 8001fce:	f004 ffe7 	bl	8006fa0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000100 	.word	0x20000100

08001fdc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fe0:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <SystemInit+0x20>)
 8001fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fe6:	4a05      	ldr	r2, [pc, #20]	@ (8001ffc <SystemInit+0x20>)
 8001fe8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	e000ed00 	.word	0xe000ed00

08002000 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002000:	480d      	ldr	r0, [pc, #52]	@ (8002038 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002002:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002004:	f7ff ffea 	bl	8001fdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002008:	480c      	ldr	r0, [pc, #48]	@ (800203c <LoopForever+0x6>)
  ldr r1, =_edata
 800200a:	490d      	ldr	r1, [pc, #52]	@ (8002040 <LoopForever+0xa>)
  ldr r2, =_sidata
 800200c:	4a0d      	ldr	r2, [pc, #52]	@ (8002044 <LoopForever+0xe>)
  movs r3, #0
 800200e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002010:	e002      	b.n	8002018 <LoopCopyDataInit>

08002012 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002012:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002014:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002016:	3304      	adds	r3, #4

08002018 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002018:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800201a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800201c:	d3f9      	bcc.n	8002012 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800201e:	4a0a      	ldr	r2, [pc, #40]	@ (8002048 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002020:	4c0a      	ldr	r4, [pc, #40]	@ (800204c <LoopForever+0x16>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002024:	e001      	b.n	800202a <LoopFillZerobss>

08002026 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002026:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002028:	3204      	adds	r2, #4

0800202a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800202a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800202c:	d3fb      	bcc.n	8002026 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800202e:	f006 fff7 	bl	8009020 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002032:	f7fe fecf 	bl	8000dd4 <main>

08002036 <LoopForever>:

LoopForever:
    b LoopForever
 8002036:	e7fe      	b.n	8002036 <LoopForever>
  ldr   r0, =_estack
 8002038:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800203c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002040:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002044:	080090d0 	.word	0x080090d0
  ldr r2, =_sbss
 8002048:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800204c:	2000039c 	.word	0x2000039c

08002050 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002050:	e7fe      	b.n	8002050 <ADC1_2_IRQHandler>

08002052 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002052:	b580      	push	{r7, lr}
 8002054:	b082      	sub	sp, #8
 8002056:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800205c:	2003      	movs	r0, #3
 800205e:	f001 fdb1 	bl	8003bc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002062:	2000      	movs	r0, #0
 8002064:	f000 f80e 	bl	8002084 <HAL_InitTick>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	71fb      	strb	r3, [r7, #7]
 8002072:	e001      	b.n	8002078 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002074:	f7ff fd7e 	bl	8001b74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002078:	79fb      	ldrb	r3, [r7, #7]

}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002090:	4b16      	ldr	r3, [pc, #88]	@ (80020ec <HAL_InitTick+0x68>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d022      	beq.n	80020de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002098:	4b15      	ldr	r3, [pc, #84]	@ (80020f0 <HAL_InitTick+0x6c>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <HAL_InitTick+0x68>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80020a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ac:	4618      	mov	r0, r3
 80020ae:	f001 fdbc 	bl	8003c2a <HAL_SYSTICK_Config>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d10f      	bne.n	80020d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2b0f      	cmp	r3, #15
 80020bc:	d809      	bhi.n	80020d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020be:	2200      	movs	r2, #0
 80020c0:	6879      	ldr	r1, [r7, #4]
 80020c2:	f04f 30ff 	mov.w	r0, #4294967295
 80020c6:	f001 fd88 	bl	8003bda <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020ca:	4a0a      	ldr	r2, [pc, #40]	@ (80020f4 <HAL_InitTick+0x70>)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6013      	str	r3, [r2, #0]
 80020d0:	e007      	b.n	80020e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	73fb      	strb	r3, [r7, #15]
 80020d6:	e004      	b.n	80020e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	73fb      	strb	r3, [r7, #15]
 80020dc:	e001      	b.n	80020e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20000010 	.word	0x20000010
 80020f0:	20000008 	.word	0x20000008
 80020f4:	2000000c 	.word	0x2000000c

080020f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <HAL_IncTick+0x1c>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4b05      	ldr	r3, [pc, #20]	@ (8002118 <HAL_IncTick+0x20>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4413      	add	r3, r2
 8002106:	4a03      	ldr	r2, [pc, #12]	@ (8002114 <HAL_IncTick+0x1c>)
 8002108:	6013      	str	r3, [r2, #0]
}
 800210a:	bf00      	nop
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	20000398 	.word	0x20000398
 8002118:	20000010 	.word	0x20000010

0800211c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  return uwTick;
 8002120:	4b03      	ldr	r3, [pc, #12]	@ (8002130 <HAL_GetTick+0x14>)
 8002122:	681b      	ldr	r3, [r3, #0]
}
 8002124:	4618      	mov	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	20000398 	.word	0x20000398

08002134 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	431a      	orrs	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	609a      	str	r2, [r3, #8]
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr

0800215a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800215a:	b480      	push	{r7}
 800215c:	b083      	sub	sp, #12
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
 8002162:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	609a      	str	r2, [r3, #8]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800219c:	b480      	push	{r7}
 800219e:	b087      	sub	sp, #28
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
 80021a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	3360      	adds	r3, #96	@ 0x60
 80021ae:	461a      	mov	r2, r3
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	4b08      	ldr	r3, [pc, #32]	@ (80021e0 <LL_ADC_SetOffset+0x44>)
 80021be:	4013      	ands	r3, r2
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	4313      	orrs	r3, r2
 80021cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80021d4:	bf00      	nop
 80021d6:	371c      	adds	r7, #28
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	03fff000 	.word	0x03fff000

080021e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3360      	adds	r3, #96	@ 0x60
 80021f2:	461a      	mov	r2, r3
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4413      	add	r3, r2
 80021fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002204:	4618      	mov	r0, r3
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	3360      	adds	r3, #96	@ 0x60
 8002220:	461a      	mov	r2, r3
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	4413      	add	r3, r2
 8002228:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	431a      	orrs	r2, r3
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800223a:	bf00      	nop
 800223c:	371c      	adds	r7, #28
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002246:	b480      	push	{r7}
 8002248:	b087      	sub	sp, #28
 800224a:	af00      	add	r7, sp, #0
 800224c:	60f8      	str	r0, [r7, #12]
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	3360      	adds	r3, #96	@ 0x60
 8002256:	461a      	mov	r2, r3
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	431a      	orrs	r2, r3
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002270:	bf00      	nop
 8002272:	371c      	adds	r7, #28
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800227c:	b480      	push	{r7}
 800227e:	b087      	sub	sp, #28
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	3360      	adds	r3, #96	@ 0x60
 800228c:	461a      	mov	r2, r3
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4413      	add	r3, r2
 8002294:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	431a      	orrs	r2, r3
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80022a6:	bf00      	nop
 80022a8:	371c      	adds	r7, #28
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
 80022ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	695b      	ldr	r3, [r3, #20]
 80022c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	431a      	orrs	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	615a      	str	r2, [r3, #20]
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80022ec:	2301      	movs	r3, #1
 80022ee:	e000      	b.n	80022f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80022fe:	b480      	push	{r7}
 8002300:	b087      	sub	sp, #28
 8002302:	af00      	add	r7, sp, #0
 8002304:	60f8      	str	r0, [r7, #12]
 8002306:	60b9      	str	r1, [r7, #8]
 8002308:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	3330      	adds	r3, #48	@ 0x30
 800230e:	461a      	mov	r2, r3
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	0a1b      	lsrs	r3, r3, #8
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	4413      	add	r3, r2
 800231c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	f003 031f 	and.w	r3, r3, #31
 8002328:	211f      	movs	r1, #31
 800232a:	fa01 f303 	lsl.w	r3, r1, r3
 800232e:	43db      	mvns	r3, r3
 8002330:	401a      	ands	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	0e9b      	lsrs	r3, r3, #26
 8002336:	f003 011f 	and.w	r1, r3, #31
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	f003 031f 	and.w	r3, r3, #31
 8002340:	fa01 f303 	lsl.w	r3, r1, r3
 8002344:	431a      	orrs	r2, r3
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800234a:	bf00      	nop
 800234c:	371c      	adds	r7, #28
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr

08002356 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002356:	b480      	push	{r7}
 8002358:	b087      	sub	sp, #28
 800235a:	af00      	add	r7, sp, #0
 800235c:	60f8      	str	r0, [r7, #12]
 800235e:	60b9      	str	r1, [r7, #8]
 8002360:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	3314      	adds	r3, #20
 8002366:	461a      	mov	r2, r3
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	0e5b      	lsrs	r3, r3, #25
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	4413      	add	r3, r2
 8002374:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	0d1b      	lsrs	r3, r3, #20
 800237e:	f003 031f 	and.w	r3, r3, #31
 8002382:	2107      	movs	r1, #7
 8002384:	fa01 f303 	lsl.w	r3, r1, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	401a      	ands	r2, r3
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	0d1b      	lsrs	r3, r3, #20
 8002390:	f003 031f 	and.w	r3, r3, #31
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	fa01 f303 	lsl.w	r3, r1, r3
 800239a:	431a      	orrs	r2, r3
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80023a0:	bf00      	nop
 80023a2:	371c      	adds	r7, #28
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023c4:	43db      	mvns	r3, r3
 80023c6:	401a      	ands	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f003 0318 	and.w	r3, r3, #24
 80023ce:	4908      	ldr	r1, [pc, #32]	@ (80023f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80023d0:	40d9      	lsrs	r1, r3
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	400b      	ands	r3, r1
 80023d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023da:	431a      	orrs	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80023e2:	bf00      	nop
 80023e4:	3714      	adds	r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	0007ffff 	.word	0x0007ffff

080023f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f003 031f 	and.w	r3, r3, #31
}
 8002404:	4618      	mov	r0, r3
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002420:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	6093      	str	r3, [r2, #8]
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002444:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002448:	d101      	bne.n	800244e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800246c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002470:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002494:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002498:	d101      	bne.n	800249e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024c0:	f043 0201 	orr.w	r2, r3, #1
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024e8:	f043 0202 	orr.w	r2, r3, #2
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <LL_ADC_IsEnabled+0x18>
 8002510:	2301      	movs	r3, #1
 8002512:	e000      	b.n	8002516 <LL_ADC_IsEnabled+0x1a>
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002522:	b480      	push	{r7}
 8002524:	b083      	sub	sp, #12
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b02      	cmp	r3, #2
 8002534:	d101      	bne.n	800253a <LL_ADC_IsDisableOngoing+0x18>
 8002536:	2301      	movs	r3, #1
 8002538:	e000      	b.n	800253c <LL_ADC_IsDisableOngoing+0x1a>
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002558:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800255c:	f043 0204 	orr.w	r2, r3, #4
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	2b04      	cmp	r3, #4
 8002582:	d101      	bne.n	8002588 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002584:	2301      	movs	r3, #1
 8002586:	e000      	b.n	800258a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr

08002596 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002596:	b480      	push	{r7}
 8002598:	b083      	sub	sp, #12
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 0308 	and.w	r3, r3, #8
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d101      	bne.n	80025ae <LL_ADC_INJ_IsConversionOngoing+0x18>
 80025aa:	2301      	movs	r3, #1
 80025ac:	e000      	b.n	80025b0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025bc:	b590      	push	{r4, r7, lr}
 80025be:	b089      	sub	sp, #36	@ 0x24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025c4:	2300      	movs	r3, #0
 80025c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e1a9      	b.n	800292a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d109      	bne.n	80025f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff fae9 	bl	8001bbc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff ff19 	bl	8002434 <LL_ADC_IsDeepPowerDownEnabled>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d004      	beq.n	8002612 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff feff 	bl	8002410 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff ff34 	bl	8002484 <LL_ADC_IsInternalRegulatorEnabled>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d115      	bne.n	800264e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff ff18 	bl	800245c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800262c:	4b9c      	ldr	r3, [pc, #624]	@ (80028a0 <HAL_ADC_Init+0x2e4>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	099b      	lsrs	r3, r3, #6
 8002632:	4a9c      	ldr	r2, [pc, #624]	@ (80028a4 <HAL_ADC_Init+0x2e8>)
 8002634:	fba2 2303 	umull	r2, r3, r2, r3
 8002638:	099b      	lsrs	r3, r3, #6
 800263a:	3301      	adds	r3, #1
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002640:	e002      	b.n	8002648 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	3b01      	subs	r3, #1
 8002646:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f9      	bne.n	8002642 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff ff16 	bl	8002484 <LL_ADC_IsInternalRegulatorEnabled>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d10d      	bne.n	800267a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002662:	f043 0210 	orr.w	r2, r3, #16
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800266e:	f043 0201 	orr.w	r2, r3, #1
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f7ff ff76 	bl	8002570 <LL_ADC_REG_IsConversionOngoing>
 8002684:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800268a:	f003 0310 	and.w	r3, r3, #16
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 8142 	bne.w	8002918 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	2b00      	cmp	r3, #0
 8002698:	f040 813e 	bne.w	8002918 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80026a4:	f043 0202 	orr.w	r2, r3, #2
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ff23 	bl	80024fc <LL_ADC_IsEnabled>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d141      	bne.n	8002740 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026c4:	d004      	beq.n	80026d0 <HAL_ADC_Init+0x114>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a77      	ldr	r2, [pc, #476]	@ (80028a8 <HAL_ADC_Init+0x2ec>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d10f      	bne.n	80026f0 <HAL_ADC_Init+0x134>
 80026d0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80026d4:	f7ff ff12 	bl	80024fc <LL_ADC_IsEnabled>
 80026d8:	4604      	mov	r4, r0
 80026da:	4873      	ldr	r0, [pc, #460]	@ (80028a8 <HAL_ADC_Init+0x2ec>)
 80026dc:	f7ff ff0e 	bl	80024fc <LL_ADC_IsEnabled>
 80026e0:	4603      	mov	r3, r0
 80026e2:	4323      	orrs	r3, r4
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	bf0c      	ite	eq
 80026e8:	2301      	moveq	r3, #1
 80026ea:	2300      	movne	r3, #0
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	e012      	b.n	8002716 <HAL_ADC_Init+0x15a>
 80026f0:	486e      	ldr	r0, [pc, #440]	@ (80028ac <HAL_ADC_Init+0x2f0>)
 80026f2:	f7ff ff03 	bl	80024fc <LL_ADC_IsEnabled>
 80026f6:	4604      	mov	r4, r0
 80026f8:	486d      	ldr	r0, [pc, #436]	@ (80028b0 <HAL_ADC_Init+0x2f4>)
 80026fa:	f7ff feff 	bl	80024fc <LL_ADC_IsEnabled>
 80026fe:	4603      	mov	r3, r0
 8002700:	431c      	orrs	r4, r3
 8002702:	486c      	ldr	r0, [pc, #432]	@ (80028b4 <HAL_ADC_Init+0x2f8>)
 8002704:	f7ff fefa 	bl	80024fc <LL_ADC_IsEnabled>
 8002708:	4603      	mov	r3, r0
 800270a:	4323      	orrs	r3, r4
 800270c:	2b00      	cmp	r3, #0
 800270e:	bf0c      	ite	eq
 8002710:	2301      	moveq	r3, #1
 8002712:	2300      	movne	r3, #0
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d012      	beq.n	8002740 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002722:	d004      	beq.n	800272e <HAL_ADC_Init+0x172>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a5f      	ldr	r2, [pc, #380]	@ (80028a8 <HAL_ADC_Init+0x2ec>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d101      	bne.n	8002732 <HAL_ADC_Init+0x176>
 800272e:	4a62      	ldr	r2, [pc, #392]	@ (80028b8 <HAL_ADC_Init+0x2fc>)
 8002730:	e000      	b.n	8002734 <HAL_ADC_Init+0x178>
 8002732:	4a62      	ldr	r2, [pc, #392]	@ (80028bc <HAL_ADC_Init+0x300>)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	4619      	mov	r1, r3
 800273a:	4610      	mov	r0, r2
 800273c:	f7ff fcfa 	bl	8002134 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	7f5b      	ldrb	r3, [r3, #29]
 8002744:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800274a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002750:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002756:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800275e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002760:	4313      	orrs	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800276a:	2b01      	cmp	r3, #1
 800276c:	d106      	bne.n	800277c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002772:	3b01      	subs	r3, #1
 8002774:	045b      	lsls	r3, r3, #17
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	2b00      	cmp	r3, #0
 8002782:	d009      	beq.n	8002798 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002788:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002790:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4313      	orrs	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68da      	ldr	r2, [r3, #12]
 800279e:	4b48      	ldr	r3, [pc, #288]	@ (80028c0 <HAL_ADC_Init+0x304>)
 80027a0:	4013      	ands	r3, r2
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	6812      	ldr	r2, [r2, #0]
 80027a6:	69b9      	ldr	r1, [r7, #24]
 80027a8:	430b      	orrs	r3, r1
 80027aa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff fee5 	bl	8002596 <LL_ADC_INJ_IsConversionOngoing>
 80027cc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d17f      	bne.n	80028d4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d17c      	bne.n	80028d4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027de:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027e6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027f6:	f023 0302 	bic.w	r3, r3, #2
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6812      	ldr	r2, [r2, #0]
 80027fe:	69b9      	ldr	r1, [r7, #24]
 8002800:	430b      	orrs	r3, r1
 8002802:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d017      	beq.n	800283c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	691a      	ldr	r2, [r3, #16]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800281a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002824:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002828:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6911      	ldr	r1, [r2, #16]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6812      	ldr	r2, [r2, #0]
 8002834:	430b      	orrs	r3, r1
 8002836:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800283a:	e013      	b.n	8002864 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	691a      	ldr	r2, [r3, #16]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800284a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6812      	ldr	r2, [r2, #0]
 8002858:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800285c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002860:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800286a:	2b01      	cmp	r3, #1
 800286c:	d12a      	bne.n	80028c4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002878:	f023 0304 	bic.w	r3, r3, #4
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002884:	4311      	orrs	r1, r2
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800288a:	4311      	orrs	r1, r2
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002890:	430a      	orrs	r2, r1
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0201 	orr.w	r2, r2, #1
 800289c:	611a      	str	r2, [r3, #16]
 800289e:	e019      	b.n	80028d4 <HAL_ADC_Init+0x318>
 80028a0:	20000008 	.word	0x20000008
 80028a4:	053e2d63 	.word	0x053e2d63
 80028a8:	50000100 	.word	0x50000100
 80028ac:	50000400 	.word	0x50000400
 80028b0:	50000500 	.word	0x50000500
 80028b4:	50000600 	.word	0x50000600
 80028b8:	50000300 	.word	0x50000300
 80028bc:	50000700 	.word	0x50000700
 80028c0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	691a      	ldr	r2, [r3, #16]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 0201 	bic.w	r2, r2, #1
 80028d2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	695b      	ldr	r3, [r3, #20]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d10c      	bne.n	80028f6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	f023 010f 	bic.w	r1, r3, #15
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	1e5a      	subs	r2, r3, #1
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80028f4:	e007      	b.n	8002906 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 020f 	bic.w	r2, r2, #15
 8002904:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290a:	f023 0303 	bic.w	r3, r3, #3
 800290e:	f043 0201 	orr.w	r2, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002916:	e007      	b.n	8002928 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291c:	f043 0210 	orr.w	r2, r3, #16
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002928:	7ffb      	ldrb	r3, [r7, #31]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3724      	adds	r7, #36	@ 0x24
 800292e:	46bd      	mov	sp, r7
 8002930:	bd90      	pop	{r4, r7, pc}
 8002932:	bf00      	nop

08002934 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002948:	d004      	beq.n	8002954 <HAL_ADC_Start_DMA+0x20>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a5a      	ldr	r2, [pc, #360]	@ (8002ab8 <HAL_ADC_Start_DMA+0x184>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d101      	bne.n	8002958 <HAL_ADC_Start_DMA+0x24>
 8002954:	4b59      	ldr	r3, [pc, #356]	@ (8002abc <HAL_ADC_Start_DMA+0x188>)
 8002956:	e000      	b.n	800295a <HAL_ADC_Start_DMA+0x26>
 8002958:	4b59      	ldr	r3, [pc, #356]	@ (8002ac0 <HAL_ADC_Start_DMA+0x18c>)
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff fd4a 	bl	80023f4 <LL_ADC_GetMultimode>
 8002960:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff fe02 	bl	8002570 <LL_ADC_REG_IsConversionOngoing>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	f040 809b 	bne.w	8002aaa <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_ADC_Start_DMA+0x4e>
 800297e:	2302      	movs	r3, #2
 8002980:	e096      	b.n	8002ab0 <HAL_ADC_Start_DMA+0x17c>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a4d      	ldr	r2, [pc, #308]	@ (8002ac4 <HAL_ADC_Start_DMA+0x190>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d008      	beq.n	80029a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	2b05      	cmp	r3, #5
 800299e:	d002      	beq.n	80029a6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	2b09      	cmp	r3, #9
 80029a4:	d17a      	bne.n	8002a9c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 fcf6 	bl	8003398 <ADC_Enable>
 80029ac:	4603      	mov	r3, r0
 80029ae:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80029b0:	7dfb      	ldrb	r3, [r7, #23]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d16d      	bne.n	8002a92 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80029be:	f023 0301 	bic.w	r3, r3, #1
 80029c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a3a      	ldr	r2, [pc, #232]	@ (8002ab8 <HAL_ADC_Start_DMA+0x184>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d009      	beq.n	80029e8 <HAL_ADC_Start_DMA+0xb4>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a3b      	ldr	r2, [pc, #236]	@ (8002ac8 <HAL_ADC_Start_DMA+0x194>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d002      	beq.n	80029e4 <HAL_ADC_Start_DMA+0xb0>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	e003      	b.n	80029ec <HAL_ADC_Start_DMA+0xb8>
 80029e4:	4b39      	ldr	r3, [pc, #228]	@ (8002acc <HAL_ADC_Start_DMA+0x198>)
 80029e6:	e001      	b.n	80029ec <HAL_ADC_Start_DMA+0xb8>
 80029e8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d002      	beq.n	80029fa <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d105      	bne.n	8002a06 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d006      	beq.n	8002a20 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a16:	f023 0206 	bic.w	r2, r3, #6
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	661a      	str	r2, [r3, #96]	@ 0x60
 8002a1e:	e002      	b.n	8002a26 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a2a:	4a29      	ldr	r2, [pc, #164]	@ (8002ad0 <HAL_ADC_Start_DMA+0x19c>)
 8002a2c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a32:	4a28      	ldr	r2, [pc, #160]	@ (8002ad4 <HAL_ADC_Start_DMA+0x1a0>)
 8002a34:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3a:	4a27      	ldr	r2, [pc, #156]	@ (8002ad8 <HAL_ADC_Start_DMA+0x1a4>)
 8002a3c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	221c      	movs	r2, #28
 8002a44:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f042 0210 	orr.w	r2, r2, #16
 8002a5c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68da      	ldr	r2, [r3, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 0201 	orr.w	r2, r2, #1
 8002a6c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	3340      	adds	r3, #64	@ 0x40
 8002a78:	4619      	mov	r1, r3
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f001 f989 	bl	8003d94 <HAL_DMA_Start_IT>
 8002a82:	4603      	mov	r3, r0
 8002a84:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff fd5c 	bl	8002548 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002a90:	e00d      	b.n	8002aae <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002a9a:	e008      	b.n	8002aae <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002aa8:	e001      	b.n	8002aae <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002aaa:	2302      	movs	r3, #2
 8002aac:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	50000100 	.word	0x50000100
 8002abc:	50000300 	.word	0x50000300
 8002ac0:	50000700 	.word	0x50000700
 8002ac4:	50000600 	.word	0x50000600
 8002ac8:	50000500 	.word	0x50000500
 8002acc:	50000400 	.word	0x50000400
 8002ad0:	08003583 	.word	0x08003583
 8002ad4:	0800365b 	.word	0x0800365b
 8002ad8:	08003677 	.word	0x08003677

08002adc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b0b6      	sub	sp, #216	@ 0xd8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b22:	2300      	movs	r3, #0
 8002b24:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d102      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x24>
 8002b36:	2302      	movs	r3, #2
 8002b38:	f000 bc13 	b.w	8003362 <HAL_ADC_ConfigChannel+0x84a>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff fd11 	bl	8002570 <LL_ADC_REG_IsConversionOngoing>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f040 83f3 	bne.w	800333c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6818      	ldr	r0, [r3, #0]
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	6859      	ldr	r1, [r3, #4]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	461a      	mov	r2, r3
 8002b64:	f7ff fbcb 	bl	80022fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fcff 	bl	8002570 <LL_ADC_REG_IsConversionOngoing>
 8002b72:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff fd0b 	bl	8002596 <LL_ADC_INJ_IsConversionOngoing>
 8002b80:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b84:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f040 81d9 	bne.w	8002f40 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f040 81d4 	bne.w	8002f40 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ba0:	d10f      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6818      	ldr	r0, [r3, #0]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2200      	movs	r2, #0
 8002bac:	4619      	mov	r1, r3
 8002bae:	f7ff fbd2 	bl	8002356 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff fb79 	bl	80022b2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002bc0:	e00e      	b.n	8002be0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6818      	ldr	r0, [r3, #0]
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	6819      	ldr	r1, [r3, #0]
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	461a      	mov	r2, r3
 8002bd0:	f7ff fbc1 	bl	8002356 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2100      	movs	r1, #0
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff fb69 	bl	80022b2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	695a      	ldr	r2, [r3, #20]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	08db      	lsrs	r3, r3, #3
 8002bec:	f003 0303 	and.w	r3, r3, #3
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d022      	beq.n	8002c48 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6818      	ldr	r0, [r3, #0]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	6919      	ldr	r1, [r3, #16]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c12:	f7ff fac3 	bl	800219c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	6919      	ldr	r1, [r3, #16]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	461a      	mov	r2, r3
 8002c24:	f7ff fb0f 	bl	8002246 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6818      	ldr	r0, [r3, #0]
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d102      	bne.n	8002c3e <HAL_ADC_ConfigChannel+0x126>
 8002c38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c3c:	e000      	b.n	8002c40 <HAL_ADC_ConfigChannel+0x128>
 8002c3e:	2300      	movs	r3, #0
 8002c40:	461a      	mov	r2, r3
 8002c42:	f7ff fb1b 	bl	800227c <LL_ADC_SetOffsetSaturation>
 8002c46:	e17b      	b.n	8002f40 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff fac8 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002c54:	4603      	mov	r3, r0
 8002c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d10a      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x15c>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2100      	movs	r1, #0
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fabd 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	0e9b      	lsrs	r3, r3, #26
 8002c6e:	f003 021f 	and.w	r2, r3, #31
 8002c72:	e01e      	b.n	8002cb2 <HAL_ADC_ConfigChannel+0x19a>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2100      	movs	r1, #0
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff fab2 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002c80:	4603      	mov	r3, r0
 8002c82:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002c8a:	fa93 f3a3 	rbit	r3, r3
 8002c8e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002c96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002c9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002ca2:	2320      	movs	r3, #32
 8002ca4:	e004      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002ca6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d105      	bne.n	8002cca <HAL_ADC_ConfigChannel+0x1b2>
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	0e9b      	lsrs	r3, r3, #26
 8002cc4:	f003 031f 	and.w	r3, r3, #31
 8002cc8:	e018      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x1e4>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002cd6:	fa93 f3a3 	rbit	r3, r3
 8002cda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002cde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ce2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002ce6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002cee:	2320      	movs	r3, #32
 8002cf0:	e004      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002cf2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d106      	bne.n	8002d0e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2200      	movs	r2, #0
 8002d06:	2100      	movs	r1, #0
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff fa81 	bl	8002210 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2101      	movs	r1, #1
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff fa65 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10a      	bne.n	8002d3a <HAL_ADC_ConfigChannel+0x222>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2101      	movs	r1, #1
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff fa5a 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002d30:	4603      	mov	r3, r0
 8002d32:	0e9b      	lsrs	r3, r3, #26
 8002d34:	f003 021f 	and.w	r2, r3, #31
 8002d38:	e01e      	b.n	8002d78 <HAL_ADC_ConfigChannel+0x260>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2101      	movs	r1, #1
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff fa4f 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002d46:	4603      	mov	r3, r0
 8002d48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d50:	fa93 f3a3 	rbit	r3, r3
 8002d54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002d58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002d60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002d68:	2320      	movs	r3, #32
 8002d6a:	e004      	b.n	8002d76 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002d6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d70:	fab3 f383 	clz	r3, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d105      	bne.n	8002d90 <HAL_ADC_ConfigChannel+0x278>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	0e9b      	lsrs	r3, r3, #26
 8002d8a:	f003 031f 	and.w	r3, r3, #31
 8002d8e:	e018      	b.n	8002dc2 <HAL_ADC_ConfigChannel+0x2aa>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d9c:	fa93 f3a3 	rbit	r3, r3
 8002da0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002da4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002da8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002dac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002db4:	2320      	movs	r3, #32
 8002db6:	e004      	b.n	8002dc2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002db8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dbc:	fab3 f383 	clz	r3, r3
 8002dc0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d106      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	2101      	movs	r1, #1
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fa1e 	bl	8002210 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2102      	movs	r1, #2
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fa02 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002de0:	4603      	mov	r3, r0
 8002de2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d10a      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x2e8>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2102      	movs	r1, #2
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff f9f7 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002df6:	4603      	mov	r3, r0
 8002df8:	0e9b      	lsrs	r3, r3, #26
 8002dfa:	f003 021f 	and.w	r2, r3, #31
 8002dfe:	e01e      	b.n	8002e3e <HAL_ADC_ConfigChannel+0x326>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2102      	movs	r1, #2
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff f9ec 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e16:	fa93 f3a3 	rbit	r3, r3
 8002e1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002e1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002e26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002e2e:	2320      	movs	r3, #32
 8002e30:	e004      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002e32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d105      	bne.n	8002e56 <HAL_ADC_ConfigChannel+0x33e>
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	0e9b      	lsrs	r3, r3, #26
 8002e50:	f003 031f 	and.w	r3, r3, #31
 8002e54:	e016      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x36c>
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e62:	fa93 f3a3 	rbit	r3, r3
 8002e66:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002e68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002e6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d101      	bne.n	8002e7a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002e76:	2320      	movs	r3, #32
 8002e78:	e004      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002e7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e7e:	fab3 f383 	clz	r3, r3
 8002e82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d106      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2102      	movs	r1, #2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff f9bd 	bl	8002210 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2103      	movs	r1, #3
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff f9a1 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10a      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x3aa>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2103      	movs	r1, #3
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff f996 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	0e9b      	lsrs	r3, r3, #26
 8002ebc:	f003 021f 	and.w	r2, r3, #31
 8002ec0:	e017      	b.n	8002ef2 <HAL_ADC_ConfigChannel+0x3da>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2103      	movs	r1, #3
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff f98b 	bl	80021e4 <LL_ADC_GetOffsetChannel>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ed4:	fa93 f3a3 	rbit	r3, r3
 8002ed8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002eda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002edc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002ede:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002ee4:	2320      	movs	r3, #32
 8002ee6:	e003      	b.n	8002ef0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002ee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002eea:	fab3 f383 	clz	r3, r3
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d105      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x3f2>
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	0e9b      	lsrs	r3, r3, #26
 8002f04:	f003 031f 	and.w	r3, r3, #31
 8002f08:	e011      	b.n	8002f2e <HAL_ADC_ConfigChannel+0x416>
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f12:	fa93 f3a3 	rbit	r3, r3
 8002f16:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002f18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002f1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002f22:	2320      	movs	r3, #32
 8002f24:	e003      	b.n	8002f2e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002f26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f28:	fab3 f383 	clz	r3, r3
 8002f2c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d106      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2200      	movs	r2, #0
 8002f38:	2103      	movs	r1, #3
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7ff f968 	bl	8002210 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff fad9 	bl	80024fc <LL_ADC_IsEnabled>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f040 813d 	bne.w	80031cc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6818      	ldr	r0, [r3, #0]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	6819      	ldr	r1, [r3, #0]
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	f7ff fa24 	bl	80023ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	4aa2      	ldr	r2, [pc, #648]	@ (80031f4 <HAL_ADC_ConfigChannel+0x6dc>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	f040 812e 	bne.w	80031cc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10b      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x480>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	0e9b      	lsrs	r3, r3, #26
 8002f86:	3301      	adds	r3, #1
 8002f88:	f003 031f 	and.w	r3, r3, #31
 8002f8c:	2b09      	cmp	r3, #9
 8002f8e:	bf94      	ite	ls
 8002f90:	2301      	movls	r3, #1
 8002f92:	2300      	movhi	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	e019      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x4b4>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fa0:	fa93 f3a3 	rbit	r3, r3
 8002fa4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002fa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fa8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002faa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002fb0:	2320      	movs	r3, #32
 8002fb2:	e003      	b.n	8002fbc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002fb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fb6:	fab3 f383 	clz	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f003 031f 	and.w	r3, r3, #31
 8002fc2:	2b09      	cmp	r3, #9
 8002fc4:	bf94      	ite	ls
 8002fc6:	2301      	movls	r3, #1
 8002fc8:	2300      	movhi	r3, #0
 8002fca:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d079      	beq.n	80030c4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d107      	bne.n	8002fec <HAL_ADC_ConfigChannel+0x4d4>
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	0e9b      	lsrs	r3, r3, #26
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	069b      	lsls	r3, r3, #26
 8002fe6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fea:	e015      	b.n	8003018 <HAL_ADC_ConfigChannel+0x500>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ff4:	fa93 f3a3 	rbit	r3, r3
 8002ff8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002ffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ffc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003004:	2320      	movs	r3, #32
 8003006:	e003      	b.n	8003010 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003008:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800300a:	fab3 f383 	clz	r3, r3
 800300e:	b2db      	uxtb	r3, r3
 8003010:	3301      	adds	r3, #1
 8003012:	069b      	lsls	r3, r3, #26
 8003014:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003020:	2b00      	cmp	r3, #0
 8003022:	d109      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x520>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	0e9b      	lsrs	r3, r3, #26
 800302a:	3301      	adds	r3, #1
 800302c:	f003 031f 	and.w	r3, r3, #31
 8003030:	2101      	movs	r1, #1
 8003032:	fa01 f303 	lsl.w	r3, r1, r3
 8003036:	e017      	b.n	8003068 <HAL_ADC_ConfigChannel+0x550>
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003040:	fa93 f3a3 	rbit	r3, r3
 8003044:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003048:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800304a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003050:	2320      	movs	r3, #32
 8003052:	e003      	b.n	800305c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003054:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003056:	fab3 f383 	clz	r3, r3
 800305a:	b2db      	uxtb	r3, r3
 800305c:	3301      	adds	r3, #1
 800305e:	f003 031f 	and.w	r3, r3, #31
 8003062:	2101      	movs	r1, #1
 8003064:	fa01 f303 	lsl.w	r3, r1, r3
 8003068:	ea42 0103 	orr.w	r1, r2, r3
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003074:	2b00      	cmp	r3, #0
 8003076:	d10a      	bne.n	800308e <HAL_ADC_ConfigChannel+0x576>
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	0e9b      	lsrs	r3, r3, #26
 800307e:	3301      	adds	r3, #1
 8003080:	f003 021f 	and.w	r2, r3, #31
 8003084:	4613      	mov	r3, r2
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	4413      	add	r3, r2
 800308a:	051b      	lsls	r3, r3, #20
 800308c:	e018      	b.n	80030c0 <HAL_ADC_ConfigChannel+0x5a8>
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003096:	fa93 f3a3 	rbit	r3, r3
 800309a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800309c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800309e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80030a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80030a6:	2320      	movs	r3, #32
 80030a8:	e003      	b.n	80030b2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80030aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ac:	fab3 f383 	clz	r3, r3
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	3301      	adds	r3, #1
 80030b4:	f003 021f 	and.w	r2, r3, #31
 80030b8:	4613      	mov	r3, r2
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	4413      	add	r3, r2
 80030be:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030c0:	430b      	orrs	r3, r1
 80030c2:	e07e      	b.n	80031c2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d107      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x5c8>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	0e9b      	lsrs	r3, r3, #26
 80030d6:	3301      	adds	r3, #1
 80030d8:	069b      	lsls	r3, r3, #26
 80030da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030de:	e015      	b.n	800310c <HAL_ADC_ConfigChannel+0x5f4>
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e8:	fa93 f3a3 	rbit	r3, r3
 80030ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80030ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80030f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d101      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80030f8:	2320      	movs	r3, #32
 80030fa:	e003      	b.n	8003104 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80030fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030fe:	fab3 f383 	clz	r3, r3
 8003102:	b2db      	uxtb	r3, r3
 8003104:	3301      	adds	r3, #1
 8003106:	069b      	lsls	r3, r3, #26
 8003108:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003114:	2b00      	cmp	r3, #0
 8003116:	d109      	bne.n	800312c <HAL_ADC_ConfigChannel+0x614>
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	0e9b      	lsrs	r3, r3, #26
 800311e:	3301      	adds	r3, #1
 8003120:	f003 031f 	and.w	r3, r3, #31
 8003124:	2101      	movs	r1, #1
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	e017      	b.n	800315c <HAL_ADC_ConfigChannel+0x644>
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003132:	6a3b      	ldr	r3, [r7, #32]
 8003134:	fa93 f3a3 	rbit	r3, r3
 8003138:	61fb      	str	r3, [r7, #28]
  return result;
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800313e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003144:	2320      	movs	r3, #32
 8003146:	e003      	b.n	8003150 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314a:	fab3 f383 	clz	r3, r3
 800314e:	b2db      	uxtb	r3, r3
 8003150:	3301      	adds	r3, #1
 8003152:	f003 031f 	and.w	r3, r3, #31
 8003156:	2101      	movs	r1, #1
 8003158:	fa01 f303 	lsl.w	r3, r1, r3
 800315c:	ea42 0103 	orr.w	r1, r2, r3
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003168:	2b00      	cmp	r3, #0
 800316a:	d10d      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x670>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	0e9b      	lsrs	r3, r3, #26
 8003172:	3301      	adds	r3, #1
 8003174:	f003 021f 	and.w	r2, r3, #31
 8003178:	4613      	mov	r3, r2
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	4413      	add	r3, r2
 800317e:	3b1e      	subs	r3, #30
 8003180:	051b      	lsls	r3, r3, #20
 8003182:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003186:	e01b      	b.n	80031c0 <HAL_ADC_ConfigChannel+0x6a8>
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	fa93 f3a3 	rbit	r3, r3
 8003194:	613b      	str	r3, [r7, #16]
  return result;
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80031a0:	2320      	movs	r3, #32
 80031a2:	e003      	b.n	80031ac <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	fab3 f383 	clz	r3, r3
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	3301      	adds	r3, #1
 80031ae:	f003 021f 	and.w	r2, r3, #31
 80031b2:	4613      	mov	r3, r2
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	4413      	add	r3, r2
 80031b8:	3b1e      	subs	r3, #30
 80031ba:	051b      	lsls	r3, r3, #20
 80031bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031c0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031c6:	4619      	mov	r1, r3
 80031c8:	f7ff f8c5 	bl	8002356 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	4b09      	ldr	r3, [pc, #36]	@ (80031f8 <HAL_ADC_ConfigChannel+0x6e0>)
 80031d2:	4013      	ands	r3, r2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f000 80be 	beq.w	8003356 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031e2:	d004      	beq.n	80031ee <HAL_ADC_ConfigChannel+0x6d6>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a04      	ldr	r2, [pc, #16]	@ (80031fc <HAL_ADC_ConfigChannel+0x6e4>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d10a      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x6ec>
 80031ee:	4b04      	ldr	r3, [pc, #16]	@ (8003200 <HAL_ADC_ConfigChannel+0x6e8>)
 80031f0:	e009      	b.n	8003206 <HAL_ADC_ConfigChannel+0x6ee>
 80031f2:	bf00      	nop
 80031f4:	407f0000 	.word	0x407f0000
 80031f8:	80080000 	.word	0x80080000
 80031fc:	50000100 	.word	0x50000100
 8003200:	50000300 	.word	0x50000300
 8003204:	4b59      	ldr	r3, [pc, #356]	@ (800336c <HAL_ADC_ConfigChannel+0x854>)
 8003206:	4618      	mov	r0, r3
 8003208:	f7fe ffba 	bl	8002180 <LL_ADC_GetCommonPathInternalCh>
 800320c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a56      	ldr	r2, [pc, #344]	@ (8003370 <HAL_ADC_ConfigChannel+0x858>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d004      	beq.n	8003224 <HAL_ADC_ConfigChannel+0x70c>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a55      	ldr	r2, [pc, #340]	@ (8003374 <HAL_ADC_ConfigChannel+0x85c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d13a      	bne.n	800329a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003224:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003228:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d134      	bne.n	800329a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003238:	d005      	beq.n	8003246 <HAL_ADC_ConfigChannel+0x72e>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a4e      	ldr	r2, [pc, #312]	@ (8003378 <HAL_ADC_ConfigChannel+0x860>)
 8003240:	4293      	cmp	r3, r2
 8003242:	f040 8085 	bne.w	8003350 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800324e:	d004      	beq.n	800325a <HAL_ADC_ConfigChannel+0x742>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a49      	ldr	r2, [pc, #292]	@ (800337c <HAL_ADC_ConfigChannel+0x864>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d101      	bne.n	800325e <HAL_ADC_ConfigChannel+0x746>
 800325a:	4a49      	ldr	r2, [pc, #292]	@ (8003380 <HAL_ADC_ConfigChannel+0x868>)
 800325c:	e000      	b.n	8003260 <HAL_ADC_ConfigChannel+0x748>
 800325e:	4a43      	ldr	r2, [pc, #268]	@ (800336c <HAL_ADC_ConfigChannel+0x854>)
 8003260:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003264:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003268:	4619      	mov	r1, r3
 800326a:	4610      	mov	r0, r2
 800326c:	f7fe ff75 	bl	800215a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003270:	4b44      	ldr	r3, [pc, #272]	@ (8003384 <HAL_ADC_ConfigChannel+0x86c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	099b      	lsrs	r3, r3, #6
 8003276:	4a44      	ldr	r2, [pc, #272]	@ (8003388 <HAL_ADC_ConfigChannel+0x870>)
 8003278:	fba2 2303 	umull	r2, r3, r2, r3
 800327c:	099b      	lsrs	r3, r3, #6
 800327e:	1c5a      	adds	r2, r3, #1
 8003280:	4613      	mov	r3, r2
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	4413      	add	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800328a:	e002      	b.n	8003292 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	3b01      	subs	r3, #1
 8003290:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1f9      	bne.n	800328c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003298:	e05a      	b.n	8003350 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a3b      	ldr	r2, [pc, #236]	@ (800338c <HAL_ADC_ConfigChannel+0x874>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d125      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d11f      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a31      	ldr	r2, [pc, #196]	@ (800337c <HAL_ADC_ConfigChannel+0x864>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d104      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x7ac>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a34      	ldr	r2, [pc, #208]	@ (8003390 <HAL_ADC_ConfigChannel+0x878>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d047      	beq.n	8003354 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032cc:	d004      	beq.n	80032d8 <HAL_ADC_ConfigChannel+0x7c0>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a2a      	ldr	r2, [pc, #168]	@ (800337c <HAL_ADC_ConfigChannel+0x864>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d101      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x7c4>
 80032d8:	4a29      	ldr	r2, [pc, #164]	@ (8003380 <HAL_ADC_ConfigChannel+0x868>)
 80032da:	e000      	b.n	80032de <HAL_ADC_ConfigChannel+0x7c6>
 80032dc:	4a23      	ldr	r2, [pc, #140]	@ (800336c <HAL_ADC_ConfigChannel+0x854>)
 80032de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032e6:	4619      	mov	r1, r3
 80032e8:	4610      	mov	r0, r2
 80032ea:	f7fe ff36 	bl	800215a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032ee:	e031      	b.n	8003354 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a27      	ldr	r2, [pc, #156]	@ (8003394 <HAL_ADC_ConfigChannel+0x87c>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d12d      	bne.n	8003356 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80032fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d127      	bne.n	8003356 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a1c      	ldr	r2, [pc, #112]	@ (800337c <HAL_ADC_ConfigChannel+0x864>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d022      	beq.n	8003356 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003318:	d004      	beq.n	8003324 <HAL_ADC_ConfigChannel+0x80c>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a17      	ldr	r2, [pc, #92]	@ (800337c <HAL_ADC_ConfigChannel+0x864>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d101      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x810>
 8003324:	4a16      	ldr	r2, [pc, #88]	@ (8003380 <HAL_ADC_ConfigChannel+0x868>)
 8003326:	e000      	b.n	800332a <HAL_ADC_ConfigChannel+0x812>
 8003328:	4a10      	ldr	r2, [pc, #64]	@ (800336c <HAL_ADC_ConfigChannel+0x854>)
 800332a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800332e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003332:	4619      	mov	r1, r3
 8003334:	4610      	mov	r0, r2
 8003336:	f7fe ff10 	bl	800215a <LL_ADC_SetCommonPathInternalCh>
 800333a:	e00c      	b.n	8003356 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003340:	f043 0220 	orr.w	r2, r3, #32
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800334e:	e002      	b.n	8003356 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003350:	bf00      	nop
 8003352:	e000      	b.n	8003356 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003354:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800335e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003362:	4618      	mov	r0, r3
 8003364:	37d8      	adds	r7, #216	@ 0xd8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	50000700 	.word	0x50000700
 8003370:	c3210000 	.word	0xc3210000
 8003374:	90c00010 	.word	0x90c00010
 8003378:	50000600 	.word	0x50000600
 800337c:	50000100 	.word	0x50000100
 8003380:	50000300 	.word	0x50000300
 8003384:	20000008 	.word	0x20000008
 8003388:	053e2d63 	.word	0x053e2d63
 800338c:	c7520000 	.word	0xc7520000
 8003390:	50000500 	.word	0x50000500
 8003394:	cb840000 	.word	0xcb840000

08003398 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80033a0:	2300      	movs	r3, #0
 80033a2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff f8a7 	bl	80024fc <LL_ADC_IsEnabled>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d176      	bne.n	80034a2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689a      	ldr	r2, [r3, #8]
 80033ba:	4b3c      	ldr	r3, [pc, #240]	@ (80034ac <ADC_Enable+0x114>)
 80033bc:	4013      	ands	r3, r2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00d      	beq.n	80033de <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c6:	f043 0210 	orr.w	r2, r3, #16
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033d2:	f043 0201 	orr.w	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e062      	b.n	80034a4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff f862 	bl	80024ac <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033f0:	d004      	beq.n	80033fc <ADC_Enable+0x64>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2e      	ldr	r2, [pc, #184]	@ (80034b0 <ADC_Enable+0x118>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d101      	bne.n	8003400 <ADC_Enable+0x68>
 80033fc:	4b2d      	ldr	r3, [pc, #180]	@ (80034b4 <ADC_Enable+0x11c>)
 80033fe:	e000      	b.n	8003402 <ADC_Enable+0x6a>
 8003400:	4b2d      	ldr	r3, [pc, #180]	@ (80034b8 <ADC_Enable+0x120>)
 8003402:	4618      	mov	r0, r3
 8003404:	f7fe febc 	bl	8002180 <LL_ADC_GetCommonPathInternalCh>
 8003408:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800340a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800340e:	2b00      	cmp	r3, #0
 8003410:	d013      	beq.n	800343a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003412:	4b2a      	ldr	r3, [pc, #168]	@ (80034bc <ADC_Enable+0x124>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	4a29      	ldr	r2, [pc, #164]	@ (80034c0 <ADC_Enable+0x128>)
 800341a:	fba2 2303 	umull	r2, r3, r2, r3
 800341e:	099b      	lsrs	r3, r3, #6
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	4613      	mov	r3, r2
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	4413      	add	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800342c:	e002      	b.n	8003434 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	3b01      	subs	r3, #1
 8003432:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1f9      	bne.n	800342e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800343a:	f7fe fe6f 	bl	800211c <HAL_GetTick>
 800343e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003440:	e028      	b.n	8003494 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff f858 	bl	80024fc <LL_ADC_IsEnabled>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d104      	bne.n	800345c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff f828 	bl	80024ac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800345c:	f7fe fe5e 	bl	800211c <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d914      	bls.n	8003494 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	2b01      	cmp	r3, #1
 8003476:	d00d      	beq.n	8003494 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800347c:	f043 0210 	orr.w	r2, r3, #16
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003488:	f043 0201 	orr.w	r2, r3, #1
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e007      	b.n	80034a4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d1cf      	bne.n	8003442 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	8000003f 	.word	0x8000003f
 80034b0:	50000100 	.word	0x50000100
 80034b4:	50000300 	.word	0x50000300
 80034b8:	50000700 	.word	0x50000700
 80034bc:	20000008 	.word	0x20000008
 80034c0:	053e2d63 	.word	0x053e2d63

080034c4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff f826 	bl	8002522 <LL_ADC_IsDisableOngoing>
 80034d6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff f80d 	bl	80024fc <LL_ADC_IsEnabled>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d047      	beq.n	8003578 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d144      	bne.n	8003578 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 030d 	and.w	r3, r3, #13
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d10c      	bne.n	8003516 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4618      	mov	r0, r3
 8003502:	f7fe ffe7 	bl	80024d4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2203      	movs	r2, #3
 800350c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800350e:	f7fe fe05 	bl	800211c <HAL_GetTick>
 8003512:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003514:	e029      	b.n	800356a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351a:	f043 0210 	orr.w	r2, r3, #16
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003526:	f043 0201 	orr.w	r2, r3, #1
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e023      	b.n	800357a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003532:	f7fe fdf3 	bl	800211c <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d914      	bls.n	800356a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00d      	beq.n	800356a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003552:	f043 0210 	orr.w	r2, r3, #16
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800355e:	f043 0201 	orr.w	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e007      	b.n	800357a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1dc      	bne.n	8003532 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b084      	sub	sp, #16
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800358e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003594:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003598:	2b00      	cmp	r3, #0
 800359a:	d14b      	bne.n	8003634 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d021      	beq.n	80035fa <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7fe fe8c 	bl	80022d8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d032      	beq.n	800362c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d12b      	bne.n	800362c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d11f      	bne.n	800362c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f0:	f043 0201 	orr.w	r2, r3, #1
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80035f8:	e018      	b.n	800362c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d111      	bne.n	800362c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003618:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d105      	bne.n	800362c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003624:	f043 0201 	orr.w	r2, r3, #1
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f7ff fa55 	bl	8002adc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003632:	e00e      	b.n	8003652 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003638:	f003 0310 	and.w	r3, r3, #16
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f7ff fa5f 	bl	8002b04 <HAL_ADC_ErrorCallback>
}
 8003646:	e004      	b.n	8003652 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800364c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	4798      	blx	r3
}
 8003652:	bf00      	nop
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}

0800365a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b084      	sub	sp, #16
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003666:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f7ff fa41 	bl	8002af0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800366e:	bf00      	nop
 8003670:	3710      	adds	r7, #16
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b084      	sub	sp, #16
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003682:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003688:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003694:	f043 0204 	orr.w	r2, r3, #4
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f7ff fa31 	bl	8002b04 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036a2:	bf00      	nop
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <LL_ADC_IsEnabled>:
{
 80036aa:	b480      	push	{r7}
 80036ac:	b083      	sub	sp, #12
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d101      	bne.n	80036c2 <LL_ADC_IsEnabled+0x18>
 80036be:	2301      	movs	r3, #1
 80036c0:	e000      	b.n	80036c4 <LL_ADC_IsEnabled+0x1a>
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <LL_ADC_StartCalibration>:
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80036e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80036ec:	4313      	orrs	r3, r2
 80036ee:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	609a      	str	r2, [r3, #8]
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <LL_ADC_IsCalibrationOnGoing>:
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003712:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003716:	d101      	bne.n	800371c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003718:	2301      	movs	r3, #1
 800371a:	e000      	b.n	800371e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <LL_ADC_REG_IsConversionOngoing>:
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 0304 	and.w	r3, r3, #4
 800373a:	2b04      	cmp	r3, #4
 800373c:	d101      	bne.n	8003742 <LL_ADC_REG_IsConversionOngoing+0x18>
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800375a:	2300      	movs	r3, #0
 800375c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <HAL_ADCEx_Calibration_Start+0x1c>
 8003768:	2302      	movs	r3, #2
 800376a:	e04d      	b.n	8003808 <HAL_ADCEx_Calibration_Start+0xb8>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff fea5 	bl	80034c4 <ADC_Disable>
 800377a:	4603      	mov	r3, r0
 800377c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d136      	bne.n	80037f2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003788:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800378c:	f023 0302 	bic.w	r3, r3, #2
 8003790:	f043 0202 	orr.w	r2, r3, #2
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6839      	ldr	r1, [r7, #0]
 800379e:	4618      	mov	r0, r3
 80037a0:	f7ff ff96 	bl	80036d0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037a4:	e014      	b.n	80037d0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	3301      	adds	r3, #1
 80037aa:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	4a18      	ldr	r2, [pc, #96]	@ (8003810 <HAL_ADCEx_Calibration_Start+0xc0>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d90d      	bls.n	80037d0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b8:	f023 0312 	bic.w	r3, r3, #18
 80037bc:	f043 0210 	orr.w	r2, r3, #16
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e01b      	b.n	8003808 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7ff ff94 	bl	8003702 <LL_ADC_IsCalibrationOnGoing>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1e2      	bne.n	80037a6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e4:	f023 0303 	bic.w	r3, r3, #3
 80037e8:	f043 0201 	orr.w	r2, r3, #1
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80037f0:	e005      	b.n	80037fe <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f6:	f043 0210 	orr.w	r2, r3, #16
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003806:	7bfb      	ldrb	r3, [r7, #15]
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	0004de01 	.word	0x0004de01

08003814 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003814:	b590      	push	{r4, r7, lr}
 8003816:	b0a1      	sub	sp, #132	@ 0x84
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800381e:	2300      	movs	r3, #0
 8003820:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800382a:	2b01      	cmp	r3, #1
 800382c:	d101      	bne.n	8003832 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800382e:	2302      	movs	r3, #2
 8003830:	e0e7      	b.n	8003a02 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800383a:	2300      	movs	r3, #0
 800383c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800383e:	2300      	movs	r3, #0
 8003840:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800384a:	d102      	bne.n	8003852 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800384c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800384e:	60bb      	str	r3, [r7, #8]
 8003850:	e009      	b.n	8003866 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a6e      	ldr	r2, [pc, #440]	@ (8003a10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d102      	bne.n	8003862 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800385c:	4b6d      	ldr	r3, [pc, #436]	@ (8003a14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800385e:	60bb      	str	r3, [r7, #8]
 8003860:	e001      	b.n	8003866 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003862:	2300      	movs	r3, #0
 8003864:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10b      	bne.n	8003884 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003870:	f043 0220 	orr.w	r2, r3, #32
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0be      	b.n	8003a02 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	4618      	mov	r0, r3
 8003888:	f7ff ff4f 	bl	800372a <LL_ADC_REG_IsConversionOngoing>
 800388c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f7ff ff49 	bl	800372a <LL_ADC_REG_IsConversionOngoing>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	f040 80a0 	bne.w	80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80038a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f040 809c 	bne.w	80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038b0:	d004      	beq.n	80038bc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a55      	ldr	r2, [pc, #340]	@ (8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d101      	bne.n	80038c0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80038bc:	4b56      	ldr	r3, [pc, #344]	@ (8003a18 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80038be:	e000      	b.n	80038c2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80038c0:	4b56      	ldr	r3, [pc, #344]	@ (8003a1c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80038c2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d04b      	beq.n	8003964 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80038cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	6859      	ldr	r1, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80038de:	035b      	lsls	r3, r3, #13
 80038e0:	430b      	orrs	r3, r1
 80038e2:	431a      	orrs	r2, r3
 80038e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038e6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038f0:	d004      	beq.n	80038fc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a45      	ldr	r2, [pc, #276]	@ (8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d10f      	bne.n	800391c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80038fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003900:	f7ff fed3 	bl	80036aa <LL_ADC_IsEnabled>
 8003904:	4604      	mov	r4, r0
 8003906:	4841      	ldr	r0, [pc, #260]	@ (8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003908:	f7ff fecf 	bl	80036aa <LL_ADC_IsEnabled>
 800390c:	4603      	mov	r3, r0
 800390e:	4323      	orrs	r3, r4
 8003910:	2b00      	cmp	r3, #0
 8003912:	bf0c      	ite	eq
 8003914:	2301      	moveq	r3, #1
 8003916:	2300      	movne	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	e012      	b.n	8003942 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800391c:	483c      	ldr	r0, [pc, #240]	@ (8003a10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800391e:	f7ff fec4 	bl	80036aa <LL_ADC_IsEnabled>
 8003922:	4604      	mov	r4, r0
 8003924:	483b      	ldr	r0, [pc, #236]	@ (8003a14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003926:	f7ff fec0 	bl	80036aa <LL_ADC_IsEnabled>
 800392a:	4603      	mov	r3, r0
 800392c:	431c      	orrs	r4, r3
 800392e:	483c      	ldr	r0, [pc, #240]	@ (8003a20 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003930:	f7ff febb 	bl	80036aa <LL_ADC_IsEnabled>
 8003934:	4603      	mov	r3, r0
 8003936:	4323      	orrs	r3, r4
 8003938:	2b00      	cmp	r3, #0
 800393a:	bf0c      	ite	eq
 800393c:	2301      	moveq	r3, #1
 800393e:	2300      	movne	r3, #0
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d056      	beq.n	80039f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003946:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800394e:	f023 030f 	bic.w	r3, r3, #15
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	6811      	ldr	r1, [r2, #0]
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	6892      	ldr	r2, [r2, #8]
 800395a:	430a      	orrs	r2, r1
 800395c:	431a      	orrs	r2, r3
 800395e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003960:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003962:	e047      	b.n	80039f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003964:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800396c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800396e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003978:	d004      	beq.n	8003984 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a23      	ldr	r2, [pc, #140]	@ (8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d10f      	bne.n	80039a4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003984:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003988:	f7ff fe8f 	bl	80036aa <LL_ADC_IsEnabled>
 800398c:	4604      	mov	r4, r0
 800398e:	481f      	ldr	r0, [pc, #124]	@ (8003a0c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003990:	f7ff fe8b 	bl	80036aa <LL_ADC_IsEnabled>
 8003994:	4603      	mov	r3, r0
 8003996:	4323      	orrs	r3, r4
 8003998:	2b00      	cmp	r3, #0
 800399a:	bf0c      	ite	eq
 800399c:	2301      	moveq	r3, #1
 800399e:	2300      	movne	r3, #0
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	e012      	b.n	80039ca <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80039a4:	481a      	ldr	r0, [pc, #104]	@ (8003a10 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80039a6:	f7ff fe80 	bl	80036aa <LL_ADC_IsEnabled>
 80039aa:	4604      	mov	r4, r0
 80039ac:	4819      	ldr	r0, [pc, #100]	@ (8003a14 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80039ae:	f7ff fe7c 	bl	80036aa <LL_ADC_IsEnabled>
 80039b2:	4603      	mov	r3, r0
 80039b4:	431c      	orrs	r4, r3
 80039b6:	481a      	ldr	r0, [pc, #104]	@ (8003a20 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80039b8:	f7ff fe77 	bl	80036aa <LL_ADC_IsEnabled>
 80039bc:	4603      	mov	r3, r0
 80039be:	4323      	orrs	r3, r4
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	bf0c      	ite	eq
 80039c4:	2301      	moveq	r3, #1
 80039c6:	2300      	movne	r3, #0
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d012      	beq.n	80039f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80039ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80039d6:	f023 030f 	bic.w	r3, r3, #15
 80039da:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80039dc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039de:	e009      	b.n	80039f4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e4:	f043 0220 	orr.w	r2, r3, #32
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80039f2:	e000      	b.n	80039f6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80039f4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039fe:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3784      	adds	r7, #132	@ 0x84
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd90      	pop	{r4, r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	50000100 	.word	0x50000100
 8003a10:	50000400 	.word	0x50000400
 8003a14:	50000500 	.word	0x50000500
 8003a18:	50000300 	.word	0x50000300
 8003a1c:	50000700 	.word	0x50000700
 8003a20:	50000600 	.word	0x50000600

08003a24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a34:	4b0c      	ldr	r3, [pc, #48]	@ (8003a68 <__NVIC_SetPriorityGrouping+0x44>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a3a:	68ba      	ldr	r2, [r7, #8]
 8003a3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a40:	4013      	ands	r3, r2
 8003a42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a56:	4a04      	ldr	r2, [pc, #16]	@ (8003a68 <__NVIC_SetPriorityGrouping+0x44>)
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	60d3      	str	r3, [r2, #12]
}
 8003a5c:	bf00      	nop
 8003a5e:	3714      	adds	r7, #20
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr
 8003a68:	e000ed00 	.word	0xe000ed00

08003a6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a70:	4b04      	ldr	r3, [pc, #16]	@ (8003a84 <__NVIC_GetPriorityGrouping+0x18>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	0a1b      	lsrs	r3, r3, #8
 8003a76:	f003 0307 	and.w	r3, r3, #7
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr
 8003a84:	e000ed00 	.word	0xe000ed00

08003a88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	db0b      	blt.n	8003ab2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a9a:	79fb      	ldrb	r3, [r7, #7]
 8003a9c:	f003 021f 	and.w	r2, r3, #31
 8003aa0:	4907      	ldr	r1, [pc, #28]	@ (8003ac0 <__NVIC_EnableIRQ+0x38>)
 8003aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa6:	095b      	lsrs	r3, r3, #5
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	fa00 f202 	lsl.w	r2, r0, r2
 8003aae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ab2:	bf00      	nop
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	e000e100 	.word	0xe000e100

08003ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	4603      	mov	r3, r0
 8003acc:	6039      	str	r1, [r7, #0]
 8003ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	db0a      	blt.n	8003aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	490c      	ldr	r1, [pc, #48]	@ (8003b10 <__NVIC_SetPriority+0x4c>)
 8003ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae2:	0112      	lsls	r2, r2, #4
 8003ae4:	b2d2      	uxtb	r2, r2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003aec:	e00a      	b.n	8003b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	b2da      	uxtb	r2, r3
 8003af2:	4908      	ldr	r1, [pc, #32]	@ (8003b14 <__NVIC_SetPriority+0x50>)
 8003af4:	79fb      	ldrb	r3, [r7, #7]
 8003af6:	f003 030f 	and.w	r3, r3, #15
 8003afa:	3b04      	subs	r3, #4
 8003afc:	0112      	lsls	r2, r2, #4
 8003afe:	b2d2      	uxtb	r2, r2
 8003b00:	440b      	add	r3, r1
 8003b02:	761a      	strb	r2, [r3, #24]
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	e000e100 	.word	0xe000e100
 8003b14:	e000ed00 	.word	0xe000ed00

08003b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b089      	sub	sp, #36	@ 0x24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	f1c3 0307 	rsb	r3, r3, #7
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	bf28      	it	cs
 8003b36:	2304      	movcs	r3, #4
 8003b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	3304      	adds	r3, #4
 8003b3e:	2b06      	cmp	r3, #6
 8003b40:	d902      	bls.n	8003b48 <NVIC_EncodePriority+0x30>
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	3b03      	subs	r3, #3
 8003b46:	e000      	b.n	8003b4a <NVIC_EncodePriority+0x32>
 8003b48:	2300      	movs	r3, #0
 8003b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	43da      	mvns	r2, r3
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b60:	f04f 31ff 	mov.w	r1, #4294967295
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6a:	43d9      	mvns	r1, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b70:	4313      	orrs	r3, r2
         );
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3724      	adds	r7, #36	@ 0x24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
	...

08003b80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b90:	d301      	bcc.n	8003b96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b92:	2301      	movs	r3, #1
 8003b94:	e00f      	b.n	8003bb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b96:	4a0a      	ldr	r2, [pc, #40]	@ (8003bc0 <SysTick_Config+0x40>)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b9e:	210f      	movs	r1, #15
 8003ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba4:	f7ff ff8e 	bl	8003ac4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ba8:	4b05      	ldr	r3, [pc, #20]	@ (8003bc0 <SysTick_Config+0x40>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bae:	4b04      	ldr	r3, [pc, #16]	@ (8003bc0 <SysTick_Config+0x40>)
 8003bb0:	2207      	movs	r2, #7
 8003bb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	e000e010 	.word	0xe000e010

08003bc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f7ff ff29 	bl	8003a24 <__NVIC_SetPriorityGrouping>
}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b086      	sub	sp, #24
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	4603      	mov	r3, r0
 8003be2:	60b9      	str	r1, [r7, #8]
 8003be4:	607a      	str	r2, [r7, #4]
 8003be6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003be8:	f7ff ff40 	bl	8003a6c <__NVIC_GetPriorityGrouping>
 8003bec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	68b9      	ldr	r1, [r7, #8]
 8003bf2:	6978      	ldr	r0, [r7, #20]
 8003bf4:	f7ff ff90 	bl	8003b18 <NVIC_EncodePriority>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bfe:	4611      	mov	r1, r2
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7ff ff5f 	bl	8003ac4 <__NVIC_SetPriority>
}
 8003c06:	bf00      	nop
 8003c08:	3718      	adds	r7, #24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b082      	sub	sp, #8
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	4603      	mov	r3, r0
 8003c16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7ff ff33 	bl	8003a88 <__NVIC_EnableIRQ>
}
 8003c22:	bf00      	nop
 8003c24:	3708      	adds	r7, #8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b082      	sub	sp, #8
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f7ff ffa4 	bl	8003b80 <SysTick_Config>
 8003c38:	4603      	mov	r3, r0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
	...

08003c44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e08d      	b.n	8003d72 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	4b47      	ldr	r3, [pc, #284]	@ (8003d7c <HAL_DMA_Init+0x138>)
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d80f      	bhi.n	8003c82 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	4b45      	ldr	r3, [pc, #276]	@ (8003d80 <HAL_DMA_Init+0x13c>)
 8003c6a:	4413      	add	r3, r2
 8003c6c:	4a45      	ldr	r2, [pc, #276]	@ (8003d84 <HAL_DMA_Init+0x140>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	091b      	lsrs	r3, r3, #4
 8003c74:	009a      	lsls	r2, r3, #2
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a42      	ldr	r2, [pc, #264]	@ (8003d88 <HAL_DMA_Init+0x144>)
 8003c7e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c80:	e00e      	b.n	8003ca0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	461a      	mov	r2, r3
 8003c88:	4b40      	ldr	r3, [pc, #256]	@ (8003d8c <HAL_DMA_Init+0x148>)
 8003c8a:	4413      	add	r3, r2
 8003c8c:	4a3d      	ldr	r2, [pc, #244]	@ (8003d84 <HAL_DMA_Init+0x140>)
 8003c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c92:	091b      	lsrs	r3, r3, #4
 8003c94:	009a      	lsls	r2, r3, #2
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a3c      	ldr	r2, [pc, #240]	@ (8003d90 <HAL_DMA_Init+0x14c>)
 8003c9e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 fa76 	bl	80041e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d00:	d102      	bne.n	8003d08 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685a      	ldr	r2, [r3, #4]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d10:	b2d2      	uxtb	r2, r2
 8003d12:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d1c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d010      	beq.n	8003d48 <HAL_DMA_Init+0x104>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b04      	cmp	r3, #4
 8003d2c:	d80c      	bhi.n	8003d48 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 fa96 	bl	8004260 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d44:	605a      	str	r2, [r3, #4]
 8003d46:	e008      	b.n	8003d5a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3710      	adds	r7, #16
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	40020407 	.word	0x40020407
 8003d80:	bffdfff8 	.word	0xbffdfff8
 8003d84:	cccccccd 	.word	0xcccccccd
 8003d88:	40020000 	.word	0x40020000
 8003d8c:	bffdfbf8 	.word	0xbffdfbf8
 8003d90:	40020400 	.word	0x40020400

08003d94 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
 8003da0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <HAL_DMA_Start_IT+0x20>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e066      	b.n	8003e82 <HAL_DMA_Start_IT+0xee>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d155      	bne.n	8003e74 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2202      	movs	r2, #2
 8003dcc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0201 	bic.w	r2, r2, #1
 8003de4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	68b9      	ldr	r1, [r7, #8]
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 f9bb 	bl	8004168 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d008      	beq.n	8003e0c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f042 020e 	orr.w	r2, r2, #14
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	e00f      	b.n	8003e2c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0204 	bic.w	r2, r2, #4
 8003e1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f042 020a 	orr.w	r2, r2, #10
 8003e2a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d007      	beq.n	8003e4a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e48:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d007      	beq.n	8003e62 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e60:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f042 0201 	orr.w	r2, r2, #1
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	e005      	b.n	8003e80 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3718      	adds	r7, #24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b085      	sub	sp, #20
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d005      	beq.n	8003eae <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2204      	movs	r2, #4
 8003ea6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	73fb      	strb	r3, [r7, #15]
 8003eac:	e037      	b.n	8003f1e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 020e 	bic.w	r2, r2, #14
 8003ebc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ec8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ecc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 0201 	bic.w	r2, r2, #1
 8003edc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee2:	f003 021f 	and.w	r2, r3, #31
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eea:	2101      	movs	r1, #1
 8003eec:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003efa:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00c      	beq.n	8003f1e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f12:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f1c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3714      	adds	r7, #20
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f44:	2300      	movs	r3, #0
 8003f46:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d00d      	beq.n	8003f70 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2204      	movs	r2, #4
 8003f58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	73fb      	strb	r3, [r7, #15]
 8003f6e:	e047      	b.n	8004000 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 020e 	bic.w	r2, r2, #14
 8003f7e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa4:	f003 021f 	and.w	r2, r3, #31
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fac:	2101      	movs	r1, #1
 8003fae:	fa01 f202 	lsl.w	r2, r1, r2
 8003fb2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003fbc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00c      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003fd4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003fde:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d003      	beq.n	8004000 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	4798      	blx	r3
    }
  }
  return status;
 8004000:	7bfb      	ldrb	r3, [r7, #15]
}
 8004002:	4618      	mov	r0, r3
 8004004:	3710      	adds	r7, #16
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b084      	sub	sp, #16
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004026:	f003 031f 	and.w	r3, r3, #31
 800402a:	2204      	movs	r2, #4
 800402c:	409a      	lsls	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	4013      	ands	r3, r2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d026      	beq.n	8004084 <HAL_DMA_IRQHandler+0x7a>
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	d021      	beq.n	8004084 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0320 	and.w	r3, r3, #32
 800404a:	2b00      	cmp	r3, #0
 800404c:	d107      	bne.n	800405e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0204 	bic.w	r2, r2, #4
 800405c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004062:	f003 021f 	and.w	r2, r3, #31
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406a:	2104      	movs	r1, #4
 800406c:	fa01 f202 	lsl.w	r2, r1, r2
 8004070:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004076:	2b00      	cmp	r3, #0
 8004078:	d071      	beq.n	800415e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004082:	e06c      	b.n	800415e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004088:	f003 031f 	and.w	r3, r3, #31
 800408c:	2202      	movs	r2, #2
 800408e:	409a      	lsls	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4013      	ands	r3, r2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d02e      	beq.n	80040f6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d029      	beq.n	80040f6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0320 	and.w	r3, r3, #32
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10b      	bne.n	80040c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 020a 	bic.w	r2, r2, #10
 80040be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040cc:	f003 021f 	and.w	r2, r3, #31
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d4:	2102      	movs	r1, #2
 80040d6:	fa01 f202 	lsl.w	r2, r1, r2
 80040da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d038      	beq.n	800415e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80040f4:	e033      	b.n	800415e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fa:	f003 031f 	and.w	r3, r3, #31
 80040fe:	2208      	movs	r2, #8
 8004100:	409a      	lsls	r2, r3
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	4013      	ands	r3, r2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d02a      	beq.n	8004160 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	f003 0308 	and.w	r3, r3, #8
 8004110:	2b00      	cmp	r3, #0
 8004112:	d025      	beq.n	8004160 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 020e 	bic.w	r2, r2, #14
 8004122:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004128:	f003 021f 	and.w	r2, r3, #31
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004130:	2101      	movs	r1, #1
 8004132:	fa01 f202 	lsl.w	r2, r1, r2
 8004136:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004152:	2b00      	cmp	r3, #0
 8004154:	d004      	beq.n	8004160 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800415e:	bf00      	nop
 8004160:	bf00      	nop
}
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800417e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004184:	2b00      	cmp	r3, #0
 8004186:	d004      	beq.n	8004192 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004190:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004196:	f003 021f 	and.w	r2, r3, #31
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	2101      	movs	r1, #1
 80041a0:	fa01 f202 	lsl.w	r2, r1, r2
 80041a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	2b10      	cmp	r3, #16
 80041b4:	d108      	bne.n	80041c8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68ba      	ldr	r2, [r7, #8]
 80041c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80041c6:	e007      	b.n	80041d8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	60da      	str	r2, [r3, #12]
}
 80041d8:	bf00      	nop
 80041da:	3714      	adds	r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	461a      	mov	r2, r3
 80041f2:	4b16      	ldr	r3, [pc, #88]	@ (800424c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d802      	bhi.n	80041fe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80041f8:	4b15      	ldr	r3, [pc, #84]	@ (8004250 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80041fa:	617b      	str	r3, [r7, #20]
 80041fc:	e001      	b.n	8004202 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80041fe:	4b15      	ldr	r3, [pc, #84]	@ (8004254 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004200:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	b2db      	uxtb	r3, r3
 800420c:	3b08      	subs	r3, #8
 800420e:	4a12      	ldr	r2, [pc, #72]	@ (8004258 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004210:	fba2 2303 	umull	r2, r3, r2, r3
 8004214:	091b      	lsrs	r3, r3, #4
 8004216:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421c:	089b      	lsrs	r3, r3, #2
 800421e:	009a      	lsls	r2, r3, #2
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	4413      	add	r3, r2
 8004224:	461a      	mov	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a0b      	ldr	r2, [pc, #44]	@ (800425c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800422e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f003 031f 	and.w	r3, r3, #31
 8004236:	2201      	movs	r2, #1
 8004238:	409a      	lsls	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800423e:	bf00      	nop
 8004240:	371c      	adds	r7, #28
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	40020407 	.word	0x40020407
 8004250:	40020800 	.word	0x40020800
 8004254:	40020820 	.word	0x40020820
 8004258:	cccccccd 	.word	0xcccccccd
 800425c:	40020880 	.word	0x40020880

08004260 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004260:	b480      	push	{r7}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	b2db      	uxtb	r3, r3
 800426e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4b0b      	ldr	r3, [pc, #44]	@ (80042a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004274:	4413      	add	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	461a      	mov	r2, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a08      	ldr	r2, [pc, #32]	@ (80042a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004282:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	3b01      	subs	r3, #1
 8004288:	f003 031f 	and.w	r3, r3, #31
 800428c:	2201      	movs	r2, #1
 800428e:	409a      	lsls	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004294:	bf00      	nop
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	1000823f 	.word	0x1000823f
 80042a4:	40020940 	.word	0x40020940

080042a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80042b6:	e15a      	b.n	800456e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	2101      	movs	r1, #1
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	fa01 f303 	lsl.w	r3, r1, r3
 80042c4:	4013      	ands	r3, r2
 80042c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	f000 814c 	beq.w	8004568 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f003 0303 	and.w	r3, r3, #3
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d005      	beq.n	80042e8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d130      	bne.n	800434a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	2203      	movs	r2, #3
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	43db      	mvns	r3, r3
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	4013      	ands	r3, r2
 80042fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	68da      	ldr	r2, [r3, #12]
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	693a      	ldr	r2, [r7, #16]
 800430e:	4313      	orrs	r3, r2
 8004310:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800431e:	2201      	movs	r2, #1
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	43db      	mvns	r3, r3
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	4013      	ands	r3, r2
 800432c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	091b      	lsrs	r3, r3, #4
 8004334:	f003 0201 	and.w	r2, r3, #1
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4313      	orrs	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	2b03      	cmp	r3, #3
 8004354:	d017      	beq.n	8004386 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	2203      	movs	r2, #3
 8004362:	fa02 f303 	lsl.w	r3, r2, r3
 8004366:	43db      	mvns	r3, r3
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	4013      	ands	r3, r2
 800436c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	689a      	ldr	r2, [r3, #8]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	4313      	orrs	r3, r2
 800437e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f003 0303 	and.w	r3, r3, #3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d123      	bne.n	80043da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	08da      	lsrs	r2, r3, #3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	3208      	adds	r2, #8
 800439a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800439e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f003 0307 	and.w	r3, r3, #7
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	220f      	movs	r2, #15
 80043aa:	fa02 f303 	lsl.w	r3, r2, r3
 80043ae:	43db      	mvns	r3, r3
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	4013      	ands	r3, r2
 80043b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	691a      	ldr	r2, [r3, #16]
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f003 0307 	and.w	r3, r3, #7
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	08da      	lsrs	r2, r3, #3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3208      	adds	r2, #8
 80043d4:	6939      	ldr	r1, [r7, #16]
 80043d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	2203      	movs	r2, #3
 80043e6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ea:	43db      	mvns	r3, r3
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4013      	ands	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f003 0203 	and.w	r2, r3, #3
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004402:	693a      	ldr	r2, [r7, #16]
 8004404:	4313      	orrs	r3, r2
 8004406:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004416:	2b00      	cmp	r3, #0
 8004418:	f000 80a6 	beq.w	8004568 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800441c:	4b5b      	ldr	r3, [pc, #364]	@ (800458c <HAL_GPIO_Init+0x2e4>)
 800441e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004420:	4a5a      	ldr	r2, [pc, #360]	@ (800458c <HAL_GPIO_Init+0x2e4>)
 8004422:	f043 0301 	orr.w	r3, r3, #1
 8004426:	6613      	str	r3, [r2, #96]	@ 0x60
 8004428:	4b58      	ldr	r3, [pc, #352]	@ (800458c <HAL_GPIO_Init+0x2e4>)
 800442a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800442c:	f003 0301 	and.w	r3, r3, #1
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004434:	4a56      	ldr	r2, [pc, #344]	@ (8004590 <HAL_GPIO_Init+0x2e8>)
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	089b      	lsrs	r3, r3, #2
 800443a:	3302      	adds	r3, #2
 800443c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004440:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f003 0303 	and.w	r3, r3, #3
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	220f      	movs	r2, #15
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	43db      	mvns	r3, r3
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4013      	ands	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800445e:	d01f      	beq.n	80044a0 <HAL_GPIO_Init+0x1f8>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a4c      	ldr	r2, [pc, #304]	@ (8004594 <HAL_GPIO_Init+0x2ec>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d019      	beq.n	800449c <HAL_GPIO_Init+0x1f4>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a4b      	ldr	r2, [pc, #300]	@ (8004598 <HAL_GPIO_Init+0x2f0>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d013      	beq.n	8004498 <HAL_GPIO_Init+0x1f0>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a4a      	ldr	r2, [pc, #296]	@ (800459c <HAL_GPIO_Init+0x2f4>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d00d      	beq.n	8004494 <HAL_GPIO_Init+0x1ec>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a49      	ldr	r2, [pc, #292]	@ (80045a0 <HAL_GPIO_Init+0x2f8>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d007      	beq.n	8004490 <HAL_GPIO_Init+0x1e8>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a48      	ldr	r2, [pc, #288]	@ (80045a4 <HAL_GPIO_Init+0x2fc>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d101      	bne.n	800448c <HAL_GPIO_Init+0x1e4>
 8004488:	2305      	movs	r3, #5
 800448a:	e00a      	b.n	80044a2 <HAL_GPIO_Init+0x1fa>
 800448c:	2306      	movs	r3, #6
 800448e:	e008      	b.n	80044a2 <HAL_GPIO_Init+0x1fa>
 8004490:	2304      	movs	r3, #4
 8004492:	e006      	b.n	80044a2 <HAL_GPIO_Init+0x1fa>
 8004494:	2303      	movs	r3, #3
 8004496:	e004      	b.n	80044a2 <HAL_GPIO_Init+0x1fa>
 8004498:	2302      	movs	r3, #2
 800449a:	e002      	b.n	80044a2 <HAL_GPIO_Init+0x1fa>
 800449c:	2301      	movs	r3, #1
 800449e:	e000      	b.n	80044a2 <HAL_GPIO_Init+0x1fa>
 80044a0:	2300      	movs	r3, #0
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	f002 0203 	and.w	r2, r2, #3
 80044a8:	0092      	lsls	r2, r2, #2
 80044aa:	4093      	lsls	r3, r2
 80044ac:	693a      	ldr	r2, [r7, #16]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044b2:	4937      	ldr	r1, [pc, #220]	@ (8004590 <HAL_GPIO_Init+0x2e8>)
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	089b      	lsrs	r3, r3, #2
 80044b8:	3302      	adds	r3, #2
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044c0:	4b39      	ldr	r3, [pc, #228]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	43db      	mvns	r3, r3
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	4013      	ands	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d003      	beq.n	80044e4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80044e4:	4a30      	ldr	r2, [pc, #192]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80044ea:	4b2f      	ldr	r3, [pc, #188]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	43db      	mvns	r3, r3
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4013      	ands	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004506:	693a      	ldr	r2, [r7, #16]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	4313      	orrs	r3, r2
 800450c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800450e:	4a26      	ldr	r2, [pc, #152]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004514:	4b24      	ldr	r3, [pc, #144]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	43db      	mvns	r3, r3
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	4013      	ands	r3, r2
 8004522:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d003      	beq.n	8004538 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	4313      	orrs	r3, r2
 8004536:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004538:	4a1b      	ldr	r2, [pc, #108]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800453e:	4b1a      	ldr	r3, [pc, #104]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	43db      	mvns	r3, r3
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	4013      	ands	r3, r2
 800454c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4313      	orrs	r3, r2
 8004560:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004562:	4a11      	ldr	r2, [pc, #68]	@ (80045a8 <HAL_GPIO_Init+0x300>)
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	3301      	adds	r3, #1
 800456c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	fa22 f303 	lsr.w	r3, r2, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	f47f ae9d 	bne.w	80042b8 <HAL_GPIO_Init+0x10>
  }
}
 800457e:	bf00      	nop
 8004580:	bf00      	nop
 8004582:	371c      	adds	r7, #28
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr
 800458c:	40021000 	.word	0x40021000
 8004590:	40010000 	.word	0x40010000
 8004594:	48000400 	.word	0x48000400
 8004598:	48000800 	.word	0x48000800
 800459c:	48000c00 	.word	0x48000c00
 80045a0:	48001000 	.word	0x48001000
 80045a4:	48001400 	.word	0x48001400
 80045a8:	40010400 	.word	0x40010400

080045ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	460b      	mov	r3, r1
 80045b6:	807b      	strh	r3, [r7, #2]
 80045b8:	4613      	mov	r3, r2
 80045ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045bc:	787b      	ldrb	r3, [r7, #1]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045c2:	887a      	ldrh	r2, [r7, #2]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80045c8:	e002      	b.n	80045d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045ca:	887a      	ldrh	r2, [r7, #2]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	4603      	mov	r3, r0
 80045e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80045e6:	4b08      	ldr	r3, [pc, #32]	@ (8004608 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80045e8:	695a      	ldr	r2, [r3, #20]
 80045ea:	88fb      	ldrh	r3, [r7, #6]
 80045ec:	4013      	ands	r3, r2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d006      	beq.n	8004600 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80045f2:	4a05      	ldr	r2, [pc, #20]	@ (8004608 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80045f4:	88fb      	ldrh	r3, [r7, #6]
 80045f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80045f8:	88fb      	ldrh	r3, [r7, #6]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 f806 	bl	800460c <HAL_GPIO_EXTI_Callback>
  }
}
 8004600:	bf00      	nop
 8004602:	3708      	adds	r7, #8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40010400 	.word	0x40010400

0800460c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	4603      	mov	r3, r0
 8004614:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004616:	bf00      	nop
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
	...

08004624 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d141      	bne.n	80046b6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004632:	4b4b      	ldr	r3, [pc, #300]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800463a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800463e:	d131      	bne.n	80046a4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004640:	4b47      	ldr	r3, [pc, #284]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004642:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004646:	4a46      	ldr	r2, [pc, #280]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004648:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800464c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004650:	4b43      	ldr	r3, [pc, #268]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004658:	4a41      	ldr	r2, [pc, #260]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800465a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800465e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004660:	4b40      	ldr	r3, [pc, #256]	@ (8004764 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2232      	movs	r2, #50	@ 0x32
 8004666:	fb02 f303 	mul.w	r3, r2, r3
 800466a:	4a3f      	ldr	r2, [pc, #252]	@ (8004768 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800466c:	fba2 2303 	umull	r2, r3, r2, r3
 8004670:	0c9b      	lsrs	r3, r3, #18
 8004672:	3301      	adds	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004676:	e002      	b.n	800467e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	3b01      	subs	r3, #1
 800467c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800467e:	4b38      	ldr	r3, [pc, #224]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800468a:	d102      	bne.n	8004692 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1f2      	bne.n	8004678 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004692:	4b33      	ldr	r3, [pc, #204]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800469a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800469e:	d158      	bne.n	8004752 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e057      	b.n	8004754 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046aa:	4a2d      	ldr	r2, [pc, #180]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046b4:	e04d      	b.n	8004752 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046bc:	d141      	bne.n	8004742 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046be:	4b28      	ldr	r3, [pc, #160]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ca:	d131      	bne.n	8004730 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046cc:	4b24      	ldr	r3, [pc, #144]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046d2:	4a23      	ldr	r2, [pc, #140]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046dc:	4b20      	ldr	r3, [pc, #128]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004764 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2232      	movs	r2, #50	@ 0x32
 80046f2:	fb02 f303 	mul.w	r3, r2, r3
 80046f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004768 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046f8:	fba2 2303 	umull	r2, r3, r2, r3
 80046fc:	0c9b      	lsrs	r3, r3, #18
 80046fe:	3301      	adds	r3, #1
 8004700:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004702:	e002      	b.n	800470a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	3b01      	subs	r3, #1
 8004708:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800470a:	4b15      	ldr	r3, [pc, #84]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004712:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004716:	d102      	bne.n	800471e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1f2      	bne.n	8004704 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800471e:	4b10      	ldr	r3, [pc, #64]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800472a:	d112      	bne.n	8004752 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e011      	b.n	8004754 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004730:	4b0b      	ldr	r3, [pc, #44]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004736:	4a0a      	ldr	r2, [pc, #40]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004740:	e007      	b.n	8004752 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004742:	4b07      	ldr	r3, [pc, #28]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800474a:	4a05      	ldr	r2, [pc, #20]	@ (8004760 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004750:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	40007000 	.word	0x40007000
 8004764:	20000008 	.word	0x20000008
 8004768:	431bde83 	.word	0x431bde83

0800476c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004770:	4b05      	ldr	r3, [pc, #20]	@ (8004788 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	4a04      	ldr	r2, [pc, #16]	@ (8004788 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004776:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800477a:	6093      	str	r3, [r2, #8]
}
 800477c:	bf00      	nop
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	40007000 	.word	0x40007000

0800478c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b088      	sub	sp, #32
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d101      	bne.n	800479e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e2fe      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d075      	beq.n	8004896 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047aa:	4b97      	ldr	r3, [pc, #604]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 030c 	and.w	r3, r3, #12
 80047b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047b4:	4b94      	ldr	r3, [pc, #592]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f003 0303 	and.w	r3, r3, #3
 80047bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	2b0c      	cmp	r3, #12
 80047c2:	d102      	bne.n	80047ca <HAL_RCC_OscConfig+0x3e>
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	2b03      	cmp	r3, #3
 80047c8:	d002      	beq.n	80047d0 <HAL_RCC_OscConfig+0x44>
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	2b08      	cmp	r3, #8
 80047ce:	d10b      	bne.n	80047e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d0:	4b8d      	ldr	r3, [pc, #564]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d05b      	beq.n	8004894 <HAL_RCC_OscConfig+0x108>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d157      	bne.n	8004894 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e2d9      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047f0:	d106      	bne.n	8004800 <HAL_RCC_OscConfig+0x74>
 80047f2:	4b85      	ldr	r3, [pc, #532]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a84      	ldr	r2, [pc, #528]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80047f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	e01d      	b.n	800483c <HAL_RCC_OscConfig+0xb0>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004808:	d10c      	bne.n	8004824 <HAL_RCC_OscConfig+0x98>
 800480a:	4b7f      	ldr	r3, [pc, #508]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a7e      	ldr	r2, [pc, #504]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004810:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	4b7c      	ldr	r3, [pc, #496]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a7b      	ldr	r2, [pc, #492]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800481c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004820:	6013      	str	r3, [r2, #0]
 8004822:	e00b      	b.n	800483c <HAL_RCC_OscConfig+0xb0>
 8004824:	4b78      	ldr	r3, [pc, #480]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a77      	ldr	r2, [pc, #476]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800482a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800482e:	6013      	str	r3, [r2, #0]
 8004830:	4b75      	ldr	r3, [pc, #468]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a74      	ldr	r2, [pc, #464]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004836:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800483a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d013      	beq.n	800486c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004844:	f7fd fc6a 	bl	800211c <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800484c:	f7fd fc66 	bl	800211c <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b64      	cmp	r3, #100	@ 0x64
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e29e      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800485e:	4b6a      	ldr	r3, [pc, #424]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d0f0      	beq.n	800484c <HAL_RCC_OscConfig+0xc0>
 800486a:	e014      	b.n	8004896 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800486c:	f7fd fc56 	bl	800211c <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004872:	e008      	b.n	8004886 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004874:	f7fd fc52 	bl	800211c <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b64      	cmp	r3, #100	@ 0x64
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e28a      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004886:	4b60      	ldr	r3, [pc, #384]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1f0      	bne.n	8004874 <HAL_RCC_OscConfig+0xe8>
 8004892:	e000      	b.n	8004896 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004894:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d075      	beq.n	800498e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048a2:	4b59      	ldr	r3, [pc, #356]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 030c 	and.w	r3, r3, #12
 80048aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048ac:	4b56      	ldr	r3, [pc, #344]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	f003 0303 	and.w	r3, r3, #3
 80048b4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	2b0c      	cmp	r3, #12
 80048ba:	d102      	bne.n	80048c2 <HAL_RCC_OscConfig+0x136>
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d002      	beq.n	80048c8 <HAL_RCC_OscConfig+0x13c>
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	2b04      	cmp	r3, #4
 80048c6:	d11f      	bne.n	8004908 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048c8:	4b4f      	ldr	r3, [pc, #316]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d005      	beq.n	80048e0 <HAL_RCC_OscConfig+0x154>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d101      	bne.n	80048e0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e25d      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e0:	4b49      	ldr	r3, [pc, #292]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	061b      	lsls	r3, r3, #24
 80048ee:	4946      	ldr	r1, [pc, #280]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80048f4:	4b45      	ldr	r3, [pc, #276]	@ (8004a0c <HAL_RCC_OscConfig+0x280>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7fd fbc3 	bl	8002084 <HAL_InitTick>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d043      	beq.n	800498c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e249      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d023      	beq.n	8004958 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004910:	4b3d      	ldr	r3, [pc, #244]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a3c      	ldr	r2, [pc, #240]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004916:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800491a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491c:	f7fd fbfe 	bl	800211c <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004922:	e008      	b.n	8004936 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004924:	f7fd fbfa 	bl	800211c <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e232      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004936:	4b34      	ldr	r3, [pc, #208]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800493e:	2b00      	cmp	r3, #0
 8004940:	d0f0      	beq.n	8004924 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004942:	4b31      	ldr	r3, [pc, #196]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	061b      	lsls	r3, r3, #24
 8004950:	492d      	ldr	r1, [pc, #180]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004952:	4313      	orrs	r3, r2
 8004954:	604b      	str	r3, [r1, #4]
 8004956:	e01a      	b.n	800498e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004958:	4b2b      	ldr	r3, [pc, #172]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a2a      	ldr	r2, [pc, #168]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 800495e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004962:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004964:	f7fd fbda 	bl	800211c <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800496c:	f7fd fbd6 	bl	800211c <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e20e      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800497e:	4b22      	ldr	r3, [pc, #136]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1f0      	bne.n	800496c <HAL_RCC_OscConfig+0x1e0>
 800498a:	e000      	b.n	800498e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800498c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0308 	and.w	r3, r3, #8
 8004996:	2b00      	cmp	r3, #0
 8004998:	d041      	beq.n	8004a1e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d01c      	beq.n	80049dc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049a2:	4b19      	ldr	r3, [pc, #100]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049a8:	4a17      	ldr	r2, [pc, #92]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b2:	f7fd fbb3 	bl	800211c <HAL_GetTick>
 80049b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049b8:	e008      	b.n	80049cc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049ba:	f7fd fbaf 	bl	800211c <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d901      	bls.n	80049cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e1e7      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0ef      	beq.n	80049ba <HAL_RCC_OscConfig+0x22e>
 80049da:	e020      	b.n	8004a1e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049e2:	4a09      	ldr	r2, [pc, #36]	@ (8004a08 <HAL_RCC_OscConfig+0x27c>)
 80049e4:	f023 0301 	bic.w	r3, r3, #1
 80049e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ec:	f7fd fb96 	bl	800211c <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049f2:	e00d      	b.n	8004a10 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f4:	f7fd fb92 	bl	800211c <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d906      	bls.n	8004a10 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e1ca      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
 8004a06:	bf00      	nop
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a10:	4b8c      	ldr	r3, [pc, #560]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1ea      	bne.n	80049f4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0304 	and.w	r3, r3, #4
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 80a6 	beq.w	8004b78 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a30:	4b84      	ldr	r3, [pc, #528]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_RCC_OscConfig+0x2b4>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e000      	b.n	8004a42 <HAL_RCC_OscConfig+0x2b6>
 8004a40:	2300      	movs	r3, #0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00d      	beq.n	8004a62 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a46:	4b7f      	ldr	r3, [pc, #508]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a52:	4b7c      	ldr	r3, [pc, #496]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a62:	4b79      	ldr	r3, [pc, #484]	@ (8004c48 <HAL_RCC_OscConfig+0x4bc>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d118      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a6e:	4b76      	ldr	r3, [pc, #472]	@ (8004c48 <HAL_RCC_OscConfig+0x4bc>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a75      	ldr	r2, [pc, #468]	@ (8004c48 <HAL_RCC_OscConfig+0x4bc>)
 8004a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a7a:	f7fd fb4f 	bl	800211c <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a80:	e008      	b.n	8004a94 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a82:	f7fd fb4b 	bl	800211c <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e183      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a94:	4b6c      	ldr	r3, [pc, #432]	@ (8004c48 <HAL_RCC_OscConfig+0x4bc>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d0f0      	beq.n	8004a82 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d108      	bne.n	8004aba <HAL_RCC_OscConfig+0x32e>
 8004aa8:	4b66      	ldr	r3, [pc, #408]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aae:	4a65      	ldr	r2, [pc, #404]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ab0:	f043 0301 	orr.w	r3, r3, #1
 8004ab4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ab8:	e024      	b.n	8004b04 <HAL_RCC_OscConfig+0x378>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	2b05      	cmp	r3, #5
 8004ac0:	d110      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x358>
 8004ac2:	4b60      	ldr	r3, [pc, #384]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac8:	4a5e      	ldr	r2, [pc, #376]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004aca:	f043 0304 	orr.w	r3, r3, #4
 8004ace:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ad2:	4b5c      	ldr	r3, [pc, #368]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad8:	4a5a      	ldr	r2, [pc, #360]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ada:	f043 0301 	orr.w	r3, r3, #1
 8004ade:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ae2:	e00f      	b.n	8004b04 <HAL_RCC_OscConfig+0x378>
 8004ae4:	4b57      	ldr	r3, [pc, #348]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aea:	4a56      	ldr	r2, [pc, #344]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004aec:	f023 0301 	bic.w	r3, r3, #1
 8004af0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004af4:	4b53      	ldr	r3, [pc, #332]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004afa:	4a52      	ldr	r2, [pc, #328]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004afc:	f023 0304 	bic.w	r3, r3, #4
 8004b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d016      	beq.n	8004b3a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b0c:	f7fd fb06 	bl	800211c <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b12:	e00a      	b.n	8004b2a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b14:	f7fd fb02 	bl	800211c <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e138      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b2a:	4b46      	ldr	r3, [pc, #280]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d0ed      	beq.n	8004b14 <HAL_RCC_OscConfig+0x388>
 8004b38:	e015      	b.n	8004b66 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3a:	f7fd faef 	bl	800211c <HAL_GetTick>
 8004b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b40:	e00a      	b.n	8004b58 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b42:	f7fd faeb 	bl	800211c <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e121      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b58:	4b3a      	ldr	r3, [pc, #232]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1ed      	bne.n	8004b42 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b66:	7ffb      	ldrb	r3, [r7, #31]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d105      	bne.n	8004b78 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b6c:	4b35      	ldr	r3, [pc, #212]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b70:	4a34      	ldr	r2, [pc, #208]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b76:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0320 	and.w	r3, r3, #32
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d03c      	beq.n	8004bfe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d01c      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b92:	4a2c      	ldr	r2, [pc, #176]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004b94:	f043 0301 	orr.w	r3, r3, #1
 8004b98:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b9c:	f7fd fabe 	bl	800211c <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ba4:	f7fd faba 	bl	800211c <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e0f2      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004bb6:	4b23      	ldr	r3, [pc, #140]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004bb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bbc:	f003 0302 	and.w	r3, r3, #2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d0ef      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x418>
 8004bc4:	e01b      	b.n	8004bfe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004bc6:	4b1f      	ldr	r3, [pc, #124]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004bc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004bce:	f023 0301 	bic.w	r3, r3, #1
 8004bd2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd6:	f7fd faa1 	bl	800211c <HAL_GetTick>
 8004bda:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bde:	f7fd fa9d 	bl	800211c <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e0d5      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bf0:	4b14      	ldr	r3, [pc, #80]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004bf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1ef      	bne.n	8004bde <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	69db      	ldr	r3, [r3, #28]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 80c9 	beq.w	8004d9a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c08:	4b0e      	ldr	r3, [pc, #56]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f003 030c 	and.w	r3, r3, #12
 8004c10:	2b0c      	cmp	r3, #12
 8004c12:	f000 8083 	beq.w	8004d1c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d15e      	bne.n	8004cdc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c1e:	4b09      	ldr	r3, [pc, #36]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a08      	ldr	r2, [pc, #32]	@ (8004c44 <HAL_RCC_OscConfig+0x4b8>)
 8004c24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c2a:	f7fd fa77 	bl	800211c <HAL_GetTick>
 8004c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c30:	e00c      	b.n	8004c4c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c32:	f7fd fa73 	bl	800211c <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d905      	bls.n	8004c4c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e0ab      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
 8004c44:	40021000 	.word	0x40021000
 8004c48:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c4c:	4b55      	ldr	r3, [pc, #340]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1ec      	bne.n	8004c32 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c58:	4b52      	ldr	r3, [pc, #328]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	4b52      	ldr	r3, [pc, #328]	@ (8004da8 <HAL_RCC_OscConfig+0x61c>)
 8004c5e:	4013      	ands	r3, r2
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	6a11      	ldr	r1, [r2, #32]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c68:	3a01      	subs	r2, #1
 8004c6a:	0112      	lsls	r2, r2, #4
 8004c6c:	4311      	orrs	r1, r2
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c72:	0212      	lsls	r2, r2, #8
 8004c74:	4311      	orrs	r1, r2
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c7a:	0852      	lsrs	r2, r2, #1
 8004c7c:	3a01      	subs	r2, #1
 8004c7e:	0552      	lsls	r2, r2, #21
 8004c80:	4311      	orrs	r1, r2
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c86:	0852      	lsrs	r2, r2, #1
 8004c88:	3a01      	subs	r2, #1
 8004c8a:	0652      	lsls	r2, r2, #25
 8004c8c:	4311      	orrs	r1, r2
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c92:	06d2      	lsls	r2, r2, #27
 8004c94:	430a      	orrs	r2, r1
 8004c96:	4943      	ldr	r1, [pc, #268]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c9c:	4b41      	ldr	r3, [pc, #260]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a40      	ldr	r2, [pc, #256]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004ca2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ca6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ca8:	4b3e      	ldr	r3, [pc, #248]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	4a3d      	ldr	r2, [pc, #244]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cb2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb4:	f7fd fa32 	bl	800211c <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cba:	e008      	b.n	8004cce <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cbc:	f7fd fa2e 	bl	800211c <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e066      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cce:	4b35      	ldr	r3, [pc, #212]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0f0      	beq.n	8004cbc <HAL_RCC_OscConfig+0x530>
 8004cda:	e05e      	b.n	8004d9a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cdc:	4b31      	ldr	r3, [pc, #196]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a30      	ldr	r2, [pc, #192]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004ce2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce8:	f7fd fa18 	bl	800211c <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cf0:	f7fd fa14 	bl	800211c <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e04c      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d02:	4b28      	ldr	r3, [pc, #160]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1f0      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004d0e:	4b25      	ldr	r3, [pc, #148]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004d10:	68da      	ldr	r2, [r3, #12]
 8004d12:	4924      	ldr	r1, [pc, #144]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004d14:	4b25      	ldr	r3, [pc, #148]	@ (8004dac <HAL_RCC_OscConfig+0x620>)
 8004d16:	4013      	ands	r3, r2
 8004d18:	60cb      	str	r3, [r1, #12]
 8004d1a:	e03e      	b.n	8004d9a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	69db      	ldr	r3, [r3, #28]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d101      	bne.n	8004d28 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e039      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004d28:	4b1e      	ldr	r3, [pc, #120]	@ (8004da4 <HAL_RCC_OscConfig+0x618>)
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	f003 0203 	and.w	r2, r3, #3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d12c      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d46:	3b01      	subs	r3, #1
 8004d48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d123      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d58:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d11b      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d68:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d113      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d78:	085b      	lsrs	r3, r3, #1
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d109      	bne.n	8004d96 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d8c:	085b      	lsrs	r3, r3, #1
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d001      	beq.n	8004d9a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e000      	b.n	8004d9c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3720      	adds	r7, #32
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40021000 	.word	0x40021000
 8004da8:	019f800c 	.word	0x019f800c
 8004dac:	feeefffc 	.word	0xfeeefffc

08004db0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e11e      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc8:	4b91      	ldr	r3, [pc, #580]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 030f 	and.w	r3, r3, #15
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d910      	bls.n	8004df8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd6:	4b8e      	ldr	r3, [pc, #568]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f023 020f 	bic.w	r2, r3, #15
 8004dde:	498c      	ldr	r1, [pc, #560]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de6:	4b8a      	ldr	r3, [pc, #552]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	683a      	ldr	r2, [r7, #0]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d001      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e106      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d073      	beq.n	8004eec <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b03      	cmp	r3, #3
 8004e0a:	d129      	bne.n	8004e60 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e0c:	4b81      	ldr	r3, [pc, #516]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d101      	bne.n	8004e1c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e0f4      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004e1c:	f000 f99e 	bl	800515c <RCC_GetSysClockFreqFromPLLSource>
 8004e20:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	4a7c      	ldr	r2, [pc, #496]	@ (8005018 <HAL_RCC_ClockConfig+0x268>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d93f      	bls.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e2a:	4b7a      	ldr	r3, [pc, #488]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d009      	beq.n	8004e4a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d033      	beq.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d12f      	bne.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e4a:	4b72      	ldr	r3, [pc, #456]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e52:	4a70      	ldr	r2, [pc, #448]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e58:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e5a:	2380      	movs	r3, #128	@ 0x80
 8004e5c:	617b      	str	r3, [r7, #20]
 8004e5e:	e024      	b.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d107      	bne.n	8004e78 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e68:	4b6a      	ldr	r3, [pc, #424]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d109      	bne.n	8004e88 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e0c6      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e78:	4b66      	ldr	r3, [pc, #408]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e0be      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e88:	f000 f8ce 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8004e8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	4a61      	ldr	r2, [pc, #388]	@ (8005018 <HAL_RCC_ClockConfig+0x268>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d909      	bls.n	8004eaa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e96:	4b5f      	ldr	r3, [pc, #380]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e9e:	4a5d      	ldr	r2, [pc, #372]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004ea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ea4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004ea6:	2380      	movs	r3, #128	@ 0x80
 8004ea8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004eaa:	4b5a      	ldr	r3, [pc, #360]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f023 0203 	bic.w	r2, r3, #3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	4957      	ldr	r1, [pc, #348]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ebc:	f7fd f92e 	bl	800211c <HAL_GetTick>
 8004ec0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ec2:	e00a      	b.n	8004eda <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ec4:	f7fd f92a 	bl	800211c <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e095      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eda:	4b4e      	ldr	r3, [pc, #312]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f003 020c 	and.w	r2, r3, #12
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d1eb      	bne.n	8004ec4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d023      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d005      	beq.n	8004f10 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f04:	4b43      	ldr	r3, [pc, #268]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	4a42      	ldr	r2, [pc, #264]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f0e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0308 	and.w	r3, r3, #8
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d007      	beq.n	8004f2c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004f1c:	4b3d      	ldr	r3, [pc, #244]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f24:	4a3b      	ldr	r2, [pc, #236]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004f2a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f2c:	4b39      	ldr	r3, [pc, #228]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	4936      	ldr	r1, [pc, #216]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	608b      	str	r3, [r1, #8]
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	2b80      	cmp	r3, #128	@ 0x80
 8004f44:	d105      	bne.n	8004f52 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004f46:	4b33      	ldr	r3, [pc, #204]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	4a32      	ldr	r2, [pc, #200]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004f4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f50:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f52:	4b2f      	ldr	r3, [pc, #188]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 030f 	and.w	r3, r3, #15
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d21d      	bcs.n	8004f9c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f60:	4b2b      	ldr	r3, [pc, #172]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f023 020f 	bic.w	r2, r3, #15
 8004f68:	4929      	ldr	r1, [pc, #164]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f70:	f7fd f8d4 	bl	800211c <HAL_GetTick>
 8004f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f76:	e00a      	b.n	8004f8e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f78:	f7fd f8d0 	bl	800211c <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d901      	bls.n	8004f8e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e03b      	b.n	8005006 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f8e:	4b20      	ldr	r3, [pc, #128]	@ (8005010 <HAL_RCC_ClockConfig+0x260>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 030f 	and.w	r3, r3, #15
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d1ed      	bne.n	8004f78 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d008      	beq.n	8004fba <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	4917      	ldr	r1, [pc, #92]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0308 	and.w	r3, r3, #8
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d009      	beq.n	8004fda <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fc6:	4b13      	ldr	r3, [pc, #76]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	00db      	lsls	r3, r3, #3
 8004fd4:	490f      	ldr	r1, [pc, #60]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fda:	f000 f825 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8005014 <HAL_RCC_ClockConfig+0x264>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	091b      	lsrs	r3, r3, #4
 8004fe6:	f003 030f 	and.w	r3, r3, #15
 8004fea:	490c      	ldr	r1, [pc, #48]	@ (800501c <HAL_RCC_ClockConfig+0x26c>)
 8004fec:	5ccb      	ldrb	r3, [r1, r3]
 8004fee:	f003 031f 	and.w	r3, r3, #31
 8004ff2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8005020 <HAL_RCC_ClockConfig+0x270>)
 8004ff8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8005024 <HAL_RCC_ClockConfig+0x274>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f7fd f840 	bl	8002084 <HAL_InitTick>
 8005004:	4603      	mov	r3, r0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3718      	adds	r7, #24
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	40022000 	.word	0x40022000
 8005014:	40021000 	.word	0x40021000
 8005018:	04c4b400 	.word	0x04c4b400
 800501c:	08009080 	.word	0x08009080
 8005020:	20000008 	.word	0x20000008
 8005024:	2000000c 	.word	0x2000000c

08005028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005028:	b480      	push	{r7}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800502e:	4b2c      	ldr	r3, [pc, #176]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 030c 	and.w	r3, r3, #12
 8005036:	2b04      	cmp	r3, #4
 8005038:	d102      	bne.n	8005040 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800503a:	4b2a      	ldr	r3, [pc, #168]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800503c:	613b      	str	r3, [r7, #16]
 800503e:	e047      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005040:	4b27      	ldr	r3, [pc, #156]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f003 030c 	and.w	r3, r3, #12
 8005048:	2b08      	cmp	r3, #8
 800504a:	d102      	bne.n	8005052 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800504c:	4b26      	ldr	r3, [pc, #152]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800504e:	613b      	str	r3, [r7, #16]
 8005050:	e03e      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005052:	4b23      	ldr	r3, [pc, #140]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f003 030c 	and.w	r3, r3, #12
 800505a:	2b0c      	cmp	r3, #12
 800505c:	d136      	bne.n	80050cc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800505e:	4b20      	ldr	r3, [pc, #128]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f003 0303 	and.w	r3, r3, #3
 8005066:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005068:	4b1d      	ldr	r3, [pc, #116]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	091b      	lsrs	r3, r3, #4
 800506e:	f003 030f 	and.w	r3, r3, #15
 8005072:	3301      	adds	r3, #1
 8005074:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2b03      	cmp	r3, #3
 800507a:	d10c      	bne.n	8005096 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800507c:	4a1a      	ldr	r2, [pc, #104]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	fbb2 f3f3 	udiv	r3, r2, r3
 8005084:	4a16      	ldr	r2, [pc, #88]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005086:	68d2      	ldr	r2, [r2, #12]
 8005088:	0a12      	lsrs	r2, r2, #8
 800508a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800508e:	fb02 f303 	mul.w	r3, r2, r3
 8005092:	617b      	str	r3, [r7, #20]
      break;
 8005094:	e00c      	b.n	80050b0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005096:	4a13      	ldr	r2, [pc, #76]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	fbb2 f3f3 	udiv	r3, r2, r3
 800509e:	4a10      	ldr	r2, [pc, #64]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050a0:	68d2      	ldr	r2, [r2, #12]
 80050a2:	0a12      	lsrs	r2, r2, #8
 80050a4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050a8:	fb02 f303 	mul.w	r3, r2, r3
 80050ac:	617b      	str	r3, [r7, #20]
      break;
 80050ae:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050b0:	4b0b      	ldr	r3, [pc, #44]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	0e5b      	lsrs	r3, r3, #25
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	3301      	adds	r3, #1
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050c8:	613b      	str	r3, [r7, #16]
 80050ca:	e001      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80050d0:	693b      	ldr	r3, [r7, #16]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	371c      	adds	r7, #28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	40021000 	.word	0x40021000
 80050e4:	00f42400 	.word	0x00f42400
 80050e8:	016e3600 	.word	0x016e3600

080050ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050f0:	4b03      	ldr	r3, [pc, #12]	@ (8005100 <HAL_RCC_GetHCLKFreq+0x14>)
 80050f2:	681b      	ldr	r3, [r3, #0]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	20000008 	.word	0x20000008

08005104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005108:	f7ff fff0 	bl	80050ec <HAL_RCC_GetHCLKFreq>
 800510c:	4602      	mov	r2, r0
 800510e:	4b06      	ldr	r3, [pc, #24]	@ (8005128 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	4904      	ldr	r1, [pc, #16]	@ (800512c <HAL_RCC_GetPCLK1Freq+0x28>)
 800511a:	5ccb      	ldrb	r3, [r1, r3]
 800511c:	f003 031f 	and.w	r3, r3, #31
 8005120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005124:	4618      	mov	r0, r3
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40021000 	.word	0x40021000
 800512c:	08009090 	.word	0x08009090

08005130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005134:	f7ff ffda 	bl	80050ec <HAL_RCC_GetHCLKFreq>
 8005138:	4602      	mov	r2, r0
 800513a:	4b06      	ldr	r3, [pc, #24]	@ (8005154 <HAL_RCC_GetPCLK2Freq+0x24>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	0adb      	lsrs	r3, r3, #11
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	4904      	ldr	r1, [pc, #16]	@ (8005158 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005146:	5ccb      	ldrb	r3, [r1, r3]
 8005148:	f003 031f 	and.w	r3, r3, #31
 800514c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005150:	4618      	mov	r0, r3
 8005152:	bd80      	pop	{r7, pc}
 8005154:	40021000 	.word	0x40021000
 8005158:	08009090 	.word	0x08009090

0800515c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005162:	4b1e      	ldr	r3, [pc, #120]	@ (80051dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	f003 0303 	and.w	r3, r3, #3
 800516a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800516c:	4b1b      	ldr	r3, [pc, #108]	@ (80051dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	091b      	lsrs	r3, r3, #4
 8005172:	f003 030f 	and.w	r3, r3, #15
 8005176:	3301      	adds	r3, #1
 8005178:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	2b03      	cmp	r3, #3
 800517e:	d10c      	bne.n	800519a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005180:	4a17      	ldr	r2, [pc, #92]	@ (80051e0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	fbb2 f3f3 	udiv	r3, r2, r3
 8005188:	4a14      	ldr	r2, [pc, #80]	@ (80051dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800518a:	68d2      	ldr	r2, [r2, #12]
 800518c:	0a12      	lsrs	r2, r2, #8
 800518e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005192:	fb02 f303 	mul.w	r3, r2, r3
 8005196:	617b      	str	r3, [r7, #20]
    break;
 8005198:	e00c      	b.n	80051b4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800519a:	4a12      	ldr	r2, [pc, #72]	@ (80051e4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	fbb2 f3f3 	udiv	r3, r2, r3
 80051a2:	4a0e      	ldr	r2, [pc, #56]	@ (80051dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051a4:	68d2      	ldr	r2, [r2, #12]
 80051a6:	0a12      	lsrs	r2, r2, #8
 80051a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051ac:	fb02 f303 	mul.w	r3, r2, r3
 80051b0:	617b      	str	r3, [r7, #20]
    break;
 80051b2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051b4:	4b09      	ldr	r3, [pc, #36]	@ (80051dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	0e5b      	lsrs	r3, r3, #25
 80051ba:	f003 0303 	and.w	r3, r3, #3
 80051be:	3301      	adds	r3, #1
 80051c0:	005b      	lsls	r3, r3, #1
 80051c2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80051c4:	697a      	ldr	r2, [r7, #20]
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051cc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80051ce:	687b      	ldr	r3, [r7, #4]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	371c      	adds	r7, #28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	40021000 	.word	0x40021000
 80051e0:	016e3600 	.word	0x016e3600
 80051e4:	00f42400 	.word	0x00f42400

080051e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051f0:	2300      	movs	r3, #0
 80051f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051f4:	2300      	movs	r3, #0
 80051f6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 8098 	beq.w	8005336 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005206:	2300      	movs	r3, #0
 8005208:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800520a:	4b43      	ldr	r3, [pc, #268]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800520c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800520e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10d      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005216:	4b40      	ldr	r3, [pc, #256]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800521a:	4a3f      	ldr	r2, [pc, #252]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800521c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005220:	6593      	str	r3, [r2, #88]	@ 0x58
 8005222:	4b3d      	ldr	r3, [pc, #244]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800522a:	60bb      	str	r3, [r7, #8]
 800522c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800522e:	2301      	movs	r3, #1
 8005230:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005232:	4b3a      	ldr	r3, [pc, #232]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a39      	ldr	r2, [pc, #228]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800523c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800523e:	f7fc ff6d 	bl	800211c <HAL_GetTick>
 8005242:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005244:	e009      	b.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005246:	f7fc ff69 	bl	800211c <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	2b02      	cmp	r3, #2
 8005252:	d902      	bls.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005254:	2303      	movs	r3, #3
 8005256:	74fb      	strb	r3, [r7, #19]
        break;
 8005258:	e005      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800525a:	4b30      	ldr	r3, [pc, #192]	@ (800531c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005262:	2b00      	cmp	r3, #0
 8005264:	d0ef      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005266:	7cfb      	ldrb	r3, [r7, #19]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d159      	bne.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800526c:	4b2a      	ldr	r3, [pc, #168]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800526e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005276:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d01e      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	429a      	cmp	r2, r3
 8005286:	d019      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005288:	4b23      	ldr	r3, [pc, #140]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800528a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005292:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005294:	4b20      	ldr	r3, [pc, #128]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800529a:	4a1f      	ldr	r2, [pc, #124]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800529c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052a4:	4b1c      	ldr	r3, [pc, #112]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052b4:	4a18      	ldr	r2, [pc, #96]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d016      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c6:	f7fc ff29 	bl	800211c <HAL_GetTick>
 80052ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052cc:	e00b      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ce:	f7fc ff25 	bl	800211c <HAL_GetTick>
 80052d2:	4602      	mov	r2, r0
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052dc:	4293      	cmp	r3, r2
 80052de:	d902      	bls.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	74fb      	strb	r3, [r7, #19]
            break;
 80052e4:	e006      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052e6:	4b0c      	ldr	r3, [pc, #48]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d0ec      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80052f4:	7cfb      	ldrb	r3, [r7, #19]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10b      	bne.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052fa:	4b07      	ldr	r3, [pc, #28]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005300:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005308:	4903      	ldr	r1, [pc, #12]	@ (8005318 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800530a:	4313      	orrs	r3, r2
 800530c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005310:	e008      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005312:	7cfb      	ldrb	r3, [r7, #19]
 8005314:	74bb      	strb	r3, [r7, #18]
 8005316:	e005      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005318:	40021000 	.word	0x40021000
 800531c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005320:	7cfb      	ldrb	r3, [r7, #19]
 8005322:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005324:	7c7b      	ldrb	r3, [r7, #17]
 8005326:	2b01      	cmp	r3, #1
 8005328:	d105      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800532a:	4ba7      	ldr	r3, [pc, #668]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800532c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800532e:	4aa6      	ldr	r2, [pc, #664]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005330:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005334:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00a      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005342:	4ba1      	ldr	r3, [pc, #644]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005348:	f023 0203 	bic.w	r2, r3, #3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	499d      	ldr	r1, [pc, #628]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005352:	4313      	orrs	r3, r2
 8005354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0302 	and.w	r3, r3, #2
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00a      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005364:	4b98      	ldr	r3, [pc, #608]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536a:	f023 020c 	bic.w	r2, r3, #12
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	4995      	ldr	r1, [pc, #596]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005374:	4313      	orrs	r3, r2
 8005376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0304 	and.w	r3, r3, #4
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00a      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005386:	4b90      	ldr	r3, [pc, #576]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800538c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	498c      	ldr	r1, [pc, #560]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005396:	4313      	orrs	r3, r2
 8005398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0308 	and.w	r3, r3, #8
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00a      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053a8:	4b87      	ldr	r3, [pc, #540]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	4984      	ldr	r1, [pc, #528]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0310 	and.w	r3, r3, #16
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00a      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80053ca:	4b7f      	ldr	r3, [pc, #508]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	497b      	ldr	r1, [pc, #492]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0320 	and.w	r3, r3, #32
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00a      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80053ec:	4b76      	ldr	r3, [pc, #472]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	4973      	ldr	r1, [pc, #460]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053fc:	4313      	orrs	r3, r2
 80053fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00a      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800540e:	4b6e      	ldr	r3, [pc, #440]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005414:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	69db      	ldr	r3, [r3, #28]
 800541c:	496a      	ldr	r1, [pc, #424]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541e:	4313      	orrs	r3, r2
 8005420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00a      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005430:	4b65      	ldr	r3, [pc, #404]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005436:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a1b      	ldr	r3, [r3, #32]
 800543e:	4962      	ldr	r1, [pc, #392]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005440:	4313      	orrs	r3, r2
 8005442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00a      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005452:	4b5d      	ldr	r3, [pc, #372]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005458:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005460:	4959      	ldr	r1, [pc, #356]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005462:	4313      	orrs	r3, r2
 8005464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00a      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005474:	4b54      	ldr	r3, [pc, #336]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005476:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800547a:	f023 0203 	bic.w	r2, r3, #3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005482:	4951      	ldr	r1, [pc, #324]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005484:	4313      	orrs	r3, r2
 8005486:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00a      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005496:	4b4c      	ldr	r3, [pc, #304]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800549c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a4:	4948      	ldr	r1, [pc, #288]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d015      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054b8:	4b43      	ldr	r3, [pc, #268]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c6:	4940      	ldr	r1, [pc, #256]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054d6:	d105      	bne.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054d8:	4b3b      	ldr	r3, [pc, #236]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	4a3a      	ldr	r2, [pc, #232]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d015      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80054f0:	4b35      	ldr	r3, [pc, #212]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054fe:	4932      	ldr	r1, [pc, #200]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005500:	4313      	orrs	r3, r2
 8005502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800550a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800550e:	d105      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005510:	4b2d      	ldr	r3, [pc, #180]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	4a2c      	ldr	r2, [pc, #176]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005516:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800551a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d015      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005528:	4b27      	ldr	r3, [pc, #156]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005536:	4924      	ldr	r1, [pc, #144]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005538:	4313      	orrs	r3, r2
 800553a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005542:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005546:	d105      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005548:	4b1f      	ldr	r3, [pc, #124]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	4a1e      	ldr	r2, [pc, #120]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800554e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005552:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d015      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005560:	4b19      	ldr	r3, [pc, #100]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005566:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800556e:	4916      	ldr	r1, [pc, #88]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005570:	4313      	orrs	r3, r2
 8005572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800557a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800557e:	d105      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005580:	4b11      	ldr	r3, [pc, #68]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	4a10      	ldr	r2, [pc, #64]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005586:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800558a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d019      	beq.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005598:	4b0b      	ldr	r3, [pc, #44]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800559a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800559e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a6:	4908      	ldr	r1, [pc, #32]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055b6:	d109      	bne.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055b8:	4b03      	ldr	r3, [pc, #12]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	4a02      	ldr	r2, [pc, #8]	@ (80055c8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80055be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055c2:	60d3      	str	r3, [r2, #12]
 80055c4:	e002      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80055c6:	bf00      	nop
 80055c8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d015      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80055d8:	4b29      	ldr	r3, [pc, #164]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055de:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055e6:	4926      	ldr	r1, [pc, #152]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055f6:	d105      	bne.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055f8:	4b21      	ldr	r3, [pc, #132]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	4a20      	ldr	r2, [pc, #128]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005602:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d015      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005610:	4b1b      	ldr	r3, [pc, #108]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005616:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800561e:	4918      	ldr	r1, [pc, #96]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005620:	4313      	orrs	r3, r2
 8005622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800562a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800562e:	d105      	bne.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005630:	4b13      	ldr	r3, [pc, #76]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	4a12      	ldr	r2, [pc, #72]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005636:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800563a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d015      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005648:	4b0d      	ldr	r3, [pc, #52]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800564a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800564e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005656:	490a      	ldr	r1, [pc, #40]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005658:	4313      	orrs	r3, r2
 800565a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005662:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005666:	d105      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005668:	4b05      	ldr	r3, [pc, #20]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	4a04      	ldr	r2, [pc, #16]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800566e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005672:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005674:	7cbb      	ldrb	r3, [r7, #18]
}
 8005676:	4618      	mov	r0, r3
 8005678:	3718      	adds	r7, #24
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	40021000 	.word	0x40021000

08005684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e049      	b.n	800572a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800569c:	b2db      	uxtb	r3, r3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d106      	bne.n	80056b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7fc fb68 	bl	8001d80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2202      	movs	r2, #2
 80056b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3304      	adds	r3, #4
 80056c0:	4619      	mov	r1, r3
 80056c2:	4610      	mov	r0, r2
 80056c4:	f000 fd78 	bl	80061b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3708      	adds	r7, #8
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
	...

08005734 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005734:	b480      	push	{r7}
 8005736:	b085      	sub	sp, #20
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b01      	cmp	r3, #1
 8005746:	d001      	beq.n	800574c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e04c      	b.n	80057e6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2202      	movs	r2, #2
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a26      	ldr	r2, [pc, #152]	@ (80057f4 <HAL_TIM_Base_Start+0xc0>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d022      	beq.n	80057a4 <HAL_TIM_Base_Start+0x70>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005766:	d01d      	beq.n	80057a4 <HAL_TIM_Base_Start+0x70>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a22      	ldr	r2, [pc, #136]	@ (80057f8 <HAL_TIM_Base_Start+0xc4>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d018      	beq.n	80057a4 <HAL_TIM_Base_Start+0x70>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a21      	ldr	r2, [pc, #132]	@ (80057fc <HAL_TIM_Base_Start+0xc8>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d013      	beq.n	80057a4 <HAL_TIM_Base_Start+0x70>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a1f      	ldr	r2, [pc, #124]	@ (8005800 <HAL_TIM_Base_Start+0xcc>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d00e      	beq.n	80057a4 <HAL_TIM_Base_Start+0x70>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a1e      	ldr	r2, [pc, #120]	@ (8005804 <HAL_TIM_Base_Start+0xd0>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d009      	beq.n	80057a4 <HAL_TIM_Base_Start+0x70>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a1c      	ldr	r2, [pc, #112]	@ (8005808 <HAL_TIM_Base_Start+0xd4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d004      	beq.n	80057a4 <HAL_TIM_Base_Start+0x70>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a1b      	ldr	r2, [pc, #108]	@ (800580c <HAL_TIM_Base_Start+0xd8>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d115      	bne.n	80057d0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	4b19      	ldr	r3, [pc, #100]	@ (8005810 <HAL_TIM_Base_Start+0xdc>)
 80057ac:	4013      	ands	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2b06      	cmp	r3, #6
 80057b4:	d015      	beq.n	80057e2 <HAL_TIM_Base_Start+0xae>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057bc:	d011      	beq.n	80057e2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f042 0201 	orr.w	r2, r2, #1
 80057cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ce:	e008      	b.n	80057e2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0201 	orr.w	r2, r2, #1
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	e000      	b.n	80057e4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40012c00 	.word	0x40012c00
 80057f8:	40000400 	.word	0x40000400
 80057fc:	40000800 	.word	0x40000800
 8005800:	40000c00 	.word	0x40000c00
 8005804:	40013400 	.word	0x40013400
 8005808:	40014000 	.word	0x40014000
 800580c:	40015000 	.word	0x40015000
 8005810:	00010007 	.word	0x00010007

08005814 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e049      	b.n	80058ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d106      	bne.n	8005840 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f841 	bl	80058c2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3304      	adds	r3, #4
 8005850:	4619      	mov	r1, r3
 8005852:	4610      	mov	r0, r2
 8005854:	f000 fcb0 	bl	80061b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3708      	adds	r7, #8
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}

080058c2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058c2:	b480      	push	{r7}
 80058c4:	b083      	sub	sp, #12
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058ca:	bf00      	nop
 80058cc:	370c      	adds	r7, #12
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
	...

080058d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d109      	bne.n	80058fc <HAL_TIM_PWM_Start+0x24>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	bf14      	ite	ne
 80058f4:	2301      	movne	r3, #1
 80058f6:	2300      	moveq	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	e03c      	b.n	8005976 <HAL_TIM_PWM_Start+0x9e>
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	2b04      	cmp	r3, #4
 8005900:	d109      	bne.n	8005916 <HAL_TIM_PWM_Start+0x3e>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b01      	cmp	r3, #1
 800590c:	bf14      	ite	ne
 800590e:	2301      	movne	r3, #1
 8005910:	2300      	moveq	r3, #0
 8005912:	b2db      	uxtb	r3, r3
 8005914:	e02f      	b.n	8005976 <HAL_TIM_PWM_Start+0x9e>
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b08      	cmp	r3, #8
 800591a:	d109      	bne.n	8005930 <HAL_TIM_PWM_Start+0x58>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b01      	cmp	r3, #1
 8005926:	bf14      	ite	ne
 8005928:	2301      	movne	r3, #1
 800592a:	2300      	moveq	r3, #0
 800592c:	b2db      	uxtb	r3, r3
 800592e:	e022      	b.n	8005976 <HAL_TIM_PWM_Start+0x9e>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2b0c      	cmp	r3, #12
 8005934:	d109      	bne.n	800594a <HAL_TIM_PWM_Start+0x72>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b01      	cmp	r3, #1
 8005940:	bf14      	ite	ne
 8005942:	2301      	movne	r3, #1
 8005944:	2300      	moveq	r3, #0
 8005946:	b2db      	uxtb	r3, r3
 8005948:	e015      	b.n	8005976 <HAL_TIM_PWM_Start+0x9e>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2b10      	cmp	r3, #16
 800594e:	d109      	bne.n	8005964 <HAL_TIM_PWM_Start+0x8c>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b01      	cmp	r3, #1
 800595a:	bf14      	ite	ne
 800595c:	2301      	movne	r3, #1
 800595e:	2300      	moveq	r3, #0
 8005960:	b2db      	uxtb	r3, r3
 8005962:	e008      	b.n	8005976 <HAL_TIM_PWM_Start+0x9e>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b01      	cmp	r3, #1
 800596e:	bf14      	ite	ne
 8005970:	2301      	movne	r3, #1
 8005972:	2300      	moveq	r3, #0
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d001      	beq.n	800597e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e0a6      	b.n	8005acc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d104      	bne.n	800598e <HAL_TIM_PWM_Start+0xb6>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2202      	movs	r2, #2
 8005988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800598c:	e023      	b.n	80059d6 <HAL_TIM_PWM_Start+0xfe>
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2b04      	cmp	r3, #4
 8005992:	d104      	bne.n	800599e <HAL_TIM_PWM_Start+0xc6>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2202      	movs	r2, #2
 8005998:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800599c:	e01b      	b.n	80059d6 <HAL_TIM_PWM_Start+0xfe>
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b08      	cmp	r3, #8
 80059a2:	d104      	bne.n	80059ae <HAL_TIM_PWM_Start+0xd6>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2202      	movs	r2, #2
 80059a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059ac:	e013      	b.n	80059d6 <HAL_TIM_PWM_Start+0xfe>
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	2b0c      	cmp	r3, #12
 80059b2:	d104      	bne.n	80059be <HAL_TIM_PWM_Start+0xe6>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2202      	movs	r2, #2
 80059b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059bc:	e00b      	b.n	80059d6 <HAL_TIM_PWM_Start+0xfe>
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	2b10      	cmp	r3, #16
 80059c2:	d104      	bne.n	80059ce <HAL_TIM_PWM_Start+0xf6>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2202      	movs	r2, #2
 80059c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059cc:	e003      	b.n	80059d6 <HAL_TIM_PWM_Start+0xfe>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2202      	movs	r2, #2
 80059d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2201      	movs	r2, #1
 80059dc:	6839      	ldr	r1, [r7, #0]
 80059de:	4618      	mov	r0, r3
 80059e0:	f001 f864 	bl	8006aac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a3a      	ldr	r2, [pc, #232]	@ (8005ad4 <HAL_TIM_PWM_Start+0x1fc>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d018      	beq.n	8005a20 <HAL_TIM_PWM_Start+0x148>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a39      	ldr	r2, [pc, #228]	@ (8005ad8 <HAL_TIM_PWM_Start+0x200>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d013      	beq.n	8005a20 <HAL_TIM_PWM_Start+0x148>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a37      	ldr	r2, [pc, #220]	@ (8005adc <HAL_TIM_PWM_Start+0x204>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d00e      	beq.n	8005a20 <HAL_TIM_PWM_Start+0x148>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a36      	ldr	r2, [pc, #216]	@ (8005ae0 <HAL_TIM_PWM_Start+0x208>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d009      	beq.n	8005a20 <HAL_TIM_PWM_Start+0x148>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a34      	ldr	r2, [pc, #208]	@ (8005ae4 <HAL_TIM_PWM_Start+0x20c>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d004      	beq.n	8005a20 <HAL_TIM_PWM_Start+0x148>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a33      	ldr	r2, [pc, #204]	@ (8005ae8 <HAL_TIM_PWM_Start+0x210>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d101      	bne.n	8005a24 <HAL_TIM_PWM_Start+0x14c>
 8005a20:	2301      	movs	r3, #1
 8005a22:	e000      	b.n	8005a26 <HAL_TIM_PWM_Start+0x14e>
 8005a24:	2300      	movs	r3, #0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d007      	beq.n	8005a3a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a25      	ldr	r2, [pc, #148]	@ (8005ad4 <HAL_TIM_PWM_Start+0x1fc>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d022      	beq.n	8005a8a <HAL_TIM_PWM_Start+0x1b2>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a4c:	d01d      	beq.n	8005a8a <HAL_TIM_PWM_Start+0x1b2>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a26      	ldr	r2, [pc, #152]	@ (8005aec <HAL_TIM_PWM_Start+0x214>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d018      	beq.n	8005a8a <HAL_TIM_PWM_Start+0x1b2>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a24      	ldr	r2, [pc, #144]	@ (8005af0 <HAL_TIM_PWM_Start+0x218>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d013      	beq.n	8005a8a <HAL_TIM_PWM_Start+0x1b2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a23      	ldr	r2, [pc, #140]	@ (8005af4 <HAL_TIM_PWM_Start+0x21c>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d00e      	beq.n	8005a8a <HAL_TIM_PWM_Start+0x1b2>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a19      	ldr	r2, [pc, #100]	@ (8005ad8 <HAL_TIM_PWM_Start+0x200>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d009      	beq.n	8005a8a <HAL_TIM_PWM_Start+0x1b2>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a18      	ldr	r2, [pc, #96]	@ (8005adc <HAL_TIM_PWM_Start+0x204>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d004      	beq.n	8005a8a <HAL_TIM_PWM_Start+0x1b2>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a18      	ldr	r2, [pc, #96]	@ (8005ae8 <HAL_TIM_PWM_Start+0x210>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d115      	bne.n	8005ab6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	4b19      	ldr	r3, [pc, #100]	@ (8005af8 <HAL_TIM_PWM_Start+0x220>)
 8005a92:	4013      	ands	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2b06      	cmp	r3, #6
 8005a9a:	d015      	beq.n	8005ac8 <HAL_TIM_PWM_Start+0x1f0>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aa2:	d011      	beq.n	8005ac8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab4:	e008      	b.n	8005ac8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f042 0201 	orr.w	r2, r2, #1
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	e000      	b.n	8005aca <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	40012c00 	.word	0x40012c00
 8005ad8:	40013400 	.word	0x40013400
 8005adc:	40014000 	.word	0x40014000
 8005ae0:	40014400 	.word	0x40014400
 8005ae4:	40014800 	.word	0x40014800
 8005ae8:	40015000 	.word	0x40015000
 8005aec:	40000400 	.word	0x40000400
 8005af0:	40000800 	.word	0x40000800
 8005af4:	40000c00 	.word	0x40000c00
 8005af8:	00010007 	.word	0x00010007

08005afc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e097      	b.n	8005c40 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d106      	bne.n	8005b2a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f7fc f973 	bl	8001e10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2202      	movs	r2, #2
 8005b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6812      	ldr	r2, [r2, #0]
 8005b3c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005b40:	f023 0307 	bic.w	r3, r3, #7
 8005b44:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	3304      	adds	r3, #4
 8005b4e:	4619      	mov	r1, r3
 8005b50:	4610      	mov	r0, r2
 8005b52:	f000 fb31 	bl	80061b8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b7e:	f023 0303 	bic.w	r3, r3, #3
 8005b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	021b      	lsls	r3, r3, #8
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b9c:	f023 030c 	bic.w	r3, r3, #12
 8005ba0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ba8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005bac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	021b      	lsls	r3, r3, #8
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	011a      	lsls	r2, r3, #4
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	031b      	lsls	r3, r3, #12
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005bda:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005be2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	685a      	ldr	r2, [r3, #4]
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	011b      	lsls	r3, r3, #4
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3718      	adds	r7, #24
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c58:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c60:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c68:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c70:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d110      	bne.n	8005c9a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c78:	7bfb      	ldrb	r3, [r7, #15]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d102      	bne.n	8005c84 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c7e:	7b7b      	ldrb	r3, [r7, #13]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d001      	beq.n	8005c88 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e069      	b.n	8005d5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2202      	movs	r2, #2
 8005c94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c98:	e031      	b.n	8005cfe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	2b04      	cmp	r3, #4
 8005c9e:	d110      	bne.n	8005cc2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ca0:	7bbb      	ldrb	r3, [r7, #14]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d102      	bne.n	8005cac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ca6:	7b3b      	ldrb	r3, [r7, #12]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d001      	beq.n	8005cb0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e055      	b.n	8005d5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2202      	movs	r2, #2
 8005cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2202      	movs	r2, #2
 8005cbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cc0:	e01d      	b.n	8005cfe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d108      	bne.n	8005cda <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cc8:	7bbb      	ldrb	r3, [r7, #14]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d105      	bne.n	8005cda <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cce:	7b7b      	ldrb	r3, [r7, #13]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d102      	bne.n	8005cda <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cd4:	7b3b      	ldrb	r3, [r7, #12]
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d001      	beq.n	8005cde <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e03e      	b.n	8005d5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2202      	movs	r2, #2
 8005cea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d003      	beq.n	8005d0c <HAL_TIM_Encoder_Start+0xc4>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	d008      	beq.n	8005d1c <HAL_TIM_Encoder_Start+0xd4>
 8005d0a:	e00f      	b.n	8005d2c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2201      	movs	r2, #1
 8005d12:	2100      	movs	r1, #0
 8005d14:	4618      	mov	r0, r3
 8005d16:	f000 fec9 	bl	8006aac <TIM_CCxChannelCmd>
      break;
 8005d1a:	e016      	b.n	8005d4a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2201      	movs	r2, #1
 8005d22:	2104      	movs	r1, #4
 8005d24:	4618      	mov	r0, r3
 8005d26:	f000 fec1 	bl	8006aac <TIM_CCxChannelCmd>
      break;
 8005d2a:	e00e      	b.n	8005d4a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2201      	movs	r2, #1
 8005d32:	2100      	movs	r1, #0
 8005d34:	4618      	mov	r0, r3
 8005d36:	f000 feb9 	bl	8006aac <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	2104      	movs	r1, #4
 8005d42:	4618      	mov	r0, r3
 8005d44:	f000 feb2 	bl	8006aac <TIM_CCxChannelCmd>
      break;
 8005d48:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f042 0201 	orr.w	r2, r2, #1
 8005d58:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3710      	adds	r7, #16
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d70:	2300      	movs	r3, #0
 8005d72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d101      	bne.n	8005d82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d7e:	2302      	movs	r3, #2
 8005d80:	e0ff      	b.n	8005f82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b14      	cmp	r3, #20
 8005d8e:	f200 80f0 	bhi.w	8005f72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d92:	a201      	add	r2, pc, #4	@ (adr r2, 8005d98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d98:	08005ded 	.word	0x08005ded
 8005d9c:	08005f73 	.word	0x08005f73
 8005da0:	08005f73 	.word	0x08005f73
 8005da4:	08005f73 	.word	0x08005f73
 8005da8:	08005e2d 	.word	0x08005e2d
 8005dac:	08005f73 	.word	0x08005f73
 8005db0:	08005f73 	.word	0x08005f73
 8005db4:	08005f73 	.word	0x08005f73
 8005db8:	08005e6f 	.word	0x08005e6f
 8005dbc:	08005f73 	.word	0x08005f73
 8005dc0:	08005f73 	.word	0x08005f73
 8005dc4:	08005f73 	.word	0x08005f73
 8005dc8:	08005eaf 	.word	0x08005eaf
 8005dcc:	08005f73 	.word	0x08005f73
 8005dd0:	08005f73 	.word	0x08005f73
 8005dd4:	08005f73 	.word	0x08005f73
 8005dd8:	08005ef1 	.word	0x08005ef1
 8005ddc:	08005f73 	.word	0x08005f73
 8005de0:	08005f73 	.word	0x08005f73
 8005de4:	08005f73 	.word	0x08005f73
 8005de8:	08005f31 	.word	0x08005f31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68b9      	ldr	r1, [r7, #8]
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 fa94 	bl	8006320 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699a      	ldr	r2, [r3, #24]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0208 	orr.w	r2, r2, #8
 8005e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699a      	ldr	r2, [r3, #24]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f022 0204 	bic.w	r2, r2, #4
 8005e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6999      	ldr	r1, [r3, #24]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	691a      	ldr	r2, [r3, #16]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	619a      	str	r2, [r3, #24]
      break;
 8005e2a:	e0a5      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68b9      	ldr	r1, [r7, #8]
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fb0e 	bl	8006454 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	699a      	ldr	r2, [r3, #24]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699a      	ldr	r2, [r3, #24]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6999      	ldr	r1, [r3, #24]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	021a      	lsls	r2, r3, #8
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	430a      	orrs	r2, r1
 8005e6a:	619a      	str	r2, [r3, #24]
      break;
 8005e6c:	e084      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68b9      	ldr	r1, [r7, #8]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 fb81 	bl	800657c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69da      	ldr	r2, [r3, #28]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f042 0208 	orr.w	r2, r2, #8
 8005e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69da      	ldr	r2, [r3, #28]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f022 0204 	bic.w	r2, r2, #4
 8005e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69d9      	ldr	r1, [r3, #28]
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	691a      	ldr	r2, [r3, #16]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	61da      	str	r2, [r3, #28]
      break;
 8005eac:	e064      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68b9      	ldr	r1, [r7, #8]
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f000 fbf3 	bl	80066a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	69da      	ldr	r2, [r3, #28]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	69da      	ldr	r2, [r3, #28]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	69d9      	ldr	r1, [r3, #28]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	021a      	lsls	r2, r3, #8
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	61da      	str	r2, [r3, #28]
      break;
 8005eee:	e043      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68b9      	ldr	r1, [r7, #8]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 fc66 	bl	80067c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0208 	orr.w	r2, r2, #8
 8005f0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0204 	bic.w	r2, r2, #4
 8005f1a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	691a      	ldr	r2, [r3, #16]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f2e:	e023      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68b9      	ldr	r1, [r7, #8]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f000 fcb0 	bl	800689c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f4a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f5a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	021a      	lsls	r2, r3, #8
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f70:	e002      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	75fb      	strb	r3, [r7, #23]
      break;
 8005f76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3718      	adds	r7, #24
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop

08005f8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f96:	2300      	movs	r3, #0
 8005f98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d101      	bne.n	8005fa8 <HAL_TIM_ConfigClockSource+0x1c>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e0f6      	b.n	8006196 <HAL_TIM_ConfigClockSource+0x20a>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005fc6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005fca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68ba      	ldr	r2, [r7, #8]
 8005fda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a6f      	ldr	r2, [pc, #444]	@ (80061a0 <HAL_TIM_ConfigClockSource+0x214>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	f000 80c1 	beq.w	800616a <HAL_TIM_ConfigClockSource+0x1de>
 8005fe8:	4a6d      	ldr	r2, [pc, #436]	@ (80061a0 <HAL_TIM_ConfigClockSource+0x214>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	f200 80c6 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8005ff0:	4a6c      	ldr	r2, [pc, #432]	@ (80061a4 <HAL_TIM_ConfigClockSource+0x218>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	f000 80b9 	beq.w	800616a <HAL_TIM_ConfigClockSource+0x1de>
 8005ff8:	4a6a      	ldr	r2, [pc, #424]	@ (80061a4 <HAL_TIM_ConfigClockSource+0x218>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	f200 80be 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006000:	4a69      	ldr	r2, [pc, #420]	@ (80061a8 <HAL_TIM_ConfigClockSource+0x21c>)
 8006002:	4293      	cmp	r3, r2
 8006004:	f000 80b1 	beq.w	800616a <HAL_TIM_ConfigClockSource+0x1de>
 8006008:	4a67      	ldr	r2, [pc, #412]	@ (80061a8 <HAL_TIM_ConfigClockSource+0x21c>)
 800600a:	4293      	cmp	r3, r2
 800600c:	f200 80b6 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006010:	4a66      	ldr	r2, [pc, #408]	@ (80061ac <HAL_TIM_ConfigClockSource+0x220>)
 8006012:	4293      	cmp	r3, r2
 8006014:	f000 80a9 	beq.w	800616a <HAL_TIM_ConfigClockSource+0x1de>
 8006018:	4a64      	ldr	r2, [pc, #400]	@ (80061ac <HAL_TIM_ConfigClockSource+0x220>)
 800601a:	4293      	cmp	r3, r2
 800601c:	f200 80ae 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006020:	4a63      	ldr	r2, [pc, #396]	@ (80061b0 <HAL_TIM_ConfigClockSource+0x224>)
 8006022:	4293      	cmp	r3, r2
 8006024:	f000 80a1 	beq.w	800616a <HAL_TIM_ConfigClockSource+0x1de>
 8006028:	4a61      	ldr	r2, [pc, #388]	@ (80061b0 <HAL_TIM_ConfigClockSource+0x224>)
 800602a:	4293      	cmp	r3, r2
 800602c:	f200 80a6 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006030:	4a60      	ldr	r2, [pc, #384]	@ (80061b4 <HAL_TIM_ConfigClockSource+0x228>)
 8006032:	4293      	cmp	r3, r2
 8006034:	f000 8099 	beq.w	800616a <HAL_TIM_ConfigClockSource+0x1de>
 8006038:	4a5e      	ldr	r2, [pc, #376]	@ (80061b4 <HAL_TIM_ConfigClockSource+0x228>)
 800603a:	4293      	cmp	r3, r2
 800603c:	f200 809e 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006040:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006044:	f000 8091 	beq.w	800616a <HAL_TIM_ConfigClockSource+0x1de>
 8006048:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800604c:	f200 8096 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006050:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006054:	f000 8089 	beq.w	800616a <HAL_TIM_ConfigClockSource+0x1de>
 8006058:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800605c:	f200 808e 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006060:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006064:	d03e      	beq.n	80060e4 <HAL_TIM_ConfigClockSource+0x158>
 8006066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800606a:	f200 8087 	bhi.w	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 800606e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006072:	f000 8086 	beq.w	8006182 <HAL_TIM_ConfigClockSource+0x1f6>
 8006076:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800607a:	d87f      	bhi.n	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 800607c:	2b70      	cmp	r3, #112	@ 0x70
 800607e:	d01a      	beq.n	80060b6 <HAL_TIM_ConfigClockSource+0x12a>
 8006080:	2b70      	cmp	r3, #112	@ 0x70
 8006082:	d87b      	bhi.n	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006084:	2b60      	cmp	r3, #96	@ 0x60
 8006086:	d050      	beq.n	800612a <HAL_TIM_ConfigClockSource+0x19e>
 8006088:	2b60      	cmp	r3, #96	@ 0x60
 800608a:	d877      	bhi.n	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 800608c:	2b50      	cmp	r3, #80	@ 0x50
 800608e:	d03c      	beq.n	800610a <HAL_TIM_ConfigClockSource+0x17e>
 8006090:	2b50      	cmp	r3, #80	@ 0x50
 8006092:	d873      	bhi.n	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 8006094:	2b40      	cmp	r3, #64	@ 0x40
 8006096:	d058      	beq.n	800614a <HAL_TIM_ConfigClockSource+0x1be>
 8006098:	2b40      	cmp	r3, #64	@ 0x40
 800609a:	d86f      	bhi.n	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 800609c:	2b30      	cmp	r3, #48	@ 0x30
 800609e:	d064      	beq.n	800616a <HAL_TIM_ConfigClockSource+0x1de>
 80060a0:	2b30      	cmp	r3, #48	@ 0x30
 80060a2:	d86b      	bhi.n	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 80060a4:	2b20      	cmp	r3, #32
 80060a6:	d060      	beq.n	800616a <HAL_TIM_ConfigClockSource+0x1de>
 80060a8:	2b20      	cmp	r3, #32
 80060aa:	d867      	bhi.n	800617c <HAL_TIM_ConfigClockSource+0x1f0>
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d05c      	beq.n	800616a <HAL_TIM_ConfigClockSource+0x1de>
 80060b0:	2b10      	cmp	r3, #16
 80060b2:	d05a      	beq.n	800616a <HAL_TIM_ConfigClockSource+0x1de>
 80060b4:	e062      	b.n	800617c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060c6:	f000 fcd1 	bl	8006a6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	609a      	str	r2, [r3, #8]
      break;
 80060e2:	e04f      	b.n	8006184 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060f4:	f000 fcba 	bl	8006a6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	689a      	ldr	r2, [r3, #8]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006106:	609a      	str	r2, [r3, #8]
      break;
 8006108:	e03c      	b.n	8006184 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006116:	461a      	mov	r2, r3
 8006118:	f000 fc2c 	bl	8006974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2150      	movs	r1, #80	@ 0x50
 8006122:	4618      	mov	r0, r3
 8006124:	f000 fc85 	bl	8006a32 <TIM_ITRx_SetConfig>
      break;
 8006128:	e02c      	b.n	8006184 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006136:	461a      	mov	r2, r3
 8006138:	f000 fc4b 	bl	80069d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2160      	movs	r1, #96	@ 0x60
 8006142:	4618      	mov	r0, r3
 8006144:	f000 fc75 	bl	8006a32 <TIM_ITRx_SetConfig>
      break;
 8006148:	e01c      	b.n	8006184 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006156:	461a      	mov	r2, r3
 8006158:	f000 fc0c 	bl	8006974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2140      	movs	r1, #64	@ 0x40
 8006162:	4618      	mov	r0, r3
 8006164:	f000 fc65 	bl	8006a32 <TIM_ITRx_SetConfig>
      break;
 8006168:	e00c      	b.n	8006184 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4619      	mov	r1, r3
 8006174:	4610      	mov	r0, r2
 8006176:	f000 fc5c 	bl	8006a32 <TIM_ITRx_SetConfig>
      break;
 800617a:	e003      	b.n	8006184 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	73fb      	strb	r3, [r7, #15]
      break;
 8006180:	e000      	b.n	8006184 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8006182:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006194:	7bfb      	ldrb	r3, [r7, #15]
}
 8006196:	4618      	mov	r0, r3
 8006198:	3710      	adds	r7, #16
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	00100070 	.word	0x00100070
 80061a4:	00100060 	.word	0x00100060
 80061a8:	00100050 	.word	0x00100050
 80061ac:	00100040 	.word	0x00100040
 80061b0:	00100030 	.word	0x00100030
 80061b4:	00100020 	.word	0x00100020

080061b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a4c      	ldr	r2, [pc, #304]	@ (80062fc <TIM_Base_SetConfig+0x144>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d017      	beq.n	8006200 <TIM_Base_SetConfig+0x48>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d6:	d013      	beq.n	8006200 <TIM_Base_SetConfig+0x48>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a49      	ldr	r2, [pc, #292]	@ (8006300 <TIM_Base_SetConfig+0x148>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d00f      	beq.n	8006200 <TIM_Base_SetConfig+0x48>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a48      	ldr	r2, [pc, #288]	@ (8006304 <TIM_Base_SetConfig+0x14c>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d00b      	beq.n	8006200 <TIM_Base_SetConfig+0x48>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a47      	ldr	r2, [pc, #284]	@ (8006308 <TIM_Base_SetConfig+0x150>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d007      	beq.n	8006200 <TIM_Base_SetConfig+0x48>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a46      	ldr	r2, [pc, #280]	@ (800630c <TIM_Base_SetConfig+0x154>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d003      	beq.n	8006200 <TIM_Base_SetConfig+0x48>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a45      	ldr	r2, [pc, #276]	@ (8006310 <TIM_Base_SetConfig+0x158>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d108      	bne.n	8006212 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	4313      	orrs	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a39      	ldr	r2, [pc, #228]	@ (80062fc <TIM_Base_SetConfig+0x144>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d023      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006220:	d01f      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a36      	ldr	r2, [pc, #216]	@ (8006300 <TIM_Base_SetConfig+0x148>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d01b      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a35      	ldr	r2, [pc, #212]	@ (8006304 <TIM_Base_SetConfig+0x14c>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d017      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a34      	ldr	r2, [pc, #208]	@ (8006308 <TIM_Base_SetConfig+0x150>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d013      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a33      	ldr	r2, [pc, #204]	@ (800630c <TIM_Base_SetConfig+0x154>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d00f      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a33      	ldr	r2, [pc, #204]	@ (8006314 <TIM_Base_SetConfig+0x15c>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d00b      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a32      	ldr	r2, [pc, #200]	@ (8006318 <TIM_Base_SetConfig+0x160>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d007      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a31      	ldr	r2, [pc, #196]	@ (800631c <TIM_Base_SetConfig+0x164>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d003      	beq.n	8006262 <TIM_Base_SetConfig+0xaa>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a2c      	ldr	r2, [pc, #176]	@ (8006310 <TIM_Base_SetConfig+0x158>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d108      	bne.n	8006274 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	4313      	orrs	r3, r2
 8006272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	4313      	orrs	r3, r2
 8006280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	689a      	ldr	r2, [r3, #8]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a18      	ldr	r2, [pc, #96]	@ (80062fc <TIM_Base_SetConfig+0x144>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d013      	beq.n	80062c8 <TIM_Base_SetConfig+0x110>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a1a      	ldr	r2, [pc, #104]	@ (800630c <TIM_Base_SetConfig+0x154>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d00f      	beq.n	80062c8 <TIM_Base_SetConfig+0x110>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006314 <TIM_Base_SetConfig+0x15c>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d00b      	beq.n	80062c8 <TIM_Base_SetConfig+0x110>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a19      	ldr	r2, [pc, #100]	@ (8006318 <TIM_Base_SetConfig+0x160>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d007      	beq.n	80062c8 <TIM_Base_SetConfig+0x110>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a18      	ldr	r2, [pc, #96]	@ (800631c <TIM_Base_SetConfig+0x164>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d003      	beq.n	80062c8 <TIM_Base_SetConfig+0x110>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a13      	ldr	r2, [pc, #76]	@ (8006310 <TIM_Base_SetConfig+0x158>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d103      	bne.n	80062d0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	691a      	ldr	r2, [r3, #16]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d105      	bne.n	80062ee <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	f023 0201 	bic.w	r2, r3, #1
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	611a      	str	r2, [r3, #16]
  }
}
 80062ee:	bf00      	nop
 80062f0:	3714      	adds	r7, #20
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	40012c00 	.word	0x40012c00
 8006300:	40000400 	.word	0x40000400
 8006304:	40000800 	.word	0x40000800
 8006308:	40000c00 	.word	0x40000c00
 800630c:	40013400 	.word	0x40013400
 8006310:	40015000 	.word	0x40015000
 8006314:	40014000 	.word	0x40014000
 8006318:	40014400 	.word	0x40014400
 800631c:	40014800 	.word	0x40014800

08006320 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006320:	b480      	push	{r7}
 8006322:	b087      	sub	sp, #28
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a1b      	ldr	r3, [r3, #32]
 800632e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	f023 0201 	bic.w	r2, r3, #1
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	699b      	ldr	r3, [r3, #24]
 8006346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800634e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f023 0303 	bic.w	r3, r3, #3
 800635a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	4313      	orrs	r3, r2
 8006364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f023 0302 	bic.w	r3, r3, #2
 800636c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	4313      	orrs	r3, r2
 8006376:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a30      	ldr	r2, [pc, #192]	@ (800643c <TIM_OC1_SetConfig+0x11c>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d013      	beq.n	80063a8 <TIM_OC1_SetConfig+0x88>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a2f      	ldr	r2, [pc, #188]	@ (8006440 <TIM_OC1_SetConfig+0x120>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d00f      	beq.n	80063a8 <TIM_OC1_SetConfig+0x88>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a2e      	ldr	r2, [pc, #184]	@ (8006444 <TIM_OC1_SetConfig+0x124>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d00b      	beq.n	80063a8 <TIM_OC1_SetConfig+0x88>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a2d      	ldr	r2, [pc, #180]	@ (8006448 <TIM_OC1_SetConfig+0x128>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d007      	beq.n	80063a8 <TIM_OC1_SetConfig+0x88>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a2c      	ldr	r2, [pc, #176]	@ (800644c <TIM_OC1_SetConfig+0x12c>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d003      	beq.n	80063a8 <TIM_OC1_SetConfig+0x88>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a2b      	ldr	r2, [pc, #172]	@ (8006450 <TIM_OC1_SetConfig+0x130>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d10c      	bne.n	80063c2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	f023 0308 	bic.w	r3, r3, #8
 80063ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	697a      	ldr	r2, [r7, #20]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	f023 0304 	bic.w	r3, r3, #4
 80063c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a1d      	ldr	r2, [pc, #116]	@ (800643c <TIM_OC1_SetConfig+0x11c>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d013      	beq.n	80063f2 <TIM_OC1_SetConfig+0xd2>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a1c      	ldr	r2, [pc, #112]	@ (8006440 <TIM_OC1_SetConfig+0x120>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d00f      	beq.n	80063f2 <TIM_OC1_SetConfig+0xd2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a1b      	ldr	r2, [pc, #108]	@ (8006444 <TIM_OC1_SetConfig+0x124>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d00b      	beq.n	80063f2 <TIM_OC1_SetConfig+0xd2>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a1a      	ldr	r2, [pc, #104]	@ (8006448 <TIM_OC1_SetConfig+0x128>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d007      	beq.n	80063f2 <TIM_OC1_SetConfig+0xd2>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a19      	ldr	r2, [pc, #100]	@ (800644c <TIM_OC1_SetConfig+0x12c>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d003      	beq.n	80063f2 <TIM_OC1_SetConfig+0xd2>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a18      	ldr	r2, [pc, #96]	@ (8006450 <TIM_OC1_SetConfig+0x130>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d111      	bne.n	8006416 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006400:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	695b      	ldr	r3, [r3, #20]
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	4313      	orrs	r3, r2
 800640a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	4313      	orrs	r3, r2
 8006414:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	693a      	ldr	r2, [r7, #16]
 800641a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	621a      	str	r2, [r3, #32]
}
 8006430:	bf00      	nop
 8006432:	371c      	adds	r7, #28
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	40012c00 	.word	0x40012c00
 8006440:	40013400 	.word	0x40013400
 8006444:	40014000 	.word	0x40014000
 8006448:	40014400 	.word	0x40014400
 800644c:	40014800 	.word	0x40014800
 8006450:	40015000 	.word	0x40015000

08006454 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006454:	b480      	push	{r7}
 8006456:	b087      	sub	sp, #28
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a1b      	ldr	r3, [r3, #32]
 8006468:	f023 0210 	bic.w	r2, r3, #16
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	699b      	ldr	r3, [r3, #24]
 800647a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006482:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800648e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	021b      	lsls	r3, r3, #8
 8006496:	68fa      	ldr	r2, [r7, #12]
 8006498:	4313      	orrs	r3, r2
 800649a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	f023 0320 	bic.w	r3, r3, #32
 80064a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	011b      	lsls	r3, r3, #4
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006564 <TIM_OC2_SetConfig+0x110>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d007      	beq.n	80064c8 <TIM_OC2_SetConfig+0x74>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a2b      	ldr	r2, [pc, #172]	@ (8006568 <TIM_OC2_SetConfig+0x114>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d003      	beq.n	80064c8 <TIM_OC2_SetConfig+0x74>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a2a      	ldr	r2, [pc, #168]	@ (800656c <TIM_OC2_SetConfig+0x118>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d10d      	bne.n	80064e4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	011b      	lsls	r3, r3, #4
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	4313      	orrs	r3, r2
 80064da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a1f      	ldr	r2, [pc, #124]	@ (8006564 <TIM_OC2_SetConfig+0x110>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d013      	beq.n	8006514 <TIM_OC2_SetConfig+0xc0>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a1e      	ldr	r2, [pc, #120]	@ (8006568 <TIM_OC2_SetConfig+0x114>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d00f      	beq.n	8006514 <TIM_OC2_SetConfig+0xc0>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a1e      	ldr	r2, [pc, #120]	@ (8006570 <TIM_OC2_SetConfig+0x11c>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00b      	beq.n	8006514 <TIM_OC2_SetConfig+0xc0>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a1d      	ldr	r2, [pc, #116]	@ (8006574 <TIM_OC2_SetConfig+0x120>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d007      	beq.n	8006514 <TIM_OC2_SetConfig+0xc0>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a1c      	ldr	r2, [pc, #112]	@ (8006578 <TIM_OC2_SetConfig+0x124>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d003      	beq.n	8006514 <TIM_OC2_SetConfig+0xc0>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a17      	ldr	r2, [pc, #92]	@ (800656c <TIM_OC2_SetConfig+0x118>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d113      	bne.n	800653c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800651a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006522:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	4313      	orrs	r3, r2
 800652e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	4313      	orrs	r3, r2
 800653a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	693a      	ldr	r2, [r7, #16]
 8006540:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	621a      	str	r2, [r3, #32]
}
 8006556:	bf00      	nop
 8006558:	371c      	adds	r7, #28
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	40012c00 	.word	0x40012c00
 8006568:	40013400 	.word	0x40013400
 800656c:	40015000 	.word	0x40015000
 8006570:	40014000 	.word	0x40014000
 8006574:	40014400 	.word	0x40014400
 8006578:	40014800 	.word	0x40014800

0800657c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800657c:	b480      	push	{r7}
 800657e:	b087      	sub	sp, #28
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	69db      	ldr	r3, [r3, #28]
 80065a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f023 0303 	bic.w	r3, r3, #3
 80065b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	4313      	orrs	r3, r2
 80065c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	021b      	lsls	r3, r3, #8
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a2b      	ldr	r2, [pc, #172]	@ (8006688 <TIM_OC3_SetConfig+0x10c>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d007      	beq.n	80065ee <TIM_OC3_SetConfig+0x72>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a2a      	ldr	r2, [pc, #168]	@ (800668c <TIM_OC3_SetConfig+0x110>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d003      	beq.n	80065ee <TIM_OC3_SetConfig+0x72>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a29      	ldr	r2, [pc, #164]	@ (8006690 <TIM_OC3_SetConfig+0x114>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d10d      	bne.n	800660a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	021b      	lsls	r3, r3, #8
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	4313      	orrs	r3, r2
 8006600:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006608:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a1e      	ldr	r2, [pc, #120]	@ (8006688 <TIM_OC3_SetConfig+0x10c>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d013      	beq.n	800663a <TIM_OC3_SetConfig+0xbe>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a1d      	ldr	r2, [pc, #116]	@ (800668c <TIM_OC3_SetConfig+0x110>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d00f      	beq.n	800663a <TIM_OC3_SetConfig+0xbe>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a1d      	ldr	r2, [pc, #116]	@ (8006694 <TIM_OC3_SetConfig+0x118>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00b      	beq.n	800663a <TIM_OC3_SetConfig+0xbe>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a1c      	ldr	r2, [pc, #112]	@ (8006698 <TIM_OC3_SetConfig+0x11c>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d007      	beq.n	800663a <TIM_OC3_SetConfig+0xbe>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a1b      	ldr	r2, [pc, #108]	@ (800669c <TIM_OC3_SetConfig+0x120>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d003      	beq.n	800663a <TIM_OC3_SetConfig+0xbe>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a16      	ldr	r2, [pc, #88]	@ (8006690 <TIM_OC3_SetConfig+0x114>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d113      	bne.n	8006662 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006640:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006648:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	011b      	lsls	r3, r3, #4
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	4313      	orrs	r3, r2
 8006654:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	699b      	ldr	r3, [r3, #24]
 800665a:	011b      	lsls	r3, r3, #4
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	4313      	orrs	r3, r2
 8006660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	685a      	ldr	r2, [r3, #4]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	697a      	ldr	r2, [r7, #20]
 800667a:	621a      	str	r2, [r3, #32]
}
 800667c:	bf00      	nop
 800667e:	371c      	adds	r7, #28
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr
 8006688:	40012c00 	.word	0x40012c00
 800668c:	40013400 	.word	0x40013400
 8006690:	40015000 	.word	0x40015000
 8006694:	40014000 	.word	0x40014000
 8006698:	40014400 	.word	0x40014400
 800669c:	40014800 	.word	0x40014800

080066a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	021b      	lsls	r3, r3, #8
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	031b      	lsls	r3, r3, #12
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a2c      	ldr	r2, [pc, #176]	@ (80067b0 <TIM_OC4_SetConfig+0x110>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d007      	beq.n	8006714 <TIM_OC4_SetConfig+0x74>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a2b      	ldr	r2, [pc, #172]	@ (80067b4 <TIM_OC4_SetConfig+0x114>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d003      	beq.n	8006714 <TIM_OC4_SetConfig+0x74>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a2a      	ldr	r2, [pc, #168]	@ (80067b8 <TIM_OC4_SetConfig+0x118>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d10d      	bne.n	8006730 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800671a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	031b      	lsls	r3, r3, #12
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	4313      	orrs	r3, r2
 8006726:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800672e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a1f      	ldr	r2, [pc, #124]	@ (80067b0 <TIM_OC4_SetConfig+0x110>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d013      	beq.n	8006760 <TIM_OC4_SetConfig+0xc0>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a1e      	ldr	r2, [pc, #120]	@ (80067b4 <TIM_OC4_SetConfig+0x114>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d00f      	beq.n	8006760 <TIM_OC4_SetConfig+0xc0>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a1e      	ldr	r2, [pc, #120]	@ (80067bc <TIM_OC4_SetConfig+0x11c>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d00b      	beq.n	8006760 <TIM_OC4_SetConfig+0xc0>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a1d      	ldr	r2, [pc, #116]	@ (80067c0 <TIM_OC4_SetConfig+0x120>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d007      	beq.n	8006760 <TIM_OC4_SetConfig+0xc0>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a1c      	ldr	r2, [pc, #112]	@ (80067c4 <TIM_OC4_SetConfig+0x124>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d003      	beq.n	8006760 <TIM_OC4_SetConfig+0xc0>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a17      	ldr	r2, [pc, #92]	@ (80067b8 <TIM_OC4_SetConfig+0x118>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d113      	bne.n	8006788 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006766:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800676e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	019b      	lsls	r3, r3, #6
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	4313      	orrs	r3, r2
 800677a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	019b      	lsls	r3, r3, #6
 8006782:	693a      	ldr	r2, [r7, #16]
 8006784:	4313      	orrs	r3, r2
 8006786:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	693a      	ldr	r2, [r7, #16]
 800678c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	685a      	ldr	r2, [r3, #4]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	697a      	ldr	r2, [r7, #20]
 80067a0:	621a      	str	r2, [r3, #32]
}
 80067a2:	bf00      	nop
 80067a4:	371c      	adds	r7, #28
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	40012c00 	.word	0x40012c00
 80067b4:	40013400 	.word	0x40013400
 80067b8:	40015000 	.word	0x40015000
 80067bc:	40014000 	.word	0x40014000
 80067c0:	40014400 	.word	0x40014400
 80067c4:	40014800 	.word	0x40014800

080067c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a1b      	ldr	r3, [r3, #32]
 80067d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a1b      	ldr	r3, [r3, #32]
 80067dc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	4313      	orrs	r3, r2
 8006804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800680c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	041b      	lsls	r3, r3, #16
 8006814:	693a      	ldr	r2, [r7, #16]
 8006816:	4313      	orrs	r3, r2
 8006818:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a19      	ldr	r2, [pc, #100]	@ (8006884 <TIM_OC5_SetConfig+0xbc>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d013      	beq.n	800684a <TIM_OC5_SetConfig+0x82>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a18      	ldr	r2, [pc, #96]	@ (8006888 <TIM_OC5_SetConfig+0xc0>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d00f      	beq.n	800684a <TIM_OC5_SetConfig+0x82>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a17      	ldr	r2, [pc, #92]	@ (800688c <TIM_OC5_SetConfig+0xc4>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d00b      	beq.n	800684a <TIM_OC5_SetConfig+0x82>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a16      	ldr	r2, [pc, #88]	@ (8006890 <TIM_OC5_SetConfig+0xc8>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d007      	beq.n	800684a <TIM_OC5_SetConfig+0x82>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a15      	ldr	r2, [pc, #84]	@ (8006894 <TIM_OC5_SetConfig+0xcc>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d003      	beq.n	800684a <TIM_OC5_SetConfig+0x82>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a14      	ldr	r2, [pc, #80]	@ (8006898 <TIM_OC5_SetConfig+0xd0>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d109      	bne.n	800685e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006850:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	021b      	lsls	r3, r3, #8
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	4313      	orrs	r3, r2
 800685c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	697a      	ldr	r2, [r7, #20]
 8006862:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	621a      	str	r2, [r3, #32]
}
 8006878:	bf00      	nop
 800687a:	371c      	adds	r7, #28
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr
 8006884:	40012c00 	.word	0x40012c00
 8006888:	40013400 	.word	0x40013400
 800688c:	40014000 	.word	0x40014000
 8006890:	40014400 	.word	0x40014400
 8006894:	40014800 	.word	0x40014800
 8006898:	40015000 	.word	0x40015000

0800689c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800689c:	b480      	push	{r7}
 800689e:	b087      	sub	sp, #28
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	021b      	lsls	r3, r3, #8
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	4313      	orrs	r3, r2
 80068da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80068e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	051b      	lsls	r3, r3, #20
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a1a      	ldr	r2, [pc, #104]	@ (800695c <TIM_OC6_SetConfig+0xc0>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d013      	beq.n	8006920 <TIM_OC6_SetConfig+0x84>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a19      	ldr	r2, [pc, #100]	@ (8006960 <TIM_OC6_SetConfig+0xc4>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00f      	beq.n	8006920 <TIM_OC6_SetConfig+0x84>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a18      	ldr	r2, [pc, #96]	@ (8006964 <TIM_OC6_SetConfig+0xc8>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d00b      	beq.n	8006920 <TIM_OC6_SetConfig+0x84>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a17      	ldr	r2, [pc, #92]	@ (8006968 <TIM_OC6_SetConfig+0xcc>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d007      	beq.n	8006920 <TIM_OC6_SetConfig+0x84>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a16      	ldr	r2, [pc, #88]	@ (800696c <TIM_OC6_SetConfig+0xd0>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d003      	beq.n	8006920 <TIM_OC6_SetConfig+0x84>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a15      	ldr	r2, [pc, #84]	@ (8006970 <TIM_OC6_SetConfig+0xd4>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d109      	bne.n	8006934 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006926:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	695b      	ldr	r3, [r3, #20]
 800692c:	029b      	lsls	r3, r3, #10
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	4313      	orrs	r3, r2
 8006932:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685a      	ldr	r2, [r3, #4]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	621a      	str	r2, [r3, #32]
}
 800694e:	bf00      	nop
 8006950:	371c      	adds	r7, #28
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	40012c00 	.word	0x40012c00
 8006960:	40013400 	.word	0x40013400
 8006964:	40014000 	.word	0x40014000
 8006968:	40014400 	.word	0x40014400
 800696c:	40014800 	.word	0x40014800
 8006970:	40015000 	.word	0x40015000

08006974 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006974:	b480      	push	{r7}
 8006976:	b087      	sub	sp, #28
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6a1b      	ldr	r3, [r3, #32]
 800698a:	f023 0201 	bic.w	r2, r3, #1
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800699e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	011b      	lsls	r3, r3, #4
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f023 030a 	bic.w	r3, r3, #10
 80069b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	621a      	str	r2, [r3, #32]
}
 80069c6:	bf00      	nop
 80069c8:	371c      	adds	r7, #28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr

080069d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069d2:	b480      	push	{r7}
 80069d4:	b087      	sub	sp, #28
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	60f8      	str	r0, [r7, #12]
 80069da:	60b9      	str	r1, [r7, #8]
 80069dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6a1b      	ldr	r3, [r3, #32]
 80069e8:	f023 0210 	bic.w	r2, r3, #16
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	031b      	lsls	r3, r3, #12
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	011b      	lsls	r3, r3, #4
 8006a14:	697a      	ldr	r2, [r7, #20]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	693a      	ldr	r2, [r7, #16]
 8006a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	621a      	str	r2, [r3, #32]
}
 8006a26:	bf00      	nop
 8006a28:	371c      	adds	r7, #28
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b085      	sub	sp, #20
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
 8006a3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006a48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a4e:	683a      	ldr	r2, [r7, #0]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	f043 0307 	orr.w	r3, r3, #7
 8006a58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	609a      	str	r2, [r3, #8]
}
 8006a60:	bf00      	nop
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b087      	sub	sp, #28
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
 8006a78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	021a      	lsls	r2, r3, #8
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	431a      	orrs	r2, r3
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	697a      	ldr	r2, [r7, #20]
 8006a9e:	609a      	str	r2, [r3, #8]
}
 8006aa0:	bf00      	nop
 8006aa2:	371c      	adds	r7, #28
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f003 031f 	and.w	r3, r3, #31
 8006abe:	2201      	movs	r2, #1
 8006ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6a1a      	ldr	r2, [r3, #32]
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	43db      	mvns	r3, r3
 8006ace:	401a      	ands	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6a1a      	ldr	r2, [r3, #32]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	f003 031f 	and.w	r3, r3, #31
 8006ade:	6879      	ldr	r1, [r7, #4]
 8006ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ae4:	431a      	orrs	r2, r3
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	621a      	str	r2, [r3, #32]
}
 8006aea:	bf00      	nop
 8006aec:	371c      	adds	r7, #28
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr
	...

08006af8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d101      	bne.n	8006b10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b0c:	2302      	movs	r3, #2
 8006b0e:	e074      	b.n	8006bfa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2202      	movs	r2, #2
 8006b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a34      	ldr	r2, [pc, #208]	@ (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d009      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a33      	ldr	r2, [pc, #204]	@ (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d004      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a31      	ldr	r2, [pc, #196]	@ (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d108      	bne.n	8006b60 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b54:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006b66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a21      	ldr	r2, [pc, #132]	@ (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d022      	beq.n	8006bce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b90:	d01d      	beq.n	8006bce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a1f      	ldr	r2, [pc, #124]	@ (8006c14 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d018      	beq.n	8006bce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8006c18 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d013      	beq.n	8006bce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a1c      	ldr	r2, [pc, #112]	@ (8006c1c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d00e      	beq.n	8006bce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a15      	ldr	r2, [pc, #84]	@ (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d009      	beq.n	8006bce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a18      	ldr	r2, [pc, #96]	@ (8006c20 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d004      	beq.n	8006bce <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a11      	ldr	r2, [pc, #68]	@ (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d10c      	bne.n	8006be8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	68ba      	ldr	r2, [r7, #8]
 8006be6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bf8:	2300      	movs	r3, #0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3714      	adds	r7, #20
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr
 8006c06:	bf00      	nop
 8006c08:	40012c00 	.word	0x40012c00
 8006c0c:	40013400 	.word	0x40013400
 8006c10:	40015000 	.word	0x40015000
 8006c14:	40000400 	.word	0x40000400
 8006c18:	40000800 	.word	0x40000800
 8006c1c:	40000c00 	.word	0x40000c00
 8006c20:	40014000 	.word	0x40014000

08006c24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d101      	bne.n	8006c40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	e078      	b.n	8006d32 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	695b      	ldr	r3, [r3, #20]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	041b      	lsls	r3, r3, #16
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	69db      	ldr	r3, [r3, #28]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8006d40 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d009      	beq.n	8006ce6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8006d44 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d004      	beq.n	8006ce6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a19      	ldr	r2, [pc, #100]	@ (8006d48 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d11c      	bne.n	8006d20 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf0:	051b      	lsls	r3, r3, #20
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	6a1b      	ldr	r3, [r3, #32]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d30:	2300      	movs	r3, #0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3714      	adds	r7, #20
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	40012c00 	.word	0x40012c00
 8006d44:	40013400 	.word	0x40013400
 8006d48:	40015000 	.word	0x40015000

08006d4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d101      	bne.n	8006d5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	e042      	b.n	8006de4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d106      	bne.n	8006d76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7fa ffa5 	bl	8001cc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2224      	movs	r2, #36	@ 0x24
 8006d7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f022 0201 	bic.w	r2, r2, #1
 8006d8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d002      	beq.n	8006d9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 ff42 	bl	8007c20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 fc43 	bl	8007628 <UART_SetConfig>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d101      	bne.n	8006dac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e01b      	b.n	8006de4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	685a      	ldr	r2, [r3, #4]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006dba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	689a      	ldr	r2, [r3, #8]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006dca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f042 0201 	orr.w	r2, r2, #1
 8006dda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 ffc1 	bl	8007d64 <UART_CheckIdleState>
 8006de2:	4603      	mov	r3, r0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3708      	adds	r7, #8
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b08a      	sub	sp, #40	@ 0x28
 8006df0:	af02      	add	r7, sp, #8
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	603b      	str	r3, [r7, #0]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e02:	2b20      	cmp	r3, #32
 8006e04:	d17b      	bne.n	8006efe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d002      	beq.n	8006e12 <HAL_UART_Transmit+0x26>
 8006e0c:	88fb      	ldrh	r3, [r7, #6]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d101      	bne.n	8006e16 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e074      	b.n	8006f00 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2221      	movs	r2, #33	@ 0x21
 8006e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e26:	f7fb f979 	bl	800211c <HAL_GetTick>
 8006e2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	88fa      	ldrh	r2, [r7, #6]
 8006e30:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	88fa      	ldrh	r2, [r7, #6]
 8006e38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e44:	d108      	bne.n	8006e58 <HAL_UART_Transmit+0x6c>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	691b      	ldr	r3, [r3, #16]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d104      	bne.n	8006e58 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	61bb      	str	r3, [r7, #24]
 8006e56:	e003      	b.n	8006e60 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e60:	e030      	b.n	8006ec4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	9300      	str	r3, [sp, #0]
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	2180      	movs	r1, #128	@ 0x80
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f001 f823 	bl	8007eb8 <UART_WaitOnFlagUntilTimeout>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d005      	beq.n	8006e84 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2220      	movs	r2, #32
 8006e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006e80:	2303      	movs	r3, #3
 8006e82:	e03d      	b.n	8006f00 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d10b      	bne.n	8006ea2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	881b      	ldrh	r3, [r3, #0]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e98:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	3302      	adds	r3, #2
 8006e9e:	61bb      	str	r3, [r7, #24]
 8006ea0:	e007      	b.n	8006eb2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	781a      	ldrb	r2, [r3, #0]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	3301      	adds	r3, #1
 8006eb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	b29a      	uxth	r2, r3
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1c8      	bne.n	8006e62 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	2140      	movs	r1, #64	@ 0x40
 8006eda:	68f8      	ldr	r0, [r7, #12]
 8006edc:	f000 ffec 	bl	8007eb8 <UART_WaitOnFlagUntilTimeout>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d005      	beq.n	8006ef2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2220      	movs	r2, #32
 8006eea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e006      	b.n	8006f00 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006efa:	2300      	movs	r3, #0
 8006efc:	e000      	b.n	8006f00 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006efe:	2302      	movs	r3, #2
  }
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3720      	adds	r7, #32
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b08a      	sub	sp, #40	@ 0x28
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	4613      	mov	r3, r2
 8006f14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f1c:	2b20      	cmp	r3, #32
 8006f1e:	d137      	bne.n	8006f90 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d002      	beq.n	8006f2c <HAL_UART_Receive_IT+0x24>
 8006f26:	88fb      	ldrh	r3, [r7, #6]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e030      	b.n	8006f92 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a18      	ldr	r2, [pc, #96]	@ (8006f9c <HAL_UART_Receive_IT+0x94>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d01f      	beq.n	8006f80 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d018      	beq.n	8006f80 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	e853 3f00 	ldrex	r3, [r3]
 8006f5a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	461a      	mov	r2, r3
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	623b      	str	r3, [r7, #32]
 8006f6e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f70:	69f9      	ldr	r1, [r7, #28]
 8006f72:	6a3a      	ldr	r2, [r7, #32]
 8006f74:	e841 2300 	strex	r3, r2, [r1]
 8006f78:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d1e6      	bne.n	8006f4e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f80:	88fb      	ldrh	r3, [r7, #6]
 8006f82:	461a      	mov	r2, r3
 8006f84:	68b9      	ldr	r1, [r7, #8]
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f001 f804 	bl	8007f94 <UART_Start_Receive_IT>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	e000      	b.n	8006f92 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006f90:	2302      	movs	r3, #2
  }
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3728      	adds	r7, #40	@ 0x28
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	40008000 	.word	0x40008000

08006fa0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b0ba      	sub	sp, #232	@ 0xe8
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	69db      	ldr	r3, [r3, #28]
 8006fae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fc6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006fca:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006fce:	4013      	ands	r3, r2
 8006fd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006fd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d11b      	bne.n	8007014 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006fdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fe0:	f003 0320 	and.w	r3, r3, #32
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d015      	beq.n	8007014 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fec:	f003 0320 	and.w	r3, r3, #32
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d105      	bne.n	8007000 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ff4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d009      	beq.n	8007014 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007004:	2b00      	cmp	r3, #0
 8007006:	f000 82e3 	beq.w	80075d0 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	4798      	blx	r3
      }
      return;
 8007012:	e2dd      	b.n	80075d0 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007014:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007018:	2b00      	cmp	r3, #0
 800701a:	f000 8123 	beq.w	8007264 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800701e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007022:	4b8d      	ldr	r3, [pc, #564]	@ (8007258 <HAL_UART_IRQHandler+0x2b8>)
 8007024:	4013      	ands	r3, r2
 8007026:	2b00      	cmp	r3, #0
 8007028:	d106      	bne.n	8007038 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800702a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800702e:	4b8b      	ldr	r3, [pc, #556]	@ (800725c <HAL_UART_IRQHandler+0x2bc>)
 8007030:	4013      	ands	r3, r2
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 8116 	beq.w	8007264 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800703c:	f003 0301 	and.w	r3, r3, #1
 8007040:	2b00      	cmp	r3, #0
 8007042:	d011      	beq.n	8007068 <HAL_UART_IRQHandler+0xc8>
 8007044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00b      	beq.n	8007068 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2201      	movs	r2, #1
 8007056:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800705e:	f043 0201 	orr.w	r2, r3, #1
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800706c:	f003 0302 	and.w	r3, r3, #2
 8007070:	2b00      	cmp	r3, #0
 8007072:	d011      	beq.n	8007098 <HAL_UART_IRQHandler+0xf8>
 8007074:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007078:	f003 0301 	and.w	r3, r3, #1
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00b      	beq.n	8007098 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2202      	movs	r2, #2
 8007086:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800708e:	f043 0204 	orr.w	r2, r3, #4
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800709c:	f003 0304 	and.w	r3, r3, #4
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d011      	beq.n	80070c8 <HAL_UART_IRQHandler+0x128>
 80070a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070a8:	f003 0301 	and.w	r3, r3, #1
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00b      	beq.n	80070c8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2204      	movs	r2, #4
 80070b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070be:	f043 0202 	orr.w	r2, r3, #2
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80070c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070cc:	f003 0308 	and.w	r3, r3, #8
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d017      	beq.n	8007104 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80070d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070d8:	f003 0320 	and.w	r3, r3, #32
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d105      	bne.n	80070ec <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80070e0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80070e4:	4b5c      	ldr	r3, [pc, #368]	@ (8007258 <HAL_UART_IRQHandler+0x2b8>)
 80070e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00b      	beq.n	8007104 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2208      	movs	r2, #8
 80070f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fa:	f043 0208 	orr.w	r2, r3, #8
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800710c:	2b00      	cmp	r3, #0
 800710e:	d012      	beq.n	8007136 <HAL_UART_IRQHandler+0x196>
 8007110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007114:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00c      	beq.n	8007136 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007124:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800712c:	f043 0220 	orr.w	r2, r3, #32
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800713c:	2b00      	cmp	r3, #0
 800713e:	f000 8249 	beq.w	80075d4 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007146:	f003 0320 	and.w	r3, r3, #32
 800714a:	2b00      	cmp	r3, #0
 800714c:	d013      	beq.n	8007176 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800714e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007152:	f003 0320 	and.w	r3, r3, #32
 8007156:	2b00      	cmp	r3, #0
 8007158:	d105      	bne.n	8007166 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800715a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800715e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007162:	2b00      	cmp	r3, #0
 8007164:	d007      	beq.n	8007176 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800717c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800718a:	2b40      	cmp	r3, #64	@ 0x40
 800718c:	d005      	beq.n	800719a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800718e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007192:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007196:	2b00      	cmp	r3, #0
 8007198:	d054      	beq.n	8007244 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f001 f81c 	bl	80081d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071aa:	2b40      	cmp	r3, #64	@ 0x40
 80071ac:	d146      	bne.n	800723c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3308      	adds	r3, #8
 80071b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071bc:	e853 3f00 	ldrex	r3, [r3]
 80071c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80071c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	3308      	adds	r3, #8
 80071d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80071da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80071de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80071e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80071ea:	e841 2300 	strex	r3, r2, [r1]
 80071ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80071f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1d9      	bne.n	80071ae <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007200:	2b00      	cmp	r3, #0
 8007202:	d017      	beq.n	8007234 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800720a:	4a15      	ldr	r2, [pc, #84]	@ (8007260 <HAL_UART_IRQHandler+0x2c0>)
 800720c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007214:	4618      	mov	r0, r3
 8007216:	f7fc fe91 	bl	8003f3c <HAL_DMA_Abort_IT>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d019      	beq.n	8007254 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800722e:	4610      	mov	r0, r2
 8007230:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007232:	e00f      	b.n	8007254 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f9e1 	bl	80075fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800723a:	e00b      	b.n	8007254 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 f9dd 	bl	80075fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007242:	e007      	b.n	8007254 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 f9d9 	bl	80075fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007252:	e1bf      	b.n	80075d4 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007254:	bf00      	nop
    return;
 8007256:	e1bd      	b.n	80075d4 <HAL_UART_IRQHandler+0x634>
 8007258:	10000001 	.word	0x10000001
 800725c:	04000120 	.word	0x04000120
 8007260:	080082a5 	.word	0x080082a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007268:	2b01      	cmp	r3, #1
 800726a:	f040 8153 	bne.w	8007514 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800726e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007272:	f003 0310 	and.w	r3, r3, #16
 8007276:	2b00      	cmp	r3, #0
 8007278:	f000 814c 	beq.w	8007514 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800727c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007280:	f003 0310 	and.w	r3, r3, #16
 8007284:	2b00      	cmp	r3, #0
 8007286:	f000 8145 	beq.w	8007514 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2210      	movs	r2, #16
 8007290:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800729c:	2b40      	cmp	r3, #64	@ 0x40
 800729e:	f040 80bb 	bne.w	8007418 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80072b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 818f 	beq.w	80075d8 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80072c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072c4:	429a      	cmp	r2, r3
 80072c6:	f080 8187 	bcs.w	80075d8 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0320 	and.w	r3, r3, #32
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f040 8087 	bne.w	80073f6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80072f4:	e853 3f00 	ldrex	r3, [r3]
 80072f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80072fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007300:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007304:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	461a      	mov	r2, r3
 800730e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007312:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007316:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800731e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007322:	e841 2300 	strex	r3, r2, [r1]
 8007326:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800732a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800732e:	2b00      	cmp	r3, #0
 8007330:	d1da      	bne.n	80072e8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3308      	adds	r3, #8
 8007338:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800733c:	e853 3f00 	ldrex	r3, [r3]
 8007340:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007342:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007344:	f023 0301 	bic.w	r3, r3, #1
 8007348:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	3308      	adds	r3, #8
 8007352:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007356:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800735a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800735e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007362:	e841 2300 	strex	r3, r2, [r1]
 8007366:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007368:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1e1      	bne.n	8007332 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	3308      	adds	r3, #8
 8007374:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007376:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007378:	e853 3f00 	ldrex	r3, [r3]
 800737c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800737e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007380:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007384:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3308      	adds	r3, #8
 800738e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007392:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007394:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007398:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80073a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e3      	bne.n	800736e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2220      	movs	r2, #32
 80073aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073bc:	e853 3f00 	ldrex	r3, [r3]
 80073c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073c4:	f023 0310 	bic.w	r3, r3, #16
 80073c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	461a      	mov	r2, r3
 80073d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073de:	e841 2300 	strex	r3, r2, [r1]
 80073e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1e4      	bne.n	80073b4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073f0:	4618      	mov	r0, r3
 80073f2:	f7fc fd4a 	bl	8003e8a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2202      	movs	r2, #2
 80073fa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007408:	b29b      	uxth	r3, r3
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	b29b      	uxth	r3, r3
 800740e:	4619      	mov	r1, r3
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 f8fd 	bl	8007610 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007416:	e0df      	b.n	80075d8 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007424:	b29b      	uxth	r3, r3
 8007426:	1ad3      	subs	r3, r2, r3
 8007428:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007432:	b29b      	uxth	r3, r3
 8007434:	2b00      	cmp	r3, #0
 8007436:	f000 80d1 	beq.w	80075dc <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800743a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800743e:	2b00      	cmp	r3, #0
 8007440:	f000 80cc 	beq.w	80075dc <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800744c:	e853 3f00 	ldrex	r3, [r3]
 8007450:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007454:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007458:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	461a      	mov	r2, r3
 8007462:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007466:	647b      	str	r3, [r7, #68]	@ 0x44
 8007468:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800746c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800746e:	e841 2300 	strex	r3, r2, [r1]
 8007472:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1e4      	bne.n	8007444 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	3308      	adds	r3, #8
 8007480:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007484:	e853 3f00 	ldrex	r3, [r3]
 8007488:	623b      	str	r3, [r7, #32]
   return(result);
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007490:	f023 0301 	bic.w	r3, r3, #1
 8007494:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3308      	adds	r3, #8
 800749e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80074a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80074a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074aa:	e841 2300 	strex	r3, r2, [r1]
 80074ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1e1      	bne.n	800747a <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2220      	movs	r2, #32
 80074ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	e853 3f00 	ldrex	r3, [r3]
 80074d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f023 0310 	bic.w	r3, r3, #16
 80074de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80074ec:	61fb      	str	r3, [r7, #28]
 80074ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f0:	69b9      	ldr	r1, [r7, #24]
 80074f2:	69fa      	ldr	r2, [r7, #28]
 80074f4:	e841 2300 	strex	r3, r2, [r1]
 80074f8:	617b      	str	r3, [r7, #20]
   return(result);
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1e4      	bne.n	80074ca <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2202      	movs	r2, #2
 8007504:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007506:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800750a:	4619      	mov	r1, r3
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 f87f 	bl	8007610 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007512:	e063      	b.n	80075dc <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007518:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00e      	beq.n	800753e <HAL_UART_IRQHandler+0x59e>
 8007520:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007524:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007528:	2b00      	cmp	r3, #0
 800752a:	d008      	beq.n	800753e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007534:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f001 fc12 	bl	8008d60 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800753c:	e051      	b.n	80075e2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800753e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007546:	2b00      	cmp	r3, #0
 8007548:	d014      	beq.n	8007574 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800754a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800754e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007552:	2b00      	cmp	r3, #0
 8007554:	d105      	bne.n	8007562 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007556:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800755a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d008      	beq.n	8007574 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007566:	2b00      	cmp	r3, #0
 8007568:	d03a      	beq.n	80075e0 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	4798      	blx	r3
    }
    return;
 8007572:	e035      	b.n	80075e0 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800757c:	2b00      	cmp	r3, #0
 800757e:	d009      	beq.n	8007594 <HAL_UART_IRQHandler+0x5f4>
 8007580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007588:	2b00      	cmp	r3, #0
 800758a:	d003      	beq.n	8007594 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 fe9f 	bl	80082d0 <UART_EndTransmit_IT>
    return;
 8007592:	e026      	b.n	80075e2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007598:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800759c:	2b00      	cmp	r3, #0
 800759e:	d009      	beq.n	80075b4 <HAL_UART_IRQHandler+0x614>
 80075a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075a4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d003      	beq.n	80075b4 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f001 fbeb 	bl	8008d88 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075b2:	e016      	b.n	80075e2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80075b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d010      	beq.n	80075e2 <HAL_UART_IRQHandler+0x642>
 80075c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	da0c      	bge.n	80075e2 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f001 fbd3 	bl	8008d74 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075ce:	e008      	b.n	80075e2 <HAL_UART_IRQHandler+0x642>
      return;
 80075d0:	bf00      	nop
 80075d2:	e006      	b.n	80075e2 <HAL_UART_IRQHandler+0x642>
    return;
 80075d4:	bf00      	nop
 80075d6:	e004      	b.n	80075e2 <HAL_UART_IRQHandler+0x642>
      return;
 80075d8:	bf00      	nop
 80075da:	e002      	b.n	80075e2 <HAL_UART_IRQHandler+0x642>
      return;
 80075dc:	bf00      	nop
 80075de:	e000      	b.n	80075e2 <HAL_UART_IRQHandler+0x642>
    return;
 80075e0:	bf00      	nop
  }
}
 80075e2:	37e8      	adds	r7, #232	@ 0xe8
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b083      	sub	sp, #12
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007604:	bf00      	nop
 8007606:	370c      	adds	r7, #12
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr

08007610 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007610:	b480      	push	{r7}
 8007612:	b083      	sub	sp, #12
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	460b      	mov	r3, r1
 800761a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800762c:	b08c      	sub	sp, #48	@ 0x30
 800762e:	af00      	add	r7, sp, #0
 8007630:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007632:	2300      	movs	r3, #0
 8007634:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	689a      	ldr	r2, [r3, #8]
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	431a      	orrs	r2, r3
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	695b      	ldr	r3, [r3, #20]
 8007646:	431a      	orrs	r2, r3
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	69db      	ldr	r3, [r3, #28]
 800764c:	4313      	orrs	r3, r2
 800764e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	4baa      	ldr	r3, [pc, #680]	@ (8007900 <UART_SetConfig+0x2d8>)
 8007658:	4013      	ands	r3, r2
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	6812      	ldr	r2, [r2, #0]
 800765e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007660:	430b      	orrs	r3, r1
 8007662:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	68da      	ldr	r2, [r3, #12]
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	430a      	orrs	r2, r1
 8007678:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	699b      	ldr	r3, [r3, #24]
 800767e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a9f      	ldr	r2, [pc, #636]	@ (8007904 <UART_SetConfig+0x2dc>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d004      	beq.n	8007694 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	6a1b      	ldr	r3, [r3, #32]
 800768e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007690:	4313      	orrs	r3, r2
 8007692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800769e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80076a2:	697a      	ldr	r2, [r7, #20]
 80076a4:	6812      	ldr	r2, [r2, #0]
 80076a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076a8:	430b      	orrs	r3, r1
 80076aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b2:	f023 010f 	bic.w	r1, r3, #15
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	430a      	orrs	r2, r1
 80076c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a90      	ldr	r2, [pc, #576]	@ (8007908 <UART_SetConfig+0x2e0>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d125      	bne.n	8007718 <UART_SetConfig+0xf0>
 80076cc:	4b8f      	ldr	r3, [pc, #572]	@ (800790c <UART_SetConfig+0x2e4>)
 80076ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076d2:	f003 0303 	and.w	r3, r3, #3
 80076d6:	2b03      	cmp	r3, #3
 80076d8:	d81a      	bhi.n	8007710 <UART_SetConfig+0xe8>
 80076da:	a201      	add	r2, pc, #4	@ (adr r2, 80076e0 <UART_SetConfig+0xb8>)
 80076dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e0:	080076f1 	.word	0x080076f1
 80076e4:	08007701 	.word	0x08007701
 80076e8:	080076f9 	.word	0x080076f9
 80076ec:	08007709 	.word	0x08007709
 80076f0:	2301      	movs	r3, #1
 80076f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076f6:	e116      	b.n	8007926 <UART_SetConfig+0x2fe>
 80076f8:	2302      	movs	r3, #2
 80076fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076fe:	e112      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007700:	2304      	movs	r3, #4
 8007702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007706:	e10e      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007708:	2308      	movs	r3, #8
 800770a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800770e:	e10a      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007710:	2310      	movs	r3, #16
 8007712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007716:	e106      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a7c      	ldr	r2, [pc, #496]	@ (8007910 <UART_SetConfig+0x2e8>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d138      	bne.n	8007794 <UART_SetConfig+0x16c>
 8007722:	4b7a      	ldr	r3, [pc, #488]	@ (800790c <UART_SetConfig+0x2e4>)
 8007724:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007728:	f003 030c 	and.w	r3, r3, #12
 800772c:	2b0c      	cmp	r3, #12
 800772e:	d82d      	bhi.n	800778c <UART_SetConfig+0x164>
 8007730:	a201      	add	r2, pc, #4	@ (adr r2, 8007738 <UART_SetConfig+0x110>)
 8007732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007736:	bf00      	nop
 8007738:	0800776d 	.word	0x0800776d
 800773c:	0800778d 	.word	0x0800778d
 8007740:	0800778d 	.word	0x0800778d
 8007744:	0800778d 	.word	0x0800778d
 8007748:	0800777d 	.word	0x0800777d
 800774c:	0800778d 	.word	0x0800778d
 8007750:	0800778d 	.word	0x0800778d
 8007754:	0800778d 	.word	0x0800778d
 8007758:	08007775 	.word	0x08007775
 800775c:	0800778d 	.word	0x0800778d
 8007760:	0800778d 	.word	0x0800778d
 8007764:	0800778d 	.word	0x0800778d
 8007768:	08007785 	.word	0x08007785
 800776c:	2300      	movs	r3, #0
 800776e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007772:	e0d8      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007774:	2302      	movs	r3, #2
 8007776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800777a:	e0d4      	b.n	8007926 <UART_SetConfig+0x2fe>
 800777c:	2304      	movs	r3, #4
 800777e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007782:	e0d0      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007784:	2308      	movs	r3, #8
 8007786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800778a:	e0cc      	b.n	8007926 <UART_SetConfig+0x2fe>
 800778c:	2310      	movs	r3, #16
 800778e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007792:	e0c8      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a5e      	ldr	r2, [pc, #376]	@ (8007914 <UART_SetConfig+0x2ec>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d125      	bne.n	80077ea <UART_SetConfig+0x1c2>
 800779e:	4b5b      	ldr	r3, [pc, #364]	@ (800790c <UART_SetConfig+0x2e4>)
 80077a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077a4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077a8:	2b30      	cmp	r3, #48	@ 0x30
 80077aa:	d016      	beq.n	80077da <UART_SetConfig+0x1b2>
 80077ac:	2b30      	cmp	r3, #48	@ 0x30
 80077ae:	d818      	bhi.n	80077e2 <UART_SetConfig+0x1ba>
 80077b0:	2b20      	cmp	r3, #32
 80077b2:	d00a      	beq.n	80077ca <UART_SetConfig+0x1a2>
 80077b4:	2b20      	cmp	r3, #32
 80077b6:	d814      	bhi.n	80077e2 <UART_SetConfig+0x1ba>
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d002      	beq.n	80077c2 <UART_SetConfig+0x19a>
 80077bc:	2b10      	cmp	r3, #16
 80077be:	d008      	beq.n	80077d2 <UART_SetConfig+0x1aa>
 80077c0:	e00f      	b.n	80077e2 <UART_SetConfig+0x1ba>
 80077c2:	2300      	movs	r3, #0
 80077c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077c8:	e0ad      	b.n	8007926 <UART_SetConfig+0x2fe>
 80077ca:	2302      	movs	r3, #2
 80077cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077d0:	e0a9      	b.n	8007926 <UART_SetConfig+0x2fe>
 80077d2:	2304      	movs	r3, #4
 80077d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077d8:	e0a5      	b.n	8007926 <UART_SetConfig+0x2fe>
 80077da:	2308      	movs	r3, #8
 80077dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077e0:	e0a1      	b.n	8007926 <UART_SetConfig+0x2fe>
 80077e2:	2310      	movs	r3, #16
 80077e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077e8:	e09d      	b.n	8007926 <UART_SetConfig+0x2fe>
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a4a      	ldr	r2, [pc, #296]	@ (8007918 <UART_SetConfig+0x2f0>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d125      	bne.n	8007840 <UART_SetConfig+0x218>
 80077f4:	4b45      	ldr	r3, [pc, #276]	@ (800790c <UART_SetConfig+0x2e4>)
 80077f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80077fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8007800:	d016      	beq.n	8007830 <UART_SetConfig+0x208>
 8007802:	2bc0      	cmp	r3, #192	@ 0xc0
 8007804:	d818      	bhi.n	8007838 <UART_SetConfig+0x210>
 8007806:	2b80      	cmp	r3, #128	@ 0x80
 8007808:	d00a      	beq.n	8007820 <UART_SetConfig+0x1f8>
 800780a:	2b80      	cmp	r3, #128	@ 0x80
 800780c:	d814      	bhi.n	8007838 <UART_SetConfig+0x210>
 800780e:	2b00      	cmp	r3, #0
 8007810:	d002      	beq.n	8007818 <UART_SetConfig+0x1f0>
 8007812:	2b40      	cmp	r3, #64	@ 0x40
 8007814:	d008      	beq.n	8007828 <UART_SetConfig+0x200>
 8007816:	e00f      	b.n	8007838 <UART_SetConfig+0x210>
 8007818:	2300      	movs	r3, #0
 800781a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800781e:	e082      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007820:	2302      	movs	r3, #2
 8007822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007826:	e07e      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007828:	2304      	movs	r3, #4
 800782a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800782e:	e07a      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007830:	2308      	movs	r3, #8
 8007832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007836:	e076      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007838:	2310      	movs	r3, #16
 800783a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800783e:	e072      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a35      	ldr	r2, [pc, #212]	@ (800791c <UART_SetConfig+0x2f4>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d12a      	bne.n	80078a0 <UART_SetConfig+0x278>
 800784a:	4b30      	ldr	r3, [pc, #192]	@ (800790c <UART_SetConfig+0x2e4>)
 800784c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007850:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007854:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007858:	d01a      	beq.n	8007890 <UART_SetConfig+0x268>
 800785a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800785e:	d81b      	bhi.n	8007898 <UART_SetConfig+0x270>
 8007860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007864:	d00c      	beq.n	8007880 <UART_SetConfig+0x258>
 8007866:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800786a:	d815      	bhi.n	8007898 <UART_SetConfig+0x270>
 800786c:	2b00      	cmp	r3, #0
 800786e:	d003      	beq.n	8007878 <UART_SetConfig+0x250>
 8007870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007874:	d008      	beq.n	8007888 <UART_SetConfig+0x260>
 8007876:	e00f      	b.n	8007898 <UART_SetConfig+0x270>
 8007878:	2300      	movs	r3, #0
 800787a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800787e:	e052      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007880:	2302      	movs	r3, #2
 8007882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007886:	e04e      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007888:	2304      	movs	r3, #4
 800788a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800788e:	e04a      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007890:	2308      	movs	r3, #8
 8007892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007896:	e046      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007898:	2310      	movs	r3, #16
 800789a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800789e:	e042      	b.n	8007926 <UART_SetConfig+0x2fe>
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a17      	ldr	r2, [pc, #92]	@ (8007904 <UART_SetConfig+0x2dc>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d13a      	bne.n	8007920 <UART_SetConfig+0x2f8>
 80078aa:	4b18      	ldr	r3, [pc, #96]	@ (800790c <UART_SetConfig+0x2e4>)
 80078ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80078b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078b8:	d01a      	beq.n	80078f0 <UART_SetConfig+0x2c8>
 80078ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078be:	d81b      	bhi.n	80078f8 <UART_SetConfig+0x2d0>
 80078c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078c4:	d00c      	beq.n	80078e0 <UART_SetConfig+0x2b8>
 80078c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078ca:	d815      	bhi.n	80078f8 <UART_SetConfig+0x2d0>
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d003      	beq.n	80078d8 <UART_SetConfig+0x2b0>
 80078d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078d4:	d008      	beq.n	80078e8 <UART_SetConfig+0x2c0>
 80078d6:	e00f      	b.n	80078f8 <UART_SetConfig+0x2d0>
 80078d8:	2300      	movs	r3, #0
 80078da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078de:	e022      	b.n	8007926 <UART_SetConfig+0x2fe>
 80078e0:	2302      	movs	r3, #2
 80078e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078e6:	e01e      	b.n	8007926 <UART_SetConfig+0x2fe>
 80078e8:	2304      	movs	r3, #4
 80078ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078ee:	e01a      	b.n	8007926 <UART_SetConfig+0x2fe>
 80078f0:	2308      	movs	r3, #8
 80078f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078f6:	e016      	b.n	8007926 <UART_SetConfig+0x2fe>
 80078f8:	2310      	movs	r3, #16
 80078fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078fe:	e012      	b.n	8007926 <UART_SetConfig+0x2fe>
 8007900:	cfff69f3 	.word	0xcfff69f3
 8007904:	40008000 	.word	0x40008000
 8007908:	40013800 	.word	0x40013800
 800790c:	40021000 	.word	0x40021000
 8007910:	40004400 	.word	0x40004400
 8007914:	40004800 	.word	0x40004800
 8007918:	40004c00 	.word	0x40004c00
 800791c:	40005000 	.word	0x40005000
 8007920:	2310      	movs	r3, #16
 8007922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4aae      	ldr	r2, [pc, #696]	@ (8007be4 <UART_SetConfig+0x5bc>)
 800792c:	4293      	cmp	r3, r2
 800792e:	f040 8097 	bne.w	8007a60 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007932:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007936:	2b08      	cmp	r3, #8
 8007938:	d823      	bhi.n	8007982 <UART_SetConfig+0x35a>
 800793a:	a201      	add	r2, pc, #4	@ (adr r2, 8007940 <UART_SetConfig+0x318>)
 800793c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007940:	08007965 	.word	0x08007965
 8007944:	08007983 	.word	0x08007983
 8007948:	0800796d 	.word	0x0800796d
 800794c:	08007983 	.word	0x08007983
 8007950:	08007973 	.word	0x08007973
 8007954:	08007983 	.word	0x08007983
 8007958:	08007983 	.word	0x08007983
 800795c:	08007983 	.word	0x08007983
 8007960:	0800797b 	.word	0x0800797b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007964:	f7fd fbce 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 8007968:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800796a:	e010      	b.n	800798e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800796c:	4b9e      	ldr	r3, [pc, #632]	@ (8007be8 <UART_SetConfig+0x5c0>)
 800796e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007970:	e00d      	b.n	800798e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007972:	f7fd fb59 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8007976:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007978:	e009      	b.n	800798e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800797a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800797e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007980:	e005      	b.n	800798e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800798c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800798e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007990:	2b00      	cmp	r3, #0
 8007992:	f000 8130 	beq.w	8007bf6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800799a:	4a94      	ldr	r2, [pc, #592]	@ (8007bec <UART_SetConfig+0x5c4>)
 800799c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079a0:	461a      	mov	r2, r3
 80079a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80079a8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	685a      	ldr	r2, [r3, #4]
 80079ae:	4613      	mov	r3, r2
 80079b0:	005b      	lsls	r3, r3, #1
 80079b2:	4413      	add	r3, r2
 80079b4:	69ba      	ldr	r2, [r7, #24]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d305      	bcc.n	80079c6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d903      	bls.n	80079ce <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80079cc:	e113      	b.n	8007bf6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d0:	2200      	movs	r2, #0
 80079d2:	60bb      	str	r3, [r7, #8]
 80079d4:	60fa      	str	r2, [r7, #12]
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079da:	4a84      	ldr	r2, [pc, #528]	@ (8007bec <UART_SetConfig+0x5c4>)
 80079dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	2200      	movs	r2, #0
 80079e4:	603b      	str	r3, [r7, #0]
 80079e6:	607a      	str	r2, [r7, #4]
 80079e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80079f0:	f7f9 f878 	bl	8000ae4 <__aeabi_uldivmod>
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	4610      	mov	r0, r2
 80079fa:	4619      	mov	r1, r3
 80079fc:	f04f 0200 	mov.w	r2, #0
 8007a00:	f04f 0300 	mov.w	r3, #0
 8007a04:	020b      	lsls	r3, r1, #8
 8007a06:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007a0a:	0202      	lsls	r2, r0, #8
 8007a0c:	6979      	ldr	r1, [r7, #20]
 8007a0e:	6849      	ldr	r1, [r1, #4]
 8007a10:	0849      	lsrs	r1, r1, #1
 8007a12:	2000      	movs	r0, #0
 8007a14:	460c      	mov	r4, r1
 8007a16:	4605      	mov	r5, r0
 8007a18:	eb12 0804 	adds.w	r8, r2, r4
 8007a1c:	eb43 0905 	adc.w	r9, r3, r5
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	469a      	mov	sl, r3
 8007a28:	4693      	mov	fp, r2
 8007a2a:	4652      	mov	r2, sl
 8007a2c:	465b      	mov	r3, fp
 8007a2e:	4640      	mov	r0, r8
 8007a30:	4649      	mov	r1, r9
 8007a32:	f7f9 f857 	bl	8000ae4 <__aeabi_uldivmod>
 8007a36:	4602      	mov	r2, r0
 8007a38:	460b      	mov	r3, r1
 8007a3a:	4613      	mov	r3, r2
 8007a3c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a3e:	6a3b      	ldr	r3, [r7, #32]
 8007a40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a44:	d308      	bcc.n	8007a58 <UART_SetConfig+0x430>
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a4c:	d204      	bcs.n	8007a58 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6a3a      	ldr	r2, [r7, #32]
 8007a54:	60da      	str	r2, [r3, #12]
 8007a56:	e0ce      	b.n	8007bf6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007a5e:	e0ca      	b.n	8007bf6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	69db      	ldr	r3, [r3, #28]
 8007a64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a68:	d166      	bne.n	8007b38 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007a6a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007a6e:	2b08      	cmp	r3, #8
 8007a70:	d827      	bhi.n	8007ac2 <UART_SetConfig+0x49a>
 8007a72:	a201      	add	r2, pc, #4	@ (adr r2, 8007a78 <UART_SetConfig+0x450>)
 8007a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a78:	08007a9d 	.word	0x08007a9d
 8007a7c:	08007aa5 	.word	0x08007aa5
 8007a80:	08007aad 	.word	0x08007aad
 8007a84:	08007ac3 	.word	0x08007ac3
 8007a88:	08007ab3 	.word	0x08007ab3
 8007a8c:	08007ac3 	.word	0x08007ac3
 8007a90:	08007ac3 	.word	0x08007ac3
 8007a94:	08007ac3 	.word	0x08007ac3
 8007a98:	08007abb 	.word	0x08007abb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a9c:	f7fd fb32 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 8007aa0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007aa2:	e014      	b.n	8007ace <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007aa4:	f7fd fb44 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8007aa8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007aaa:	e010      	b.n	8007ace <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aac:	4b4e      	ldr	r3, [pc, #312]	@ (8007be8 <UART_SetConfig+0x5c0>)
 8007aae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ab0:	e00d      	b.n	8007ace <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ab2:	f7fd fab9 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8007ab6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ab8:	e009      	b.n	8007ace <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007abe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ac0:	e005      	b.n	8007ace <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007acc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 8090 	beq.w	8007bf6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ada:	4a44      	ldr	r2, [pc, #272]	@ (8007bec <UART_SetConfig+0x5c4>)
 8007adc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ae8:	005a      	lsls	r2, r3, #1
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	085b      	lsrs	r3, r3, #1
 8007af0:	441a      	add	r2, r3
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007afa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007afc:	6a3b      	ldr	r3, [r7, #32]
 8007afe:	2b0f      	cmp	r3, #15
 8007b00:	d916      	bls.n	8007b30 <UART_SetConfig+0x508>
 8007b02:	6a3b      	ldr	r3, [r7, #32]
 8007b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b08:	d212      	bcs.n	8007b30 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b0a:	6a3b      	ldr	r3, [r7, #32]
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	f023 030f 	bic.w	r3, r3, #15
 8007b12:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b14:	6a3b      	ldr	r3, [r7, #32]
 8007b16:	085b      	lsrs	r3, r3, #1
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	f003 0307 	and.w	r3, r3, #7
 8007b1e:	b29a      	uxth	r2, r3
 8007b20:	8bfb      	ldrh	r3, [r7, #30]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	8bfa      	ldrh	r2, [r7, #30]
 8007b2c:	60da      	str	r2, [r3, #12]
 8007b2e:	e062      	b.n	8007bf6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007b36:	e05e      	b.n	8007bf6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b3c:	2b08      	cmp	r3, #8
 8007b3e:	d828      	bhi.n	8007b92 <UART_SetConfig+0x56a>
 8007b40:	a201      	add	r2, pc, #4	@ (adr r2, 8007b48 <UART_SetConfig+0x520>)
 8007b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b46:	bf00      	nop
 8007b48:	08007b6d 	.word	0x08007b6d
 8007b4c:	08007b75 	.word	0x08007b75
 8007b50:	08007b7d 	.word	0x08007b7d
 8007b54:	08007b93 	.word	0x08007b93
 8007b58:	08007b83 	.word	0x08007b83
 8007b5c:	08007b93 	.word	0x08007b93
 8007b60:	08007b93 	.word	0x08007b93
 8007b64:	08007b93 	.word	0x08007b93
 8007b68:	08007b8b 	.word	0x08007b8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b6c:	f7fd faca 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 8007b70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b72:	e014      	b.n	8007b9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b74:	f7fd fadc 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8007b78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b7a:	e010      	b.n	8007b9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8007be8 <UART_SetConfig+0x5c0>)
 8007b7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b80:	e00d      	b.n	8007b9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b82:	f7fd fa51 	bl	8005028 <HAL_RCC_GetSysClockFreq>
 8007b86:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b88:	e009      	b.n	8007b9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b90:	e005      	b.n	8007b9e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007b92:	2300      	movs	r3, #0
 8007b94:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007b9c:	bf00      	nop
    }

    if (pclk != 0U)
 8007b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d028      	beq.n	8007bf6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ba8:	4a10      	ldr	r2, [pc, #64]	@ (8007bec <UART_SetConfig+0x5c4>)
 8007baa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	085b      	lsrs	r3, r3, #1
 8007bbc:	441a      	add	r2, r3
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bc6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007bc8:	6a3b      	ldr	r3, [r7, #32]
 8007bca:	2b0f      	cmp	r3, #15
 8007bcc:	d910      	bls.n	8007bf0 <UART_SetConfig+0x5c8>
 8007bce:	6a3b      	ldr	r3, [r7, #32]
 8007bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bd4:	d20c      	bcs.n	8007bf0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bd6:	6a3b      	ldr	r3, [r7, #32]
 8007bd8:	b29a      	uxth	r2, r3
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	60da      	str	r2, [r3, #12]
 8007be0:	e009      	b.n	8007bf6 <UART_SetConfig+0x5ce>
 8007be2:	bf00      	nop
 8007be4:	40008000 	.word	0x40008000
 8007be8:	00f42400 	.word	0x00f42400
 8007bec:	08009098 	.word	0x08009098
      }
      else
      {
        ret = HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007c12:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3730      	adds	r7, #48	@ 0x30
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007c20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2c:	f003 0308 	and.w	r3, r3, #8
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00a      	beq.n	8007c4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	430a      	orrs	r2, r1
 8007c48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c4e:	f003 0301 	and.w	r3, r3, #1
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00a      	beq.n	8007c6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	430a      	orrs	r2, r1
 8007c6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c70:	f003 0302 	and.w	r3, r3, #2
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00a      	beq.n	8007c8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	430a      	orrs	r2, r1
 8007c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c92:	f003 0304 	and.w	r3, r3, #4
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00a      	beq.n	8007cb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	430a      	orrs	r2, r1
 8007cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb4:	f003 0310 	and.w	r3, r3, #16
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00a      	beq.n	8007cd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	430a      	orrs	r2, r1
 8007cd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd6:	f003 0320 	and.w	r3, r3, #32
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00a      	beq.n	8007cf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	430a      	orrs	r2, r1
 8007cf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d01a      	beq.n	8007d36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	430a      	orrs	r2, r1
 8007d14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d1e:	d10a      	bne.n	8007d36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	430a      	orrs	r2, r1
 8007d34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00a      	beq.n	8007d58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	430a      	orrs	r2, r1
 8007d56:	605a      	str	r2, [r3, #4]
  }
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b098      	sub	sp, #96	@ 0x60
 8007d68:	af02      	add	r7, sp, #8
 8007d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d74:	f7fa f9d2 	bl	800211c <HAL_GetTick>
 8007d78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0308 	and.w	r3, r3, #8
 8007d84:	2b08      	cmp	r3, #8
 8007d86:	d12f      	bne.n	8007de8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d8c:	9300      	str	r3, [sp, #0]
 8007d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d90:	2200      	movs	r2, #0
 8007d92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 f88e 	bl	8007eb8 <UART_WaitOnFlagUntilTimeout>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d022      	beq.n	8007de8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007daa:	e853 3f00 	ldrex	r3, [r3]
 8007dae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007db2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007db6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dc8:	e841 2300 	strex	r3, r2, [r1]
 8007dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1e6      	bne.n	8007da2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2220      	movs	r2, #32
 8007dd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007de4:	2303      	movs	r3, #3
 8007de6:	e063      	b.n	8007eb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 0304 	and.w	r3, r3, #4
 8007df2:	2b04      	cmp	r3, #4
 8007df4:	d149      	bne.n	8007e8a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007df6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dfa:	9300      	str	r3, [sp, #0]
 8007dfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 f857 	bl	8007eb8 <UART_WaitOnFlagUntilTimeout>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d03c      	beq.n	8007e8a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e18:	e853 3f00 	ldrex	r3, [r3]
 8007e1c:	623b      	str	r3, [r7, #32]
   return(result);
 8007e1e:	6a3b      	ldr	r3, [r7, #32]
 8007e20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e30:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e36:	e841 2300 	strex	r3, r2, [r1]
 8007e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1e6      	bne.n	8007e10 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3308      	adds	r3, #8
 8007e48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	e853 3f00 	ldrex	r3, [r3]
 8007e50:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f023 0301 	bic.w	r3, r3, #1
 8007e58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3308      	adds	r3, #8
 8007e60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e62:	61fa      	str	r2, [r7, #28]
 8007e64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	69b9      	ldr	r1, [r7, #24]
 8007e68:	69fa      	ldr	r2, [r7, #28]
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	617b      	str	r3, [r7, #20]
   return(result);
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e5      	bne.n	8007e42 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2220      	movs	r2, #32
 8007e7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e86:	2303      	movs	r3, #3
 8007e88:	e012      	b.n	8007eb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2220      	movs	r2, #32
 8007e8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2220      	movs	r2, #32
 8007e96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3758      	adds	r7, #88	@ 0x58
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	603b      	str	r3, [r7, #0]
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ec8:	e04f      	b.n	8007f6a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ed0:	d04b      	beq.n	8007f6a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ed2:	f7fa f923 	bl	800211c <HAL_GetTick>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	1ad3      	subs	r3, r2, r3
 8007edc:	69ba      	ldr	r2, [r7, #24]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d302      	bcc.n	8007ee8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d101      	bne.n	8007eec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ee8:	2303      	movs	r3, #3
 8007eea:	e04e      	b.n	8007f8a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 0304 	and.w	r3, r3, #4
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d037      	beq.n	8007f6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2b80      	cmp	r3, #128	@ 0x80
 8007efe:	d034      	beq.n	8007f6a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	2b40      	cmp	r3, #64	@ 0x40
 8007f04:	d031      	beq.n	8007f6a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	69db      	ldr	r3, [r3, #28]
 8007f0c:	f003 0308 	and.w	r3, r3, #8
 8007f10:	2b08      	cmp	r3, #8
 8007f12:	d110      	bne.n	8007f36 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2208      	movs	r2, #8
 8007f1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f1c:	68f8      	ldr	r0, [r7, #12]
 8007f1e:	f000 f95b 	bl	80081d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2208      	movs	r2, #8
 8007f26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e029      	b.n	8007f8a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	69db      	ldr	r3, [r3, #28]
 8007f3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f44:	d111      	bne.n	8007f6a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f50:	68f8      	ldr	r0, [r7, #12]
 8007f52:	f000 f941 	bl	80081d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2220      	movs	r2, #32
 8007f5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007f66:	2303      	movs	r3, #3
 8007f68:	e00f      	b.n	8007f8a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	69da      	ldr	r2, [r3, #28]
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	4013      	ands	r3, r2
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	bf0c      	ite	eq
 8007f7a:	2301      	moveq	r3, #1
 8007f7c:	2300      	movne	r3, #0
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	461a      	mov	r2, r3
 8007f82:	79fb      	ldrb	r3, [r7, #7]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d0a0      	beq.n	8007eca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f88:	2300      	movs	r3, #0
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3710      	adds	r7, #16
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}
	...

08007f94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b0a3      	sub	sp, #140	@ 0x8c
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	88fa      	ldrh	r2, [r7, #6]
 8007fac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	88fa      	ldrh	r2, [r7, #6]
 8007fb4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fc6:	d10e      	bne.n	8007fe6 <UART_Start_Receive_IT+0x52>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	691b      	ldr	r3, [r3, #16]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d105      	bne.n	8007fdc <UART_Start_Receive_IT+0x48>
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007fd6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fda:	e02d      	b.n	8008038 <UART_Start_Receive_IT+0xa4>
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	22ff      	movs	r2, #255	@ 0xff
 8007fe0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fe4:	e028      	b.n	8008038 <UART_Start_Receive_IT+0xa4>
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d10d      	bne.n	800800a <UART_Start_Receive_IT+0x76>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d104      	bne.n	8008000 <UART_Start_Receive_IT+0x6c>
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	22ff      	movs	r2, #255	@ 0xff
 8007ffa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ffe:	e01b      	b.n	8008038 <UART_Start_Receive_IT+0xa4>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	227f      	movs	r2, #127	@ 0x7f
 8008004:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008008:	e016      	b.n	8008038 <UART_Start_Receive_IT+0xa4>
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008012:	d10d      	bne.n	8008030 <UART_Start_Receive_IT+0x9c>
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	691b      	ldr	r3, [r3, #16]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d104      	bne.n	8008026 <UART_Start_Receive_IT+0x92>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	227f      	movs	r2, #127	@ 0x7f
 8008020:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008024:	e008      	b.n	8008038 <UART_Start_Receive_IT+0xa4>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	223f      	movs	r2, #63	@ 0x3f
 800802a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800802e:	e003      	b.n	8008038 <UART_Start_Receive_IT+0xa4>
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2222      	movs	r2, #34	@ 0x22
 8008044:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	3308      	adds	r3, #8
 800804e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008050:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008052:	e853 3f00 	ldrex	r3, [r3]
 8008056:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008058:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800805a:	f043 0301 	orr.w	r3, r3, #1
 800805e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	3308      	adds	r3, #8
 8008068:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800806c:	673a      	str	r2, [r7, #112]	@ 0x70
 800806e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008070:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008072:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008074:	e841 2300 	strex	r3, r2, [r1]
 8008078:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800807a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1e3      	bne.n	8008048 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008088:	d14f      	bne.n	800812a <UART_Start_Receive_IT+0x196>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008090:	88fa      	ldrh	r2, [r7, #6]
 8008092:	429a      	cmp	r2, r3
 8008094:	d349      	bcc.n	800812a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800809e:	d107      	bne.n	80080b0 <UART_Start_Receive_IT+0x11c>
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	691b      	ldr	r3, [r3, #16]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d103      	bne.n	80080b0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	4a47      	ldr	r2, [pc, #284]	@ (80081c8 <UART_Start_Receive_IT+0x234>)
 80080ac:	675a      	str	r2, [r3, #116]	@ 0x74
 80080ae:	e002      	b.n	80080b6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	4a46      	ldr	r2, [pc, #280]	@ (80081cc <UART_Start_Receive_IT+0x238>)
 80080b4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d01a      	beq.n	80080f4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080c6:	e853 3f00 	ldrex	r3, [r3]
 80080ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80080cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	461a      	mov	r2, r3
 80080dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80080e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080e2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80080e6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80080e8:	e841 2300 	strex	r3, r2, [r1]
 80080ec:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80080ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1e4      	bne.n	80080be <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	3308      	adds	r3, #8
 80080fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080fe:	e853 3f00 	ldrex	r3, [r3]
 8008102:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800810a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	3308      	adds	r3, #8
 8008112:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008114:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008116:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008118:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800811a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800811c:	e841 2300 	strex	r3, r2, [r1]
 8008120:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008124:	2b00      	cmp	r3, #0
 8008126:	d1e5      	bne.n	80080f4 <UART_Start_Receive_IT+0x160>
 8008128:	e046      	b.n	80081b8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008132:	d107      	bne.n	8008144 <UART_Start_Receive_IT+0x1b0>
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d103      	bne.n	8008144 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	4a24      	ldr	r2, [pc, #144]	@ (80081d0 <UART_Start_Receive_IT+0x23c>)
 8008140:	675a      	str	r2, [r3, #116]	@ 0x74
 8008142:	e002      	b.n	800814a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	4a23      	ldr	r2, [pc, #140]	@ (80081d4 <UART_Start_Receive_IT+0x240>)
 8008148:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	691b      	ldr	r3, [r3, #16]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d019      	beq.n	8008186 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800815a:	e853 3f00 	ldrex	r3, [r3]
 800815e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008162:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008166:	677b      	str	r3, [r7, #116]	@ 0x74
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	461a      	mov	r2, r3
 800816e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008170:	637b      	str	r3, [r7, #52]	@ 0x34
 8008172:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008174:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008176:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008178:	e841 2300 	strex	r3, r2, [r1]
 800817c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800817e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008180:	2b00      	cmp	r3, #0
 8008182:	d1e6      	bne.n	8008152 <UART_Start_Receive_IT+0x1be>
 8008184:	e018      	b.n	80081b8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	e853 3f00 	ldrex	r3, [r3]
 8008192:	613b      	str	r3, [r7, #16]
   return(result);
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	f043 0320 	orr.w	r3, r3, #32
 800819a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	461a      	mov	r2, r3
 80081a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80081a4:	623b      	str	r3, [r7, #32]
 80081a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a8:	69f9      	ldr	r1, [r7, #28]
 80081aa:	6a3a      	ldr	r2, [r7, #32]
 80081ac:	e841 2300 	strex	r3, r2, [r1]
 80081b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1e6      	bne.n	8008186 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80081b8:	2300      	movs	r3, #0
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	378c      	adds	r7, #140	@ 0x8c
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr
 80081c6:	bf00      	nop
 80081c8:	080089f9 	.word	0x080089f9
 80081cc:	08008699 	.word	0x08008699
 80081d0:	080084e1 	.word	0x080084e1
 80081d4:	08008329 	.word	0x08008329

080081d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081d8:	b480      	push	{r7}
 80081da:	b095      	sub	sp, #84	@ 0x54
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081e8:	e853 3f00 	ldrex	r3, [r3]
 80081ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8008200:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008202:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008204:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008206:	e841 2300 	strex	r3, r2, [r1]
 800820a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800820c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1e6      	bne.n	80081e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3308      	adds	r3, #8
 8008218:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	e853 3f00 	ldrex	r3, [r3]
 8008220:	61fb      	str	r3, [r7, #28]
   return(result);
 8008222:	69fb      	ldr	r3, [r7, #28]
 8008224:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008228:	f023 0301 	bic.w	r3, r3, #1
 800822c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	3308      	adds	r3, #8
 8008234:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008236:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008238:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800823c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800823e:	e841 2300 	strex	r3, r2, [r1]
 8008242:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008246:	2b00      	cmp	r3, #0
 8008248:	d1e3      	bne.n	8008212 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800824e:	2b01      	cmp	r3, #1
 8008250:	d118      	bne.n	8008284 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	e853 3f00 	ldrex	r3, [r3]
 800825e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	f023 0310 	bic.w	r3, r3, #16
 8008266:	647b      	str	r3, [r7, #68]	@ 0x44
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	461a      	mov	r2, r3
 800826e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008270:	61bb      	str	r3, [r7, #24]
 8008272:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008274:	6979      	ldr	r1, [r7, #20]
 8008276:	69ba      	ldr	r2, [r7, #24]
 8008278:	e841 2300 	strex	r3, r2, [r1]
 800827c:	613b      	str	r3, [r7, #16]
   return(result);
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1e6      	bne.n	8008252 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2220      	movs	r2, #32
 8008288:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008298:	bf00      	nop
 800829a:	3754      	adds	r7, #84	@ 0x54
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2200      	movs	r2, #0
 80082be:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082c2:	68f8      	ldr	r0, [r7, #12]
 80082c4:	f7ff f99a 	bl	80075fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082c8:	bf00      	nop
 80082ca:	3710      	adds	r7, #16
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b088      	sub	sp, #32
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	e853 3f00 	ldrex	r3, [r3]
 80082e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082ec:	61fb      	str	r3, [r7, #28]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	461a      	mov	r2, r3
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	61bb      	str	r3, [r7, #24]
 80082f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fa:	6979      	ldr	r1, [r7, #20]
 80082fc:	69ba      	ldr	r2, [r7, #24]
 80082fe:	e841 2300 	strex	r3, r2, [r1]
 8008302:	613b      	str	r3, [r7, #16]
   return(result);
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1e6      	bne.n	80082d8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2220      	movs	r2, #32
 800830e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f7ff f965 	bl	80075e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800831e:	bf00      	nop
 8008320:	3720      	adds	r7, #32
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
	...

08008328 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b09c      	sub	sp, #112	@ 0x70
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008336:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008340:	2b22      	cmp	r3, #34	@ 0x22
 8008342:	f040 80be 	bne.w	80084c2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800834c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008350:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008354:	b2d9      	uxtb	r1, r3
 8008356:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800835a:	b2da      	uxtb	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008360:	400a      	ands	r2, r1
 8008362:	b2d2      	uxtb	r2, r2
 8008364:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800836a:	1c5a      	adds	r2, r3, #1
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008376:	b29b      	uxth	r3, r3
 8008378:	3b01      	subs	r3, #1
 800837a:	b29a      	uxth	r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008388:	b29b      	uxth	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	f040 80a1 	bne.w	80084d2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008398:	e853 3f00 	ldrex	r3, [r3]
 800839c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800839e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	461a      	mov	r2, r3
 80083ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80083ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80083b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80083b6:	e841 2300 	strex	r3, r2, [r1]
 80083ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80083bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1e6      	bne.n	8008390 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	3308      	adds	r3, #8
 80083c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083cc:	e853 3f00 	ldrex	r3, [r3]
 80083d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083d4:	f023 0301 	bic.w	r3, r3, #1
 80083d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	3308      	adds	r3, #8
 80083e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80083e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80083e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ea:	e841 2300 	strex	r3, r2, [r1]
 80083ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1e5      	bne.n	80083c2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2220      	movs	r2, #32
 80083fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a33      	ldr	r2, [pc, #204]	@ (80084dc <UART_RxISR_8BIT+0x1b4>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d01f      	beq.n	8008454 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800841e:	2b00      	cmp	r3, #0
 8008420:	d018      	beq.n	8008454 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842a:	e853 3f00 	ldrex	r3, [r3]
 800842e:	623b      	str	r3, [r7, #32]
   return(result);
 8008430:	6a3b      	ldr	r3, [r7, #32]
 8008432:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008436:	663b      	str	r3, [r7, #96]	@ 0x60
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	461a      	mov	r2, r3
 800843e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008440:	633b      	str	r3, [r7, #48]	@ 0x30
 8008442:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008444:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008448:	e841 2300 	strex	r3, r2, [r1]
 800844c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800844e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008450:	2b00      	cmp	r3, #0
 8008452:	d1e6      	bne.n	8008422 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008458:	2b01      	cmp	r3, #1
 800845a:	d12e      	bne.n	80084ba <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2200      	movs	r2, #0
 8008460:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	e853 3f00 	ldrex	r3, [r3]
 800846e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f023 0310 	bic.w	r3, r3, #16
 8008476:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	461a      	mov	r2, r3
 800847e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008480:	61fb      	str	r3, [r7, #28]
 8008482:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008484:	69b9      	ldr	r1, [r7, #24]
 8008486:	69fa      	ldr	r2, [r7, #28]
 8008488:	e841 2300 	strex	r3, r2, [r1]
 800848c:	617b      	str	r3, [r7, #20]
   return(result);
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1e6      	bne.n	8008462 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	69db      	ldr	r3, [r3, #28]
 800849a:	f003 0310 	and.w	r3, r3, #16
 800849e:	2b10      	cmp	r3, #16
 80084a0:	d103      	bne.n	80084aa <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2210      	movs	r2, #16
 80084a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80084b0:	4619      	mov	r1, r3
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7ff f8ac 	bl	8007610 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80084b8:	e00b      	b.n	80084d2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f7f9 fb3c 	bl	8001b38 <HAL_UART_RxCpltCallback>
}
 80084c0:	e007      	b.n	80084d2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	699a      	ldr	r2, [r3, #24]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f042 0208 	orr.w	r2, r2, #8
 80084d0:	619a      	str	r2, [r3, #24]
}
 80084d2:	bf00      	nop
 80084d4:	3770      	adds	r7, #112	@ 0x70
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	40008000 	.word	0x40008000

080084e0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b09c      	sub	sp, #112	@ 0x70
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80084ee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084f8:	2b22      	cmp	r3, #34	@ 0x22
 80084fa:	f040 80be 	bne.w	800867a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008504:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800850c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800850e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008512:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008516:	4013      	ands	r3, r2
 8008518:	b29a      	uxth	r2, r3
 800851a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800851c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008522:	1c9a      	adds	r2, r3, #2
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800852e:	b29b      	uxth	r3, r3
 8008530:	3b01      	subs	r3, #1
 8008532:	b29a      	uxth	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008540:	b29b      	uxth	r3, r3
 8008542:	2b00      	cmp	r3, #0
 8008544:	f040 80a1 	bne.w	800868a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008550:	e853 3f00 	ldrex	r3, [r3]
 8008554:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008558:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800855c:	667b      	str	r3, [r7, #100]	@ 0x64
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	461a      	mov	r2, r3
 8008564:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008566:	657b      	str	r3, [r7, #84]	@ 0x54
 8008568:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800856c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800856e:	e841 2300 	strex	r3, r2, [r1]
 8008572:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008574:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008576:	2b00      	cmp	r3, #0
 8008578:	d1e6      	bne.n	8008548 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	3308      	adds	r3, #8
 8008580:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008584:	e853 3f00 	ldrex	r3, [r3]
 8008588:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800858a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858c:	f023 0301 	bic.w	r3, r3, #1
 8008590:	663b      	str	r3, [r7, #96]	@ 0x60
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	3308      	adds	r3, #8
 8008598:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800859a:	643a      	str	r2, [r7, #64]	@ 0x40
 800859c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085a2:	e841 2300 	strex	r3, r2, [r1]
 80085a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d1e5      	bne.n	800857a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2220      	movs	r2, #32
 80085b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2200      	movs	r2, #0
 80085ba:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a33      	ldr	r2, [pc, #204]	@ (8008694 <UART_RxISR_16BIT+0x1b4>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d01f      	beq.n	800860c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d018      	beq.n	800860c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e0:	6a3b      	ldr	r3, [r7, #32]
 80085e2:	e853 3f00 	ldrex	r3, [r3]
 80085e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80085ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	461a      	mov	r2, r3
 80085f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085fa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008600:	e841 2300 	strex	r3, r2, [r1]
 8008604:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1e6      	bne.n	80085da <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008610:	2b01      	cmp	r3, #1
 8008612:	d12e      	bne.n	8008672 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	e853 3f00 	ldrex	r3, [r3]
 8008626:	60bb      	str	r3, [r7, #8]
   return(result);
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	f023 0310 	bic.w	r3, r3, #16
 800862e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	461a      	mov	r2, r3
 8008636:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008638:	61bb      	str	r3, [r7, #24]
 800863a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863c:	6979      	ldr	r1, [r7, #20]
 800863e:	69ba      	ldr	r2, [r7, #24]
 8008640:	e841 2300 	strex	r3, r2, [r1]
 8008644:	613b      	str	r3, [r7, #16]
   return(result);
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1e6      	bne.n	800861a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	69db      	ldr	r3, [r3, #28]
 8008652:	f003 0310 	and.w	r3, r3, #16
 8008656:	2b10      	cmp	r3, #16
 8008658:	d103      	bne.n	8008662 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	2210      	movs	r2, #16
 8008660:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008668:	4619      	mov	r1, r3
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f7fe ffd0 	bl	8007610 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008670:	e00b      	b.n	800868a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f7f9 fa60 	bl	8001b38 <HAL_UART_RxCpltCallback>
}
 8008678:	e007      	b.n	800868a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	699a      	ldr	r2, [r3, #24]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f042 0208 	orr.w	r2, r2, #8
 8008688:	619a      	str	r2, [r3, #24]
}
 800868a:	bf00      	nop
 800868c:	3770      	adds	r7, #112	@ 0x70
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
 8008692:	bf00      	nop
 8008694:	40008000 	.word	0x40008000

08008698 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b0ac      	sub	sp, #176	@ 0xb0
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80086a6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	69db      	ldr	r3, [r3, #28]
 80086b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086ce:	2b22      	cmp	r3, #34	@ 0x22
 80086d0:	f040 8182 	bne.w	80089d8 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80086da:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80086de:	e125      	b.n	800892c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086e6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80086ea:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80086ee:	b2d9      	uxtb	r1, r3
 80086f0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086fa:	400a      	ands	r2, r1
 80086fc:	b2d2      	uxtb	r2, r2
 80086fe:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008704:	1c5a      	adds	r2, r3, #1
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008710:	b29b      	uxth	r3, r3
 8008712:	3b01      	subs	r3, #1
 8008714:	b29a      	uxth	r2, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	69db      	ldr	r3, [r3, #28]
 8008722:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008726:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800872a:	f003 0307 	and.w	r3, r3, #7
 800872e:	2b00      	cmp	r3, #0
 8008730:	d053      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d011      	beq.n	8008762 <UART_RxISR_8BIT_FIFOEN+0xca>
 800873e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00b      	beq.n	8008762 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2201      	movs	r2, #1
 8008750:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008758:	f043 0201 	orr.w	r2, r3, #1
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008762:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008766:	f003 0302 	and.w	r3, r3, #2
 800876a:	2b00      	cmp	r3, #0
 800876c:	d011      	beq.n	8008792 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800876e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008772:	f003 0301 	and.w	r3, r3, #1
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00b      	beq.n	8008792 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2202      	movs	r2, #2
 8008780:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008788:	f043 0204 	orr.w	r2, r3, #4
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008796:	f003 0304 	and.w	r3, r3, #4
 800879a:	2b00      	cmp	r3, #0
 800879c:	d011      	beq.n	80087c2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800879e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087a2:	f003 0301 	and.w	r3, r3, #1
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00b      	beq.n	80087c2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2204      	movs	r2, #4
 80087b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b8:	f043 0202 	orr.w	r2, r3, #2
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d006      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f7fe ff15 	bl	80075fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f040 80a2 	bne.w	800892c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087f0:	e853 3f00 	ldrex	r3, [r3]
 80087f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80087f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	461a      	mov	r2, r3
 8008806:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800880a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800880c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008810:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008818:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e4      	bne.n	80087e8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	3308      	adds	r3, #8
 8008824:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008826:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008828:	e853 3f00 	ldrex	r3, [r3]
 800882c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800882e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008830:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008834:	f023 0301 	bic.w	r3, r3, #1
 8008838:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3308      	adds	r3, #8
 8008842:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008846:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008848:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800884c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800884e:	e841 2300 	strex	r3, r2, [r1]
 8008852:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008854:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1e1      	bne.n	800881e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2220      	movs	r2, #32
 800885e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a5f      	ldr	r2, [pc, #380]	@ (80089f0 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d021      	beq.n	80088bc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d01a      	beq.n	80088bc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800888e:	e853 3f00 	ldrex	r3, [r3]
 8008892:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008896:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800889a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	461a      	mov	r2, r3
 80088a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80088aa:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80088ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80088b0:	e841 2300 	strex	r3, r2, [r1]
 80088b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80088b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d1e4      	bne.n	8008886 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d130      	bne.n	8008926 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d2:	e853 3f00 	ldrex	r3, [r3]
 80088d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	f023 0310 	bic.w	r3, r3, #16
 80088de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	461a      	mov	r2, r3
 80088e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80088ee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088f4:	e841 2300 	strex	r3, r2, [r1]
 80088f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d1e4      	bne.n	80088ca <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	69db      	ldr	r3, [r3, #28]
 8008906:	f003 0310 	and.w	r3, r3, #16
 800890a:	2b10      	cmp	r3, #16
 800890c:	d103      	bne.n	8008916 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2210      	movs	r2, #16
 8008914:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800891c:	4619      	mov	r1, r3
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f7fe fe76 	bl	8007610 <HAL_UARTEx_RxEventCallback>
 8008924:	e002      	b.n	800892c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f7f9 f906 	bl	8001b38 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800892c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008930:	2b00      	cmp	r3, #0
 8008932:	d006      	beq.n	8008942 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8008934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008938:	f003 0320 	and.w	r3, r3, #32
 800893c:	2b00      	cmp	r3, #0
 800893e:	f47f aecf 	bne.w	80086e0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008948:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800894c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008950:	2b00      	cmp	r3, #0
 8008952:	d049      	beq.n	80089e8 <UART_RxISR_8BIT_FIFOEN+0x350>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800895a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800895e:	429a      	cmp	r2, r3
 8008960:	d242      	bcs.n	80089e8 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3308      	adds	r3, #8
 8008968:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	6a3b      	ldr	r3, [r7, #32]
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	61fb      	str	r3, [r7, #28]
   return(result);
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3308      	adds	r3, #8
 8008982:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008986:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008988:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800898c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800898e:	e841 2300 	strex	r3, r2, [r1]
 8008992:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1e3      	bne.n	8008962 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	4a15      	ldr	r2, [pc, #84]	@ (80089f4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800899e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	e853 3f00 	ldrex	r3, [r3]
 80089ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	f043 0320 	orr.w	r3, r3, #32
 80089b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	461a      	mov	r2, r3
 80089be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089c2:	61bb      	str	r3, [r7, #24]
 80089c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c6:	6979      	ldr	r1, [r7, #20]
 80089c8:	69ba      	ldr	r2, [r7, #24]
 80089ca:	e841 2300 	strex	r3, r2, [r1]
 80089ce:	613b      	str	r3, [r7, #16]
   return(result);
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1e4      	bne.n	80089a0 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089d6:	e007      	b.n	80089e8 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	699a      	ldr	r2, [r3, #24]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f042 0208 	orr.w	r2, r2, #8
 80089e6:	619a      	str	r2, [r3, #24]
}
 80089e8:	bf00      	nop
 80089ea:	37b0      	adds	r7, #176	@ 0xb0
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}
 80089f0:	40008000 	.word	0x40008000
 80089f4:	08008329 	.word	0x08008329

080089f8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b0ae      	sub	sp, #184	@ 0xb8
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008a06:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	69db      	ldr	r3, [r3, #28]
 8008a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	689b      	ldr	r3, [r3, #8]
 8008a24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a2e:	2b22      	cmp	r3, #34	@ 0x22
 8008a30:	f040 8186 	bne.w	8008d40 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a3a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a3e:	e129      	b.n	8008c94 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a46:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008a52:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008a56:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	b29a      	uxth	r2, r3
 8008a5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a62:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a68:	1c9a      	adds	r2, r3, #2
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a74:	b29b      	uxth	r3, r3
 8008a76:	3b01      	subs	r3, #1
 8008a78:	b29a      	uxth	r2, r3
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	69db      	ldr	r3, [r3, #28]
 8008a86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008a8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a8e:	f003 0307 	and.w	r3, r3, #7
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d053      	beq.n	8008b3e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d011      	beq.n	8008ac6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00b      	beq.n	8008ac6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008abc:	f043 0201 	orr.w	r2, r3, #1
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ac6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008aca:	f003 0302 	and.w	r3, r3, #2
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d011      	beq.n	8008af6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008ad2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d00b      	beq.n	8008af6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2202      	movs	r2, #2
 8008ae4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aec:	f043 0204 	orr.w	r2, r3, #4
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008af6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008afa:	f003 0304 	and.w	r3, r3, #4
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d011      	beq.n	8008b26 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008b02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00b      	beq.n	8008b26 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2204      	movs	r2, #4
 8008b14:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b1c:	f043 0202 	orr.w	r2, r3, #2
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d006      	beq.n	8008b3e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f7fe fd63 	bl	80075fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f040 80a4 	bne.w	8008c94 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b54:	e853 3f00 	ldrex	r3, [r3]
 8008b58:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	461a      	mov	r2, r3
 8008b6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b72:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b74:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b76:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b7a:	e841 2300 	strex	r3, r2, [r1]
 8008b7e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1e2      	bne.n	8008b4c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	3308      	adds	r3, #8
 8008b8c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b90:	e853 3f00 	ldrex	r3, [r3]
 8008b94:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b9c:	f023 0301 	bic.w	r3, r3, #1
 8008ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	3308      	adds	r3, #8
 8008baa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008bae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008bb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008bbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1e1      	bne.n	8008b86 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2220      	movs	r2, #32
 8008bc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a5f      	ldr	r2, [pc, #380]	@ (8008d58 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d021      	beq.n	8008c24 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d01a      	beq.n	8008c24 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bf6:	e853 3f00 	ldrex	r3, [r3]
 8008bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008bfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bfe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008c02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008c10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c12:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c14:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c16:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c18:	e841 2300 	strex	r3, r2, [r1]
 8008c1c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d1e4      	bne.n	8008bee <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d130      	bne.n	8008c8e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c42:	f023 0310 	bic.w	r3, r3, #16
 8008c46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008c54:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c5c:	e841 2300 	strex	r3, r2, [r1]
 8008c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1e4      	bne.n	8008c32 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	69db      	ldr	r3, [r3, #28]
 8008c6e:	f003 0310 	and.w	r3, r3, #16
 8008c72:	2b10      	cmp	r3, #16
 8008c74:	d103      	bne.n	8008c7e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2210      	movs	r2, #16
 8008c7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c84:	4619      	mov	r1, r3
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f7fe fcc2 	bl	8007610 <HAL_UARTEx_RxEventCallback>
 8008c8c:	e002      	b.n	8008c94 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f7f8 ff52 	bl	8001b38 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008c94:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d006      	beq.n	8008caa <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8008c9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ca0:	f003 0320 	and.w	r3, r3, #32
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f47f aecb 	bne.w	8008a40 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cb0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008cb4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d049      	beq.n	8008d50 <UART_RxISR_16BIT_FIFOEN+0x358>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008cc2:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	d242      	bcs.n	8008d50 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	3308      	adds	r3, #8
 8008cd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd4:	e853 3f00 	ldrex	r3, [r3]
 8008cd8:	623b      	str	r3, [r7, #32]
   return(result);
 8008cda:	6a3b      	ldr	r3, [r7, #32]
 8008cdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ce0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	3308      	adds	r3, #8
 8008cea:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008cee:	633a      	str	r2, [r7, #48]	@ 0x30
 8008cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cf6:	e841 2300 	strex	r3, r2, [r1]
 8008cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1e3      	bne.n	8008cca <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a15      	ldr	r2, [pc, #84]	@ (8008d5c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008d06:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	e853 3f00 	ldrex	r3, [r3]
 8008d14:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f043 0320 	orr.w	r3, r3, #32
 8008d1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	461a      	mov	r2, r3
 8008d26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d2a:	61fb      	str	r3, [r7, #28]
 8008d2c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2e:	69b9      	ldr	r1, [r7, #24]
 8008d30:	69fa      	ldr	r2, [r7, #28]
 8008d32:	e841 2300 	strex	r3, r2, [r1]
 8008d36:	617b      	str	r3, [r7, #20]
   return(result);
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1e4      	bne.n	8008d08 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d3e:	e007      	b.n	8008d50 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	699a      	ldr	r2, [r3, #24]
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f042 0208 	orr.w	r2, r2, #8
 8008d4e:	619a      	str	r2, [r3, #24]
}
 8008d50:	bf00      	nop
 8008d52:	37b8      	adds	r7, #184	@ 0xb8
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}
 8008d58:	40008000 	.word	0x40008000
 8008d5c:	080084e1 	.word	0x080084e1

08008d60 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008d68:	bf00      	nop
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr

08008d74 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008d7c:	bf00      	nop
 8008d7e:	370c      	adds	r7, #12
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008d90:	bf00      	nop
 8008d92:	370c      	adds	r7, #12
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b085      	sub	sp, #20
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d101      	bne.n	8008db2 <HAL_UARTEx_DisableFifoMode+0x16>
 8008dae:	2302      	movs	r3, #2
 8008db0:	e027      	b.n	8008e02 <HAL_UARTEx_DisableFifoMode+0x66>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2201      	movs	r2, #1
 8008db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2224      	movs	r2, #36	@ 0x24
 8008dbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f022 0201 	bic.w	r2, r2, #1
 8008dd8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008de0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2200      	movs	r2, #0
 8008de6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2220      	movs	r2, #32
 8008df4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3714      	adds	r7, #20
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr

08008e0e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b084      	sub	sp, #16
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
 8008e16:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d101      	bne.n	8008e26 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e22:	2302      	movs	r3, #2
 8008e24:	e02d      	b.n	8008e82 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2201      	movs	r2, #1
 8008e2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2224      	movs	r2, #36	@ 0x24
 8008e32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f022 0201 	bic.w	r2, r2, #1
 8008e4c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	683a      	ldr	r2, [r7, #0]
 8008e5e:	430a      	orrs	r2, r1
 8008e60:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f000 f850 	bl	8008f08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2220      	movs	r2, #32
 8008e74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e80:	2300      	movs	r3, #0
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	3710      	adds	r7, #16
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}

08008e8a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e8a:	b580      	push	{r7, lr}
 8008e8c:	b084      	sub	sp, #16
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
 8008e92:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d101      	bne.n	8008ea2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008e9e:	2302      	movs	r3, #2
 8008ea0:	e02d      	b.n	8008efe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2224      	movs	r2, #36	@ 0x24
 8008eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f022 0201 	bic.w	r2, r2, #1
 8008ec8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	683a      	ldr	r2, [r7, #0]
 8008eda:	430a      	orrs	r2, r1
 8008edc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 f812 	bl	8008f08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2220      	movs	r2, #32
 8008ef0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
	...

08008f08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b085      	sub	sp, #20
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d108      	bne.n	8008f2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008f28:	e031      	b.n	8008f8e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008f2a:	2308      	movs	r3, #8
 8008f2c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008f2e:	2308      	movs	r3, #8
 8008f30:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	0e5b      	lsrs	r3, r3, #25
 8008f3a:	b2db      	uxtb	r3, r3
 8008f3c:	f003 0307 	and.w	r3, r3, #7
 8008f40:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	0f5b      	lsrs	r3, r3, #29
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	f003 0307 	and.w	r3, r3, #7
 8008f50:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f52:	7bbb      	ldrb	r3, [r7, #14]
 8008f54:	7b3a      	ldrb	r2, [r7, #12]
 8008f56:	4911      	ldr	r1, [pc, #68]	@ (8008f9c <UARTEx_SetNbDataToProcess+0x94>)
 8008f58:	5c8a      	ldrb	r2, [r1, r2]
 8008f5a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008f5e:	7b3a      	ldrb	r2, [r7, #12]
 8008f60:	490f      	ldr	r1, [pc, #60]	@ (8008fa0 <UARTEx_SetNbDataToProcess+0x98>)
 8008f62:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f64:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f70:	7bfb      	ldrb	r3, [r7, #15]
 8008f72:	7b7a      	ldrb	r2, [r7, #13]
 8008f74:	4909      	ldr	r1, [pc, #36]	@ (8008f9c <UARTEx_SetNbDataToProcess+0x94>)
 8008f76:	5c8a      	ldrb	r2, [r1, r2]
 8008f78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008f7c:	7b7a      	ldrb	r2, [r7, #13]
 8008f7e:	4908      	ldr	r1, [pc, #32]	@ (8008fa0 <UARTEx_SetNbDataToProcess+0x98>)
 8008f80:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f82:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f86:	b29a      	uxth	r2, r3
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008f8e:	bf00      	nop
 8008f90:	3714      	adds	r7, #20
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	080090b0 	.word	0x080090b0
 8008fa0:	080090b8 	.word	0x080090b8

08008fa4 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b082      	sub	sp, #8
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
 8008fac:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	ed93 7a06 	vldr	s14, [r3, #24]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	edd3 7a07 	vldr	s15, [r3, #28]
 8008fba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	edd3 7a08 	vldr	s15, [r3, #32]
 8008fc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	edd3 7a06 	vldr	s15, [r3, #24]
 8008fd4:	eeb1 7a67 	vneg.f32	s14, s15
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	edd3 7a08 	vldr	s15, [r3, #32]
 8008fde:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008fe2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6a1a      	ldr	r2, [r3, #32]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d006      	beq.n	8009008 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	330c      	adds	r3, #12
 8008ffe:	220c      	movs	r2, #12
 8009000:	2100      	movs	r1, #0
 8009002:	4618      	mov	r0, r3
 8009004:	f000 f804 	bl	8009010 <memset>
  }

}
 8009008:	bf00      	nop
 800900a:	3708      	adds	r7, #8
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <memset>:
 8009010:	4402      	add	r2, r0
 8009012:	4603      	mov	r3, r0
 8009014:	4293      	cmp	r3, r2
 8009016:	d100      	bne.n	800901a <memset+0xa>
 8009018:	4770      	bx	lr
 800901a:	f803 1b01 	strb.w	r1, [r3], #1
 800901e:	e7f9      	b.n	8009014 <memset+0x4>

08009020 <__libc_init_array>:
 8009020:	b570      	push	{r4, r5, r6, lr}
 8009022:	4d0d      	ldr	r5, [pc, #52]	@ (8009058 <__libc_init_array+0x38>)
 8009024:	4c0d      	ldr	r4, [pc, #52]	@ (800905c <__libc_init_array+0x3c>)
 8009026:	1b64      	subs	r4, r4, r5
 8009028:	10a4      	asrs	r4, r4, #2
 800902a:	2600      	movs	r6, #0
 800902c:	42a6      	cmp	r6, r4
 800902e:	d109      	bne.n	8009044 <__libc_init_array+0x24>
 8009030:	4d0b      	ldr	r5, [pc, #44]	@ (8009060 <__libc_init_array+0x40>)
 8009032:	4c0c      	ldr	r4, [pc, #48]	@ (8009064 <__libc_init_array+0x44>)
 8009034:	f000 f818 	bl	8009068 <_init>
 8009038:	1b64      	subs	r4, r4, r5
 800903a:	10a4      	asrs	r4, r4, #2
 800903c:	2600      	movs	r6, #0
 800903e:	42a6      	cmp	r6, r4
 8009040:	d105      	bne.n	800904e <__libc_init_array+0x2e>
 8009042:	bd70      	pop	{r4, r5, r6, pc}
 8009044:	f855 3b04 	ldr.w	r3, [r5], #4
 8009048:	4798      	blx	r3
 800904a:	3601      	adds	r6, #1
 800904c:	e7ee      	b.n	800902c <__libc_init_array+0xc>
 800904e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009052:	4798      	blx	r3
 8009054:	3601      	adds	r6, #1
 8009056:	e7f2      	b.n	800903e <__libc_init_array+0x1e>
 8009058:	080090c8 	.word	0x080090c8
 800905c:	080090c8 	.word	0x080090c8
 8009060:	080090c8 	.word	0x080090c8
 8009064:	080090cc 	.word	0x080090cc

08009068 <_init>:
 8009068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800906a:	bf00      	nop
 800906c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800906e:	bc08      	pop	{r3}
 8009070:	469e      	mov	lr, r3
 8009072:	4770      	bx	lr

08009074 <_fini>:
 8009074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009076:	bf00      	nop
 8009078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800907a:	bc08      	pop	{r3}
 800907c:	469e      	mov	lr, r3
 800907e:	4770      	bx	lr
