{"vcs1":{"timestamp_begin":1712991426.737671214, "rt":1.32, "ut":0.28, "st":0.18}}
{"vcselab":{"timestamp_begin":1712991428.130043896, "rt":0.77, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1712991428.965489401, "rt":0.36, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712991426.183506607}
{"VCS_COMP_START_TIME": 1712991426.183506607}
{"VCS_COMP_END_TIME": 1712991430.510557786}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329804}}
{"stitch_vcselab": {"peak_mem": 215184}}
