****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : MotionEstimator
Version: L-2016.06-SP2
Date   : Sun Dec 20 17:28:06 2020
****************************************

Warning: There are 69 invalid end points for constrained paths. (UITE-416)

  Startpoint: ctl_u/count_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Last common pin: clock
  Path Group: ideal_clock1
  Path Type: max

  Point                       Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                  0.00       0.00       0.00
  clock network delay (propagated)                           0.03 *     0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)              0.00       0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                0.00       0.26 *     0.29 r
  ctl_u/S1S2mux[8] (net)         6     6.89 
  U3/A (INVX0_HVT)                                0.00       0.00 *     0.29 r
  U3/Y (INVX0_HVT)                                0.00       0.27 *     0.56 f
  n7 (net)                       8     9.52 
  ctl_u/U71/A1 (AND2X1_LVT)                       0.00       0.00 *     0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                        0.00       0.20 *     0.76 f
  ctl_u/n87 (net)                2     1.73 
  ctl_u/U3/A (NBUFFX2_HVT)                        0.00       0.00 *     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                        0.00       0.16 *     0.92 f
  ctl_u/n29 (net)                2     2.94 
  ctl_u/U100/A3 (AND3X1_LVT)                      0.00       0.00 *     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                       0.00       0.25 *     1.17 f
  ctl_u/newDist[3] (net)         9    16.64 
  ctl_u/U202/A1 (AND2X1_LVT)                      0.00       0.00 *     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                       0.00       0.15 *     1.32 f
  ctl_u/PEready[3] (net)         2     1.89 
  comp_u/U100/A (INVX0_LVT)                       0.00       0.00 *     1.32 f
  comp_u/U100/Y (INVX0_LVT)                       0.00       0.07 *     1.39 r
  comp_u/n153 (net)              3     2.35 
  comp_u/U67/A2 (AND2X1_LVT)                      0.00       0.00 *     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                       0.00       0.08 *     1.47 r
  comp_u/n23 (net)               1     0.82 
  comp_u/U99/A1 (NAND3X0_LVT)                     0.00       0.00 *     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)                      0.00       0.08 *     1.55 f
  comp_u/n159 (net)              2     1.93 
  comp_u/U163/A (INVX0_LVT)                       0.00       0.00 *     1.55 f
  comp_u/U163/Y (INVX0_LVT)                       0.00       0.17 *     1.72 r
  comp_u/n222 (net)              8     7.95 
  comp_u/U40/A2 (NAND2X0_LVT)                     0.00       0.00 *     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)                      0.00       0.08 *     1.80 f
  comp_u/n12 (net)               1     0.85 
  comp_u/U42/A1 (NAND3X0_LVT)                     0.00       0.00 *     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)                      0.00       0.09 *     1.88 r
  comp_u/n167 (net)              1     1.12 
  comp_u/U189/A3 (OR3X1_LVT)                      0.00       0.00 *     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                       0.00       0.12 *     2.01 r
  comp_u/n170 (net)              1     3.06 
  comp_u/U128/A1 (NAND2X0_LVT)                    0.00       0.00 *     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)                     0.00       0.06 *     2.07 f
  comp_u/n61 (net)               1     1.05 
  comp_u/U70/A2 (NAND2X0_LVT)                     0.00       0.00 *     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)                      0.00       0.06 *     2.13 r
  comp_u/n171 (net)              1     1.13 
  comp_u/U190/A5 (AOI221X1_LVT)                   0.00       0.00 *     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)                    0.00       0.12 *     2.25 f
  comp_u/n172 (net)              1     0.75 
  comp_u/U106/A1 (NAND3X2_LVT)                    0.00       0.00 *     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)                     0.00       0.15 *     2.40 r
  comp_u/n175 (net)              1     4.25 
  comp_u/U114/A1 (NAND2X0_LVT)                    0.00       0.00 *     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)                     0.00       0.05 *     2.45 f
  comp_u/n54 (net)               1     0.70 
  comp_u/U115/A1 (AND3X1_LVT)                     0.00       0.00 *     2.45 f
  comp_u/U115/Y (AND3X1_LVT)                      0.00       0.11 *     2.57 f
  comp_u/n112 (net)              2     1.93 
  comp_u/U235/A1 (NAND3X0_LVT)                    0.00       0.00 *     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)                     0.00       0.07 *     2.63 r
  comp_u/n231 (net)              1     0.89 
  comp_u/U236/A3 (AO22X1_LVT)                     0.00       0.00 *     2.63 r
  comp_u/U236/Y (AO22X1_LVT)                      0.00       0.09 *     2.72 r
  comp_u/n233 (net)              1     0.72 
  comp_u/U237/A5 (OA221X1_LVT)                    0.00       0.00 *     2.72 r
  comp_u/U237/Y (OA221X1_LVT)                     0.00       0.10 *     2.82 r
  comp_u/n234 (net)              1     1.17 
  comp_u/U125/A2 (OR2X1_LVT)                      0.00       0.00 *     2.82 r
  comp_u/U125/Y (OR2X1_LVT)                       0.00       0.08 *     2.90 r
  comp_u/n235 (net)              1     0.83 
  comp_u/U238/A5 (OA221X1_LVT)                    0.00       0.00 *     2.90 r
  comp_u/U238/Y (OA221X1_LVT)                     0.00       0.10 *     3.00 r
  comp_u/n236 (net)              1     1.20 
  comp_u/U3/A2 (OR2X1_LVT)                        0.00       0.00 *     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                         0.00       0.08 *     3.08 r
  comp_u/n239 (net)              2     1.41 
  comp_u/U239/A1 (AO22X1_LVT)                     0.00       0.00 *     3.08 r
  comp_u/U239/Y (AO22X1_LVT)                      0.00       0.10 *     3.18 r
  comp_u/n241 (net)              1     0.68 
  comp_u/U150/A1 (AOI21X1_LVT)                    0.00       0.00 *     3.18 r
  comp_u/U150/Y (AOI21X1_LVT)                     0.00       0.19 *     3.37 f
  comp_u/n82 (net)               6    11.64 
  comp_u/U248/S0 (MUX21X1_LVT)                    0.00       0.00 *     3.37 f
  comp_u/U248/Y (MUX21X1_LVT)                     0.00       0.19 *     3.57 f
  comp_u/n261 (net)              1     1.00 
  comp_u/U249/A2 (NAND2X0_LVT)                    0.00       0.00 *     3.57 f
  comp_u/U249/Y (NAND2X0_LVT)                     0.00       0.06 *     3.62 r
  comp_u/n135 (net)              1     1.51 
  comp_u/BestDist_reg[5]/D (DFFX1_LVT)            0.00       0.00 *     3.62 r
  data arrival time                                                     3.62

  clock ideal_clock1 (rise edge)                  0.00       3.85       3.85
  clock network delay (propagated)                           0.02 *     3.86
  clock reconvergence pessimism                              0.00       3.86
  comp_u/BestDist_reg[5]/CLK (DFFX1_LVT)                                3.86 r
  library setup time                                        -0.11 *     3.75
  data required time                                                    3.75
  -----------------------------------------------------------------------------
  data required time                                                    3.75
  data arrival time                                                    -3.62
  -----------------------------------------------------------------------------
  slack (MET)                                                           0.13


1
