$date
	Fri Feb 16 07:36:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parallel_add_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " co $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % ci $end
$scope module pfa $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % ci $end
$var wire 3 ( w [2:0] $end
$var wire 4 ) sum [3:0] $end
$var wire 1 " co $end
$scope module fa0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % ci $end
$var wire 1 , co $end
$var wire 1 - sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 ci $end
$var wire 1 1 co $end
$var wire 1 2 sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 ci $end
$var wire 1 6 co $end
$var wire 1 7 sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : ci $end
$var wire 1 " co $end
$var wire 1 ; sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
1:
19
08
07
16
15
14
03
12
11
10
1/
1.
0-
1,
1+
0*
b10 )
b111 (
b1111 '
b10 &
1%
b1111 $
b10 #
1"
b10 !
$end
#10
0:
05
06
0"
b1 (
01
07
0;
b11 !
b11 )
1-
0/
04
09
1*
0.
b1 $
b1 '
b1 #
b1 &
#20
b1 !
b1 )
02
00
b0 (
0,
0+
0*
b0 $
b0 '
b0 #
b0 &
#30
12
1;
b1010 !
b1010 )
0-
1/
19
0%
b1010 $
b1010 '
#40
