Minimum SDRAM control nets

*    output logic sdram_clk,         // Clock
*    output logic sdram_cke,         // Clock enable
	Needed for initialization

//    output logic[1:0] sdram_ba,     // Bank address
	Just ground for now

*9   output logic[11:0] sdram_a,     // Address
	Use 9 bits


//    output logic sdram_cs_,         // Chip select
	Connect to ground

*    output logic sdram_ras_,        // Row address strobe
*    output logic sdram_cas_,        // Column address strobe
*    output logic sdram_we_,         // Write enable

*    output logic sdram_ldqm,        // Low byte data mask
//    output logic sdram_udqm,        // High byte data mask
	^^^ Tie sdram_ldqm/sdram_udqm together

*9    inout logic[15:0] sdram_dq      // Data input/output
	Use 9 bits
