****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : matrix_mult_wrapper_03
Version: W-2024.09-SP5
Date   : Tue Nov 11 15:45:57 2025
****************************************


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_4_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U489/Z (BUFFD0)             0.08 +     0.75 f
  matrix_mult_group3/sys_ctrl/U376/ZN (IND2D0)            0.04 +     0.79 r
  matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_4_/CDN (DFCSNQD1)
                                                          0.00 +     0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U188/Z (BUFFD0)             0.06 +     0.33 f
  matrix_mult_group3/sys_ctrl/U225/ZN (ND2D0)             0.04 +     0.36 r
  matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_4_/SDN (DFCSNQD1)
                                                          0.00 +     0.36 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_3_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U413/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U406/Z (BUFFD1)                         0.06 +     0.65 f
  driver_0/lfsr_0/U153/ZN (ND2D0)                         0.04 +     0.69 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_3_/CDN (DFCSNQD1)     0.00 +     0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.05 +     0.23 f
  driver_0/lfsr_0/U201/ZN (ND2D0)                         0.04 +     0.27 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_3_/SDN (DFCSNQD1)     0.00 +     0.27 r
  data check setup time                                  -0.02       0.25
  data required time                                                 0.25
  ------------------------------------------------------------------------------
  data required time                                                 0.25
  data arrival time                                                 -0.69
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_49_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.55 f
  monitor_0/misr_0/U170/Z (BUFFD1)                        0.05 +     0.60 f
  monitor_0/misr_0/U150/Z (BUFFD0)                        0.07 +     0.67 f
  monitor_0/misr_0/U506/ZN (IND2D0)                       0.05 +     0.72 r
  monitor_0/misr_0/r_misr_data_reg_49_/CDN (DFCSNQD1)     0.00 +     0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U22/ZN (ND2D0)                         0.04 +     0.30 r
  monitor_0/misr_0/r_misr_data_reg_49_/SDN (DFCSNQD1)     0.00 +     0.30 r
  data check setup time                                  -0.02       0.28
  data required time                                                 0.28
  ------------------------------------------------------------------------------
  data required time                                                 0.28
  data arrival time                                                 -0.72
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_62_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.55 f
  monitor_0/misr_0/U170/Z (BUFFD1)                        0.05 +     0.60 f
  monitor_0/misr_0/U150/Z (BUFFD0)                        0.07 +     0.67 f
  monitor_0/misr_0/U445/ZN (IND2D0)                       0.04 +     0.71 r
  monitor_0/misr_0/r_misr_data_reg_62_/CDN (DFCSNQD1)     0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U10/ZN (ND2D0)                         0.04 +     0.30 r
  monitor_0/misr_0/r_misr_data_reg_62_/SDN (DFCSNQD1)     0.00 +     0.30 r
  data check setup time                                  -0.02       0.28
  data required time                                                 0.28
  ------------------------------------------------------------------------------
  data required time                                                 0.28
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_64_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U430/Z (BUFFD0)                         0.10 +     0.60 f
  driver_0/lfsr_0/U420/Z (BUFFD1)                         0.08 +     0.68 f
  driver_0/lfsr_0/U40/ZN (ND2D0)                          0.04 +     0.72 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_64_/CDN (DFCSNQD1)
                                                          0.00 +     0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U179/ZN (ND2D0)                         0.05 +     0.31 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_64_/SDN (DFCSNQD1)
                                                          0.00 +     0.31 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.72
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_3_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U72/Z (BUFFD1)                         0.05 +     0.61 f
  monitor_0/misr_0/U166/Z (BUFFD1)                        0.05 +     0.66 f
  monitor_0/misr_0/U450/ZN (IND2D0)                       0.04 +     0.71 r
  monitor_0/misr_0/r_misr_data_reg_3_/CDN (DFCSNQD1)      0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.06 +     0.25 f
  monitor_0/misr_0/U25/ZN (ND2D0)                         0.05 +     0.31 r
  monitor_0/misr_0/r_misr_data_reg_3_/SDN (DFCSNQD1)      0.00 +     0.31 r
  data check setup time                                  -0.02       0.28
  data required time                                                 0.28
  ------------------------------------------------------------------------------
  data required time                                                 0.28
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_1_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U489/Z (BUFFD0)             0.08 +     0.75 f
  matrix_mult_group3/sys_ctrl/U356/ZN (IND2D0)            0.04 +     0.79 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_1_/CDN (DFCSNQD1)
                                                          0.00 +     0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.10 +     0.27 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.08 +     0.35 f
  matrix_mult_group3/sys_ctrl/U232/ZN (ND2D0)             0.04 +     0.39 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_1_/SDN (DFCSNQD1)
                                                          0.00 +     0.39 r
  data check setup time                                  -0.02       0.37
  data required time                                                 0.37
  ------------------------------------------------------------------------------
  data required time                                                 0.37
  data arrival time                                                 -0.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_23_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.06 +     0.47 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.06 +     0.53 f
  monitor_0/misr_0/U92/Z (BUFFD0)                         0.05 +     0.58 f
  monitor_0/misr_0/U178/Z (BUFFD0)                        0.06 +     0.64 f
  monitor_0/misr_0/U462/ZN (IND2D0)                       0.04 +     0.68 r
  monitor_0/misr_0/r_misr_data_reg_23_/CDN (DFCSNQD1)     0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.05 +     0.25 f
  monitor_0/misr_0/U73/ZN (ND2D0)                         0.04 +     0.29 r
  monitor_0/misr_0/r_misr_data_reg_23_/SDN (DFCSNQD1)     0.00 +     0.29 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_27_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.06 +     0.47 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.06 +     0.53 f
  monitor_0/misr_0/U92/Z (BUFFD0)                         0.05 +     0.58 f
  monitor_0/misr_0/U178/Z (BUFFD0)                        0.06 +     0.64 f
  monitor_0/misr_0/U467/ZN (IND2D0)                       0.04 +     0.68 r
  monitor_0/misr_0/r_misr_data_reg_27_/CDN (DFCSNQD1)     0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.05 +     0.25 f
  monitor_0/misr_0/U66/ZN (ND2D0)                         0.04 +     0.29 r
  monitor_0/misr_0/r_misr_data_reg_27_/SDN (DFCSNQD1)     0.00 +     0.29 r
  data check setup time                                  -0.02       0.27
  data required time                                                 0.27
  ------------------------------------------------------------------------------
  data required time                                                 0.27
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_4_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U72/Z (BUFFD1)                         0.05 +     0.61 f
  monitor_0/misr_0/U466/ZN (IND2D0)                       0.04 +     0.66 r
  monitor_0/misr_0/r_misr_data_reg_4_/CDN (DFCSNQD1)      0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.06 +     0.16 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.22 f
  monitor_0/misr_0/U33/ZN (ND2D0)                         0.05 +     0.27 r
  monitor_0/misr_0/r_misr_data_reg_4_/SDN (DFCSNQD1)      0.00 +     0.27 r
  data check setup time                                  -0.02       0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_9_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U72/Z (BUFFD1)                         0.05 +     0.61 f
  monitor_0/misr_0/U166/Z (BUFFD1)                        0.05 +     0.66 f
  monitor_0/misr_0/U469/ZN (IND2D0)                       0.03 +     0.70 r
  monitor_0/misr_0/r_misr_data_reg_9_/CDN (DFCSNQD1)      0.00 +     0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U87/ZN (ND2D0)                         0.05 +     0.32 r
  monitor_0/misr_0/r_misr_data_reg_9_/SDN (DFCSNQD1)      0.00 +     0.32 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.70
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_5_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U489/Z (BUFFD0)             0.08 +     0.75 f
  matrix_mult_group3/sys_ctrl/U378/ZN (IND2D0)            0.04 +     0.79 r
  matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_5_/CDN (DFCSNQD1)
                                                          0.00 +     0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U328/Z (BUFFD1)             0.06 +     0.33 f
  matrix_mult_group3/sys_ctrl/U283/Z (BUFFD1)             0.05 +     0.38 f
  matrix_mult_group3/sys_ctrl/U229/ZN (ND2D0)             0.03 +     0.41 r
  matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_5_/SDN (DFCSNQD1)
                                                          0.00 +     0.41 r
  data check setup time                                  -0.02       0.39
  data required time                                                 0.39
  ------------------------------------------------------------------------------
  data required time                                                 0.39
  data arrival time                                                 -0.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_6_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U512/Z (BUFFD1)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U487/Z (BUFFD0)             0.07 +     0.63 f
  matrix_mult_group3/sys_ctrl/U370/ZN (IND2D0)            0.04 +     0.68 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_6_/CDN (DFCSNQD1)
                                                          0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U242/ZN (ND2D0)             0.04 +     0.31 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_6_/SDN (DFCSNQD1)
                                                          0.00 +     0.31 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_7_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U512/Z (BUFFD1)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U487/Z (BUFFD0)             0.07 +     0.63 f
  matrix_mult_group3/sys_ctrl/U359/ZN (IND2D0)            0.05 +     0.68 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_7_/CDN (DFCSNQD1)
                                                          0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U240/ZN (ND2D0)             0.04 +     0.31 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_7_/SDN (DFCSNQD1)
                                                          0.00 +     0.31 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_51_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.07 +     0.54 f
  driver_0/lfsr_0/U393/Z (BUFFD0)                         0.07 +     0.61 f
  driver_0/lfsr_0/U50/ZN (ND2D0)                          0.05 +     0.66 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_51_/CDN (DFCSNQD1)
                                                          0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U229/ZN (ND2D0)                         0.04 +     0.29 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_51_/SDN (DFCSNQD1)
                                                          0.00 +     0.29 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_2_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U413/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U406/Z (BUFFD1)                         0.06 +     0.65 f
  driver_0/lfsr_0/U137/ZN (ND2D0)                         0.04 +     0.68 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_2_/CDN (DFCSNQD1)     0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.05 +     0.23 f
  driver_0/lfsr_0/U43/Z (BUFFD0)                          0.05 +     0.29 f
  driver_0/lfsr_0/U190/ZN (ND2D0)                         0.03 +     0.32 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_2_/SDN (DFCSNQD1)     0.00 +     0.32 r
  data check setup time                                  -0.02       0.30
  data required time                                                 0.30
  ------------------------------------------------------------------------------
  data required time                                                 0.30
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_12_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U413/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U406/Z (BUFFD1)                         0.06 +     0.65 f
  driver_0/lfsr_0/U147/ZN (ND2D0)                         0.04 +     0.68 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_12_/CDN (DFCSNQD1)
                                                          0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.05 +     0.23 f
  driver_0/lfsr_0/U43/Z (BUFFD0)                          0.05 +     0.29 f
  driver_0/lfsr_0/U181/ZN (ND2D0)                         0.03 +     0.32 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_12_/SDN (DFCSNQD1)
                                                          0.00 +     0.32 r
  data check setup time                                  -0.02       0.30
  data required time                                                 0.30
  ------------------------------------------------------------------------------
  data required time                                                 0.30
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_51_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.55 f
  monitor_0/misr_0/U170/Z (BUFFD1)                        0.05 +     0.60 f
  monitor_0/misr_0/U150/Z (BUFFD0)                        0.07 +     0.67 f
  monitor_0/misr_0/U509/ZN (IND2D0)                       0.04 +     0.71 r
  monitor_0/misr_0/r_misr_data_reg_51_/CDN (DFCSNQD1)     0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.32 f
  monitor_0/misr_0/U30/ZN (ND2D0)                         0.04 +     0.35 r
  monitor_0/misr_0/r_misr_data_reg_51_/SDN (DFCSNQD1)     0.00 +     0.35 r
  data check setup time                                  -0.02       0.33
  data required time                                                 0.33
  ------------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_63_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U430/Z (BUFFD0)                         0.10 +     0.60 f
  driver_0/lfsr_0/U420/Z (BUFFD1)                         0.08 +     0.68 f
  driver_0/lfsr_0/U10/ZN (ND2D0)                          0.04 +     0.72 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_63_/CDN (DFCSNQD1)
                                                          0.00 +     0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U76/Z (CKBD0)                           0.06 +     0.32 f
  driver_0/lfsr_0/U167/ZN (ND2D0)                         0.03 +     0.35 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_63_/SDN (DFCSNQD1)
                                                          0.00 +     0.35 r
  data check setup time                                  -0.02       0.33
  data required time                                                 0.33
  ------------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.72
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_53_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.07 +     0.54 f
  driver_0/lfsr_0/U393/Z (BUFFD0)                         0.07 +     0.61 f
  driver_0/lfsr_0/U18/ZN (ND2D0)                          0.04 +     0.65 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_53_/CDN (DFCSNQD1)
                                                          0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U170/ZN (ND2D0)                         0.04 +     0.29 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_53_/SDN (DFCSNQD1)
                                                          0.00 +     0.29 r
  data check setup time                                  -0.02       0.27
  data required time                                                 0.27
  ------------------------------------------------------------------------------
  data required time                                                 0.27
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_35_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U430/Z (BUFFD0)                         0.10 +     0.60 f
  driver_0/lfsr_0/U420/Z (BUFFD1)                         0.08 +     0.68 f
  driver_0/lfsr_0/U91/ZN (ND2D0)                          0.04 +     0.72 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_35_/CDN (DFCSNQD1)
                                                          0.00 +     0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U81/Z (BUFFD0)                          0.07 +     0.33 f
  driver_0/lfsr_0/U214/ZN (ND2D0)                         0.04 +     0.37 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_35_/SDN (DFCSNQD1)
                                                          0.00 +     0.37 r
  data check setup time                                  -0.02       0.35
  data required time                                                 0.35
  ------------------------------------------------------------------------------
  data required time                                                 0.35
  data arrival time                                                 -0.72
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_40_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.07 +     0.38 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.45 f
  monitor_0/misr_0/U211/Z (BUFFD1)                        0.06 +     0.51 f
  monitor_0/misr_0/U205/Z (BUFFD0)                        0.06 +     0.57 f
  monitor_0/misr_0/U496/ZN (IND2D0)                       0.04 +     0.61 r
  monitor_0/misr_0/r_misr_data_reg_40_/CDN (DFCSNQD1)     0.00 +     0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.06 +     0.16 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.22 f
  monitor_0/misr_0/U49/ZN (ND2D0)                         0.04 +     0.26 r
  monitor_0/misr_0/r_misr_data_reg_40_/SDN (DFCSNQD1)     0.00 +     0.26 r
  data check setup time                                  -0.02       0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.61
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_31_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U49/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U87/Z (BUFFD0)                          0.06 +     0.53 f
  driver_0/lfsr_0/U409/Z (CKBD0)                          0.06 +     0.59 f
  driver_0/lfsr_0/U101/ZN (ND2D0)                         0.04 +     0.63 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_31_/CDN (DFCSNQD1)
                                                          0.00 +     0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U49/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U209/ZN (ND2D0)                         0.04 +     0.28 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_31_/SDN (DFCSNQD1)
                                                          0.00 +     0.28 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.63
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_22_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.06 +     0.47 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.06 +     0.53 f
  monitor_0/misr_0/U92/Z (BUFFD0)                         0.05 +     0.58 f
  monitor_0/misr_0/U178/Z (BUFFD0)                        0.06 +     0.64 f
  monitor_0/misr_0/U461/ZN (IND2D0)                       0.04 +     0.68 r
  monitor_0/misr_0/r_misr_data_reg_22_/CDN (DFCSNQD1)     0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.05 +     0.25 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.05 +     0.30 f
  monitor_0/misr_0/U74/ZN (ND2D0)                         0.03 +     0.33 r
  monitor_0/misr_0/r_misr_data_reg_22_/SDN (DFCSNQD1)     0.00 +     0.33 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_30_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U49/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U87/Z (BUFFD0)                          0.06 +     0.53 f
  driver_0/lfsr_0/U409/Z (CKBD0)                          0.06 +     0.59 f
  driver_0/lfsr_0/U104/ZN (ND2D0)                         0.04 +     0.63 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_30_/CDN (DFCSNQD1)
                                                          0.00 +     0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U49/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U193/ZN (ND2D0)                         0.04 +     0.28 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_30_/SDN (DFCSNQD1)
                                                          0.00 +     0.28 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.63
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_56_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U93/Z (CKBD0)                          0.06 +     0.55 f
  monitor_0/misr_0/U153/Z (BUFFD1)                        0.06 +     0.61 f
  monitor_0/misr_0/U515/ZN (IND2D0)                       0.04 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_56_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U15/ZN (ND2D0)                         0.04 +     0.30 r
  monitor_0/misr_0/r_misr_data_reg_56_/SDN (DFCSNQD1)     0.00 +     0.30 r
  data check setup time                                  -0.02       0.28
  data required time                                                 0.28
  ------------------------------------------------------------------------------
  data required time                                                 0.28
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_28_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U49/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U87/Z (BUFFD0)                          0.06 +     0.53 f
  driver_0/lfsr_0/U409/Z (CKBD0)                          0.06 +     0.59 f
  driver_0/lfsr_0/U108/ZN (ND2D0)                         0.04 +     0.63 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_28_/CDN (DFCSNQD1)
                                                          0.00 +     0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U49/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U210/ZN (ND2D0)                         0.04 +     0.28 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_28_/SDN (DFCSNQD1)
                                                          0.00 +     0.28 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.63
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_27_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U427/Z (BUFFD1)                         0.06 +     0.53 f
  driver_0/lfsr_0/U414/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U111/ZN (ND2D0)                         0.04 +     0.63 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_27_/CDN (DFCSNQD1)
                                                          0.00 +     0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U49/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U205/ZN (ND2D0)                         0.04 +     0.28 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_27_/SDN (DFCSNQD1)
                                                          0.00 +     0.28 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.63
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_29_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U427/Z (BUFFD1)                         0.06 +     0.53 f
  driver_0/lfsr_0/U414/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U106/ZN (ND2D0)                         0.04 +     0.63 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_29_/CDN (DFCSNQD1)
                                                          0.00 +     0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U49/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U207/ZN (ND2D0)                         0.04 +     0.28 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_29_/SDN (DFCSNQD1)
                                                          0.00 +     0.28 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.63
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_29_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.06 +     0.47 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.06 +     0.53 f
  monitor_0/misr_0/U92/Z (BUFFD0)                         0.05 +     0.58 f
  monitor_0/misr_0/U178/Z (BUFFD0)                        0.06 +     0.64 f
  monitor_0/misr_0/U486/ZN (IND2D0)                       0.04 +     0.68 r
  monitor_0/misr_0/r_misr_data_reg_29_/CDN (DFCSNQD1)     0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.05 +     0.25 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.05 +     0.30 f
  monitor_0/misr_0/U64/ZN (ND2D0)                         0.04 +     0.34 r
  monitor_0/misr_0/r_misr_data_reg_29_/SDN (DFCSNQD1)     0.00 +     0.34 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_43_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U81/Z (BUFFD0)                          0.07 +     0.57 f
  driver_0/lfsr_0/U407/Z (BUFFD1)                         0.06 +     0.62 f
  driver_0/lfsr_0/U71/ZN (ND2D0)                          0.03 +     0.66 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_43_/CDN (DFCSNQD1)
                                                          0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U221/ZN (ND2D0)                         0.05 +     0.32 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_43_/SDN (DFCSNQD1)
                                                          0.00 +     0.32 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_25_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.06 +     0.47 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.06 +     0.53 f
  monitor_0/misr_0/U92/Z (BUFFD0)                         0.05 +     0.58 f
  monitor_0/misr_0/U178/Z (BUFFD0)                        0.06 +     0.64 f
  monitor_0/misr_0/U465/ZN (IND2D0)                       0.04 +     0.67 r
  monitor_0/misr_0/r_misr_data_reg_25_/CDN (DFCSNQD1)     0.00 +     0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.05 +     0.25 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.05 +     0.30 f
  monitor_0/misr_0/U68/ZN (ND2D0)                         0.03 +     0.33 r
  monitor_0/misr_0/r_misr_data_reg_25_/SDN (DFCSNQD1)     0.00 +     0.33 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.67
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_6_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U489/Z (BUFFD0)             0.08 +     0.75 f
  matrix_mult_group3/sys_ctrl/U210/ZN (ND2D0)             0.05 +     0.79 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_6_/CDN (DFCSNQD1)
                                                          0.00 +     0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.10 +     0.27 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.08 +     0.35 f
  matrix_mult_group3/sys_ctrl/U475/Z (BUFFD0)             0.07 +     0.42 f
  matrix_mult_group3/sys_ctrl/U217/ZN (ND2D0)             0.04 +     0.46 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_6_/SDN (DFCSNQD1)
                                                          0.00 +     0.46 r
  data check setup time                                  -0.02       0.43
  data required time                                                 0.43
  ------------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_59_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.55 f
  monitor_0/misr_0/U170/Z (BUFFD1)                        0.05 +     0.60 f
  monitor_0/misr_0/U518/ZN (IND2D0)                       0.04 +     0.64 r
  monitor_0/misr_0/r_misr_data_reg_59_/CDN (DFCSNQD1)     0.00 +     0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U27/ZN (ND2D0)                         0.05 +     0.31 r
  monitor_0/misr_0/r_misr_data_reg_59_/SDN (DFCSNQD1)     0.00 +     0.31 r
  data check setup time                                  -0.02       0.28
  data required time                                                 0.28
  ------------------------------------------------------------------------------
  data required time                                                 0.28
  data arrival time                                                 -0.64
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_23_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U427/Z (BUFFD1)                         0.06 +     0.53 f
  driver_0/lfsr_0/U414/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U45/ZN (ND2D0)                          0.03 +     0.63 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_23_/CDN (DFCSNQD1)
                                                          0.00 +     0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U197/ZN (ND2D0)                         0.04 +     0.29 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_23_/SDN (DFCSNQD1)
                                                          0.00 +     0.29 r
  data check setup time                                  -0.02       0.27
  data required time                                                 0.27
  ------------------------------------------------------------------------------
  data required time                                                 0.27
  data arrival time                                                 -0.63
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_42_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U430/Z (BUFFD0)                         0.10 +     0.60 f
  driver_0/lfsr_0/U75/ZN (ND2D0)                          0.05 +     0.65 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_42_/CDN (DFCSNQD1)
                                                          0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U220/ZN (ND2D0)                         0.05 +     0.31 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_42_/SDN (DFCSNQD1)
                                                          0.00 +     0.31 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_5_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U489/Z (BUFFD0)             0.08 +     0.75 f
  matrix_mult_group3/sys_ctrl/U212/ZN (ND2D0)             0.04 +     0.79 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_5_/CDN (DFCSNQD1)
                                                          0.00 +     0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.10 +     0.27 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.08 +     0.35 f
  matrix_mult_group3/sys_ctrl/U475/Z (BUFFD0)             0.07 +     0.42 f
  matrix_mult_group3/sys_ctrl/U216/ZN (ND2D0)             0.04 +     0.46 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_5_/SDN (DFCSNQD1)
                                                          0.00 +     0.46 r
  data check setup time                                  -0.02       0.43
  data required time                                                 0.43
  ------------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_35_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U154/Z (BUFFD1)                        0.05 +     0.62 f
  monitor_0/misr_0/U476/ZN (IND2D0)                       0.04 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_35_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U56/ZN (ND2D0)                         0.05 +     0.32 r
  monitor_0/misr_0/r_misr_data_reg_35_/SDN (DFCSNQD1)     0.00 +     0.32 r
  data check setup time                                  -0.02       0.30
  data required time                                                 0.30
  ------------------------------------------------------------------------------
  data required time                                                 0.30
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_5_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U72/Z (BUFFD1)                         0.05 +     0.61 f
  monitor_0/misr_0/U166/Z (BUFFD1)                        0.05 +     0.66 f
  monitor_0/misr_0/U460/ZN (IND2D0)                       0.04 +     0.70 r
  monitor_0/misr_0/r_misr_data_reg_5_/CDN (DFCSNQD1)      0.00 +     0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U131/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U23/ZN (ND2D0)                         0.04 +     0.37 r
  monitor_0/misr_0/r_misr_data_reg_5_/SDN (DFCSNQD1)      0.00 +     0.37 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.70
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_7_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U72/Z (BUFFD1)                         0.05 +     0.61 f
  monitor_0/misr_0/U166/Z (BUFFD1)                        0.05 +     0.66 f
  monitor_0/misr_0/U449/ZN (IND2D0)                       0.04 +     0.70 r
  monitor_0/misr_0/r_misr_data_reg_7_/CDN (DFCSNQD1)      0.00 +     0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U131/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U39/ZN (ND2D0)                         0.04 +     0.37 r
  monitor_0/misr_0/r_misr_data_reg_7_/SDN (DFCSNQD1)      0.00 +     0.37 r
  data check setup time                                  -0.02       0.35
  data required time                                                 0.35
  ------------------------------------------------------------------------------
  data required time                                                 0.35
  data arrival time                                                 -0.70
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_2_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U489/Z (BUFFD0)             0.08 +     0.75 f
  matrix_mult_group3/sys_ctrl/U207/ZN (ND2D0)             0.04 +     0.79 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_2_/CDN (DFCSNQD1)
                                                          0.00 +     0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.10 +     0.27 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.08 +     0.35 f
  matrix_mult_group3/sys_ctrl/U475/Z (BUFFD0)             0.07 +     0.42 f
  matrix_mult_group3/sys_ctrl/U235/ZN (ND2D0)             0.04 +     0.46 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_2_/SDN (DFCSNQD1)
                                                          0.00 +     0.46 r
  data check setup time                                  -0.02       0.44
  data required time                                                 0.44
  ------------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_5_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U188/Z (BUFFD0)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U360/Z (BUFFD0)             0.07 +     0.64 f
  matrix_mult_group3/sys_ctrl/U369/ZN (IND2D0)            0.05 +     0.69 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_5_/CDN (DFCSNQD1)
                                                          0.00 +     0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U512/Z (BUFFD1)             0.06 +     0.33 f
  matrix_mult_group3/sys_ctrl/U243/ZN (ND2D0)             0.03 +     0.36 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_5_/SDN (DFCSNQD1)
                                                          0.00 +     0.36 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.69
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_34_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U428/Z (BUFFD1)                         0.06 +     0.54 f
  driver_0/lfsr_0/U418/Z (BUFFD0)                         0.08 +     0.62 f
  driver_0/lfsr_0/U93/ZN (ND2D0)                          0.05 +     0.67 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_34_/CDN (DFCSNQD1)
                                                          0.00 +     0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.06 +     0.31 f
  driver_0/lfsr_0/U213/ZN (ND2D0)                         0.03 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_34_/SDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.67
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_58_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U428/Z (BUFFD1)                         0.06 +     0.54 f
  driver_0/lfsr_0/U418/Z (BUFFD0)                         0.08 +     0.62 f
  driver_0/lfsr_0/U30/ZN (ND2D0)                          0.05 +     0.66 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_58_/CDN (DFCSNQD1)
                                                          0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U73/Z (BUFFD1)                          0.06 +     0.30 f
  driver_0/lfsr_0/U176/ZN (ND2D0)                         0.03 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_58_/SDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_2_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U188/Z (BUFFD0)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U360/Z (BUFFD0)             0.07 +     0.64 f
  matrix_mult_group3/sys_ctrl/U366/ZN (IND2D0)            0.06 +     0.70 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_2_/CDN (DFCSNQD1)
                                                          0.00 +     0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U328/Z (BUFFD1)             0.06 +     0.33 f
  matrix_mult_group3/sys_ctrl/U245/ZN (ND2D0)             0.04 +     0.37 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_2_/SDN (DFCSNQD1)
                                                          0.00 +     0.37 r
  data check setup time                                  -0.02       0.35
  data required time                                                 0.35
  ------------------------------------------------------------------------------
  data required time                                                 0.35
  data arrival time                                                 -0.70
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_49_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U428/Z (BUFFD1)                         0.06 +     0.54 f
  driver_0/lfsr_0/U418/Z (BUFFD0)                         0.08 +     0.62 f
  driver_0/lfsr_0/U54/ZN (ND2D0)                          0.05 +     0.66 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_49_/CDN (DFCSNQD1)
                                                          0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.06 +     0.31 f
  driver_0/lfsr_0/U227/ZN (ND2D0)                         0.03 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_49_/SDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_32_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.07 +     0.48 f
  monitor_0/misr_0/U200/Z (BUFFD1)                        0.07 +     0.55 f
  monitor_0/misr_0/U196/Z (BUFFD1)                        0.06 +     0.61 f
  monitor_0/misr_0/U474/ZN (IND2D0)                       0.04 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_32_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.05 +     0.25 f
  monitor_0/misr_0/U184/Z (BUFFD1)                        0.05 +     0.30 f
  monitor_0/misr_0/U60/ZN (ND2D0)                         0.03 +     0.33 r
  monitor_0/misr_0/r_misr_data_reg_32_/SDN (DFCSNQD1)     0.00 +     0.33 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_17_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U413/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U406/Z (BUFFD1)                         0.06 +     0.65 f
  driver_0/lfsr_0/U134/ZN (ND2D0)                         0.04 +     0.68 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_17_/CDN (DFCSNQD1)
                                                          0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U381/Z (BUFFD0)                         0.07 +     0.32 f
  driver_0/lfsr_0/U189/ZN (ND2D0)                         0.04 +     0.36 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_17_/SDN (DFCSNQD1)
                                                          0.00 +     0.36 r
  data check setup time                                  -0.02       0.33
  data required time                                                 0.33
  ------------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_8_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U188/Z (BUFFD0)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U360/Z (BUFFD0)             0.07 +     0.64 f
  matrix_mult_group3/sys_ctrl/U371/ZN (IND2D0)            0.05 +     0.68 r
  matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_8_/CDN (DFCSNQD1)
                                                          0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U188/Z (BUFFD0)             0.06 +     0.33 f
  matrix_mult_group3/sys_ctrl/U238/ZN (ND2D0)             0.03 +     0.36 r
  matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_8_/SDN (DFCSNQD1)
                                                          0.00 +     0.36 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_1_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U512/Z (BUFFD1)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U487/Z (BUFFD0)             0.07 +     0.63 f
  matrix_mult_group3/sys_ctrl/U357/ZN (IND2D0)            0.05 +     0.68 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_1_/CDN (DFCSNQD1)
                                                          0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U328/Z (BUFFD1)             0.06 +     0.33 f
  matrix_mult_group3/sys_ctrl/U236/ZN (ND2D0)             0.03 +     0.36 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_1_/SDN (DFCSNQD1)
                                                          0.00 +     0.36 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_0_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U214/ZN (ND2D0)             0.04 +     0.71 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_0_/CDN (DFCSNQD1)
                                                          0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.10 +     0.27 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.08 +     0.35 f
  matrix_mult_group3/sys_ctrl/U233/ZN (ND2D0)             0.04 +     0.39 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_0_/SDN (DFCSNQD1)
                                                          0.00 +     0.39 r
  data check setup time                                  -0.02       0.37
  data required time                                                 0.37
  ------------------------------------------------------------------------------
  data required time                                                 0.37
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_58_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.55 f
  monitor_0/misr_0/U170/Z (BUFFD1)                        0.05 +     0.60 f
  monitor_0/misr_0/U150/Z (BUFFD0)                        0.07 +     0.67 f
  monitor_0/misr_0/U517/ZN (IND2D0)                       0.04 +     0.71 r
  monitor_0/misr_0/r_misr_data_reg_58_/CDN (DFCSNQD1)     0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.32 f
  monitor_0/misr_0/U127/Z (CKBD0)                         0.04 +     0.36 f
  monitor_0/misr_0/U17/ZN (ND2D0)                         0.03 +     0.39 r
  monitor_0/misr_0/r_misr_data_reg_58_/SDN (DFCSNQD1)     0.00 +     0.39 r
  data check setup time                                  -0.02       0.37
  data required time                                                 0.37
  ------------------------------------------------------------------------------
  data required time                                                 0.37
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_3_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U512/Z (BUFFD1)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U487/Z (BUFFD0)             0.07 +     0.63 f
  matrix_mult_group3/sys_ctrl/U367/ZN (IND2D0)            0.04 +     0.68 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_3_/CDN (DFCSNQD1)
                                                          0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U328/Z (BUFFD1)             0.06 +     0.33 f
  matrix_mult_group3/sys_ctrl/U244/ZN (ND2D0)             0.03 +     0.36 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_3_/SDN (DFCSNQD1)
                                                          0.00 +     0.36 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_7_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U363/ZN (IND2D0)            0.04 +     0.71 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_7_/CDN (DFCSNQD1)
                                                          0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.10 +     0.27 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.08 +     0.35 f
  matrix_mult_group3/sys_ctrl/U234/ZN (ND2D0)             0.04 +     0.39 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_7_/SDN (DFCSNQD1)
                                                          0.00 +     0.39 r
  data check setup time                                  -0.02       0.37
  data required time                                                 0.37
  ------------------------------------------------------------------------------
  data required time                                                 0.37
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_25_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U381/Z (BUFFD0)                         0.08 +     0.55 f
  driver_0/lfsr_0/U115/ZN (ND2D0)                         0.05 +     0.60 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_25_/CDN (DFCSNQD1)
                                                          0.00 +     0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U202/ZN (ND2D0)                         0.04 +     0.28 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_25_/SDN (DFCSNQD1)
                                                          0.00 +     0.28 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.60
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_54_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.07 +     0.54 f
  driver_0/lfsr_0/U393/Z (BUFFD0)                         0.07 +     0.61 f
  driver_0/lfsr_0/U16/ZN (ND2D0)                          0.04 +     0.65 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_54_/CDN (DFCSNQD1)
                                                          0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U73/Z (BUFFD1)                          0.06 +     0.30 f
  driver_0/lfsr_0/U171/ZN (ND2D0)                         0.03 +     0.33 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_54_/SDN (DFCSNQD1)
                                                          0.00 +     0.33 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_8_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.07 +     0.48 f
  monitor_0/misr_0/U189/Z (BUFFD1)                        0.06 +     0.55 f
  monitor_0/misr_0/U181/Z (BUFFD1)                        0.05 +     0.60 f
  monitor_0/misr_0/U453/ZN (IND2D0)                       0.03 +     0.64 r
  monitor_0/misr_0/r_misr_data_reg_8_/CDN (DFCSNQD1)      0.00 +     0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U34/ZN (ND2D0)                         0.05 +     0.32 r
  monitor_0/misr_0/r_misr_data_reg_8_/SDN (DFCSNQD1)      0.00 +     0.32 r
  data check setup time                                  -0.02       0.30
  data required time                                                 0.30
  ------------------------------------------------------------------------------
  data required time                                                 0.30
  data arrival time                                                 -0.64
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_3_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.11 +     0.50 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.09 +     0.59 f
  matrix_mult_group3/sys_ctrl/U511/Z (BUFFD0)             0.08 +     0.67 f
  matrix_mult_group3/sys_ctrl/U358/ZN (IND2D0)            0.04 +     0.71 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_3_/CDN (DFCSNQD1)
                                                          0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U120/Z (BUFFD1)             0.10 +     0.27 r
  matrix_mult_group3/sys_ctrl/U143/ZN (INVD0)             0.08 +     0.35 f
  matrix_mult_group3/sys_ctrl/U239/ZN (ND2D0)             0.04 +     0.39 r
  matrix_mult_group3/sys_ctrl/wb_mem_addr_o_reg_3_/SDN (DFCSNQD1)
                                                          0.00 +     0.39 r
  data check setup time                                  -0.02       0.37
  data required time                                                 0.37
  ------------------------------------------------------------------------------
  data required time                                                 0.37
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_45_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U430/Z (BUFFD0)                         0.10 +     0.60 f
  driver_0/lfsr_0/U420/Z (BUFFD1)                         0.08 +     0.68 f
  driver_0/lfsr_0/U67/ZN (ND2D0)                          0.05 +     0.72 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_45_/CDN (DFCSNQD1)
                                                          0.00 +     0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U81/Z (BUFFD0)                          0.07 +     0.33 f
  driver_0/lfsr_0/U407/Z (BUFFD1)                         0.05 +     0.38 f
  driver_0/lfsr_0/U223/ZN (ND2D0)                         0.03 +     0.41 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_45_/SDN (DFCSNQD1)
                                                          0.00 +     0.41 r
  data check setup time                                  -0.02       0.39
  data required time                                                 0.39
  ------------------------------------------------------------------------------
  data required time                                                 0.39
  data arrival time                                                 -0.72
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_19_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U381/Z (BUFFD0)                         0.08 +     0.55 f
  driver_0/lfsr_0/U130/ZN (ND2D0)                         0.04 +     0.59 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_19_/CDN (DFCSNQD1)
                                                          0.00 +     0.59 r
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U183/ZN (ND2D0)                         0.04 +     0.28 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_19_/SDN (DFCSNQD1)
                                                          0.00 +     0.28 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.59
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_47_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.07 +     0.54 f
  driver_0/lfsr_0/U393/Z (BUFFD0)                         0.07 +     0.61 f
  driver_0/lfsr_0/U62/ZN (ND2D0)                          0.04 +     0.65 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_47_/CDN (DFCSNQD1)
                                                          0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.06 +     0.31 f
  driver_0/lfsr_0/U225/ZN (ND2D0)                         0.03 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_47_/SDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_52_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.55 f
  monitor_0/misr_0/U170/Z (BUFFD1)                        0.05 +     0.60 f
  monitor_0/misr_0/U150/Z (BUFFD0)                        0.07 +     0.67 f
  monitor_0/misr_0/U510/ZN (IND2D0)                       0.04 +     0.71 r
  monitor_0/misr_0/r_misr_data_reg_52_/CDN (DFCSNQD1)     0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.32 f
  monitor_0/misr_0/U170/Z (BUFFD1)                        0.05 +     0.37 f
  monitor_0/misr_0/U19/ZN (ND2D0)                         0.03 +     0.40 r
  monitor_0/misr_0/r_misr_data_reg_52_/SDN (DFCSNQD1)     0.00 +     0.40 r
  data check setup time                                  -0.02       0.38
  data required time                                                 0.38
  ------------------------------------------------------------------------------
  data required time                                                 0.38
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_57_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.55 f
  monitor_0/misr_0/U170/Z (BUFFD1)                        0.05 +     0.60 f
  monitor_0/misr_0/U150/Z (BUFFD0)                        0.07 +     0.67 f
  monitor_0/misr_0/U516/ZN (IND2D0)                       0.04 +     0.71 r
  monitor_0/misr_0/r_misr_data_reg_57_/CDN (DFCSNQD1)     0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.32 f
  monitor_0/misr_0/U127/Z (CKBD0)                         0.04 +     0.36 f
  monitor_0/misr_0/U16/ZN (ND2D0)                         0.04 +     0.40 r
  monitor_0/misr_0/r_misr_data_reg_57_/SDN (DFCSNQD1)     0.00 +     0.40 r
  data check setup time                                  -0.02       0.38
  data required time                                                 0.38
  ------------------------------------------------------------------------------
  data required time                                                 0.38
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_64_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.07 +     0.48 f
  monitor_0/misr_0/U200/Z (BUFFD1)                        0.07 +     0.55 f
  monitor_0/misr_0/U196/Z (BUFFD1)                        0.06 +     0.61 f
  monitor_0/misr_0/U507/ZN (IND2D0)                       0.03 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_64_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.06 +     0.25 f
  monitor_0/misr_0/U189/Z (BUFFD1)                        0.06 +     0.31 f
  monitor_0/misr_0/U11/ZN (ND2D0)                         0.03 +     0.34 r
  monitor_0/misr_0/r_misr_data_reg_64_/SDN (DFCSNQD1)     0.00 +     0.34 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_48_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.07 +     0.54 f
  driver_0/lfsr_0/U393/Z (BUFFD0)                         0.07 +     0.61 f
  driver_0/lfsr_0/U57/ZN (ND2D0)                          0.04 +     0.65 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_48_/CDN (DFCSNQD1)
                                                          0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.06 +     0.31 f
  driver_0/lfsr_0/U226/ZN (ND2D0)                         0.03 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_48_/SDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_63_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.07 +     0.48 f
  monitor_0/misr_0/U200/Z (BUFFD1)                        0.07 +     0.55 f
  monitor_0/misr_0/U196/Z (BUFFD1)                        0.06 +     0.61 f
  monitor_0/misr_0/U520/ZN (IND2D0)                       0.04 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_63_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.06 +     0.25 f
  monitor_0/misr_0/U189/Z (BUFFD1)                        0.06 +     0.31 f
  monitor_0/misr_0/U12/ZN (ND2D0)                         0.03 +     0.35 r
  monitor_0/misr_0/r_misr_data_reg_63_/SDN (DFCSNQD1)     0.00 +     0.35 r
  data check setup time                                  -0.02       0.33
  data required time                                                 0.33
  ------------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_14_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U402/Z (BUFFD0)                         0.07 +     0.60 f
  driver_0/lfsr_0/U142/ZN (ND2D0)                         0.04 +     0.64 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_14_/CDN (DFCSNQD1)
                                                          0.00 +     0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.05 +     0.23 f
  driver_0/lfsr_0/U234/Z (BUFFD0)                         0.07 +     0.30 f
  driver_0/lfsr_0/U182/ZN (ND2D0)                         0.04 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_14_/SDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.64
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_21_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.07 +     0.48 f
  monitor_0/misr_0/U200/Z (BUFFD1)                        0.07 +     0.55 f
  monitor_0/misr_0/U196/Z (BUFFD1)                        0.06 +     0.61 f
  monitor_0/misr_0/U495/ZN (IND2D0)                       0.04 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_21_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.06 +     0.25 f
  monitor_0/misr_0/U189/Z (BUFFD1)                        0.06 +     0.31 f
  monitor_0/misr_0/U75/ZN (ND2D0)                         0.03 +     0.35 r
  monitor_0/misr_0/r_misr_data_reg_21_/SDN (DFCSNQD1)     0.00 +     0.35 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_16_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.07 +     0.48 f
  monitor_0/misr_0/U200/Z (BUFFD1)                        0.07 +     0.55 f
  monitor_0/misr_0/U196/Z (BUFFD1)                        0.06 +     0.61 f
  monitor_0/misr_0/U490/ZN (IND2D0)                       0.04 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_16_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U14/ZN (INVD0)                         0.06 +     0.25 f
  monitor_0/misr_0/U165/Z (BUFFD0)                        0.06 +     0.31 f
  monitor_0/misr_0/U80/ZN (ND2D0)                         0.03 +     0.35 r
  monitor_0/misr_0/r_misr_data_reg_16_/SDN (DFCSNQD1)     0.00 +     0.35 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_1_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U402/Z (BUFFD0)                         0.07 +     0.60 f
  driver_0/lfsr_0/U166/ZN (ND2D0)                         0.04 +     0.64 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_1_/CDN (DFCSNQD1)     0.00 +     0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.05 +     0.23 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.30 f
  driver_0/lfsr_0/U191/ZN (ND2D0)                         0.04 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_1_/SDN (DFCSNQD1)     0.00 +     0.34 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.64
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_13_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U413/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U406/Z (BUFFD1)                         0.06 +     0.65 f
  driver_0/lfsr_0/U144/ZN (ND2D0)                         0.03 +     0.68 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_13_/CDN (DFCSNQD1)
                                                          0.00 +     0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.05 +     0.23 f
  driver_0/lfsr_0/U43/Z (BUFFD0)                          0.05 +     0.29 f
  driver_0/lfsr_0/U376/Z (BUFFD1)                         0.06 +     0.34 f
  driver_0/lfsr_0/U187/ZN (ND2D0)                         0.04 +     0.38 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_13_/SDN (DFCSNQD1)
                                                          0.00 +     0.38 r
  data check setup time                                  -0.02       0.36
  data required time                                                 0.36
  ------------------------------------------------------------------------------
  data required time                                                 0.36
  data arrival time                                                 -0.68
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_42_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.07 +     0.38 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.45 f
  monitor_0/misr_0/U211/Z (BUFFD1)                        0.06 +     0.51 f
  monitor_0/misr_0/U205/Z (BUFFD0)                        0.06 +     0.57 f
  monitor_0/misr_0/U498/ZN (IND2D0)                       0.04 +     0.61 r
  monitor_0/misr_0/r_misr_data_reg_42_/CDN (DFCSNQD1)     0.00 +     0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.06 +     0.16 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.22 f
  monitor_0/misr_0/U91/Z (CKBD0)                          0.06 +     0.28 f
  monitor_0/misr_0/U46/ZN (ND2D0)                         0.04 +     0.31 r
  monitor_0/misr_0/r_misr_data_reg_42_/SDN (DFCSNQD1)     0.00 +     0.31 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.61
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_14_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U154/Z (BUFFD1)                        0.05 +     0.62 f
  monitor_0/misr_0/U488/ZN (IND2D0)                       0.04 +     0.66 r
  monitor_0/misr_0/r_misr_data_reg_14_/CDN (DFCSNQD1)     0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U82/ZN (ND2D0)                         0.03 +     0.36 r
  monitor_0/misr_0/r_misr_data_reg_14_/SDN (DFCSNQD1)     0.00 +     0.36 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_4_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U512/Z (BUFFD1)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U368/ZN (IND2D0)            0.04 +     0.61 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_4_/CDN (DFCSNQD1)
                                                          0.00 +     0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U241/ZN (ND2D0)             0.04 +     0.31 r
  matrix_mult_group3/sys_ctrl/ib_mem_addr_o_reg_4_/SDN (DFCSNQD1)
                                                          0.00 +     0.31 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.61
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_50_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U430/Z (BUFFD0)                         0.10 +     0.60 f
  driver_0/lfsr_0/U228/ZN (ND2D0)                         0.05 +     0.64 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_50_/SDN (DFCSNQD1)
                                                          0.00 +     0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U395/Z (BUFFD1)                         0.06 +     0.31 f
  driver_0/lfsr_0/U52/ZN (ND2D0)                          0.03 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_50_/CDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.01       0.33
  data required time                                                 0.33
  ------------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.64
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_60_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U93/Z (CKBD0)                          0.06 +     0.55 f
  monitor_0/misr_0/U153/Z (BUFFD1)                        0.06 +     0.61 f
  monitor_0/misr_0/U519/ZN (IND2D0)                       0.03 +     0.64 r
  monitor_0/misr_0/r_misr_data_reg_60_/CDN (DFCSNQD1)     0.00 +     0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.32 f
  monitor_0/misr_0/U9/ZN (ND2D0)                          0.03 +     0.35 r
  monitor_0/misr_0/r_misr_data_reg_60_/SDN (DFCSNQD1)     0.00 +     0.35 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.64
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_61_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.49 f
  monitor_0/misr_0/U93/Z (CKBD0)                          0.06 +     0.55 f
  monitor_0/misr_0/U153/Z (BUFFD1)                        0.06 +     0.61 f
  monitor_0/misr_0/U446/ZN (IND2D0)                       0.03 +     0.64 r
  monitor_0/misr_0/r_misr_data_reg_61_/CDN (DFCSNQD1)     0.00 +     0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U5/ZN (INVD0)                          0.07 +     0.26 f
  monitor_0/misr_0/U97/Z (BUFFD1)                         0.06 +     0.32 f
  monitor_0/misr_0/U8/ZN (ND2D0)                          0.03 +     0.35 r
  monitor_0/misr_0/r_misr_data_reg_61_/SDN (DFCSNQD1)     0.00 +     0.35 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.64
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_37_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.07 +     0.38 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.45 f
  monitor_0/misr_0/U91/Z (CKBD0)                          0.06 +     0.51 f
  monitor_0/misr_0/U183/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U479/ZN (IND2D0)                       0.04 +     0.61 r
  monitor_0/misr_0/r_misr_data_reg_37_/CDN (DFCSNQD1)     0.00 +     0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U54/ZN (ND2D0)                         0.05 +     0.32 r
  monitor_0/misr_0/r_misr_data_reg_37_/SDN (DFCSNQD1)     0.00 +     0.32 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.61
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_41_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.07 +     0.38 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.45 f
  monitor_0/misr_0/U211/Z (BUFFD1)                        0.06 +     0.51 f
  monitor_0/misr_0/U205/Z (BUFFD0)                        0.06 +     0.57 f
  monitor_0/misr_0/U497/ZN (IND2D0)                       0.04 +     0.61 r
  monitor_0/misr_0/r_misr_data_reg_41_/CDN (DFCSNQD1)     0.00 +     0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.06 +     0.16 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.22 f
  monitor_0/misr_0/U91/Z (CKBD0)                          0.06 +     0.28 f
  monitor_0/misr_0/U48/ZN (ND2D0)                         0.04 +     0.31 r
  monitor_0/misr_0/r_misr_data_reg_41_/SDN (DFCSNQD1)     0.00 +     0.31 r
  data check setup time                                  -0.02       0.29
  data required time                                                 0.29
  ------------------------------------------------------------------------------
  data required time                                                 0.29
  data arrival time                                                 -0.61
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_39_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U81/Z (BUFFD0)                          0.07 +     0.57 f
  driver_0/lfsr_0/U407/Z (BUFFD1)                         0.06 +     0.62 f
  driver_0/lfsr_0/U82/ZN (ND2D0)                          0.03 +     0.66 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_39_/CDN (DFCSNQD1)
                                                          0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U81/Z (BUFFD0)                          0.07 +     0.33 f
  driver_0/lfsr_0/U217/ZN (ND2D0)                         0.04 +     0.37 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_39_/SDN (DFCSNQD1)
                                                          0.00 +     0.37 r
  data check setup time                                  -0.02       0.35
  data required time                                                 0.35
  ------------------------------------------------------------------------------
  data required time                                                 0.35
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_11_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U72/Z (BUFFD1)                         0.05 +     0.61 f
  monitor_0/misr_0/U166/Z (BUFFD1)                        0.05 +     0.66 f
  monitor_0/misr_0/U458/ZN (IND2D0)                       0.05 +     0.71 r
  monitor_0/misr_0/r_misr_data_reg_11_/CDN (DFCSNQD1)     0.00 +     0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U131/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U125/Z (CKBD0)                         0.05 +     0.38 f
  monitor_0/misr_0/U85/ZN (ND2D0)                         0.04 +     0.42 r
  monitor_0/misr_0/r_misr_data_reg_11_/SDN (DFCSNQD1)     0.00 +     0.42 r
  data check setup time                                  -0.02       0.40
  data required time                                                 0.40
  ------------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.71
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_40_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U81/Z (BUFFD0)                          0.07 +     0.57 f
  driver_0/lfsr_0/U407/Z (BUFFD1)                         0.06 +     0.62 f
  driver_0/lfsr_0/U79/ZN (ND2D0)                          0.03 +     0.66 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_40_/CDN (DFCSNQD1)
                                                          0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U81/Z (BUFFD0)                          0.07 +     0.33 f
  driver_0/lfsr_0/U218/ZN (ND2D0)                         0.03 +     0.37 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_40_/SDN (DFCSNQD1)
                                                          0.00 +     0.37 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_28_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.06 +     0.47 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.06 +     0.53 f
  monitor_0/misr_0/U92/Z (BUFFD0)                         0.05 +     0.58 f
  monitor_0/misr_0/U468/ZN (IND2D0)                       0.04 +     0.62 r
  monitor_0/misr_0/r_misr_data_reg_28_/CDN (DFCSNQD1)     0.00 +     0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.05 +     0.25 f
  monitor_0/misr_0/U184/Z (BUFFD1)                        0.05 +     0.30 f
  monitor_0/misr_0/U65/ZN (ND2D0)                         0.04 +     0.33 r
  monitor_0/misr_0/r_misr_data_reg_28_/SDN (DFCSNQD1)     0.00 +     0.33 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.62
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_26_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.06 +     0.47 f
  monitor_0/misr_0/U204/Z (BUFFD1)                        0.06 +     0.53 f
  monitor_0/misr_0/U92/Z (BUFFD0)                         0.05 +     0.58 f
  monitor_0/misr_0/U482/ZN (IND2D0)                       0.04 +     0.62 r
  monitor_0/misr_0/r_misr_data_reg_26_/CDN (DFCSNQD1)     0.00 +     0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U4/ZN (INVD0)                          0.05 +     0.25 f
  monitor_0/misr_0/U184/Z (BUFFD1)                        0.05 +     0.30 f
  monitor_0/misr_0/U67/ZN (ND2D0)                         0.03 +     0.33 r
  monitor_0/misr_0/r_misr_data_reg_26_/SDN (DFCSNQD1)     0.00 +     0.33 r
  data check setup time                                  -0.02       0.30
  data required time                                                 0.30
  ------------------------------------------------------------------------------
  data required time                                                 0.30
  data arrival time                                                 -0.62
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_47_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.07 +     0.38 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.45 f
  monitor_0/misr_0/U91/Z (CKBD0)                          0.06 +     0.51 f
  monitor_0/misr_0/U183/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U40/ZN (ND2D0)                         0.04 +     0.61 r
  monitor_0/misr_0/r_misr_data_reg_47_/SDN (DFCSNQD1)     0.00 +     0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.06 +     0.16 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.22 f
  monitor_0/misr_0/U211/Z (BUFFD1)                        0.06 +     0.28 f
  monitor_0/misr_0/U504/ZN (IND2D0)                       0.03 +     0.31 r
  monitor_0/misr_0/r_misr_data_reg_47_/CDN (DFCSNQD1)     0.00 +     0.31 r
  data check setup time                                  -0.01       0.30
  data required time                                                 0.30
  ------------------------------------------------------------------------------
  data required time                                                 0.30
  data arrival time                                                 -0.61
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_36_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U154/Z (BUFFD1)                        0.05 +     0.62 f
  monitor_0/misr_0/U477/ZN (IND2D0)                       0.03 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_36_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U131/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U55/ZN (ND2D0)                         0.03 +     0.36 r
  monitor_0/misr_0/r_misr_data_reg_36_/SDN (DFCSNQD1)     0.00 +     0.36 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_13_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U131/Z (BUFFD1)                        0.07 +     0.57 f
  monitor_0/misr_0/U125/Z (CKBD0)                         0.05 +     0.62 f
  monitor_0/misr_0/U83/ZN (ND2D0)                         0.04 +     0.66 r
  monitor_0/misr_0/r_misr_data_reg_13_/SDN (DFCSNQD1)     0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U487/ZN (IND2D0)                       0.03 +     0.36 r
  monitor_0/misr_0/r_misr_data_reg_13_/CDN (DFCSNQD1)     0.00 +     0.36 r
  data check setup time                                  -0.01       0.35
  data required time                                                 0.35
  ------------------------------------------------------------------------------
  data required time                                                 0.35
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_0_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.08 +     0.39 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.45 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.50 f
  matrix_mult_group3/sys_ctrl/U328/Z (BUFFD1)             0.06 +     0.56 f
  matrix_mult_group3/sys_ctrl/U283/Z (BUFFD1)             0.06 +     0.62 f
  matrix_mult_group3/sys_ctrl/U219/ZN (ND2D0)             0.04 +     0.66 r
  matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_0_/SDN (DFCSNQD1)
                                                          0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  matrix_mult_group3/U68/Z (BUFFD2)                       0.07 +     0.17 r
  matrix_mult_group3/sys_ctrl/U145/Z (BUFFD1)             0.05 +     0.22 r
  matrix_mult_group3/sys_ctrl/U146/ZN (INVD0)             0.05 +     0.27 f
  matrix_mult_group3/sys_ctrl/U512/Z (BUFFD1)             0.06 +     0.33 f
  matrix_mult_group3/sys_ctrl/U372/ZN (IND2D0)            0.03 +     0.36 r
  matrix_mult_group3/sys_ctrl/ob_mem_addr_o_reg_0_/CDN (DFCSNQD1)
                                                          0.00 +     0.36 r
  data check setup time                                  -0.01       0.35
  data required time                                                 0.35
  ------------------------------------------------------------------------------
  data required time                                                 0.35
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_10_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U72/Z (BUFFD1)                         0.05 +     0.61 f
  monitor_0/misr_0/U166/Z (BUFFD1)                        0.05 +     0.66 f
  monitor_0/misr_0/U456/ZN (IND2D0)                       0.04 +     0.70 r
  monitor_0/misr_0/r_misr_data_reg_10_/CDN (DFCSNQD1)     0.00 +     0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U131/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U125/Z (CKBD0)                         0.05 +     0.38 f
  monitor_0/misr_0/U86/ZN (ND2D0)                         0.04 +     0.42 r
  monitor_0/misr_0/r_misr_data_reg_10_/SDN (DFCSNQD1)     0.00 +     0.42 r
  data check setup time                                  -0.02       0.39
  data required time                                                 0.39
  ------------------------------------------------------------------------------
  data required time                                                 0.39
  data arrival time                                                 -0.70
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_16_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U413/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U60/ZN (ND2D0)                          0.03 +     0.62 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_16_/CDN (DFCSNQD1)
                                                          0.00 +     0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.05 +     0.23 f
  driver_0/lfsr_0/U234/Z (BUFFD0)                         0.07 +     0.30 f
  driver_0/lfsr_0/U186/ZN (ND2D0)                         0.04 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_16_/SDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.02       0.31
  data required time                                                 0.31
  ------------------------------------------------------------------------------
  data required time                                                 0.31
  data arrival time                                                 -0.62
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_12_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U72/Z (BUFFD1)                         0.05 +     0.61 f
  monitor_0/misr_0/U485/ZN (IND2D0)                       0.04 +     0.65 r
  monitor_0/misr_0/r_misr_data_reg_12_/CDN (DFCSNQD1)     0.00 +     0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U84/ZN (ND2D0)                         0.03 +     0.36 r
  monitor_0/misr_0/r_misr_data_reg_12_/SDN (DFCSNQD1)     0.00 +     0.36 r
  data check setup time                                  -0.02       0.34
  data required time                                                 0.34
  ------------------------------------------------------------------------------
  data required time                                                 0.34
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_34_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.10 +     0.42 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.09 +     0.50 f
  monitor_0/misr_0/U210/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U154/Z (BUFFD1)                        0.05 +     0.62 f
  monitor_0/misr_0/U508/ZN (IND2D0)                       0.04 +     0.66 r
  monitor_0/misr_0/r_misr_data_reg_34_/CDN (DFCSNQD1)     0.00 +     0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U94/Z (BUFFD0)                         0.09 +     0.19 r
  monitor_0/misr_0/U3/ZN (INVD0)                          0.08 +     0.27 f
  monitor_0/misr_0/U131/Z (BUFFD1)                        0.06 +     0.33 f
  monitor_0/misr_0/U58/ZN (ND2D0)                         0.04 +     0.37 r
  monitor_0/misr_0/r_misr_data_reg_34_/SDN (DFCSNQD1)     0.00 +     0.37 r
  data check setup time                                  -0.02       0.35
  data required time                                                 0.35
  ------------------------------------------------------------------------------
  data required time                                                 0.35
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_26_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.07 +     0.47 f
  driver_0/lfsr_0/U427/Z (BUFFD1)                         0.06 +     0.53 f
  driver_0/lfsr_0/U113/ZN (ND2D0)                         0.03 +     0.57 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_26_/CDN (DFCSNQD1)
                                                          0.00 +     0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U48/ZN (INVD0)                          0.06 +     0.24 f
  driver_0/lfsr_0/U204/ZN (ND2D0)                         0.04 +     0.28 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_26_/SDN (DFCSNQD1)
                                                          0.00 +     0.28 r
  data check setup time                                  -0.02       0.26
  data required time                                                 0.26
  ------------------------------------------------------------------------------
  data required time                                                 0.26
  data arrival time                                                 -0.57
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_52_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U73/Z (BUFFD1)                          0.06 +     0.54 f
  driver_0/lfsr_0/U380/Z (BUFFD0)                         0.06 +     0.59 f
  driver_0/lfsr_0/U172/ZN (ND2D0)                         0.04 +     0.63 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_52_/SDN (DFCSNQD1)
                                                          0.00 +     0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U428/Z (BUFFD1)                         0.06 +     0.31 f
  driver_0/lfsr_0/U32/ZN (ND2D0)                          0.03 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_52_/CDN (DFCSNQD1)
                                                          0.00 +     0.34 r
  data check setup time                                  -0.01       0.33
  data required time                                                 0.33
  ------------------------------------------------------------------------------
  data required time                                                 0.33
  data arrival time                                                 -0.63
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_38_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.07 +     0.38 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.45 f
  monitor_0/misr_0/U211/Z (BUFFD1)                        0.06 +     0.51 f
  monitor_0/misr_0/U480/ZN (IND2D0)                       0.04 +     0.55 r
  monitor_0/misr_0/r_misr_data_reg_38_/CDN (DFCSNQD1)     0.00 +     0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.06 +     0.16 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.22 f
  monitor_0/misr_0/U51/ZN (ND2D0)                         0.04 +     0.26 r
  monitor_0/misr_0/r_misr_data_reg_38_/SDN (DFCSNQD1)     0.00 +     0.26 r
  data check setup time                                  -0.02       0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.55
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_59_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.48 f
  driver_0/lfsr_0/U428/Z (BUFFD1)                         0.06 +     0.54 f
  driver_0/lfsr_0/U21/ZN (ND2D0)                          0.03 +     0.57 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_59_/CDN (DFCSNQD1)
                                                          0.00 +     0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U56/ZN (INVD0)                          0.07 +     0.25 f
  driver_0/lfsr_0/U178/ZN (ND2D0)                         0.04 +     0.29 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_59_/SDN (DFCSNQD1)
                                                          0.00 +     0.29 r
  data check setup time                                  -0.02       0.27
  data required time                                                 0.27
  ------------------------------------------------------------------------------
  data required time                                                 0.27
  data arrival time                                                 -0.57
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_44_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.07 +     0.38 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.45 f
  monitor_0/misr_0/U91/Z (CKBD0)                          0.06 +     0.51 f
  monitor_0/misr_0/U183/Z (BUFFD1)                        0.06 +     0.57 f
  monitor_0/misr_0/U44/ZN (ND2D0)                         0.04 +     0.60 r
  monitor_0/misr_0/r_misr_data_reg_44_/SDN (DFCSNQD1)     0.00 +     0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.06 +     0.16 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.22 f
  monitor_0/misr_0/U211/Z (BUFFD1)                        0.06 +     0.28 f
  monitor_0/misr_0/U501/ZN (IND2D0)                       0.03 +     0.31 r
  monitor_0/misr_0/r_misr_data_reg_44_/CDN (DFCSNQD1)     0.00 +     0.31 r
  data check setup time                                  -0.01       0.30
  data required time                                                 0.30
  ------------------------------------------------------------------------------
  data required time                                                 0.30
  data arrival time                                                 -0.60
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_8_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.06 +     0.46 f
  driver_0/lfsr_0/U423/Z (BUFFD0)                         0.07 +     0.53 f
  driver_0/lfsr_0/U413/Z (BUFFD1)                         0.06 +     0.59 f
  driver_0/lfsr_0/U155/ZN (ND2D0)                         0.03 +     0.62 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_8_/CDN (DFCSNQD1)     0.00 +     0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U47/ZN (INVD0)                          0.05 +     0.23 f
  driver_0/lfsr_0/U234/Z (BUFFD0)                         0.07 +     0.30 f
  driver_0/lfsr_0/U196/ZN (ND2D0)                         0.04 +     0.34 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_8_/SDN (DFCSNQD1)     0.00 +     0.34 r
  data check setup time                                  -0.02       0.32
  data required time                                                 0.32
  ------------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.62
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: monitor_0/misr_0/r_misr_data_reg_39_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.07 +     0.38 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.45 f
  monitor_0/misr_0/U211/Z (BUFFD1)                        0.06 +     0.51 f
  monitor_0/misr_0/U481/ZN (IND2D0)                       0.04 +     0.54 r
  monitor_0/misr_0/r_misr_data_reg_39_/CDN (DFCSNQD1)     0.00 +     0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  monitor_0/misr_0/U6/Z (CKBD0)                           0.06 +     0.16 r
  monitor_0/misr_0/U13/ZN (INVD0)                         0.06 +     0.22 f
  monitor_0/misr_0/U50/ZN (ND2D0)                         0.04 +     0.26 r
  monitor_0/misr_0/r_misr_data_reg_39_/SDN (DFCSNQD1)     0.00 +     0.26 r
  data check setup time                                  -0.02       0.24
  data required time                                                 0.24
  ------------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.54
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: async_nreset_synchronizer_0/rstn_o_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: driver_0/lfsr_0/r_lfsr_data_r_reg_46_
               (rising edge-triggered data to data check clocked by clk)
  Last common pin: ZCTSBUF_22128_357/Z
  Path Group: clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.10
  Max Clock Paths Derating Factor : 1.10

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.17       0.17
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00       0.17 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.14 +     0.32 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.40 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.50 f
  driver_0/lfsr_0/U76/Z (CKBD0)                           0.06 +     0.56 f
  driver_0/lfsr_0/U394/Z (BUFFD0)                         0.08 +     0.64 f
  driver_0/lfsr_0/U224/ZN (ND2D0)                         0.05 +     0.69 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_46_/SDN (DFCSNQD1)
                                                          0.00 +     0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.15       0.15
  clock reconvergence pessimism                           0.03       0.17
  clock uncertainty                                      -0.20      -0.03
  async_nreset_synchronizer_0/rstn_o_reg/CP (DFCNQD2)     0.00      -0.03 r
  async_nreset_synchronizer_0/rstn_o_reg/Q (DFCNQD2)      0.13 +     0.10 r
  driver_0/lfsr_0/U110/Z (BUFFD1)                         0.08 +     0.18 r
  driver_0/lfsr_0/U44/ZN (INVD0)                          0.09 +     0.27 f
  driver_0/lfsr_0/U430/Z (BUFFD0)                         0.09 +     0.36 f
  driver_0/lfsr_0/U64/ZN (ND2D0)                          0.04 +     0.40 r
  driver_0/lfsr_0/r_lfsr_data_r_reg_46_/CDN (DFCSNQD1)
                                                          0.00 +     0.40 r
  data check setup time                                  -0.01       0.39
  data required time                                                 0.39
  ------------------------------------------------------------------------------
  data required time                                                 0.39
  data arrival time                                                 -0.69
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31

Warning: report_timing has satisfied the max_paths criteria. There are 210 further endpoints which have paths of interest with slack less than     0.00 that were not considered when generating this report. (UITE-502)

1
