

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2'
================================================================
* Date:           Wed Nov 12 17:49:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   230402|   230402|  2.304 ms|  2.304 ms|  230402|  230402|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_223_1_VITIS_LOOP_224_2  |   230400|   230400|         4|          3|          3|  76800|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    167|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln223_1_fu_125_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln223_fu_137_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln224_fu_165_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln226_1_fu_217_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln226_fu_208_p2       |         +|   0|  0|  17|          17|          17|
    |icmp_ln223_fu_119_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln224_fu_143_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln227_fu_228_p2      |      icmp|   0|  0|  23|          16|           1|
    |select_ln223_1_fu_157_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln223_fu_149_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 167|         113|          75|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |indvar_flatten_fu_66         |   9|          2|   17|         34|
    |x_1_fu_58                    |   9|          2|    9|         18|
    |y_1_fu_62                    |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   39|         80|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln223_reg_260           |   1|   0|    1|          0|
    |icmp_ln227_reg_281           |   1|   0|    1|          0|
    |indvar_flatten_fu_66         |  17|   0|   17|          0|
    |label_map_addr_reg_275       |  17|   0|   17|          0|
    |select_ln223_1_reg_269       |   8|   0|    8|          0|
    |select_ln223_reg_264         |   9|   0|    9|          0|
    |x_1_fu_58                    |   9|   0|    9|          0|
    |y_1_fu_62                    |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  76|   0|   76|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2|  return value|
|label_map_address0  |  out|   17|   ap_memory|                                                                   label_map|         array|
|label_map_ce0       |  out|    1|   ap_memory|                                                                   label_map|         array|
|label_map_q0        |   in|   16|   ap_memory|                                                                   label_map|         array|
|label_map_address1  |  out|   17|   ap_memory|                                                                   label_map|         array|
|label_map_ce1       |  out|    1|   ap_memory|                                                                   label_map|         array|
|label_map_we1       |  out|    1|   ap_memory|                                                                   label_map|         array|
|label_map_d1        |  out|   16|   ap_memory|                                                                   label_map|         array|
|parent_address0     |  out|    9|   ap_memory|                                                                      parent|         array|
|parent_ce0          |  out|    1|   ap_memory|                                                                      parent|         array|
|parent_q0           |   in|   16|   ap_memory|                                                                      parent|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

