[
    {
        "age": null,
        "album": "",
        "author": "/u/scruss",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-09T19:58:18.393804+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-09T19:55:04+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kirnsh/kaleidoscopico_17000_lines_of_riscv_assembler_demo/\"> <img src=\"https://external-preview.redd.it/k3H_7ITsbq56rr9obRV_UqjWlt4wS43VHOrDWZGyc0A.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=4f1da0a31716b00c97b0003f571576bfc1f09210\" alt=\"Kaleidoscopico - 17000 lines of RISC-V assembler (demo)\" title=\"Kaleidoscopico - 17000 lines of RISC-V assembler (demo)\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/scruss\"> /u/scruss </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=KhhLoVBpg48\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kirnsh/kaleidoscopico_17000_lines_of_riscv_assembler_demo/\">[comments]</a></span> </td></tr></table>",
        "id": 2641632,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kirnsh/kaleidoscopico_17000_lines_of_riscv_assembler_demo",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/k3H_7ITsbq56rr9obRV_UqjWlt4wS43VHOrDWZGyc0A.jpeg?width=320&crop=smart&auto=webp&s=4f1da0a31716b00c97b0003f571576bfc1f09210",
        "title": "Kaleidoscopico - 17000 lines of RISC-V assembler (demo)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/camel-cdr-",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-09T19:58:18.587258+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-09T19:39:21+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/camel-cdr-\"> /u/camel-cdr- </a> <br/> <span><a href=\"https://www.businesswire.com/news/home/20250508023685/en/SiFive-and-Kinara-Partner-to-Offer-Bare-Metal-Access-to-RISC-V-Vector-Processors\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kirau4/sifive_and_kinara_partner_to_offer_bare_metal/\">[comments]</a></span>",
        "id": 2641633,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kirau4/sifive_and_kinara_partner_to_offer_bare_metal",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors (X280)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/brucehoult",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-09T17:44:02.509955+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-09T16:46:11+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://deepcomputing.io/product/dc-roma-risc-v-ai-pc/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kin6qb/dcroma_8_core_p550_mainboard_for_frame_laptop/\">[comments]</a></span>",
        "id": 2640568,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kin6qb/dcroma_8_core_p550_mainboard_for_frame_laptop",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "DC-Roma 8 core P550 mainboard for Frame laptop",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/lyddydaddy",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-09T07:47:12.542556+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-09T07:25:09+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>rustc supports so many options:</p> <p><code> riscv32-wrs-vxworks riscv32e-unknown-none-elf riscv32em-unknown-none-elf riscv32emc-unknown-none-elf riscv32gc-unknown-linux-gnu riscv32gc-unknown-linux-musl riscv32i-unknown-none-elf riscv32im-risc0-zkvm-elf riscv32im-unknown-none-elf riscv32ima-unknown-none-elf riscv32imac-esp-espidf riscv32imac-unknown-none-elf riscv32imac-unknown-nuttx-elf riscv32imac-unknown-xous-elf riscv32imafc-esp-espidf riscv32imafc-unknown-none-elf riscv32imafc-unknown-nuttx-elf riscv32imc-esp-espidf riscv32imc-unknown-none-elf riscv32imc-unknown-nuttx-elf riscv64-linux-android riscv64-wrs-vxworks riscv64gc-unknown-freebsd riscv64gc-unknown-fuchsia riscv64gc-unknown-hermit riscv64gc-unknown-linux-gnu riscv64gc-unknown-linux-musl riscv64gc-unknown-netbsd riscv64gc-unknown-none-elf riscv64gc-unknown-nuttx-elf riscv64gc-unknown-openbsd riscv64imac-unknown-none-elf riscv64imac-unknown-nuttx-elf </code></p> <p>For a random tiny Python",
        "id": 2635962,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kicnof/what_architectures_to_target",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "What architectures to target?",
        "vote": 0
    }
]