# single-cycle-risc-v-microarchitecture-
This repository contains a fullyâ€“functional **single-cycle RISC-V processor** implemented in **Verilog HDL**, along with complete testbenches for every module.  
The project demonstrates RTL design, modular architecture, CPU datapath construction, and verification â€” suitable for both **ASIC** and **FPGA** learning tracks.

---

## ğŸ“ Project Structure
asic-project/
â”‚
â”œâ”€â”€ ALU.v
â”œâ”€â”€ ALUControl.v
â”œâ”€â”€ branch_unit.v
â”œâ”€â”€ control_unit.v
â”œâ”€â”€ data_mem.v
â”œâ”€â”€ imm_gen.v
â”œâ”€â”€ instr_mem.v
â”œâ”€â”€ pc_reg.v
â”œâ”€â”€ regfile.v
â”œâ”€â”€ riscv_cpu.v
â”‚
â”œâ”€â”€ tb_ALU.v
â”œâ”€â”€ tb_ALUControl.v
â”œâ”€â”€ tb_branch_unit.v
â”œâ”€â”€ tb_control_unit.v
â”œâ”€â”€ tb_data_mem.v
â”œâ”€â”€ tb_imm_gen.v
â”œâ”€â”€ tb_instr_mem.v
â”œâ”€â”€ tb_pc_reg.v
â”œâ”€â”€ tb_regfile.v
â””â”€â”€ tb_riscv_cpu.v
