// Seed: 2541047934
module module_0 ();
  wire id_1;
  wire id_2;
  initial assume (1'b0);
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4
    , id_28,
    input tri id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wire id_9,
    output wire id_10,
    output uwire id_11,
    input supply0 id_12,
    input wand id_13,
    output tri0 id_14,
    output wor id_15,
    input wire id_16,
    input supply0 id_17
    , id_29,
    output tri1 id_18,
    input tri1 id_19,
    input supply1 id_20,
    input wor id_21,
    input uwire id_22,
    input tri1 id_23,
    output tri id_24,
    input wor id_25
    , id_30,
    input tri1 id_26
);
  assign id_11 = 1 * 1 - id_2;
  module_0();
endmodule
