

================================================================
== Vivado HLS Report for 'Resize'
================================================================
* Date:           Wed Dec  5 18:32:39 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.287|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    7|  66311|    7|  66311|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  66304|  3 ~ 259 |          -|          -| 0 ~ 256 |    no    |
        | + Loop 1.1  |    0|    256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1575|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      6|     512|     948|
|Memory           |        0|      -|      94|      24|
|Multiplexer      |        -|      -|       -|      83|
|Register         |        -|      -|     491|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      6|    1097|    2630|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |SIFT2_Core_fmul_3dEe_U50  |SIFT2_Core_fmul_3dEe  |        0|      3|  128|  137|
    |SIFT2_Core_fmul_3dEe_U51  |SIFT2_Core_fmul_3dEe  |        0|      3|  128|  137|
    |SIFT2_Core_sitofpeOg_U52  |SIFT2_Core_sitofpeOg  |        0|      0|  128|  337|
    |SIFT2_Core_sitofpeOg_U53  |SIFT2_Core_sitofpeOg  |        0|      0|  128|  337|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      6|  512|  948|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |mask_table1687_U      |Resize_mask_tablebkb  |        0|  46|  12|    32|   23|     1|          736|
    |one_half_table2683_U  |Resize_one_half_tcud  |        0|  48|  12|    32|   24|     1|          768|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                 |                      |        0|  94|  24|    64|   47|     2|         1504|
    +----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_791_p2                |     +    |      0|  0|   38|          31|           1|
    |j_fu_846_p2                |     +    |      0|  0|   38|          31|           1|
    |p_Val2_296_fu_343_p2       |     +    |      0|  0|   39|          32|          32|
    |p_Val2_308_fu_429_p2       |     +    |      0|  0|   39|          32|          32|
    |sh_assign_9_fu_682_p2      |     +    |      0|  0|   16|           8|           9|
    |sh_assign_fu_539_p2        |     +    |      0|  0|   16|           8|           9|
    |tmp_1680_fu_926_p2         |     +    |      0|  0|   25|           2|          18|
    |tmp_379_fu_856_p2          |     +    |      0|  0|   25|          18|          18|
    |tmp_384_fu_967_p2          |     +    |      0|  0|   25|          18|          18|
    |p_Val2_i_i_i6_fu_768_p2    |     -    |      0|  0|   39|           1|          32|
    |p_Val2_i_i_i_fu_625_p2     |     -    |      0|  0|   39|           1|          32|
    |tmp_1702_i_i_i4_fu_696_p2  |     -    |      0|  0|   15|           7|           8|
    |tmp_1702_i_i_i_fu_553_p2   |     -    |      0|  0|   15|           7|           8|
    |sel_tmp2_i5_fu_484_p2      |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_i_fu_398_p2       |    and   |      0|  0|    2|           1|           1|
    |xs_sig_V_5_fu_444_p2       |    and   |      0|  0|   23|          23|          23|
    |xs_sig_V_fu_358_p2         |    and   |      0|  0|   23|          23|          23|
    |slt_fu_906_p2              |   icmp   |      0|  0|   18|          32|          32|
    |tmp_1685_i_i6_fu_302_p2    |   icmp   |      0|  0|   11|           8|           8|
    |tmp_1685_i_i_fu_261_p2     |   icmp   |      0|  0|   11|           8|           8|
    |tmp_819_fu_786_p2          |   icmp   |      0|  0|   18|          32|          32|
    |tmp_820_fu_841_p2          |   icmp   |      0|  0|   18|          32|          32|
    |tmp_821_fu_917_p2          |   icmp   |      0|  0|   18|          32|          32|
    |tmp_i_i4_fu_296_p2         |   icmp   |      0|  0|   11|           8|           7|
    |tmp_i_i_fu_255_p2          |   icmp   |      0|  0|   11|           8|           7|
    |tmp_1704_i_i_i4_fu_726_p2  |   lshr   |      0|  0|   66|          25|          25|
    |tmp_1704_i_i_i_fu_583_p2   |   lshr   |      0|  0|   66|          25|          25|
    |r_V_39_fu_886_p2           |    or    |      0|  0|   32|          32|          16|
    |r_V_fu_821_p2              |    or    |      0|  0|   32|          32|          16|
    |p_Val2_300_fu_617_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_312_fu_760_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_318_fu_631_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_319_fu_774_p3       |  select  |      0|  0|   32|           1|          32|
    |sel_tmp_v_i5_fu_468_p3     |  select  |      0|  0|   32|           1|          32|
    |sel_tmp_v_i_fu_382_p3      |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_706_p3      |  select  |      0|  0|    9|           1|           9|
    |sh_assign_s_fu_563_p3      |  select  |      0|  0|    9|           1|           9|
    |tmp_1681_fu_931_p3         |  select  |      0|  0|   18|           1|          18|
    |tmp_1684_fu_951_p3         |  select  |      0|  0|   10|           1|          10|
    |x_assign_81_fu_489_p3      |  select  |      0|  0|   32|           1|          32|
    |x_assign_s_fu_403_p3       |  select  |      0|  0|   32|           1|          32|
    |tmp_1705_i_i_i4_fu_732_p2  |    shl   |      0|  0|  243|          79|          79|
    |tmp_1705_i_i_i_fu_589_p2   |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|    2|           2|           1|
    |rev6_fu_911_p2             |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_i5_fu_479_p2      |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_i_fu_393_p2       |    xor   |      0|  0|    2|           1|           2|
    |tmp_1688_i_i5_fu_438_p2    |    xor   |      0|  0|   23|          23|           2|
    |tmp_1688_i_i_fu_352_p2     |    xor   |      0|  0|   23|          23|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0| 1575|         740|         979|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_op_assign_9_reg_209    |   9|          2|   31|         62|
    |i_op_assign_reg_198      |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         18|   64|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_op_assign_9_reg_209    |  31|   0|   31|          0|
    |i_op_assign_reg_198      |  31|   0|   31|          0|
    |i_reg_1107               |  31|   0|   31|          0|
    |p_Val2_318_reg_1091      |  32|   0|   32|          0|
    |p_Val2_319_reg_1097      |  32|   0|   32|          0|
    |r_V_reg_1117             |  15|   0|   32|         17|
    |t_V_61_reg_1027          |  32|   0|   32|          0|
    |t_V_64_reg_1054          |  32|   0|   32|          0|
    |tmp_1674_reg_1000        |  18|   0|   18|          0|
    |tmp_1685_i_i6_reg_1066   |   1|   0|    1|          0|
    |tmp_1685_i_i_reg_1039    |   1|   0|    1|          0|
    |tmp_377_cast_reg_1112    |  10|   0|   18|          8|
    |tmp_379_reg_1132         |  18|   0|   18|          0|
    |tmp_820_reg_1123         |   1|   0|    1|          0|
    |tmp_i_i4_reg_1060        |   1|   0|    1|          0|
    |tmp_i_i_reg_1033         |   1|   0|    1|          0|
    |tmp_reg_1005             |  32|   0|   32|          0|
    |tmp_s_reg_1010           |  32|   0|   32|          0|
    |x_assign_80_reg_1021     |  32|   0|   32|          0|
    |x_assign_81_reg_1086     |  32|   0|   32|          0|
    |x_assign_reg_1015        |  32|   0|   32|          0|
    |x_assign_s_reg_1081      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 491|   0|  516|         25|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     Resize    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     Resize    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     Resize    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     Resize    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     Resize    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     Resize    | return value |
|ap_return_0         | out |   32| ap_ctrl_hs |     Resize    | return value |
|ap_return_1         | out |   32| ap_ctrl_hs |     Resize    | return value |
|src_val_V_address0  | out |   16|  ap_memory |   src_val_V   |     array    |
|src_val_V_ce0       | out |    1|  ap_memory |   src_val_V   |     array    |
|src_val_V_q0        |  in |   26|  ap_memory |   src_val_V   |     array    |
|src_rows_read       |  in |   32|   ap_none  | src_rows_read |    scalar    |
|src_cols_read       |  in |   32|   ap_none  | src_cols_read |    scalar    |
|dst_val_V_address0  | out |   16|  ap_memory |   dst_val_V   |     array    |
|dst_val_V_ce0       | out |    1|  ap_memory |   dst_val_V   |     array    |
|dst_val_V_we0       | out |    1|  ap_memory |   dst_val_V   |     array    |
|dst_val_V_d0        | out |   32|  ap_memory |   dst_val_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

