
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \divider_synth
Used module:     \yosys_divider

2.2. Analyzing design hierarchy..
Top module:  \divider_synth
Used module:     \yosys_divider
Removed 0 unused modules.
Module divider_synth directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4. Printing statistics.

=== yosys_divider ===

   Number of wires:                122
   Number of wire bits:            134
   Number of public wires:          91
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                126
     $and                           29
     $mux                           10
     $not                           43
     $or                            28
     $xor                           16

=== divider_synth ===

   Number of wires:                 10
   Number of wire bits:             28
   Number of public wires:           4
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $assert                         4
     $div                            1
     $eq                             4
     $mod                            1
     yosys_divider                   1

=== design hierarchy ===

   divider_synth                     1
     yosys_divider                   1

   Number of wires:                132
   Number of wire bits:            162
   Number of public wires:          95
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                136
     $and                           29
     $assert                         4
     $div                            1
     $eq                             4
     $mod                            1
     $mux                           10
     $not                           43
     $or                            28
     $xor                           16

5. Executing SMT2 backend.

5.1. Executing BMUXMAP pass.

5.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module yosys_divider.
Creating SMT-LIBv2 representation of module divider_synth.

End of script. Logfile hash: d4e77318d7, CPU: user 0.01s system 0.01s, MEM: 11.53 MB peak
Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 53% 2x write_smt2 (0 sec), 38% 2x read_ilang (0 sec), ...
