Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 17:02:09 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.802       -1.342                      2                  741        0.203        0.000                      0                  741        4.500        0.000                       0                   285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.802       -1.342                      2                  741        0.203        0.000                      0                  741        4.500        0.000                       0                   285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.802ns,  Total Violation       -1.342ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.802ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.761ns  (logic 4.826ns (44.848%)  route 5.935ns (55.152%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.565     5.149    auto/test_shifter/CLK
    SLICE_X48Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=6, routed)           0.580     6.185    auto/test_shifter/M_state_q[0]
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.309 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=42, routed)          1.105     7.414    auto/test_shifter/FSM_sequential_M_state_q_reg[1]_0
    SLICE_X49Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.538 r  auto/test_shifter/out_intermediate0__20_carry_i_8/O
                         net (fo=1, routed)           0.000     7.538    auto/test_shifter_n_33
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.088 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.088    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.245 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.499     8.744    auto/test_shifter/CO[0]
    SLICE_X50Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.813     9.557 r  auto/test_shifter/io_seg_OBUF[6]_inst_i_46/CO[2]
                         net (fo=4, routed)           0.351     9.908    auto/test_shifter/io_seg_OBUF[6]_inst_i_46_n_1
    SLICE_X50Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    10.689 r  auto/test_shifter/M_track_failure_q_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    10.689    auto/test_shifter/M_track_failure_q_reg_i_38_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.943 r  auto/test_shifter/M_track_failure_q_reg_i_36/CO[0]
                         net (fo=4, routed)           0.580    11.523    auto/test_shifter/M_track_failure_q_reg_i_36_n_3
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    12.346 r  auto/test_shifter/io_seg_OBUF[6]_inst_i_50/CO[3]
                         net (fo=3, routed)           0.648    12.995    auto/test_shifter/io_seg_OBUF[6]_inst_i_50_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.119 r  auto/test_shifter/io_led_OBUF[9]_inst_i_40/O
                         net (fo=5, routed)           0.601    13.720    auto/test_shifter/io_dip[0]
    SLICE_X49Y39         LUT4 (Prop_lut4_I2_O)        0.124    13.844 f  auto/test_shifter/M_track_failure_q_i_25/O
                         net (fo=3, routed)           0.176    14.020    auto/test_shifter/M_track_failure_q_i_25_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.124    14.144 f  auto/test_shifter/M_track_failure_q_i_9/O
                         net (fo=1, routed)           0.638    14.782    auto/test_shifter/M_track_failure_q_i_9_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I0_O)        0.124    14.906 r  auto/test_shifter/M_track_failure_q_i_3__2/O
                         net (fo=4, routed)           0.602    15.508    auto/test_shifter/M_track_failure_q_i_3__2_n_0
    SLICE_X51Y40         LUT6 (Prop_lut6_I2_O)        0.124    15.632 r  auto/test_shifter/M_track_failure_q_i_5/O
                         net (fo=1, routed)           0.154    15.786    auto/test_shifter/M_track_failure_d
    SLICE_X51Y40         LUT5 (Prop_lut5_I3_O)        0.124    15.910 r  auto/test_shifter/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    15.910    auto/test_shifter/M_track_failure_q_i_1__1_n_0
    SLICE_X51Y40         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.450    14.855    auto/test_shifter/CLK
    SLICE_X51Y40         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X51Y40         FDRE (Setup_fdre_C_D)        0.029    15.108    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                 -0.802    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.511ns  (logic 5.104ns (48.560%)  route 5.407ns (51.440%))
  Logic Levels:           9  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.560     5.144    auto/test_multiply/CLK
    SLICE_X57Y31         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  auto/test_multiply/M_current_test_case_register_q_reg[0]_replica/Q
                         net (fo=13, routed)          1.247     6.847    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[0]_repN_alias
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.124     6.971 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b4__1/O
                         net (fo=1, routed)           0.171     7.142    auto/test_multiply/alu_unit/multiplyUnit/g0_b4__1_n_0
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.124     7.266 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_2/O
                         net (fo=4, routed)           0.563     7.829    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[11]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[9]_P[14])
                                                      3.656    11.485 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[14]
                         net (fo=4, routed)           0.988    12.473    auto/test_multiply/alu_unit/multiplyUnit/P[4]
    SLICE_X55Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.597 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_17__1/O
                         net (fo=3, routed)           0.317    12.914    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_17__1_n_0
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.038 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__2/O
                         net (fo=5, routed)           0.480    13.518    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5__2_n_0
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124    13.642 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_24__0/O
                         net (fo=1, routed)           0.786    14.428    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_24__0_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.552 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_12__0/O
                         net (fo=1, routed)           0.448    15.000    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_12__0_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124    15.124 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_3__0/O
                         net (fo=1, routed)           0.407    15.531    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_3__0_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I1_O)        0.124    15.655 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.655    auto/test_multiply/alu_unit_n_6
    SLICE_X57Y30         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X57Y30         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.031    15.115    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -15.655    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 2.876ns (37.122%)  route 4.871ns (62.878%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.636     5.220    auto/test_adder/CLK
    SLICE_X62Y40         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=11, routed)          0.693     6.369    auto/test_adder/M_state_q_1[0]
    SLICE_X62Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.493 r  auto/test_adder/out_intermediate0_carry_i_10/O
                         net (fo=33, routed)          0.901     7.394    auto/test_adder/out_intermediate0_carry_i_10_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I0_O)        0.154     7.548 r  auto/test_adder/out_intermediate0_carry_i_1/O
                         net (fo=1, routed)           0.504     8.052    auto/M_alu_unit_a[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783     8.835 r  auto/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    auto/alu_unit/out_intermediate0_carry_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  auto/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    auto/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  auto/alu_unit/out_intermediate0_carry__1/O[1]
                         net (fo=4, routed)           0.832    10.114    auto/test_adder/M_reg_current_out_q_reg[11]_1[1]
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.331    10.445 r  auto/test_adder/M_track_failure_q_i_18__0/O
                         net (fo=1, routed)           0.855    11.301    auto/test_adder/M_track_failure_q_i_18__0_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.332    11.633 f  auto/test_adder/M_track_failure_q_i_7__0/O
                         net (fo=1, routed)           0.582    12.215    auto/test_adder/M_track_failure_q_i_7__0_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.339 r  auto/test_adder/M_track_failure_q_i_2/O
                         net (fo=2, routed)           0.316    12.655    auto/test_adder/M_track_failure_q_i_2_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.779 r  auto/test_adder/M_track_failure_q_i_1/O
                         net (fo=2, routed)           0.189    12.968    auto/test_adder/M_track_failure_d
    SLICE_X60Y38         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.515    14.920    auto/test_adder/CLK
    SLICE_X60Y38         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y38         FDRE (Setup_fdre_C_D)       -0.031    15.113    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 4.377ns (59.478%)  route 2.982ns (40.522%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.246 r  manual/aluUnit/multiplyUnit/out0/P[8]
                         net (fo=1, routed)           1.141    10.387    manual/aluUnit/multiplyUnit/out0_n_97
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.511 r  manual/aluUnit/multiplyUnit/M_result_q[8]_i_3/O
                         net (fo=1, routed)           0.582    11.093    manual/aluUnit/multiplyUnit/M_result_q[8]_i_3_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.217 r  manual/aluUnit/multiplyUnit/M_result_q[8]_i_2/O
                         net (fo=2, routed)           0.696    11.912    manual/aluUnit/multiplyUnit/M_result_q[8]_i_2_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I1_O)        0.120    12.032 r  manual/aluUnit/multiplyUnit/M_segs_q[8]_i_1/O
                         net (fo=1, routed)           0.563    12.596    manual/M_segs_d[8]
    SLICE_X56Y34         FDRE                                         r  manual/M_segs_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.447    14.852    manual/CLK
    SLICE_X56Y34         FDRE                                         r  manual/M_segs_q_reg[8]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X56Y34         FDRE (Setup_fdre_C_D)       -0.234    14.842    manual/M_segs_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.613ns (35.791%)  route 4.688ns (64.209%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.629     5.213    manual/CLK
    SLICE_X61Y33         FDRE                                         r  manual/M_alufn_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.456     5.669 r  manual/M_alufn_q_reg[4]/Q
                         net (fo=21, routed)          1.192     6.861    manual/aluUnit/compareUnit/out_intermediate0_carry[4]
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  manual/aluUnit/compareUnit/out_intermediate0_carry_i_5__0/O
                         net (fo=32, routed)          1.178     8.164    manual/aluUnit/compareUnit_n_3
    SLICE_X58Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  manual/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.288    manual/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.838 r  manual/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.838    manual/aluUnit/out_intermediate0_carry_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.952 r  manual/aluUnit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.952    manual/aluUnit/out_intermediate0_carry__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.066 r  manual/aluUnit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.066    manual/aluUnit/out_intermediate0_carry__1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.379 r  manual/aluUnit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.829    10.208    manual/aluUnit/M_adderUnit_n
    SLICE_X59Y33         LUT5 (Prop_lut5_I0_O)        0.334    10.542 r  manual/aluUnit/M_result_q[15]_i_4/O
                         net (fo=1, routed)           0.266    10.807    manual/aluUnit/multiplyUnit/M_result_q_reg[15]_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I2_O)        0.332    11.139 r  manual/aluUnit/multiplyUnit/M_result_q[15]_i_2/O
                         net (fo=2, routed)           0.640    11.779    manual/aluUnit/multiplyUnit/M_result_q[15]_i_2_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.152    11.931 r  manual/aluUnit/multiplyUnit/M_segs_q[15]_i_1/O
                         net (fo=1, routed)           0.583    12.514    manual/M_segs_d[15]
    SLICE_X55Y34         FDRE                                         r  manual/M_segs_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.446    14.851    manual/CLK
    SLICE_X55Y34         FDRE                                         r  manual/M_segs_q_reg[15]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X55Y34         FDRE (Setup_fdre_C_D)       -0.275    14.800    manual/M_segs_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 4.407ns (60.466%)  route 2.881ns (39.534%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.246 r  manual/aluUnit/multiplyUnit/out0/P[10]
                         net (fo=1, routed)           1.050    10.296    manual/aluUnit/multiplyUnit/out0_n_95
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.420 r  manual/aluUnit/multiplyUnit/M_result_q[10]_i_3/O
                         net (fo=1, routed)           0.501    10.921    manual/aluUnit/multiplyUnit/M_result_q[10]_i_3_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.045 f  manual/aluUnit/multiplyUnit/M_result_q[10]_i_2/O
                         net (fo=2, routed)           0.717    11.762    manual/aluUnit/multiplyUnit/M_result_q[10]_i_2_n_0
    SLICE_X61Y35         LUT3 (Prop_lut3_I2_O)        0.150    11.912 r  manual/aluUnit/multiplyUnit/M_segs_q[10]_i_1/O
                         net (fo=1, routed)           0.613    12.525    manual/M_segs_d[10]
    SLICE_X58Y35         FDRE                                         r  manual/M_segs_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.513    14.918    manual/CLK
    SLICE_X58Y35         FDRE                                         r  manual/M_segs_q_reg[10]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)       -0.269    14.873    manual/M_segs_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 4.381ns (59.439%)  route 2.990ns (40.561%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     9.246 f  manual/aluUnit/multiplyUnit/out0/P[4]
                         net (fo=1, routed)           1.207    10.453    manual/aluUnit/multiplyUnit/out0_n_101
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.577 f  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_6/O
                         net (fo=1, routed)           0.418    10.995    manual/aluUnit/multiplyUnit/M_segs_q[4]_i_6_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.119 r  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_2/O
                         net (fo=1, routed)           0.798    11.917    manual/aluUnit/multiplyUnit/M_segs_q[4]_i_2_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I3_O)        0.124    12.041 r  manual/aluUnit/multiplyUnit/M_segs_q[4]_i_1/O
                         net (fo=2, routed)           0.567    12.607    manual/M_segs_d[4]
    SLICE_X57Y34         FDRE                                         r  manual/M_segs_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.447    14.852    manual/CLK
    SLICE_X57Y34         FDRE                                         r  manual/M_segs_q_reg[4]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)       -0.081    14.995    manual/M_segs_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 4.374ns (61.013%)  route 2.795ns (38.987%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.246 r  manual/aluUnit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           1.074    10.319    manual/aluUnit/multiplyUnit/out0_n_98
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.443 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_3/O
                         net (fo=1, routed)           0.586    11.030    manual/aluUnit/multiplyUnit/M_result_q[7]_i_3_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.154 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_2/O
                         net (fo=2, routed)           0.572    11.726    manual/aluUnit/multiplyUnit/M_result_q[7]_i_2_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I1_O)        0.117    11.843 r  manual/aluUnit/multiplyUnit/M_segs_q[7]_i_1/O
                         net (fo=1, routed)           0.563    12.406    manual/M_segs_d[7]
    SLICE_X57Y34         FDRE                                         r  manual/M_segs_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.447    14.852    manual/CLK
    SLICE_X57Y34         FDRE                                         r  manual/M_segs_q_reg[7]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)       -0.268    14.808    manual/M_segs_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 4.737ns (63.218%)  route 2.756ns (36.782%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.246 f  manual/aluUnit/multiplyUnit/out0/P[5]
                         net (fo=1, routed)           1.023    10.269    manual/aluUnit/multiplyUnit/out0_n_100
    SLICE_X59Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.393 f  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6/O
                         net (fo=1, routed)           0.440    10.833    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.957 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2/O
                         net (fo=1, routed)           0.851    11.808    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2_n_0
    SLICE_X59Y34         LUT4 (Prop_lut4_I3_O)        0.153    11.961 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_1/O
                         net (fo=2, routed)           0.442    12.403    manual/aluUnit/multiplyUnit/M_state_q_reg[0][5]
    SLICE_X61Y34         LUT6 (Prop_lut6_I5_O)        0.327    12.730 r  manual/aluUnit/multiplyUnit/M_result_q[5]_i_1/O
                         net (fo=1, routed)           0.000    12.730    manual/aluUnit_n_46
    SLICE_X61Y34         FDRE                                         r  manual/M_result_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.512    14.917    manual/CLK
    SLICE_X61Y34         FDRE                                         r  manual/M_result_q_reg[5]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.031    15.172    manual/M_result_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 4.410ns (62.159%)  route 2.685ns (37.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.653     5.237    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y13          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.246 r  manual/aluUnit/multiplyUnit/out0/P[6]
                         net (fo=1, routed)           0.983    10.229    manual/aluUnit/multiplyUnit/out0_n_99
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.353 r  manual/aluUnit/multiplyUnit/M_result_q[6]_i_3/O
                         net (fo=1, routed)           0.500    10.853    manual/aluUnit/multiplyUnit/M_result_q[6]_i_3_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124    10.977 r  manual/aluUnit/multiplyUnit/M_result_q[6]_i_2/O
                         net (fo=2, routed)           0.717    11.694    manual/aluUnit/multiplyUnit/M_result_q[6]_i_2_n_0
    SLICE_X61Y35         LUT3 (Prop_lut3_I1_O)        0.153    11.847 r  manual/aluUnit/multiplyUnit/M_segs_q[6]_i_1/O
                         net (fo=1, routed)           0.484    12.332    manual/M_segs_d[6]
    SLICE_X58Y36         FDRE                                         r  manual/M_segs_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.513    14.918    manual/CLK
    SLICE_X58Y36         FDRE                                         r  manual/M_segs_q_reg[6]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)       -0.261    14.881    manual/M_segs_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                  2.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.594     1.538    auto/test_adder/CLK
    SLICE_X62Y40         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=11, routed)          0.122     1.801    auto/test_adder/M_state_q_1[0]
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  auto/test_adder/M_current_test_case_register_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.846    auto/test_adder/M_current_test_case_register_q[4]_i_2_n_0
    SLICE_X63Y40         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.865     2.055    auto/test_adder/CLK
    SLICE_X63Y40         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.504     1.551    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.092     1.643    auto/test_adder/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_speed_through_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.562     1.506    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X49Y34         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=1, routed)           0.136     1.783    buttondetector_gen_0[0].buttondetector/M_last_q
    SLICE_X49Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  buttondetector_gen_0[0].buttondetector/M_speed_through_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    auto/test_adder/M_speed_through_q_reg[0]_1
    SLICE_X49Y33         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.829     2.019    auto/test_adder/CLK
    SLICE_X49Y33         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.091     1.610    auto/test_adder/M_speed_through_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.562     1.506    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X53Y34         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.817    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X53Y31         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     2.018    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X53Y31         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.070     1.587    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_current_test_case_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.208ns (56.312%)  route 0.161ns (43.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.503    auto/test_multiply/CLK
    SLICE_X54Y31         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=18, routed)          0.161     1.828    auto/test_multiply/M_current_test_case_register_q_reg[0]
    SLICE_X54Y31         LUT2 (Prop_lut2_I1_O)        0.044     1.872 r  auto/test_multiply/M_current_test_case_register_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.872    auto/test_multiply/p_0_in__2[1]
    SLICE_X54Y31         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     2.018    auto/test_multiply/CLK
    SLICE_X54Y31         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.131     1.634    auto/test_multiply/M_current_test_case_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.596     1.540    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X62Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.855    buttoncond_gen_0[2].buttoncond/sync/M_pipe_d__1[1]
    SLICE_X62Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.867     2.057    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X62Y49         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.066     1.606    buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_current_test_case_register_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.503    auto/test_multiply/CLK
    SLICE_X54Y31         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.667 f  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=18, routed)          0.161     1.828    auto/test_multiply/M_current_test_case_register_q_reg[0]
    SLICE_X54Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  auto/test_multiply/M_current_test_case_register_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.873    auto/test_multiply/p_0_in__2[0]
    SLICE_X54Y31         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     2.018    auto/test_multiply/CLK
    SLICE_X54Y31         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.121     1.624    auto/test_multiply/M_current_test_case_register_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.568     1.512    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y46         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.771    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.879    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X57Y46         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.837     2.027    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y46         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.105     1.617    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.568     1.512    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y45         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.772    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.880    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X57Y45         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.837     2.027    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y45         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.105     1.617    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.568     1.512    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y44         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.773    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.881    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X57Y44         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.837     2.027    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y44         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.105     1.617    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.567     1.511    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y42         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     1.880    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]_i_3__2_n_4
    SLICE_X57Y42         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.836     2.026    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y42         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y42         FDRE (Hold_fdre_C_D)         0.105     1.616    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y37   auto/test_shifter/FSM_sequential_M_state_q_reg[1]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y32   auto/test_multiply/M_current_test_case_register_q_reg[1]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y31   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y35   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y37   auto/test_shifter/M_current_test_case_register_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   auto/test_multiply/M_current_test_case_register_q_reg[3]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y40   auto/test_shifter/M_track_failure_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   auto/test_adder/M_reg_current_out_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   auto/test_adder/M_reg_current_out_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y37   auto/test_adder/M_reg_current_out_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   seg/ctr/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   seg/ctr/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   seg/ctr/M_ctr_q_reg[3]/C



