#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* In_1 */
#define In_1__0__MASK 0x01u
#define In_1__0__PC CYREG_PRT4_PC0
#define In_1__0__PORT 4u
#define In_1__0__SHIFT 0
#define In_1__AG CYREG_PRT4_AG
#define In_1__AMUX CYREG_PRT4_AMUX
#define In_1__BIE CYREG_PRT4_BIE
#define In_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define In_1__BYP CYREG_PRT4_BYP
#define In_1__CTL CYREG_PRT4_CTL
#define In_1__DM0 CYREG_PRT4_DM0
#define In_1__DM1 CYREG_PRT4_DM1
#define In_1__DM2 CYREG_PRT4_DM2
#define In_1__DR CYREG_PRT4_DR
#define In_1__INP_DIS CYREG_PRT4_INP_DIS
#define In_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define In_1__LCD_EN CYREG_PRT4_LCD_EN
#define In_1__MASK 0x01u
#define In_1__PORT 4u
#define In_1__PRT CYREG_PRT4_PRT
#define In_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define In_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define In_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define In_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define In_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define In_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define In_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define In_1__PS CYREG_PRT4_PS
#define In_1__SHIFT 0
#define In_1__SLW CYREG_PRT4_SLW

/* In_2 */
#define In_2__0__MASK 0x02u
#define In_2__0__PC CYREG_PRT4_PC1
#define In_2__0__PORT 4u
#define In_2__0__SHIFT 1
#define In_2__AG CYREG_PRT4_AG
#define In_2__AMUX CYREG_PRT4_AMUX
#define In_2__BIE CYREG_PRT4_BIE
#define In_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define In_2__BYP CYREG_PRT4_BYP
#define In_2__CTL CYREG_PRT4_CTL
#define In_2__DM0 CYREG_PRT4_DM0
#define In_2__DM1 CYREG_PRT4_DM1
#define In_2__DM2 CYREG_PRT4_DM2
#define In_2__DR CYREG_PRT4_DR
#define In_2__INP_DIS CYREG_PRT4_INP_DIS
#define In_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define In_2__LCD_EN CYREG_PRT4_LCD_EN
#define In_2__MASK 0x02u
#define In_2__PORT 4u
#define In_2__PRT CYREG_PRT4_PRT
#define In_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define In_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define In_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define In_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define In_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define In_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define In_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define In_2__PS CYREG_PRT4_PS
#define In_2__SHIFT 1
#define In_2__SLW CYREG_PRT4_SLW

/* In_3 */
#define In_3__0__MASK 0x04u
#define In_3__0__PC CYREG_PRT4_PC2
#define In_3__0__PORT 4u
#define In_3__0__SHIFT 2
#define In_3__AG CYREG_PRT4_AG
#define In_3__AMUX CYREG_PRT4_AMUX
#define In_3__BIE CYREG_PRT4_BIE
#define In_3__BIT_MASK CYREG_PRT4_BIT_MASK
#define In_3__BYP CYREG_PRT4_BYP
#define In_3__CTL CYREG_PRT4_CTL
#define In_3__DM0 CYREG_PRT4_DM0
#define In_3__DM1 CYREG_PRT4_DM1
#define In_3__DM2 CYREG_PRT4_DM2
#define In_3__DR CYREG_PRT4_DR
#define In_3__INP_DIS CYREG_PRT4_INP_DIS
#define In_3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define In_3__LCD_EN CYREG_PRT4_LCD_EN
#define In_3__MASK 0x04u
#define In_3__PORT 4u
#define In_3__PRT CYREG_PRT4_PRT
#define In_3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define In_3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define In_3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define In_3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define In_3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define In_3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define In_3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define In_3__PS CYREG_PRT4_PS
#define In_3__SHIFT 2
#define In_3__SLW CYREG_PRT4_SLW

/* In_4 */
#define In_4__0__MASK 0x08u
#define In_4__0__PC CYREG_PRT4_PC3
#define In_4__0__PORT 4u
#define In_4__0__SHIFT 3
#define In_4__AG CYREG_PRT4_AG
#define In_4__AMUX CYREG_PRT4_AMUX
#define In_4__BIE CYREG_PRT4_BIE
#define In_4__BIT_MASK CYREG_PRT4_BIT_MASK
#define In_4__BYP CYREG_PRT4_BYP
#define In_4__CTL CYREG_PRT4_CTL
#define In_4__DM0 CYREG_PRT4_DM0
#define In_4__DM1 CYREG_PRT4_DM1
#define In_4__DM2 CYREG_PRT4_DM2
#define In_4__DR CYREG_PRT4_DR
#define In_4__INP_DIS CYREG_PRT4_INP_DIS
#define In_4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define In_4__LCD_EN CYREG_PRT4_LCD_EN
#define In_4__MASK 0x08u
#define In_4__PORT 4u
#define In_4__PRT CYREG_PRT4_PRT
#define In_4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define In_4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define In_4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define In_4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define In_4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define In_4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define In_4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define In_4__PS CYREG_PRT4_PS
#define In_4__SHIFT 3
#define In_4__SLW CYREG_PRT4_SLW

/* In_5 */
#define In_5__0__MASK 0x10u
#define In_5__0__PC CYREG_PRT4_PC4
#define In_5__0__PORT 4u
#define In_5__0__SHIFT 4
#define In_5__AG CYREG_PRT4_AG
#define In_5__AMUX CYREG_PRT4_AMUX
#define In_5__BIE CYREG_PRT4_BIE
#define In_5__BIT_MASK CYREG_PRT4_BIT_MASK
#define In_5__BYP CYREG_PRT4_BYP
#define In_5__CTL CYREG_PRT4_CTL
#define In_5__DM0 CYREG_PRT4_DM0
#define In_5__DM1 CYREG_PRT4_DM1
#define In_5__DM2 CYREG_PRT4_DM2
#define In_5__DR CYREG_PRT4_DR
#define In_5__INP_DIS CYREG_PRT4_INP_DIS
#define In_5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define In_5__LCD_EN CYREG_PRT4_LCD_EN
#define In_5__MASK 0x10u
#define In_5__PORT 4u
#define In_5__PRT CYREG_PRT4_PRT
#define In_5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define In_5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define In_5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define In_5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define In_5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define In_5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define In_5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define In_5__PS CYREG_PRT4_PS
#define In_5__SHIFT 4
#define In_5__SLW CYREG_PRT4_SLW

/* In_6 */
#define In_6__0__MASK 0x20u
#define In_6__0__PC CYREG_PRT4_PC5
#define In_6__0__PORT 4u
#define In_6__0__SHIFT 5
#define In_6__AG CYREG_PRT4_AG
#define In_6__AMUX CYREG_PRT4_AMUX
#define In_6__BIE CYREG_PRT4_BIE
#define In_6__BIT_MASK CYREG_PRT4_BIT_MASK
#define In_6__BYP CYREG_PRT4_BYP
#define In_6__CTL CYREG_PRT4_CTL
#define In_6__DM0 CYREG_PRT4_DM0
#define In_6__DM1 CYREG_PRT4_DM1
#define In_6__DM2 CYREG_PRT4_DM2
#define In_6__DR CYREG_PRT4_DR
#define In_6__INP_DIS CYREG_PRT4_INP_DIS
#define In_6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define In_6__LCD_EN CYREG_PRT4_LCD_EN
#define In_6__MASK 0x20u
#define In_6__PORT 4u
#define In_6__PRT CYREG_PRT4_PRT
#define In_6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define In_6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define In_6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define In_6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define In_6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define In_6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define In_6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define In_6__PS CYREG_PRT4_PS
#define In_6__SHIFT 5
#define In_6__SLW CYREG_PRT4_SLW

/* In_7 */
#define In_7__0__MASK 0x40u
#define In_7__0__PC CYREG_PRT4_PC6
#define In_7__0__PORT 4u
#define In_7__0__SHIFT 6
#define In_7__AG CYREG_PRT4_AG
#define In_7__AMUX CYREG_PRT4_AMUX
#define In_7__BIE CYREG_PRT4_BIE
#define In_7__BIT_MASK CYREG_PRT4_BIT_MASK
#define In_7__BYP CYREG_PRT4_BYP
#define In_7__CTL CYREG_PRT4_CTL
#define In_7__DM0 CYREG_PRT4_DM0
#define In_7__DM1 CYREG_PRT4_DM1
#define In_7__DM2 CYREG_PRT4_DM2
#define In_7__DR CYREG_PRT4_DR
#define In_7__INP_DIS CYREG_PRT4_INP_DIS
#define In_7__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define In_7__LCD_EN CYREG_PRT4_LCD_EN
#define In_7__MASK 0x40u
#define In_7__PORT 4u
#define In_7__PRT CYREG_PRT4_PRT
#define In_7__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define In_7__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define In_7__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define In_7__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define In_7__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define In_7__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define In_7__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define In_7__PS CYREG_PRT4_PS
#define In_7__SHIFT 6
#define In_7__SLW CYREG_PRT4_SLW

/* In_8 */
#define In_8__0__MASK 0x10u
#define In_8__0__PC CYREG_PRT5_PC4
#define In_8__0__PORT 5u
#define In_8__0__SHIFT 4
#define In_8__AG CYREG_PRT5_AG
#define In_8__AMUX CYREG_PRT5_AMUX
#define In_8__BIE CYREG_PRT5_BIE
#define In_8__BIT_MASK CYREG_PRT5_BIT_MASK
#define In_8__BYP CYREG_PRT5_BYP
#define In_8__CTL CYREG_PRT5_CTL
#define In_8__DM0 CYREG_PRT5_DM0
#define In_8__DM1 CYREG_PRT5_DM1
#define In_8__DM2 CYREG_PRT5_DM2
#define In_8__DR CYREG_PRT5_DR
#define In_8__INP_DIS CYREG_PRT5_INP_DIS
#define In_8__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define In_8__LCD_EN CYREG_PRT5_LCD_EN
#define In_8__MASK 0x10u
#define In_8__PORT 5u
#define In_8__PRT CYREG_PRT5_PRT
#define In_8__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define In_8__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define In_8__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define In_8__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define In_8__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define In_8__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define In_8__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define In_8__PS CYREG_PRT5_PS
#define In_8__SHIFT 4
#define In_8__SLW CYREG_PRT5_SLW

/* In_9 */
#define In_9__0__MASK 0x20u
#define In_9__0__PC CYREG_PRT5_PC5
#define In_9__0__PORT 5u
#define In_9__0__SHIFT 5
#define In_9__AG CYREG_PRT5_AG
#define In_9__AMUX CYREG_PRT5_AMUX
#define In_9__BIE CYREG_PRT5_BIE
#define In_9__BIT_MASK CYREG_PRT5_BIT_MASK
#define In_9__BYP CYREG_PRT5_BYP
#define In_9__CTL CYREG_PRT5_CTL
#define In_9__DM0 CYREG_PRT5_DM0
#define In_9__DM1 CYREG_PRT5_DM1
#define In_9__DM2 CYREG_PRT5_DM2
#define In_9__DR CYREG_PRT5_DR
#define In_9__INP_DIS CYREG_PRT5_INP_DIS
#define In_9__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define In_9__LCD_EN CYREG_PRT5_LCD_EN
#define In_9__MASK 0x20u
#define In_9__PORT 5u
#define In_9__PRT CYREG_PRT5_PRT
#define In_9__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define In_9__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define In_9__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define In_9__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define In_9__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define In_9__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define In_9__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define In_9__PS CYREG_PRT5_PS
#define In_9__SHIFT 5
#define In_9__SLW CYREG_PRT5_SLW

/* miso */
#define miso__0__MASK 0x08u
#define miso__0__PC CYREG_PRT1_PC3
#define miso__0__PORT 1u
#define miso__0__SHIFT 3
#define miso__AG CYREG_PRT1_AG
#define miso__AMUX CYREG_PRT1_AMUX
#define miso__BIE CYREG_PRT1_BIE
#define miso__BIT_MASK CYREG_PRT1_BIT_MASK
#define miso__BYP CYREG_PRT1_BYP
#define miso__CTL CYREG_PRT1_CTL
#define miso__DM0 CYREG_PRT1_DM0
#define miso__DM1 CYREG_PRT1_DM1
#define miso__DM2 CYREG_PRT1_DM2
#define miso__DR CYREG_PRT1_DR
#define miso__INP_DIS CYREG_PRT1_INP_DIS
#define miso__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define miso__LCD_EN CYREG_PRT1_LCD_EN
#define miso__MASK 0x08u
#define miso__PORT 1u
#define miso__PRT CYREG_PRT1_PRT
#define miso__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define miso__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define miso__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define miso__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define miso__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define miso__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define miso__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define miso__PS CYREG_PRT1_PS
#define miso__SHIFT 3
#define miso__SLW CYREG_PRT1_SLW

/* mosi */
#define mosi__0__MASK 0x10u
#define mosi__0__PC CYREG_PRT1_PC4
#define mosi__0__PORT 1u
#define mosi__0__SHIFT 4
#define mosi__AG CYREG_PRT1_AG
#define mosi__AMUX CYREG_PRT1_AMUX
#define mosi__BIE CYREG_PRT1_BIE
#define mosi__BIT_MASK CYREG_PRT1_BIT_MASK
#define mosi__BYP CYREG_PRT1_BYP
#define mosi__CTL CYREG_PRT1_CTL
#define mosi__DM0 CYREG_PRT1_DM0
#define mosi__DM1 CYREG_PRT1_DM1
#define mosi__DM2 CYREG_PRT1_DM2
#define mosi__DR CYREG_PRT1_DR
#define mosi__INP_DIS CYREG_PRT1_INP_DIS
#define mosi__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define mosi__LCD_EN CYREG_PRT1_LCD_EN
#define mosi__MASK 0x10u
#define mosi__PORT 1u
#define mosi__PRT CYREG_PRT1_PRT
#define mosi__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define mosi__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define mosi__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define mosi__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define mosi__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define mosi__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define mosi__PS CYREG_PRT1_PS
#define mosi__SHIFT 4
#define mosi__SLW CYREG_PRT1_SLW

/* sclk */
#define sclk__0__MASK 0x02u
#define sclk__0__PC CYREG_PRT1_PC1
#define sclk__0__PORT 1u
#define sclk__0__SHIFT 1
#define sclk__AG CYREG_PRT1_AG
#define sclk__AMUX CYREG_PRT1_AMUX
#define sclk__BIE CYREG_PRT1_BIE
#define sclk__BIT_MASK CYREG_PRT1_BIT_MASK
#define sclk__BYP CYREG_PRT1_BYP
#define sclk__CTL CYREG_PRT1_CTL
#define sclk__DM0 CYREG_PRT1_DM0
#define sclk__DM1 CYREG_PRT1_DM1
#define sclk__DM2 CYREG_PRT1_DM2
#define sclk__DR CYREG_PRT1_DR
#define sclk__INP_DIS CYREG_PRT1_INP_DIS
#define sclk__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define sclk__LCD_EN CYREG_PRT1_LCD_EN
#define sclk__MASK 0x02u
#define sclk__PORT 1u
#define sclk__PRT CYREG_PRT1_PRT
#define sclk__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define sclk__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define sclk__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define sclk__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define sclk__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define sclk__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define sclk__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define sclk__PS CYREG_PRT1_PS
#define sclk__SHIFT 1
#define sclk__SLW CYREG_PRT1_SLW

/* I2C_1_I2C_FF */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* In_10 */
#define In_10__0__MASK 0x40u
#define In_10__0__PC CYREG_PRT5_PC6
#define In_10__0__PORT 5u
#define In_10__0__SHIFT 6
#define In_10__AG CYREG_PRT5_AG
#define In_10__AMUX CYREG_PRT5_AMUX
#define In_10__BIE CYREG_PRT5_BIE
#define In_10__BIT_MASK CYREG_PRT5_BIT_MASK
#define In_10__BYP CYREG_PRT5_BYP
#define In_10__CTL CYREG_PRT5_CTL
#define In_10__DM0 CYREG_PRT5_DM0
#define In_10__DM1 CYREG_PRT5_DM1
#define In_10__DM2 CYREG_PRT5_DM2
#define In_10__DR CYREG_PRT5_DR
#define In_10__INP_DIS CYREG_PRT5_INP_DIS
#define In_10__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define In_10__LCD_EN CYREG_PRT5_LCD_EN
#define In_10__MASK 0x40u
#define In_10__PORT 5u
#define In_10__PRT CYREG_PRT5_PRT
#define In_10__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define In_10__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define In_10__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define In_10__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define In_10__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define In_10__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define In_10__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define In_10__PS CYREG_PRT5_PS
#define In_10__SHIFT 6
#define In_10__SLW CYREG_PRT5_SLW

/* In_11 */
#define In_11__0__MASK 0x80u
#define In_11__0__PC CYREG_PRT5_PC7
#define In_11__0__PORT 5u
#define In_11__0__SHIFT 7
#define In_11__AG CYREG_PRT5_AG
#define In_11__AMUX CYREG_PRT5_AMUX
#define In_11__BIE CYREG_PRT5_BIE
#define In_11__BIT_MASK CYREG_PRT5_BIT_MASK
#define In_11__BYP CYREG_PRT5_BYP
#define In_11__CTL CYREG_PRT5_CTL
#define In_11__DM0 CYREG_PRT5_DM0
#define In_11__DM1 CYREG_PRT5_DM1
#define In_11__DM2 CYREG_PRT5_DM2
#define In_11__DR CYREG_PRT5_DR
#define In_11__INP_DIS CYREG_PRT5_INP_DIS
#define In_11__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define In_11__LCD_EN CYREG_PRT5_LCD_EN
#define In_11__MASK 0x80u
#define In_11__PORT 5u
#define In_11__PRT CYREG_PRT5_PRT
#define In_11__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define In_11__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define In_11__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define In_11__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define In_11__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define In_11__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define In_11__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define In_11__PS CYREG_PRT5_PS
#define In_11__SHIFT 7
#define In_11__SLW CYREG_PRT5_SLW

/* In_12 */
#define In_12__0__MASK 0x01u
#define In_12__0__PC CYREG_PRT6_PC0
#define In_12__0__PORT 6u
#define In_12__0__SHIFT 0
#define In_12__AG CYREG_PRT6_AG
#define In_12__AMUX CYREG_PRT6_AMUX
#define In_12__BIE CYREG_PRT6_BIE
#define In_12__BIT_MASK CYREG_PRT6_BIT_MASK
#define In_12__BYP CYREG_PRT6_BYP
#define In_12__CTL CYREG_PRT6_CTL
#define In_12__DM0 CYREG_PRT6_DM0
#define In_12__DM1 CYREG_PRT6_DM1
#define In_12__DM2 CYREG_PRT6_DM2
#define In_12__DR CYREG_PRT6_DR
#define In_12__INP_DIS CYREG_PRT6_INP_DIS
#define In_12__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define In_12__LCD_EN CYREG_PRT6_LCD_EN
#define In_12__MASK 0x01u
#define In_12__PORT 6u
#define In_12__PRT CYREG_PRT6_PRT
#define In_12__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define In_12__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define In_12__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define In_12__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define In_12__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define In_12__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define In_12__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define In_12__PS CYREG_PRT6_PS
#define In_12__SHIFT 0
#define In_12__SLW CYREG_PRT6_SLW

/* In_13 */
#define In_13__0__MASK 0x02u
#define In_13__0__PC CYREG_PRT6_PC1
#define In_13__0__PORT 6u
#define In_13__0__SHIFT 1
#define In_13__AG CYREG_PRT6_AG
#define In_13__AMUX CYREG_PRT6_AMUX
#define In_13__BIE CYREG_PRT6_BIE
#define In_13__BIT_MASK CYREG_PRT6_BIT_MASK
#define In_13__BYP CYREG_PRT6_BYP
#define In_13__CTL CYREG_PRT6_CTL
#define In_13__DM0 CYREG_PRT6_DM0
#define In_13__DM1 CYREG_PRT6_DM1
#define In_13__DM2 CYREG_PRT6_DM2
#define In_13__DR CYREG_PRT6_DR
#define In_13__INP_DIS CYREG_PRT6_INP_DIS
#define In_13__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define In_13__LCD_EN CYREG_PRT6_LCD_EN
#define In_13__MASK 0x02u
#define In_13__PORT 6u
#define In_13__PRT CYREG_PRT6_PRT
#define In_13__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define In_13__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define In_13__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define In_13__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define In_13__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define In_13__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define In_13__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define In_13__PS CYREG_PRT6_PS
#define In_13__SHIFT 1
#define In_13__SLW CYREG_PRT6_SLW

/* In_14 */
#define In_14__0__MASK 0x04u
#define In_14__0__PC CYREG_PRT6_PC2
#define In_14__0__PORT 6u
#define In_14__0__SHIFT 2
#define In_14__AG CYREG_PRT6_AG
#define In_14__AMUX CYREG_PRT6_AMUX
#define In_14__BIE CYREG_PRT6_BIE
#define In_14__BIT_MASK CYREG_PRT6_BIT_MASK
#define In_14__BYP CYREG_PRT6_BYP
#define In_14__CTL CYREG_PRT6_CTL
#define In_14__DM0 CYREG_PRT6_DM0
#define In_14__DM1 CYREG_PRT6_DM1
#define In_14__DM2 CYREG_PRT6_DM2
#define In_14__DR CYREG_PRT6_DR
#define In_14__INP_DIS CYREG_PRT6_INP_DIS
#define In_14__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define In_14__LCD_EN CYREG_PRT6_LCD_EN
#define In_14__MASK 0x04u
#define In_14__PORT 6u
#define In_14__PRT CYREG_PRT6_PRT
#define In_14__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define In_14__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define In_14__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define In_14__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define In_14__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define In_14__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define In_14__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define In_14__PS CYREG_PRT6_PS
#define In_14__SHIFT 2
#define In_14__SLW CYREG_PRT6_SLW

/* In_15 */
#define In_15__0__MASK 0x08u
#define In_15__0__PC CYREG_PRT6_PC3
#define In_15__0__PORT 6u
#define In_15__0__SHIFT 3
#define In_15__AG CYREG_PRT6_AG
#define In_15__AMUX CYREG_PRT6_AMUX
#define In_15__BIE CYREG_PRT6_BIE
#define In_15__BIT_MASK CYREG_PRT6_BIT_MASK
#define In_15__BYP CYREG_PRT6_BYP
#define In_15__CTL CYREG_PRT6_CTL
#define In_15__DM0 CYREG_PRT6_DM0
#define In_15__DM1 CYREG_PRT6_DM1
#define In_15__DM2 CYREG_PRT6_DM2
#define In_15__DR CYREG_PRT6_DR
#define In_15__INP_DIS CYREG_PRT6_INP_DIS
#define In_15__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define In_15__LCD_EN CYREG_PRT6_LCD_EN
#define In_15__MASK 0x08u
#define In_15__PORT 6u
#define In_15__PRT CYREG_PRT6_PRT
#define In_15__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define In_15__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define In_15__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define In_15__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define In_15__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define In_15__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define In_15__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define In_15__PS CYREG_PRT6_PS
#define In_15__SHIFT 3
#define In_15__SLW CYREG_PRT6_SLW

/* In_16 */
#define In_16__0__MASK 0x10u
#define In_16__0__PC CYREG_PRT6_PC4
#define In_16__0__PORT 6u
#define In_16__0__SHIFT 4
#define In_16__AG CYREG_PRT6_AG
#define In_16__AMUX CYREG_PRT6_AMUX
#define In_16__BIE CYREG_PRT6_BIE
#define In_16__BIT_MASK CYREG_PRT6_BIT_MASK
#define In_16__BYP CYREG_PRT6_BYP
#define In_16__CTL CYREG_PRT6_CTL
#define In_16__DM0 CYREG_PRT6_DM0
#define In_16__DM1 CYREG_PRT6_DM1
#define In_16__DM2 CYREG_PRT6_DM2
#define In_16__DR CYREG_PRT6_DR
#define In_16__INP_DIS CYREG_PRT6_INP_DIS
#define In_16__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define In_16__LCD_EN CYREG_PRT6_LCD_EN
#define In_16__MASK 0x10u
#define In_16__PORT 6u
#define In_16__PRT CYREG_PRT6_PRT
#define In_16__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define In_16__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define In_16__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define In_16__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define In_16__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define In_16__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define In_16__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define In_16__PS CYREG_PRT6_PS
#define In_16__SHIFT 4
#define In_16__SLW CYREG_PRT6_SLW

/* In_17 */
#define In_17__0__MASK 0x20u
#define In_17__0__PC CYREG_PRT6_PC5
#define In_17__0__PORT 6u
#define In_17__0__SHIFT 5
#define In_17__AG CYREG_PRT6_AG
#define In_17__AMUX CYREG_PRT6_AMUX
#define In_17__BIE CYREG_PRT6_BIE
#define In_17__BIT_MASK CYREG_PRT6_BIT_MASK
#define In_17__BYP CYREG_PRT6_BYP
#define In_17__CTL CYREG_PRT6_CTL
#define In_17__DM0 CYREG_PRT6_DM0
#define In_17__DM1 CYREG_PRT6_DM1
#define In_17__DM2 CYREG_PRT6_DM2
#define In_17__DR CYREG_PRT6_DR
#define In_17__INP_DIS CYREG_PRT6_INP_DIS
#define In_17__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define In_17__LCD_EN CYREG_PRT6_LCD_EN
#define In_17__MASK 0x20u
#define In_17__PORT 6u
#define In_17__PRT CYREG_PRT6_PRT
#define In_17__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define In_17__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define In_17__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define In_17__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define In_17__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define In_17__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define In_17__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define In_17__PS CYREG_PRT6_PS
#define In_17__SHIFT 5
#define In_17__SLW CYREG_PRT6_SLW

/* In_18 */
#define In_18__0__MASK 0x40u
#define In_18__0__PC CYREG_PRT6_PC6
#define In_18__0__PORT 6u
#define In_18__0__SHIFT 6
#define In_18__AG CYREG_PRT6_AG
#define In_18__AMUX CYREG_PRT6_AMUX
#define In_18__BIE CYREG_PRT6_BIE
#define In_18__BIT_MASK CYREG_PRT6_BIT_MASK
#define In_18__BYP CYREG_PRT6_BYP
#define In_18__CTL CYREG_PRT6_CTL
#define In_18__DM0 CYREG_PRT6_DM0
#define In_18__DM1 CYREG_PRT6_DM1
#define In_18__DM2 CYREG_PRT6_DM2
#define In_18__DR CYREG_PRT6_DR
#define In_18__INP_DIS CYREG_PRT6_INP_DIS
#define In_18__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define In_18__LCD_EN CYREG_PRT6_LCD_EN
#define In_18__MASK 0x40u
#define In_18__PORT 6u
#define In_18__PRT CYREG_PRT6_PRT
#define In_18__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define In_18__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define In_18__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define In_18__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define In_18__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define In_18__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define In_18__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define In_18__PS CYREG_PRT6_PS
#define In_18__SHIFT 6
#define In_18__SLW CYREG_PRT6_SLW

/* In_19 */
#define In_19__0__MASK 0x80u
#define In_19__0__PC CYREG_PRT6_PC7
#define In_19__0__PORT 6u
#define In_19__0__SHIFT 7
#define In_19__AG CYREG_PRT6_AG
#define In_19__AMUX CYREG_PRT6_AMUX
#define In_19__BIE CYREG_PRT6_BIE
#define In_19__BIT_MASK CYREG_PRT6_BIT_MASK
#define In_19__BYP CYREG_PRT6_BYP
#define In_19__CTL CYREG_PRT6_CTL
#define In_19__DM0 CYREG_PRT6_DM0
#define In_19__DM1 CYREG_PRT6_DM1
#define In_19__DM2 CYREG_PRT6_DM2
#define In_19__DR CYREG_PRT6_DR
#define In_19__INP_DIS CYREG_PRT6_INP_DIS
#define In_19__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define In_19__LCD_EN CYREG_PRT6_LCD_EN
#define In_19__MASK 0x80u
#define In_19__PORT 6u
#define In_19__PRT CYREG_PRT6_PRT
#define In_19__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define In_19__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define In_19__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define In_19__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define In_19__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define In_19__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define In_19__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define In_19__PS CYREG_PRT6_PS
#define In_19__SHIFT 7
#define In_19__SLW CYREG_PRT6_SLW

/* Out_1 */
#define Out_1__0__MASK 0x01u
#define Out_1__0__PC CYREG_PRT12_PC0
#define Out_1__0__PORT 12u
#define Out_1__0__SHIFT 0
#define Out_1__AG CYREG_PRT12_AG
#define Out_1__BIE CYREG_PRT12_BIE
#define Out_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_1__BYP CYREG_PRT12_BYP
#define Out_1__DM0 CYREG_PRT12_DM0
#define Out_1__DM1 CYREG_PRT12_DM1
#define Out_1__DM2 CYREG_PRT12_DM2
#define Out_1__DR CYREG_PRT12_DR
#define Out_1__INP_DIS CYREG_PRT12_INP_DIS
#define Out_1__MASK 0x01u
#define Out_1__PORT 12u
#define Out_1__PRT CYREG_PRT12_PRT
#define Out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_1__PS CYREG_PRT12_PS
#define Out_1__SHIFT 0
#define Out_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_1__SLW CYREG_PRT12_SLW

/* Out_2 */
#define Out_2__0__MASK 0x02u
#define Out_2__0__PC CYREG_PRT12_PC1
#define Out_2__0__PORT 12u
#define Out_2__0__SHIFT 1
#define Out_2__AG CYREG_PRT12_AG
#define Out_2__BIE CYREG_PRT12_BIE
#define Out_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_2__BYP CYREG_PRT12_BYP
#define Out_2__DM0 CYREG_PRT12_DM0
#define Out_2__DM1 CYREG_PRT12_DM1
#define Out_2__DM2 CYREG_PRT12_DM2
#define Out_2__DR CYREG_PRT12_DR
#define Out_2__INP_DIS CYREG_PRT12_INP_DIS
#define Out_2__MASK 0x02u
#define Out_2__PORT 12u
#define Out_2__PRT CYREG_PRT12_PRT
#define Out_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_2__PS CYREG_PRT12_PS
#define Out_2__SHIFT 1
#define Out_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_2__SLW CYREG_PRT12_SLW

/* Out_3 */
#define Out_3__0__MASK 0x04u
#define Out_3__0__PC CYREG_PRT12_PC2
#define Out_3__0__PORT 12u
#define Out_3__0__SHIFT 2
#define Out_3__AG CYREG_PRT12_AG
#define Out_3__BIE CYREG_PRT12_BIE
#define Out_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_3__BYP CYREG_PRT12_BYP
#define Out_3__DM0 CYREG_PRT12_DM0
#define Out_3__DM1 CYREG_PRT12_DM1
#define Out_3__DM2 CYREG_PRT12_DM2
#define Out_3__DR CYREG_PRT12_DR
#define Out_3__INP_DIS CYREG_PRT12_INP_DIS
#define Out_3__MASK 0x04u
#define Out_3__PORT 12u
#define Out_3__PRT CYREG_PRT12_PRT
#define Out_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_3__PS CYREG_PRT12_PS
#define Out_3__SHIFT 2
#define Out_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_3__SLW CYREG_PRT12_SLW

/* Out_4 */
#define Out_4__0__MASK 0x08u
#define Out_4__0__PC CYREG_PRT12_PC3
#define Out_4__0__PORT 12u
#define Out_4__0__SHIFT 3
#define Out_4__AG CYREG_PRT12_AG
#define Out_4__BIE CYREG_PRT12_BIE
#define Out_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_4__BYP CYREG_PRT12_BYP
#define Out_4__DM0 CYREG_PRT12_DM0
#define Out_4__DM1 CYREG_PRT12_DM1
#define Out_4__DM2 CYREG_PRT12_DM2
#define Out_4__DR CYREG_PRT12_DR
#define Out_4__INP_DIS CYREG_PRT12_INP_DIS
#define Out_4__MASK 0x08u
#define Out_4__PORT 12u
#define Out_4__PRT CYREG_PRT12_PRT
#define Out_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_4__PS CYREG_PRT12_PS
#define Out_4__SHIFT 3
#define Out_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_4__SLW CYREG_PRT12_SLW

/* Out_5 */
#define Out_5__0__MASK 0x10u
#define Out_5__0__PC CYREG_PRT12_PC4
#define Out_5__0__PORT 12u
#define Out_5__0__SHIFT 4
#define Out_5__AG CYREG_PRT12_AG
#define Out_5__BIE CYREG_PRT12_BIE
#define Out_5__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_5__BYP CYREG_PRT12_BYP
#define Out_5__DM0 CYREG_PRT12_DM0
#define Out_5__DM1 CYREG_PRT12_DM1
#define Out_5__DM2 CYREG_PRT12_DM2
#define Out_5__DR CYREG_PRT12_DR
#define Out_5__INP_DIS CYREG_PRT12_INP_DIS
#define Out_5__MASK 0x10u
#define Out_5__PORT 12u
#define Out_5__PRT CYREG_PRT12_PRT
#define Out_5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_5__PS CYREG_PRT12_PS
#define Out_5__SHIFT 4
#define Out_5__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_5__SLW CYREG_PRT12_SLW

/* Out_6 */
#define Out_6__0__MASK 0x20u
#define Out_6__0__PC CYREG_PRT12_PC5
#define Out_6__0__PORT 12u
#define Out_6__0__SHIFT 5
#define Out_6__AG CYREG_PRT12_AG
#define Out_6__BIE CYREG_PRT12_BIE
#define Out_6__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_6__BYP CYREG_PRT12_BYP
#define Out_6__DM0 CYREG_PRT12_DM0
#define Out_6__DM1 CYREG_PRT12_DM1
#define Out_6__DM2 CYREG_PRT12_DM2
#define Out_6__DR CYREG_PRT12_DR
#define Out_6__INP_DIS CYREG_PRT12_INP_DIS
#define Out_6__MASK 0x20u
#define Out_6__PORT 12u
#define Out_6__PRT CYREG_PRT12_PRT
#define Out_6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_6__PS CYREG_PRT12_PS
#define Out_6__SHIFT 5
#define Out_6__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_6__SLW CYREG_PRT12_SLW

/* Out_7 */
#define Out_7__0__MASK 0x40u
#define Out_7__0__PC CYREG_PRT12_PC6
#define Out_7__0__PORT 12u
#define Out_7__0__SHIFT 6
#define Out_7__AG CYREG_PRT12_AG
#define Out_7__BIE CYREG_PRT12_BIE
#define Out_7__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_7__BYP CYREG_PRT12_BYP
#define Out_7__DM0 CYREG_PRT12_DM0
#define Out_7__DM1 CYREG_PRT12_DM1
#define Out_7__DM2 CYREG_PRT12_DM2
#define Out_7__DR CYREG_PRT12_DR
#define Out_7__INP_DIS CYREG_PRT12_INP_DIS
#define Out_7__MASK 0x40u
#define Out_7__PORT 12u
#define Out_7__PRT CYREG_PRT12_PRT
#define Out_7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_7__PS CYREG_PRT12_PS
#define Out_7__SHIFT 6
#define Out_7__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_7__SLW CYREG_PRT12_SLW

/* Out_8 */
#define Out_8__0__MASK 0x80u
#define Out_8__0__PC CYREG_PRT12_PC7
#define Out_8__0__PORT 12u
#define Out_8__0__SHIFT 7
#define Out_8__AG CYREG_PRT12_AG
#define Out_8__BIE CYREG_PRT12_BIE
#define Out_8__BIT_MASK CYREG_PRT12_BIT_MASK
#define Out_8__BYP CYREG_PRT12_BYP
#define Out_8__DM0 CYREG_PRT12_DM0
#define Out_8__DM1 CYREG_PRT12_DM1
#define Out_8__DM2 CYREG_PRT12_DM2
#define Out_8__DR CYREG_PRT12_DR
#define Out_8__INP_DIS CYREG_PRT12_INP_DIS
#define Out_8__MASK 0x80u
#define Out_8__PORT 12u
#define Out_8__PRT CYREG_PRT12_PRT
#define Out_8__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Out_8__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Out_8__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Out_8__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Out_8__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Out_8__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Out_8__PS CYREG_PRT12_PS
#define Out_8__SHIFT 7
#define Out_8__SIO_CFG CYREG_PRT12_SIO_CFG
#define Out_8__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Out_8__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Out_8__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Out_8__SLW CYREG_PRT12_SLW

/* Out_9 */
#define Out_9__0__MASK 0x01u
#define Out_9__0__PC CYREG_PRT5_PC0
#define Out_9__0__PORT 5u
#define Out_9__0__SHIFT 0
#define Out_9__AG CYREG_PRT5_AG
#define Out_9__AMUX CYREG_PRT5_AMUX
#define Out_9__BIE CYREG_PRT5_BIE
#define Out_9__BIT_MASK CYREG_PRT5_BIT_MASK
#define Out_9__BYP CYREG_PRT5_BYP
#define Out_9__CTL CYREG_PRT5_CTL
#define Out_9__DM0 CYREG_PRT5_DM0
#define Out_9__DM1 CYREG_PRT5_DM1
#define Out_9__DM2 CYREG_PRT5_DM2
#define Out_9__DR CYREG_PRT5_DR
#define Out_9__INP_DIS CYREG_PRT5_INP_DIS
#define Out_9__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Out_9__LCD_EN CYREG_PRT5_LCD_EN
#define Out_9__MASK 0x01u
#define Out_9__PORT 5u
#define Out_9__PRT CYREG_PRT5_PRT
#define Out_9__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Out_9__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Out_9__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Out_9__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Out_9__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Out_9__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Out_9__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Out_9__PS CYREG_PRT5_PS
#define Out_9__SHIFT 0
#define Out_9__SLW CYREG_PRT5_SLW

/* PWM_1_2_clk */
#define PWM_1_2_clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PWM_1_2_clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PWM_1_2_clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PWM_1_2_clk__CFG2_SRC_SEL_MASK 0x07u
#define PWM_1_2_clk__INDEX 0x00u
#define PWM_1_2_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_1_2_clk__PM_ACT_MSK 0x01u
#define PWM_1_2_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_1_2_clk__PM_STBY_MSK 0x01u

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* PWM_2_PWMUDB */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_2_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* PWM_3_4_clk */
#define PWM_3_4_clk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define PWM_3_4_clk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define PWM_3_4_clk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define PWM_3_4_clk__CFG2_SRC_SEL_MASK 0x07u
#define PWM_3_4_clk__INDEX 0x05u
#define PWM_3_4_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_3_4_clk__PM_ACT_MSK 0x20u
#define PWM_3_4_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_3_4_clk__PM_STBY_MSK 0x20u

/* PWM_3_PWMUDB */
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_3_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_3_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_3_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_3_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_3_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_3_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* PWM_4_PWMUDB */
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_4_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define PWM_4_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_4_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PWM_4_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_4_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_4_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_4_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_4_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_4_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_4_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_4_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define PWM_4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* PWM_5_6_clk */
#define PWM_5_6_clk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define PWM_5_6_clk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define PWM_5_6_clk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define PWM_5_6_clk__CFG2_SRC_SEL_MASK 0x07u
#define PWM_5_6_clk__INDEX 0x03u
#define PWM_5_6_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_5_6_clk__PM_ACT_MSK 0x08u
#define PWM_5_6_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_5_6_clk__PM_STBY_MSK 0x08u

/* PWM_5_PWMUDB */
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_5_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PWM_5_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_5_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PWM_5_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_5_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_5_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_5_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_5_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_5_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_5_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_5_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PWM_5_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define PWM_5_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PWM_5_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* PWM_6_PWMUDB */
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_6_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_6_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_6_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_6_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_6_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_6_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_6_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_6_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_6_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_6_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_6_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* PWM_7_8_clk */
#define PWM_7_8_clk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define PWM_7_8_clk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define PWM_7_8_clk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define PWM_7_8_clk__CFG2_SRC_SEL_MASK 0x07u
#define PWM_7_8_clk__INDEX 0x02u
#define PWM_7_8_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_7_8_clk__PM_ACT_MSK 0x04u
#define PWM_7_8_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_7_8_clk__PM_STBY_MSK 0x04u

/* PWM_7_PWMUDB */
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_7_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_7_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_7_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PWM_7_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_7_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_7_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_7_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_7_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_7_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_7_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_7_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define PWM_7_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_7_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* PWM_8_PWMUDB */
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_8_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_8_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_8_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define PWM_8_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_8_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_8_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_8_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_8_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_8_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_8_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_8_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1
#define PWM_8_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_8_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* SCL_1 */
#define SCL_1__0__MASK 0x80u
#define SCL_1__0__PC CYREG_PRT1_PC7
#define SCL_1__0__PORT 1u
#define SCL_1__0__SHIFT 7
#define SCL_1__AG CYREG_PRT1_AG
#define SCL_1__AMUX CYREG_PRT1_AMUX
#define SCL_1__BIE CYREG_PRT1_BIE
#define SCL_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCL_1__BYP CYREG_PRT1_BYP
#define SCL_1__CTL CYREG_PRT1_CTL
#define SCL_1__DM0 CYREG_PRT1_DM0
#define SCL_1__DM1 CYREG_PRT1_DM1
#define SCL_1__DM2 CYREG_PRT1_DM2
#define SCL_1__DR CYREG_PRT1_DR
#define SCL_1__INP_DIS CYREG_PRT1_INP_DIS
#define SCL_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT1_LCD_EN
#define SCL_1__MASK 0x80u
#define SCL_1__PORT 1u
#define SCL_1__PRT CYREG_PRT1_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCL_1__PS CYREG_PRT1_PS
#define SCL_1__SHIFT 7
#define SCL_1__SLW CYREG_PRT1_SLW

/* SDA_1 */
#define SDA_1__0__MASK 0x40u
#define SDA_1__0__PC CYREG_PRT1_PC6
#define SDA_1__0__PORT 1u
#define SDA_1__0__SHIFT 6
#define SDA_1__AG CYREG_PRT1_AG
#define SDA_1__AMUX CYREG_PRT1_AMUX
#define SDA_1__BIE CYREG_PRT1_BIE
#define SDA_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SDA_1__BYP CYREG_PRT1_BYP
#define SDA_1__CTL CYREG_PRT1_CTL
#define SDA_1__DM0 CYREG_PRT1_DM0
#define SDA_1__DM1 CYREG_PRT1_DM1
#define SDA_1__DM2 CYREG_PRT1_DM2
#define SDA_1__DR CYREG_PRT1_DR
#define SDA_1__INP_DIS CYREG_PRT1_INP_DIS
#define SDA_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT1_LCD_EN
#define SDA_1__MASK 0x40u
#define SDA_1__PORT 1u
#define SDA_1__PRT CYREG_PRT1_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SDA_1__PS CYREG_PRT1_PS
#define SDA_1__SHIFT 6
#define SDA_1__SLW CYREG_PRT1_SLW

/* Out_10 */
#define Out_10__0__MASK 0x02u
#define Out_10__0__PC CYREG_PRT5_PC1
#define Out_10__0__PORT 5u
#define Out_10__0__SHIFT 1
#define Out_10__AG CYREG_PRT5_AG
#define Out_10__AMUX CYREG_PRT5_AMUX
#define Out_10__BIE CYREG_PRT5_BIE
#define Out_10__BIT_MASK CYREG_PRT5_BIT_MASK
#define Out_10__BYP CYREG_PRT5_BYP
#define Out_10__CTL CYREG_PRT5_CTL
#define Out_10__DM0 CYREG_PRT5_DM0
#define Out_10__DM1 CYREG_PRT5_DM1
#define Out_10__DM2 CYREG_PRT5_DM2
#define Out_10__DR CYREG_PRT5_DR
#define Out_10__INP_DIS CYREG_PRT5_INP_DIS
#define Out_10__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Out_10__LCD_EN CYREG_PRT5_LCD_EN
#define Out_10__MASK 0x02u
#define Out_10__PORT 5u
#define Out_10__PRT CYREG_PRT5_PRT
#define Out_10__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Out_10__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Out_10__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Out_10__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Out_10__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Out_10__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Out_10__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Out_10__PS CYREG_PRT5_PS
#define Out_10__SHIFT 1
#define Out_10__SLW CYREG_PRT5_SLW

/* Out_11 */
#define Out_11__0__MASK 0x04u
#define Out_11__0__PC CYREG_PRT5_PC2
#define Out_11__0__PORT 5u
#define Out_11__0__SHIFT 2
#define Out_11__AG CYREG_PRT5_AG
#define Out_11__AMUX CYREG_PRT5_AMUX
#define Out_11__BIE CYREG_PRT5_BIE
#define Out_11__BIT_MASK CYREG_PRT5_BIT_MASK
#define Out_11__BYP CYREG_PRT5_BYP
#define Out_11__CTL CYREG_PRT5_CTL
#define Out_11__DM0 CYREG_PRT5_DM0
#define Out_11__DM1 CYREG_PRT5_DM1
#define Out_11__DM2 CYREG_PRT5_DM2
#define Out_11__DR CYREG_PRT5_DR
#define Out_11__INP_DIS CYREG_PRT5_INP_DIS
#define Out_11__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Out_11__LCD_EN CYREG_PRT5_LCD_EN
#define Out_11__MASK 0x04u
#define Out_11__PORT 5u
#define Out_11__PRT CYREG_PRT5_PRT
#define Out_11__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Out_11__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Out_11__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Out_11__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Out_11__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Out_11__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Out_11__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Out_11__PS CYREG_PRT5_PS
#define Out_11__SHIFT 2
#define Out_11__SLW CYREG_PRT5_SLW

/* Out_12 */
#define Out_12__0__MASK 0x08u
#define Out_12__0__PC CYREG_PRT5_PC3
#define Out_12__0__PORT 5u
#define Out_12__0__SHIFT 3
#define Out_12__AG CYREG_PRT5_AG
#define Out_12__AMUX CYREG_PRT5_AMUX
#define Out_12__BIE CYREG_PRT5_BIE
#define Out_12__BIT_MASK CYREG_PRT5_BIT_MASK
#define Out_12__BYP CYREG_PRT5_BYP
#define Out_12__CTL CYREG_PRT5_CTL
#define Out_12__DM0 CYREG_PRT5_DM0
#define Out_12__DM1 CYREG_PRT5_DM1
#define Out_12__DM2 CYREG_PRT5_DM2
#define Out_12__DR CYREG_PRT5_DR
#define Out_12__INP_DIS CYREG_PRT5_INP_DIS
#define Out_12__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Out_12__LCD_EN CYREG_PRT5_LCD_EN
#define Out_12__MASK 0x08u
#define Out_12__PORT 5u
#define Out_12__PRT CYREG_PRT5_PRT
#define Out_12__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Out_12__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Out_12__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Out_12__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Out_12__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Out_12__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Out_12__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Out_12__PS CYREG_PRT5_PS
#define Out_12__SHIFT 3
#define Out_12__SLW CYREG_PRT5_SLW

/* Out_13 */
#define Out_13__0__MASK 0x01u
#define Out_13__0__PC CYREG_PRT2_PC0
#define Out_13__0__PORT 2u
#define Out_13__0__SHIFT 0
#define Out_13__AG CYREG_PRT2_AG
#define Out_13__AMUX CYREG_PRT2_AMUX
#define Out_13__BIE CYREG_PRT2_BIE
#define Out_13__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_13__BYP CYREG_PRT2_BYP
#define Out_13__CTL CYREG_PRT2_CTL
#define Out_13__DM0 CYREG_PRT2_DM0
#define Out_13__DM1 CYREG_PRT2_DM1
#define Out_13__DM2 CYREG_PRT2_DM2
#define Out_13__DR CYREG_PRT2_DR
#define Out_13__INP_DIS CYREG_PRT2_INP_DIS
#define Out_13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_13__LCD_EN CYREG_PRT2_LCD_EN
#define Out_13__MASK 0x01u
#define Out_13__PORT 2u
#define Out_13__PRT CYREG_PRT2_PRT
#define Out_13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_13__PS CYREG_PRT2_PS
#define Out_13__SHIFT 0
#define Out_13__SLW CYREG_PRT2_SLW

/* Out_14 */
#define Out_14__0__MASK 0x02u
#define Out_14__0__PC CYREG_PRT2_PC1
#define Out_14__0__PORT 2u
#define Out_14__0__SHIFT 1
#define Out_14__AG CYREG_PRT2_AG
#define Out_14__AMUX CYREG_PRT2_AMUX
#define Out_14__BIE CYREG_PRT2_BIE
#define Out_14__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_14__BYP CYREG_PRT2_BYP
#define Out_14__CTL CYREG_PRT2_CTL
#define Out_14__DM0 CYREG_PRT2_DM0
#define Out_14__DM1 CYREG_PRT2_DM1
#define Out_14__DM2 CYREG_PRT2_DM2
#define Out_14__DR CYREG_PRT2_DR
#define Out_14__INP_DIS CYREG_PRT2_INP_DIS
#define Out_14__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_14__LCD_EN CYREG_PRT2_LCD_EN
#define Out_14__MASK 0x02u
#define Out_14__PORT 2u
#define Out_14__PRT CYREG_PRT2_PRT
#define Out_14__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_14__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_14__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_14__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_14__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_14__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_14__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_14__PS CYREG_PRT2_PS
#define Out_14__SHIFT 1
#define Out_14__SLW CYREG_PRT2_SLW

/* Out_15 */
#define Out_15__0__MASK 0x04u
#define Out_15__0__PC CYREG_PRT2_PC2
#define Out_15__0__PORT 2u
#define Out_15__0__SHIFT 2
#define Out_15__AG CYREG_PRT2_AG
#define Out_15__AMUX CYREG_PRT2_AMUX
#define Out_15__BIE CYREG_PRT2_BIE
#define Out_15__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_15__BYP CYREG_PRT2_BYP
#define Out_15__CTL CYREG_PRT2_CTL
#define Out_15__DM0 CYREG_PRT2_DM0
#define Out_15__DM1 CYREG_PRT2_DM1
#define Out_15__DM2 CYREG_PRT2_DM2
#define Out_15__DR CYREG_PRT2_DR
#define Out_15__INP_DIS CYREG_PRT2_INP_DIS
#define Out_15__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_15__LCD_EN CYREG_PRT2_LCD_EN
#define Out_15__MASK 0x04u
#define Out_15__PORT 2u
#define Out_15__PRT CYREG_PRT2_PRT
#define Out_15__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_15__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_15__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_15__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_15__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_15__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_15__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_15__PS CYREG_PRT2_PS
#define Out_15__SHIFT 2
#define Out_15__SLW CYREG_PRT2_SLW

/* Out_16 */
#define Out_16__0__MASK 0x08u
#define Out_16__0__PC CYREG_PRT2_PC3
#define Out_16__0__PORT 2u
#define Out_16__0__SHIFT 3
#define Out_16__AG CYREG_PRT2_AG
#define Out_16__AMUX CYREG_PRT2_AMUX
#define Out_16__BIE CYREG_PRT2_BIE
#define Out_16__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_16__BYP CYREG_PRT2_BYP
#define Out_16__CTL CYREG_PRT2_CTL
#define Out_16__DM0 CYREG_PRT2_DM0
#define Out_16__DM1 CYREG_PRT2_DM1
#define Out_16__DM2 CYREG_PRT2_DM2
#define Out_16__DR CYREG_PRT2_DR
#define Out_16__INP_DIS CYREG_PRT2_INP_DIS
#define Out_16__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_16__LCD_EN CYREG_PRT2_LCD_EN
#define Out_16__MASK 0x08u
#define Out_16__PORT 2u
#define Out_16__PRT CYREG_PRT2_PRT
#define Out_16__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_16__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_16__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_16__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_16__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_16__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_16__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_16__PS CYREG_PRT2_PS
#define Out_16__SHIFT 3
#define Out_16__SLW CYREG_PRT2_SLW

/* Out_17 */
#define Out_17__0__MASK 0x10u
#define Out_17__0__PC CYREG_PRT2_PC4
#define Out_17__0__PORT 2u
#define Out_17__0__SHIFT 4
#define Out_17__AG CYREG_PRT2_AG
#define Out_17__AMUX CYREG_PRT2_AMUX
#define Out_17__BIE CYREG_PRT2_BIE
#define Out_17__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_17__BYP CYREG_PRT2_BYP
#define Out_17__CTL CYREG_PRT2_CTL
#define Out_17__DM0 CYREG_PRT2_DM0
#define Out_17__DM1 CYREG_PRT2_DM1
#define Out_17__DM2 CYREG_PRT2_DM2
#define Out_17__DR CYREG_PRT2_DR
#define Out_17__INP_DIS CYREG_PRT2_INP_DIS
#define Out_17__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_17__LCD_EN CYREG_PRT2_LCD_EN
#define Out_17__MASK 0x10u
#define Out_17__PORT 2u
#define Out_17__PRT CYREG_PRT2_PRT
#define Out_17__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_17__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_17__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_17__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_17__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_17__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_17__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_17__PS CYREG_PRT2_PS
#define Out_17__SHIFT 4
#define Out_17__SLW CYREG_PRT2_SLW

/* Out_18 */
#define Out_18__0__MASK 0x20u
#define Out_18__0__PC CYREG_PRT2_PC5
#define Out_18__0__PORT 2u
#define Out_18__0__SHIFT 5
#define Out_18__AG CYREG_PRT2_AG
#define Out_18__AMUX CYREG_PRT2_AMUX
#define Out_18__BIE CYREG_PRT2_BIE
#define Out_18__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_18__BYP CYREG_PRT2_BYP
#define Out_18__CTL CYREG_PRT2_CTL
#define Out_18__DM0 CYREG_PRT2_DM0
#define Out_18__DM1 CYREG_PRT2_DM1
#define Out_18__DM2 CYREG_PRT2_DM2
#define Out_18__DR CYREG_PRT2_DR
#define Out_18__INP_DIS CYREG_PRT2_INP_DIS
#define Out_18__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_18__LCD_EN CYREG_PRT2_LCD_EN
#define Out_18__MASK 0x20u
#define Out_18__PORT 2u
#define Out_18__PRT CYREG_PRT2_PRT
#define Out_18__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_18__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_18__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_18__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_18__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_18__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_18__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_18__PS CYREG_PRT2_PS
#define Out_18__SHIFT 5
#define Out_18__SLW CYREG_PRT2_SLW

/* Out_19 */
#define Out_19__0__MASK 0x40u
#define Out_19__0__PC CYREG_PRT2_PC6
#define Out_19__0__PORT 2u
#define Out_19__0__SHIFT 6
#define Out_19__AG CYREG_PRT2_AG
#define Out_19__AMUX CYREG_PRT2_AMUX
#define Out_19__BIE CYREG_PRT2_BIE
#define Out_19__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_19__BYP CYREG_PRT2_BYP
#define Out_19__CTL CYREG_PRT2_CTL
#define Out_19__DM0 CYREG_PRT2_DM0
#define Out_19__DM1 CYREG_PRT2_DM1
#define Out_19__DM2 CYREG_PRT2_DM2
#define Out_19__DR CYREG_PRT2_DR
#define Out_19__INP_DIS CYREG_PRT2_INP_DIS
#define Out_19__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_19__LCD_EN CYREG_PRT2_LCD_EN
#define Out_19__MASK 0x40u
#define Out_19__PORT 2u
#define Out_19__PRT CYREG_PRT2_PRT
#define Out_19__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_19__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_19__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_19__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_19__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_19__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_19__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_19__PS CYREG_PRT2_PS
#define Out_19__SHIFT 6
#define Out_19__SLW CYREG_PRT2_SLW

/* Out_20 */
#define Out_20__0__MASK 0x80u
#define Out_20__0__PC CYREG_PRT2_PC7
#define Out_20__0__PORT 2u
#define Out_20__0__SHIFT 7
#define Out_20__AG CYREG_PRT2_AG
#define Out_20__AMUX CYREG_PRT2_AMUX
#define Out_20__BIE CYREG_PRT2_BIE
#define Out_20__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_20__BYP CYREG_PRT2_BYP
#define Out_20__CTL CYREG_PRT2_CTL
#define Out_20__DM0 CYREG_PRT2_DM0
#define Out_20__DM1 CYREG_PRT2_DM1
#define Out_20__DM2 CYREG_PRT2_DM2
#define Out_20__DR CYREG_PRT2_DR
#define Out_20__INP_DIS CYREG_PRT2_INP_DIS
#define Out_20__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_20__LCD_EN CYREG_PRT2_LCD_EN
#define Out_20__MASK 0x80u
#define Out_20__PORT 2u
#define Out_20__PRT CYREG_PRT2_PRT
#define Out_20__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_20__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_20__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_20__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_20__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_20__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_20__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_20__PS CYREG_PRT2_PS
#define Out_20__SHIFT 7
#define Out_20__SLW CYREG_PRT2_SLW

/* SPIS_1_BSPIS */
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__MASK 0x08u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__POS 3
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__MASK 0x10u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__POS 4
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__MASK 0x20u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__POS 5
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__POS 6
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK 0x78u
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG CYREG_B0_UDB08_ST
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG CYREG_B0_UDB09_A0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG CYREG_B0_UDB09_A1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG CYREG_B0_UDB09_D0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG CYREG_B0_UDB09_D1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG CYREG_B0_UDB09_F0
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG CYREG_B0_UDB09_F1
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__MASK 0x01u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__POS 0
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__MASK 0x02u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__POS 1
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__MASK 0x04u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__POS 2
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__POS 6
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK 0x47u
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_REG CYREG_B1_UDB09_MSK
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG CYREG_B1_UDB09_ST

/* SPIS_1_IntClock */
#define SPIS_1_IntClock__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define SPIS_1_IntClock__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define SPIS_1_IntClock__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define SPIS_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_1_IntClock__INDEX 0x07u
#define SPIS_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_1_IntClock__PM_ACT_MSK 0x80u
#define SPIS_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_1_IntClock__PM_STBY_MSK 0x80u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x06u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x40u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x40u

/* IDAC8_1_viDAC8 */
#define IDAC8_1_viDAC8__CR0 CYREG_DAC0_CR0
#define IDAC8_1_viDAC8__CR1 CYREG_DAC0_CR1
#define IDAC8_1_viDAC8__D CYREG_DAC0_D
#define IDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_1_viDAC8__PM_ACT_MSK 0x01u
#define IDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_1_viDAC8__PM_STBY_MSK 0x01u
#define IDAC8_1_viDAC8__STROBE CYREG_DAC0_STROBE
#define IDAC8_1_viDAC8__SW0 CYREG_DAC0_SW0
#define IDAC8_1_viDAC8__SW2 CYREG_DAC0_SW2
#define IDAC8_1_viDAC8__SW3 CYREG_DAC0_SW3
#define IDAC8_1_viDAC8__SW4 CYREG_DAC0_SW4
#define IDAC8_1_viDAC8__TR CYREG_DAC0_TR
#define IDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define IDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define IDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define IDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define IDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define IDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define IDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define IDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define IDAC8_1_viDAC8__TST CYREG_DAC0_TST

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC3_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
#define VDAC8_2_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_2_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_2_viDAC8__D CYREG_DAC1_D
#define VDAC8_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_2_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_2_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_2_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_2_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_2_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_2_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_2_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_2_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_2_viDAC8__TST CYREG_DAC1_TST

/* SAR_in_1 */
#define SAR_in_1__0__MASK 0x10u
#define SAR_in_1__0__PC CYREG_IO_PC_PRT15_PC4
#define SAR_in_1__0__PORT 15u
#define SAR_in_1__0__SHIFT 4
#define SAR_in_1__AG CYREG_PRT15_AG
#define SAR_in_1__AMUX CYREG_PRT15_AMUX
#define SAR_in_1__BIE CYREG_PRT15_BIE
#define SAR_in_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define SAR_in_1__BYP CYREG_PRT15_BYP
#define SAR_in_1__CTL CYREG_PRT15_CTL
#define SAR_in_1__DM0 CYREG_PRT15_DM0
#define SAR_in_1__DM1 CYREG_PRT15_DM1
#define SAR_in_1__DM2 CYREG_PRT15_DM2
#define SAR_in_1__DR CYREG_PRT15_DR
#define SAR_in_1__INP_DIS CYREG_PRT15_INP_DIS
#define SAR_in_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SAR_in_1__LCD_EN CYREG_PRT15_LCD_EN
#define SAR_in_1__MASK 0x10u
#define SAR_in_1__PORT 15u
#define SAR_in_1__PRT CYREG_PRT15_PRT
#define SAR_in_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SAR_in_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SAR_in_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SAR_in_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SAR_in_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SAR_in_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SAR_in_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SAR_in_1__PS CYREG_PRT15_PS
#define SAR_in_1__SHIFT 4
#define SAR_in_1__SLW CYREG_PRT15_SLW

/* SAR_in_2 */
#define SAR_in_2__0__MASK 0x08u
#define SAR_in_2__0__PC CYREG_PRT0_PC3
#define SAR_in_2__0__PORT 0u
#define SAR_in_2__0__SHIFT 3
#define SAR_in_2__AG CYREG_PRT0_AG
#define SAR_in_2__AMUX CYREG_PRT0_AMUX
#define SAR_in_2__BIE CYREG_PRT0_BIE
#define SAR_in_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define SAR_in_2__BYP CYREG_PRT0_BYP
#define SAR_in_2__CTL CYREG_PRT0_CTL
#define SAR_in_2__DM0 CYREG_PRT0_DM0
#define SAR_in_2__DM1 CYREG_PRT0_DM1
#define SAR_in_2__DM2 CYREG_PRT0_DM2
#define SAR_in_2__DR CYREG_PRT0_DR
#define SAR_in_2__INP_DIS CYREG_PRT0_INP_DIS
#define SAR_in_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SAR_in_2__LCD_EN CYREG_PRT0_LCD_EN
#define SAR_in_2__MASK 0x08u
#define SAR_in_2__PORT 0u
#define SAR_in_2__PRT CYREG_PRT0_PRT
#define SAR_in_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SAR_in_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SAR_in_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SAR_in_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SAR_in_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SAR_in_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SAR_in_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SAR_in_2__PS CYREG_PRT0_PS
#define SAR_in_2__SHIFT 3
#define SAR_in_2__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
#define ADC_SAR_1_Bypass__0__MASK 0x04u
#define ADC_SAR_1_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_SAR_1_Bypass__0__PORT 0u
#define ADC_SAR_1_Bypass__0__SHIFT 2
#define ADC_SAR_1_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_Bypass__MASK 0x04u
#define ADC_SAR_1_Bypass__PORT 0u
#define ADC_SAR_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_1_Bypass__SHIFT 2
#define ADC_SAR_1_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_1_theACLK__INDEX 0x01u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x02u

/* ADC_SAR_2_ADC_SAR */
#define ADC_SAR_2_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_2_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_2_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_2_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_2_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_2_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_2_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_2_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_2_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_2_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_2_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_2_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_2_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_2_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_2_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_2_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_2_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_2_Bypass */
#define ADC_SAR_2_Bypass__0__MASK 0x10u
#define ADC_SAR_2_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_2_Bypass__0__PORT 0u
#define ADC_SAR_2_Bypass__0__SHIFT 4
#define ADC_SAR_2_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_2_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_2_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_2_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_2_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_2_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_2_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_2_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_2_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_2_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_2_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_2_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_2_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_2_Bypass__MASK 0x10u
#define ADC_SAR_2_Bypass__PORT 0u
#define ADC_SAR_2_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_2_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_2_Bypass__SHIFT 4
#define ADC_SAR_2_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
#define ADC_SAR_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
#define ADC_SAR_2_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_2_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_2_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_2_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_2_theACLK__INDEX 0x00u
#define ADC_SAR_2_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_2_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_2_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_2_theACLK__PM_STBY_MSK 0x01u

/* DELSIG_in */
#define DELSIG_in__0__MASK 0x20u
#define DELSIG_in__0__PC CYREG_IO_PC_PRT15_PC5
#define DELSIG_in__0__PORT 15u
#define DELSIG_in__0__SHIFT 5
#define DELSIG_in__AG CYREG_PRT15_AG
#define DELSIG_in__AMUX CYREG_PRT15_AMUX
#define DELSIG_in__BIE CYREG_PRT15_BIE
#define DELSIG_in__BIT_MASK CYREG_PRT15_BIT_MASK
#define DELSIG_in__BYP CYREG_PRT15_BYP
#define DELSIG_in__CTL CYREG_PRT15_CTL
#define DELSIG_in__DM0 CYREG_PRT15_DM0
#define DELSIG_in__DM1 CYREG_PRT15_DM1
#define DELSIG_in__DM2 CYREG_PRT15_DM2
#define DELSIG_in__DR CYREG_PRT15_DR
#define DELSIG_in__INP_DIS CYREG_PRT15_INP_DIS
#define DELSIG_in__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DELSIG_in__LCD_EN CYREG_PRT15_LCD_EN
#define DELSIG_in__MASK 0x20u
#define DELSIG_in__PORT 15u
#define DELSIG_in__PRT CYREG_PRT15_PRT
#define DELSIG_in__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DELSIG_in__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DELSIG_in__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DELSIG_in__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DELSIG_in__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DELSIG_in__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DELSIG_in__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DELSIG_in__PS CYREG_PRT15_PS
#define DELSIG_in__SHIFT 5
#define DELSIG_in__SLW CYREG_PRT15_SLW

/* PWM_out_1 */
#define PWM_out_1__0__MASK 0x01u
#define PWM_out_1__0__PC CYREG_PRT3_PC0
#define PWM_out_1__0__PORT 3u
#define PWM_out_1__0__SHIFT 0
#define PWM_out_1__AG CYREG_PRT3_AG
#define PWM_out_1__AMUX CYREG_PRT3_AMUX
#define PWM_out_1__BIE CYREG_PRT3_BIE
#define PWM_out_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_out_1__BYP CYREG_PRT3_BYP
#define PWM_out_1__CTL CYREG_PRT3_CTL
#define PWM_out_1__DM0 CYREG_PRT3_DM0
#define PWM_out_1__DM1 CYREG_PRT3_DM1
#define PWM_out_1__DM2 CYREG_PRT3_DM2
#define PWM_out_1__DR CYREG_PRT3_DR
#define PWM_out_1__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_out_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_out_1__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_out_1__MASK 0x01u
#define PWM_out_1__PORT 3u
#define PWM_out_1__PRT CYREG_PRT3_PRT
#define PWM_out_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_out_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_out_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_out_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_out_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_out_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_out_1__PS CYREG_PRT3_PS
#define PWM_out_1__SHIFT 0
#define PWM_out_1__SLW CYREG_PRT3_SLW

/* PWM_out_2 */
#define PWM_out_2__0__MASK 0x02u
#define PWM_out_2__0__PC CYREG_PRT3_PC1
#define PWM_out_2__0__PORT 3u
#define PWM_out_2__0__SHIFT 1
#define PWM_out_2__AG CYREG_PRT3_AG
#define PWM_out_2__AMUX CYREG_PRT3_AMUX
#define PWM_out_2__BIE CYREG_PRT3_BIE
#define PWM_out_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_out_2__BYP CYREG_PRT3_BYP
#define PWM_out_2__CTL CYREG_PRT3_CTL
#define PWM_out_2__DM0 CYREG_PRT3_DM0
#define PWM_out_2__DM1 CYREG_PRT3_DM1
#define PWM_out_2__DM2 CYREG_PRT3_DM2
#define PWM_out_2__DR CYREG_PRT3_DR
#define PWM_out_2__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_out_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_out_2__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_out_2__MASK 0x02u
#define PWM_out_2__PORT 3u
#define PWM_out_2__PRT CYREG_PRT3_PRT
#define PWM_out_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_out_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_out_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_out_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_out_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_out_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_out_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_out_2__PS CYREG_PRT3_PS
#define PWM_out_2__SHIFT 1
#define PWM_out_2__SLW CYREG_PRT3_SLW

/* PWM_out_3 */
#define PWM_out_3__0__MASK 0x04u
#define PWM_out_3__0__PC CYREG_PRT3_PC2
#define PWM_out_3__0__PORT 3u
#define PWM_out_3__0__SHIFT 2
#define PWM_out_3__AG CYREG_PRT3_AG
#define PWM_out_3__AMUX CYREG_PRT3_AMUX
#define PWM_out_3__BIE CYREG_PRT3_BIE
#define PWM_out_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_out_3__BYP CYREG_PRT3_BYP
#define PWM_out_3__CTL CYREG_PRT3_CTL
#define PWM_out_3__DM0 CYREG_PRT3_DM0
#define PWM_out_3__DM1 CYREG_PRT3_DM1
#define PWM_out_3__DM2 CYREG_PRT3_DM2
#define PWM_out_3__DR CYREG_PRT3_DR
#define PWM_out_3__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_out_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_out_3__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_out_3__MASK 0x04u
#define PWM_out_3__PORT 3u
#define PWM_out_3__PRT CYREG_PRT3_PRT
#define PWM_out_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_out_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_out_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_out_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_out_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_out_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_out_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_out_3__PS CYREG_PRT3_PS
#define PWM_out_3__SHIFT 2
#define PWM_out_3__SLW CYREG_PRT3_SLW

/* PWM_out_4 */
#define PWM_out_4__0__MASK 0x08u
#define PWM_out_4__0__PC CYREG_PRT3_PC3
#define PWM_out_4__0__PORT 3u
#define PWM_out_4__0__SHIFT 3
#define PWM_out_4__AG CYREG_PRT3_AG
#define PWM_out_4__AMUX CYREG_PRT3_AMUX
#define PWM_out_4__BIE CYREG_PRT3_BIE
#define PWM_out_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_out_4__BYP CYREG_PRT3_BYP
#define PWM_out_4__CTL CYREG_PRT3_CTL
#define PWM_out_4__DM0 CYREG_PRT3_DM0
#define PWM_out_4__DM1 CYREG_PRT3_DM1
#define PWM_out_4__DM2 CYREG_PRT3_DM2
#define PWM_out_4__DR CYREG_PRT3_DR
#define PWM_out_4__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_out_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_out_4__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_out_4__MASK 0x08u
#define PWM_out_4__PORT 3u
#define PWM_out_4__PRT CYREG_PRT3_PRT
#define PWM_out_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_out_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_out_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_out_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_out_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_out_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_out_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_out_4__PS CYREG_PRT3_PS
#define PWM_out_4__SHIFT 3
#define PWM_out_4__SLW CYREG_PRT3_SLW

/* PWM_out_5 */
#define PWM_out_5__0__MASK 0x10u
#define PWM_out_5__0__PC CYREG_PRT3_PC4
#define PWM_out_5__0__PORT 3u
#define PWM_out_5__0__SHIFT 4
#define PWM_out_5__AG CYREG_PRT3_AG
#define PWM_out_5__AMUX CYREG_PRT3_AMUX
#define PWM_out_5__BIE CYREG_PRT3_BIE
#define PWM_out_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_out_5__BYP CYREG_PRT3_BYP
#define PWM_out_5__CTL CYREG_PRT3_CTL
#define PWM_out_5__DM0 CYREG_PRT3_DM0
#define PWM_out_5__DM1 CYREG_PRT3_DM1
#define PWM_out_5__DM2 CYREG_PRT3_DM2
#define PWM_out_5__DR CYREG_PRT3_DR
#define PWM_out_5__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_out_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_out_5__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_out_5__MASK 0x10u
#define PWM_out_5__PORT 3u
#define PWM_out_5__PRT CYREG_PRT3_PRT
#define PWM_out_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_out_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_out_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_out_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_out_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_out_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_out_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_out_5__PS CYREG_PRT3_PS
#define PWM_out_5__SHIFT 4
#define PWM_out_5__SLW CYREG_PRT3_SLW

/* PWM_out_6 */
#define PWM_out_6__0__MASK 0x20u
#define PWM_out_6__0__PC CYREG_PRT3_PC5
#define PWM_out_6__0__PORT 3u
#define PWM_out_6__0__SHIFT 5
#define PWM_out_6__AG CYREG_PRT3_AG
#define PWM_out_6__AMUX CYREG_PRT3_AMUX
#define PWM_out_6__BIE CYREG_PRT3_BIE
#define PWM_out_6__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_out_6__BYP CYREG_PRT3_BYP
#define PWM_out_6__CTL CYREG_PRT3_CTL
#define PWM_out_6__DM0 CYREG_PRT3_DM0
#define PWM_out_6__DM1 CYREG_PRT3_DM1
#define PWM_out_6__DM2 CYREG_PRT3_DM2
#define PWM_out_6__DR CYREG_PRT3_DR
#define PWM_out_6__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_out_6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_out_6__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_out_6__MASK 0x20u
#define PWM_out_6__PORT 3u
#define PWM_out_6__PRT CYREG_PRT3_PRT
#define PWM_out_6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_out_6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_out_6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_out_6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_out_6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_out_6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_out_6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_out_6__PS CYREG_PRT3_PS
#define PWM_out_6__SHIFT 5
#define PWM_out_6__SLW CYREG_PRT3_SLW

/* PWM_out_7 */
#define PWM_out_7__0__MASK 0x40u
#define PWM_out_7__0__PC CYREG_PRT3_PC6
#define PWM_out_7__0__PORT 3u
#define PWM_out_7__0__SHIFT 6
#define PWM_out_7__AG CYREG_PRT3_AG
#define PWM_out_7__AMUX CYREG_PRT3_AMUX
#define PWM_out_7__BIE CYREG_PRT3_BIE
#define PWM_out_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_out_7__BYP CYREG_PRT3_BYP
#define PWM_out_7__CTL CYREG_PRT3_CTL
#define PWM_out_7__DM0 CYREG_PRT3_DM0
#define PWM_out_7__DM1 CYREG_PRT3_DM1
#define PWM_out_7__DM2 CYREG_PRT3_DM2
#define PWM_out_7__DR CYREG_PRT3_DR
#define PWM_out_7__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_out_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_out_7__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_out_7__MASK 0x40u
#define PWM_out_7__PORT 3u
#define PWM_out_7__PRT CYREG_PRT3_PRT
#define PWM_out_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_out_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_out_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_out_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_out_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_out_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_out_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_out_7__PS CYREG_PRT3_PS
#define PWM_out_7__SHIFT 6
#define PWM_out_7__SLW CYREG_PRT3_SLW

/* PWM_out_8 */
#define PWM_out_8__0__MASK 0x80u
#define PWM_out_8__0__PC CYREG_PRT3_PC7
#define PWM_out_8__0__PORT 3u
#define PWM_out_8__0__SHIFT 7
#define PWM_out_8__AG CYREG_PRT3_AG
#define PWM_out_8__AMUX CYREG_PRT3_AMUX
#define PWM_out_8__BIE CYREG_PRT3_BIE
#define PWM_out_8__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_out_8__BYP CYREG_PRT3_BYP
#define PWM_out_8__CTL CYREG_PRT3_CTL
#define PWM_out_8__DM0 CYREG_PRT3_DM0
#define PWM_out_8__DM1 CYREG_PRT3_DM1
#define PWM_out_8__DM2 CYREG_PRT3_DM2
#define PWM_out_8__DR CYREG_PRT3_DR
#define PWM_out_8__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_out_8__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_out_8__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_out_8__MASK 0x80u
#define PWM_out_8__PORT 3u
#define PWM_out_8__PRT CYREG_PRT3_PRT
#define PWM_out_8__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_out_8__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_out_8__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_out_8__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_out_8__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_out_8__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_out_8__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_out_8__PS CYREG_PRT3_PS
#define PWM_out_8__SHIFT 7
#define PWM_out_8__SLW CYREG_PRT3_SLW

/* IDAC_out_1 */
#define IDAC_out_1__0__MASK 0x40u
#define IDAC_out_1__0__PC CYREG_PRT0_PC6
#define IDAC_out_1__0__PORT 0u
#define IDAC_out_1__0__SHIFT 6
#define IDAC_out_1__AG CYREG_PRT0_AG
#define IDAC_out_1__AMUX CYREG_PRT0_AMUX
#define IDAC_out_1__BIE CYREG_PRT0_BIE
#define IDAC_out_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define IDAC_out_1__BYP CYREG_PRT0_BYP
#define IDAC_out_1__CTL CYREG_PRT0_CTL
#define IDAC_out_1__DM0 CYREG_PRT0_DM0
#define IDAC_out_1__DM1 CYREG_PRT0_DM1
#define IDAC_out_1__DM2 CYREG_PRT0_DM2
#define IDAC_out_1__DR CYREG_PRT0_DR
#define IDAC_out_1__INP_DIS CYREG_PRT0_INP_DIS
#define IDAC_out_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IDAC_out_1__LCD_EN CYREG_PRT0_LCD_EN
#define IDAC_out_1__MASK 0x40u
#define IDAC_out_1__PORT 0u
#define IDAC_out_1__PRT CYREG_PRT0_PRT
#define IDAC_out_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IDAC_out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IDAC_out_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IDAC_out_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IDAC_out_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IDAC_out_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IDAC_out_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IDAC_out_1__PS CYREG_PRT0_PS
#define IDAC_out_1__SHIFT 6
#define IDAC_out_1__SLW CYREG_PRT0_SLW

/* VDAC_out_1 */
#define VDAC_out_1__0__MASK 0x02u
#define VDAC_out_1__0__PC CYREG_PRT0_PC1
#define VDAC_out_1__0__PORT 0u
#define VDAC_out_1__0__SHIFT 1
#define VDAC_out_1__AG CYREG_PRT0_AG
#define VDAC_out_1__AMUX CYREG_PRT0_AMUX
#define VDAC_out_1__BIE CYREG_PRT0_BIE
#define VDAC_out_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define VDAC_out_1__BYP CYREG_PRT0_BYP
#define VDAC_out_1__CTL CYREG_PRT0_CTL
#define VDAC_out_1__DM0 CYREG_PRT0_DM0
#define VDAC_out_1__DM1 CYREG_PRT0_DM1
#define VDAC_out_1__DM2 CYREG_PRT0_DM2
#define VDAC_out_1__DR CYREG_PRT0_DR
#define VDAC_out_1__INP_DIS CYREG_PRT0_INP_DIS
#define VDAC_out_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VDAC_out_1__LCD_EN CYREG_PRT0_LCD_EN
#define VDAC_out_1__MASK 0x02u
#define VDAC_out_1__PORT 0u
#define VDAC_out_1__PRT CYREG_PRT0_PRT
#define VDAC_out_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VDAC_out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VDAC_out_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VDAC_out_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VDAC_out_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VDAC_out_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VDAC_out_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VDAC_out_1__PS CYREG_PRT0_PS
#define VDAC_out_1__SHIFT 1
#define VDAC_out_1__SLW CYREG_PRT0_SLW

/* VDAC_out_2 */
#define VDAC_out_2__0__MASK 0x20u
#define VDAC_out_2__0__PC CYREG_PRT0_PC5
#define VDAC_out_2__0__PORT 0u
#define VDAC_out_2__0__SHIFT 5
#define VDAC_out_2__AG CYREG_PRT0_AG
#define VDAC_out_2__AMUX CYREG_PRT0_AMUX
#define VDAC_out_2__BIE CYREG_PRT0_BIE
#define VDAC_out_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define VDAC_out_2__BYP CYREG_PRT0_BYP
#define VDAC_out_2__CTL CYREG_PRT0_CTL
#define VDAC_out_2__DM0 CYREG_PRT0_DM0
#define VDAC_out_2__DM1 CYREG_PRT0_DM1
#define VDAC_out_2__DM2 CYREG_PRT0_DM2
#define VDAC_out_2__DR CYREG_PRT0_DR
#define VDAC_out_2__INP_DIS CYREG_PRT0_INP_DIS
#define VDAC_out_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VDAC_out_2__LCD_EN CYREG_PRT0_LCD_EN
#define VDAC_out_2__MASK 0x20u
#define VDAC_out_2__PORT 0u
#define VDAC_out_2__PRT CYREG_PRT0_PRT
#define VDAC_out_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VDAC_out_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VDAC_out_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VDAC_out_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VDAC_out_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VDAC_out_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VDAC_out_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VDAC_out_2__PS CYREG_PRT0_PS
#define VDAC_out_2__SHIFT 5
#define VDAC_out_2__SLW CYREG_PRT0_SLW

/* WaveDAC8_1_BuffAmp_ABuf */
#define WaveDAC8_1_BuffAmp_ABuf__CR CYREG_OPAMP2_CR
#define WaveDAC8_1_BuffAmp_ABuf__MX CYREG_OPAMP2_MX
#define WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK 0x04u
#define WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK 0x04u
#define WaveDAC8_1_BuffAmp_ABuf__RSVD CYREG_OPAMP2_RSVD
#define WaveDAC8_1_BuffAmp_ABuf__SW CYREG_OPAMP2_SW
#define WaveDAC8_1_BuffAmp_ABuf__TR0 CYREG_OPAMP2_TR0
#define WaveDAC8_1_BuffAmp_ABuf__TR1 CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
#define WaveDAC8_1_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define WaveDAC8_1_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define WaveDAC8_1_VDAC8_viDAC8__D CYREG_DAC2_D
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define WaveDAC8_1_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define WaveDAC8_1_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define WaveDAC8_1_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define WaveDAC8_1_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define WaveDAC8_1_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define WaveDAC8_1_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define WaveDAC8_1_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
#define WaveDAC8_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave1_DMA__DRQ_NUMBER 0u
#define WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_1_Wave2_DMA */
#define WaveDAC8_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave2_DMA__DRQ_NUMBER 1u
#define WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL 0u

/* WaveDAC_clk */
#define WaveDAC_clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define WaveDAC_clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define WaveDAC_clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define WaveDAC_clk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC_clk__INDEX 0x01u
#define WaveDAC_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC_clk__PM_ACT_MSK 0x02u
#define WaveDAC_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC_clk__PM_STBY_MSK 0x02u

/* WaveDAC_out */
#define WaveDAC_out__0__MASK 0x01u
#define WaveDAC_out__0__PC CYREG_PRT0_PC0
#define WaveDAC_out__0__PORT 0u
#define WaveDAC_out__0__SHIFT 0
#define WaveDAC_out__AG CYREG_PRT0_AG
#define WaveDAC_out__AMUX CYREG_PRT0_AMUX
#define WaveDAC_out__BIE CYREG_PRT0_BIE
#define WaveDAC_out__BIT_MASK CYREG_PRT0_BIT_MASK
#define WaveDAC_out__BYP CYREG_PRT0_BYP
#define WaveDAC_out__CTL CYREG_PRT0_CTL
#define WaveDAC_out__DM0 CYREG_PRT0_DM0
#define WaveDAC_out__DM1 CYREG_PRT0_DM1
#define WaveDAC_out__DM2 CYREG_PRT0_DM2
#define WaveDAC_out__DR CYREG_PRT0_DR
#define WaveDAC_out__INP_DIS CYREG_PRT0_INP_DIS
#define WaveDAC_out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define WaveDAC_out__LCD_EN CYREG_PRT0_LCD_EN
#define WaveDAC_out__MASK 0x01u
#define WaveDAC_out__PORT 0u
#define WaveDAC_out__PRT CYREG_PRT0_PRT
#define WaveDAC_out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define WaveDAC_out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define WaveDAC_out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define WaveDAC_out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define WaveDAC_out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define WaveDAC_out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define WaveDAC_out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define WaveDAC_out__PS CYREG_PRT0_PS
#define WaveDAC_out__SHIFT 0
#define WaveDAC_out__SLW CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x04u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x10u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x10u

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG2_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG2_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG2_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG2_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x02u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x04u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x04u

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_sts_reg__1__POS 1
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define Status_Reg_1_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_1_sts_sts_reg__2__POS 2
#define Status_Reg_1_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_1_sts_sts_reg__3__POS 3
#define Status_Reg_1_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_1_sts_sts_reg__4__POS 4
#define Status_Reg_1_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_1_sts_sts_reg__5__POS 5
#define Status_Reg_1_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_1_sts_sts_reg__6__POS 6
#define Status_Reg_1_sts_sts_reg__MASK 0x7Fu
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B0_UDB02_MSK
#define Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B0_UDB02_ST

/* Status_Reg_2 */
#define Status_Reg_2_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_2_sts_sts_reg__0__POS 0
#define Status_Reg_2_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_2_sts_sts_reg__1__POS 1
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Status_Reg_2_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_2_sts_sts_reg__2__POS 2
#define Status_Reg_2_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_2_sts_sts_reg__3__POS 3
#define Status_Reg_2_sts_sts_reg__MASK 0x0Fu
#define Status_Reg_2_sts_sts_reg__MASK_REG CYREG_B1_UDB10_MSK
#define Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Status_Reg_2_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define Status_Reg_2_sts_sts_reg__STATUS_REG CYREG_B1_UDB10_ST

/* Status_Reg_3 */
#define Status_Reg_3_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_3_sts_sts_reg__0__POS 0
#define Status_Reg_3_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_3_sts_sts_reg__1__POS 1
#define Status_Reg_3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Status_Reg_3_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Status_Reg_3_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_3_sts_sts_reg__2__POS 2
#define Status_Reg_3_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_3_sts_sts_reg__3__POS 3
#define Status_Reg_3_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_3_sts_sts_reg__4__POS 4
#define Status_Reg_3_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_3_sts_sts_reg__5__POS 5
#define Status_Reg_3_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_3_sts_sts_reg__6__POS 6
#define Status_Reg_3_sts_sts_reg__7__MASK 0x80u
#define Status_Reg_3_sts_sts_reg__7__POS 7
#define Status_Reg_3_sts_sts_reg__MASK 0xFFu
#define Status_Reg_3_sts_sts_reg__MASK_REG CYREG_B0_UDB13_MSK
#define Status_Reg_3_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Status_Reg_3_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Status_Reg_3_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Status_Reg_3_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Status_Reg_3_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Status_Reg_3_sts_sts_reg__STATUS_REG CYREG_B0_UDB13_ST

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_1_Sync_ctrl_reg__3__POS 3
#define Control_Reg_1_Sync_ctrl_reg__4__MASK 0x10u
#define Control_Reg_1_Sync_ctrl_reg__4__POS 4
#define Control_Reg_1_Sync_ctrl_reg__5__MASK 0x20u
#define Control_Reg_1_Sync_ctrl_reg__5__POS 5
#define Control_Reg_1_Sync_ctrl_reg__6__MASK 0x40u
#define Control_Reg_1_Sync_ctrl_reg__6__POS 6
#define Control_Reg_1_Sync_ctrl_reg__7__MASK 0x80u
#define Control_Reg_1_Sync_ctrl_reg__7__POS 7
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0xFFu
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_2_Sync_ctrl_reg__1__POS 1
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Control_Reg_2_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_2_Sync_ctrl_reg__2__POS 2
#define Control_Reg_2_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_2_Sync_ctrl_reg__3__POS 3
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* Control_Reg_3 */
#define Control_Reg_3_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_3_Sync_ctrl_reg__0__POS 0
#define Control_Reg_3_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_3_Sync_ctrl_reg__1__POS 1
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Control_Reg_3_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_3_Sync_ctrl_reg__2__POS 2
#define Control_Reg_3_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_3_Sync_ctrl_reg__3__POS 3
#define Control_Reg_3_Sync_ctrl_reg__4__MASK 0x10u
#define Control_Reg_3_Sync_ctrl_reg__4__POS 4
#define Control_Reg_3_Sync_ctrl_reg__5__MASK 0x20u
#define Control_Reg_3_Sync_ctrl_reg__5__POS 5
#define Control_Reg_3_Sync_ctrl_reg__6__MASK 0x40u
#define Control_Reg_3_Sync_ctrl_reg__6__POS 6
#define Control_Reg_3_Sync_ctrl_reg__7__MASK 0x80u
#define Control_Reg_3_Sync_ctrl_reg__7__POS 7
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Control_Reg_3_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Control_Reg_3_Sync_ctrl_reg__MASK 0xFFu
#define Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Control_Reg_3_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008003u
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 1
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
