

================================================================
== Vitis HLS Report for 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1'
================================================================
* Date:           Wed Jul 30 15:04:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls2_solution2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       36|       36|  0.360 us|  0.360 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_761_1_VITIS_LOOP_43_1  |       34|       34|         4|          1|          1|    32|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    269|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     100|    323|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln43_fu_186_p2      |         +|   0|  0|   13|           4|           1|
    |add_ln45_fu_180_p2      |         +|   0|  0|   13|           5|           5|
    |add_ln761_1_fu_141_p2   |         +|   0|  0|   11|           3|           1|
    |add_ln761_fu_110_p2     |         +|   0|  0|   14|           6|           1|
    |icmp_ln43_fu_127_p2     |      icmp|   0|  0|   13|           4|           5|
    |icmp_ln761_fu_104_p2    |      icmp|   0|  0|   14|           6|           7|
    |lshr_ln45_fu_213_p2     |      lshr|   0|  0|  182|          64|          64|
    |select_ln756_fu_133_p3  |    select|   0|  0|    4|           1|           1|
    |select_ln761_fu_147_p3  |    select|   0|  0|    3|           1|           3|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  269|          95|          90|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    6|         12|
    |i_1_fu_52                              |   9|          2|    3|          6|
    |i_fu_48                                |   9|          2|    4|          8|
    |indvar_flatten6_fu_56                  |   9|          2|    6|         12|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  54|         12|   21|         42|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln45_reg_262                  |   5|   0|    5|          0|
    |add_ln45_reg_262_pp0_iter2_reg    |   5|   0|    5|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_1_fu_52                         |   3|   0|    3|          0|
    |i_fu_48                           |   4|   0|    4|          0|
    |indvar_flatten6_fu_56             |   6|   0|    6|          0|
    |s_load_reg_267                    |  64|   0|   64|          0|
    |trunc_ln45_reg_257                |   3|   0|    3|          0|
    |trunc_ln45_reg_257_pp0_iter2_reg  |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 100|   0|  100|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1|  return value|
|s_address0  |  out|    5|   ap_memory|                                                      s|         array|
|s_ce0       |  out|    1|   ap_memory|                                                      s|         array|
|s_q0        |   in|   64|   ap_memory|                                                      s|         array|
|h_address0  |  out|    5|   ap_memory|                                                      h|         array|
|h_ce0       |  out|    1|   ap_memory|                                                      h|         array|
|h_we0       |  out|    1|   ap_memory|                                                      h|         array|
|h_d0        |  out|    8|   ap_memory|                                                      h|         array|
+------------+-----+-----+------------+-------------------------------------------------------+--------------+

