\hypertarget{system__mm32f327x_8c}{}\doxysection{C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/system\+\_\+mm32f327x.c 文件参考}
\label{system__mm32f327x_8c}\index{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/system\_mm32f327x.c@{C:/Users/XerolySkinner/Desktop/MM\_Device/MM32F327x/system\_mm32f327x.c}}
{\ttfamily \#include \char`\"{}mm32\+\_\+device.\+h\char`\"{}}\newline
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{system__mm32f327x_8c_a781e6363ce778e1e27424b9c82a9823d}{\+\_\+\+SYSTEM\+\_\+\+MM32\+\_\+\+C\+\_\+}}
\item 
\#define \mbox{\hyperlink{system__mm32f327x_8c_a6dce85162fbead9e6d5e90860ecdff39}{SYSCLK\+\_\+\+FREQ\+\_\+\+XXMHz}}~(\mbox{\hyperlink{reg__common_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}$\ast$15)
\item 
\#define \mbox{\hyperlink{system__mm32f327x_8c_af8e936b2c3dcb8b776b4ea3a63dbd661}{SYSCLK\+\_\+\+HSI\+\_\+\+XXMHz}}~120000000
\item 
\#define \mbox{\hyperlink{system__mm32f327x_8c_a40e1495541cbb4acbe3f1819bd87a9fe}{VECT\+\_\+\+TAB\+\_\+\+OFFSET}}~0x0
\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{system__mm32f327x_8c_a93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the System\+Core\+Clock variable. \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{system__mm32f327x_8c_afd4b20f1c6938500c7a069bd08656000}{Auto\+Cal\+Pll\+Factor}} (\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} pllclk\+Source\+Frq, \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} pllclk\+Frq, \mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} $\ast$plln, \mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} $\ast$pllm)
\begin{DoxyCompactList}\small\item\em use to return the pllm\&plln. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{变量}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{system__mm32f327x_8c_a05abea3c816d3b613c089742c0eb3d6e}{System\+Core\+Clock}} = \mbox{\hyperlink{system__mm32f327x_8c_a6dce85162fbead9e6d5e90860ecdff39}{SYSCLK\+\_\+\+FREQ\+\_\+\+XXMHz}}
\begin{DoxyCompactList}\small\item\em Clock Definitions \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{system__mm32f327x_8c_a5c044e897505fea7d75ad9a67e1ad1ef}{AHBPresc\+Table}} \mbox{[}16\mbox{]} = \{0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9\}
\end{DoxyCompactItemize}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{system__mm32f327x_8c_a781e6363ce778e1e27424b9c82a9823d}\label{system__mm32f327x_8c_a781e6363ce778e1e27424b9c82a9823d}} 
\index{system\_mm32f327x.c@{system\_mm32f327x.c}!\_SYSTEM\_MM32\_C\_@{\_SYSTEM\_MM32\_C\_}}
\index{\_SYSTEM\_MM32\_C\_@{\_SYSTEM\_MM32\_C\_}!system\_mm32f327x.c@{system\_mm32f327x.c}}
\doxysubsubsection{\texorpdfstring{\_SYSTEM\_MM32\_C\_}{\_SYSTEM\_MM32\_C\_}}
{\footnotesize\ttfamily \#define \+\_\+\+SYSTEM\+\_\+\+MM32\+\_\+\+C\+\_\+}



在文件 \mbox{\hyperlink{system__mm32f327x_8c_source}{system\+\_\+mm32f327x.\+c}} 第 \mbox{\hyperlink{system__mm32f327x_8c_source_l00019}{19}} 行定义.

\mbox{\Hypertarget{system__mm32f327x_8c_a6dce85162fbead9e6d5e90860ecdff39}\label{system__mm32f327x_8c_a6dce85162fbead9e6d5e90860ecdff39}} 
\index{system\_mm32f327x.c@{system\_mm32f327x.c}!SYSCLK\_FREQ\_XXMHz@{SYSCLK\_FREQ\_XXMHz}}
\index{SYSCLK\_FREQ\_XXMHz@{SYSCLK\_FREQ\_XXMHz}!system\_mm32f327x.c@{system\_mm32f327x.c}}
\doxysubsubsection{\texorpdfstring{SYSCLK\_FREQ\_XXMHz}{SYSCLK\_FREQ\_XXMHz}}
{\footnotesize\ttfamily \#define SYSCLK\+\_\+\+FREQ\+\_\+\+XXMHz~(\mbox{\hyperlink{reg__common_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}$\ast$15)}

Uncomment the line corresponding to the desired System clock (SYSCLK) frequency (after reset the HSI is used as SYSCLK source)\hypertarget{system__mm32f327x_8c_autotoc_md10}{}\doxysubsection{IMPORTANT NOTE\+:}\label{system__mm32f327x_8c_autotoc_md10}

\begin{DoxyEnumerate}
\item After each device reset the HSI is used as System clock source.
\item Please make sure that the selected System clock doesn\textquotesingle{}t exceed your device\textquotesingle{}s maximum frequency.
\item If none of the define below is enabled, the HSI is used as System clock source.
\item The System clock configuration functions provided within this file assume that\+:
\end{DoxyEnumerate}
\begin{DoxyItemize}
\item For Low, Medium and High density Value line devices an external 8MHz crystal is used to drive the System clock.
\item For Low, Medium and High density devices an external 8MHz crystal is used to drive the System clock.
\item For Connectivity line devices an external 25MHz crystal is used to drive the System clock. If you are using different crystal you have to adapt those functions accordingly. 
\end{DoxyItemize}

在文件 \mbox{\hyperlink{system__mm32f327x_8c_source}{system\+\_\+mm32f327x.\+c}} 第 \mbox{\hyperlink{system__mm32f327x_8c_source_l00065}{65}} 行定义.

\mbox{\Hypertarget{system__mm32f327x_8c_af8e936b2c3dcb8b776b4ea3a63dbd661}\label{system__mm32f327x_8c_af8e936b2c3dcb8b776b4ea3a63dbd661}} 
\index{system\_mm32f327x.c@{system\_mm32f327x.c}!SYSCLK\_HSI\_XXMHz@{SYSCLK\_HSI\_XXMHz}}
\index{SYSCLK\_HSI\_XXMHz@{SYSCLK\_HSI\_XXMHz}!system\_mm32f327x.c@{system\_mm32f327x.c}}
\doxysubsubsection{\texorpdfstring{SYSCLK\_HSI\_XXMHz}{SYSCLK\_HSI\_XXMHz}}
{\footnotesize\ttfamily \#define SYSCLK\+\_\+\+HSI\+\_\+\+XXMHz~120000000}



在文件 \mbox{\hyperlink{system__mm32f327x_8c_source}{system\+\_\+mm32f327x.\+c}} 第 \mbox{\hyperlink{system__mm32f327x_8c_source_l00082}{82}} 行定义.

\mbox{\Hypertarget{system__mm32f327x_8c_a40e1495541cbb4acbe3f1819bd87a9fe}\label{system__mm32f327x_8c_a40e1495541cbb4acbe3f1819bd87a9fe}} 
\index{system\_mm32f327x.c@{system\_mm32f327x.c}!VECT\_TAB\_OFFSET@{VECT\_TAB\_OFFSET}}
\index{VECT\_TAB\_OFFSET@{VECT\_TAB\_OFFSET}!system\_mm32f327x.c@{system\_mm32f327x.c}}
\doxysubsubsection{\texorpdfstring{VECT\_TAB\_OFFSET}{VECT\_TAB\_OFFSET}}
{\footnotesize\ttfamily \#define VECT\+\_\+\+TAB\+\_\+\+OFFSET~0x0}

Uncomment the following line if you need to relocate your vector Table in Internal SRAM. define VECT\+\_\+\+TAB\+\_\+\+SRAM 

在文件 \mbox{\hyperlink{system__mm32f327x_8c_source}{system\+\_\+mm32f327x.\+c}} 第 \mbox{\hyperlink{system__mm32f327x_8c_source_l00086}{86}} 行定义.



\doxysubsection{函数说明}
\mbox{\Hypertarget{system__mm32f327x_8c_afd4b20f1c6938500c7a069bd08656000}\label{system__mm32f327x_8c_afd4b20f1c6938500c7a069bd08656000}} 
\index{system\_mm32f327x.c@{system\_mm32f327x.c}!AutoCalPllFactor@{AutoCalPllFactor}}
\index{AutoCalPllFactor@{AutoCalPllFactor}!system\_mm32f327x.c@{system\_mm32f327x.c}}
\doxysubsubsection{\texorpdfstring{AutoCalPllFactor()}{AutoCalPllFactor()}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} Auto\+Cal\+Pll\+Factor (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}}}]{pllclk\+Source\+Frq,  }\item[{\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}}}]{pllclk\+Frq,  }\item[{\mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} $\ast$}]{plln,  }\item[{\mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} $\ast$}]{pllm }\end{DoxyParamCaption})}



use to return the pllm\&plln. 


\begin{DoxyParams}{参数}
{\em pllclk\+Source\+Frq} & \+: PLL source clock frquency; pllclk\+Frq \+: Target PLL clock frquency; plln \+: PLL factor PLLN pllm \+: PLL factor PLLM \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em amount} & of error \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{system__mm32f327x_8c_source}{system\+\_\+mm32f327x.\+c}} 第 \mbox{\hyperlink{system__mm32f327x_8c_source_l00200}{200}} 行定义.

\mbox{\Hypertarget{system__mm32f327x_8c_a93f514700ccf00d08dbdcff7f1224eb2}\label{system__mm32f327x_8c_a93f514700ccf00d08dbdcff7f1224eb2}} 
\index{system\_mm32f327x.c@{system\_mm32f327x.c}!SystemInit@{SystemInit}}
\index{SystemInit@{SystemInit}!system\_mm32f327x.c@{system\_mm32f327x.c}}
\doxysubsubsection{\texorpdfstring{SystemInit()}{SystemInit()}}
{\footnotesize\ttfamily void System\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the System\+Core\+Clock variable. 

\begin{DoxyNote}{注解}
This function should be used only after reset. 
\end{DoxyNote}

\begin{DoxyParams}{参数}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{返回值}
{\em None} & \\
\hline
\end{DoxyRetVals}


在文件 \mbox{\hyperlink{system__mm32f327x_8c_source}{system\+\_\+mm32f327x.\+c}} 第 \mbox{\hyperlink{system__mm32f327x_8c_source_l00167}{167}} 行定义.



\doxysubsection{变量说明}
\mbox{\Hypertarget{system__mm32f327x_8c_a5c044e897505fea7d75ad9a67e1ad1ef}\label{system__mm32f327x_8c_a5c044e897505fea7d75ad9a67e1ad1ef}} 
\index{system\_mm32f327x.c@{system\_mm32f327x.c}!AHBPrescTable@{AHBPrescTable}}
\index{AHBPrescTable@{AHBPrescTable}!system\_mm32f327x.c@{system\_mm32f327x.c}}
\doxysubsubsection{\texorpdfstring{AHBPrescTable}{AHBPrescTable}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{types_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} AHBPresc\+Table\mbox{[}16\mbox{]} = \{0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9\}}



在文件 \mbox{\hyperlink{system__mm32f327x_8c_source}{system\+\_\+mm32f327x.\+c}} 第 \mbox{\hyperlink{system__mm32f327x_8c_source_l00123}{123}} 行定义.

\mbox{\Hypertarget{system__mm32f327x_8c_a05abea3c816d3b613c089742c0eb3d6e}\label{system__mm32f327x_8c_a05abea3c816d3b613c089742c0eb3d6e}} 
\index{system\_mm32f327x.c@{system\_mm32f327x.c}!SystemCoreClock@{SystemCoreClock}}
\index{SystemCoreClock@{SystemCoreClock}!system\_mm32f327x.c@{system\_mm32f327x.c}}
\doxysubsubsection{\texorpdfstring{SystemCoreClock}{SystemCoreClock}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} System\+Core\+Clock = \mbox{\hyperlink{system__mm32f327x_8c_a6dce85162fbead9e6d5e90860ecdff39}{SYSCLK\+\_\+\+FREQ\+\_\+\+XXMHz}}}



Clock Definitions 

Vector Table base offset field. This value must be a multiple of 0x200. 

在文件 \mbox{\hyperlink{system__mm32f327x_8c_source}{system\+\_\+mm32f327x.\+c}} 第 \mbox{\hyperlink{system__mm32f327x_8c_source_l00108}{108}} 行定义.

