Info: Generated by version: 24.3 build 212
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM --family="Cyclone 10 GX" --part=10CX220YF780E5G
: myRAM.ram_1port_0: Targeting device family: Cyclone 10 GX.
: myRAM.ram_1port_0: In 'Performance Optimization' tab, Cyclone 10 GX does not support 'Timing/Power Optimization' feature.
Info: ram_1port_0.intel_mce_inst: NODE_NAME from GUI is RAM1
Info: myRAM: "Transforming system: myRAM"
Info: myRAM: "Naming system components in system: myRAM"
Info: myRAM: "Processing generation queue"
Info: myRAM: "Generating: myRAM"
Info: myRAM: "Generating: myRAM_ram_1port_2011_wsr2yiq"
Info: intel_mce_inst: "Generating: intel_mce_inst"
Info: myRAM: "Generating: myRAM_ram_1port_intel_mce_2011_f6dnnqq"
Info: myRAM: "Generating: sim_dummy"
Info: myRAM: Done "myRAM" with 4 modules, 4 files
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM.ip --output-directory=C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM/sim/ --use-relative-paths=true --modelsim-flow=traditional
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: 	aldec/run_rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: 	mentor/run_msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Kirill/Documents/picorv_c10gx/ip/myRAM/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM.ip --block-symbol-file --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM --family="Cyclone 10 GX" --part=10CX220YF780E5G
: myRAM.ram_1port_0: Targeting device family: Cyclone 10 GX.
: myRAM.ram_1port_0: In 'Performance Optimization' tab, Cyclone 10 GX does not support 'Timing/Power Optimization' feature.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM.ip --synthesis=VERILOG --output-directory=C:\Users\Kirill\Documents\picorv_c10gx\ip\myRAM --family="Cyclone 10 GX" --part=10CX220YF780E5G
: myRAM.ram_1port_0: Targeting device family: Cyclone 10 GX.
: myRAM.ram_1port_0: In 'Performance Optimization' tab, Cyclone 10 GX does not support 'Timing/Power Optimization' feature.
Info: ram_1port_0.intel_mce_inst: NODE_NAME from GUI is RAM1
Info: myRAM: "Transforming system: myRAM"
Info: myRAM: "Naming system components in system: myRAM"
Info: myRAM: "Processing generation queue"
Info: myRAM: "Generating: myRAM"
Info: myRAM: "Generating: myRAM_ram_1port_2011_wsr2yiq"
Info: intel_mce_inst: "Generating: intel_mce_inst"
Info: myRAM: "Generating: myRAM_ram_1port_intel_mce_2011_f6dnnqq"
Info: myRAM: "Generating: sld_mod_ram_rom_top"
Info: myRAM: Done "myRAM" with 4 modules, 4 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in myRAM. No files generated.
Info: Finished: Generate IP Core Documentation
