// Seed: 2716893123
`define pp_7 0
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5
    , sample,
    input id_6
);
  assign id_2[1] = id_4[1];
endmodule
