{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553199829814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553199829815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 16:23:49 2019 " "Processing started: Thu Mar 21 16:23:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553199829815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199829815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199829816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553199830105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553199830106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Found design unit 1: register32-description" {  } { { "../lab4b/register32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/register32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840017 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "../lab4b/register32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/red.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/red.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 red-Description " "Found design unit 1: red-Description" {  } { { "../lab4b/red.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/red.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840020 ""} { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "../lab4b/red.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/red.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "../lab4b/pc.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840022 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../lab4b/pc.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-description " "Found design unit 1: or32-description" {  } { { "../lab4b/or32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/or32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840024 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "../lab4b/or32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/or32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32-description " "Found design unit 1: not32-description" {  } { { "../lab4b/not32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/not32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840026 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "../lab4b/not32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/not32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3to1-mux_3to1 " "Found design unit 1: mux_3to1-mux_3to1" {  } { { "../lab4b/mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840028 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "../lab4b/mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-description " "Found design unit 1: mux8to1-description" {  } { { "../lab4b/mux8to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux8to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840030 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../lab4b/mux8to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-description " "Found design unit 1: mux2to1-description" {  } { { "../lab4b/mux2to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840033 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../lab4b/mux2to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/lze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lze-Description " "Found design unit 1: lze-Description" {  } { { "../lab4b/lze.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/lze.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840035 ""} { "Info" "ISGN_ENTITY_NAME" "1 lze " "Found entity 1: lze" {  } { { "../lab4b/lze.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/lze.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/lab3_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/lab3_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_b-behavior " "Found design unit 1: lab3_b-behavior" {  } { { "../lab4b/lab3_b.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/lab3_b.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840037 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_b " "Found entity 1: lab3_b" {  } { { "../lab4b/lab3_b.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/lab3_b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-description " "Found design unit 1: fulladder-description" {  } { { "../lab4b/fulladder.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840039 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../lab4b/fulladder.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Found design unit 1: data_mem-Description" {  } { { "../lab4b/data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/data_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840041 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../lab4b/data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/data_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-description " "Found design unit 1: and32-description" {  } { { "../lab4b/and32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/and32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840043 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "../lab4b/and32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/and32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "../lab4b/alu.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840046 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab4b/alu.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-description " "Found design unit 1: adder32-description" {  } { { "../lab4b/adder32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/adder32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840048 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "../lab4b/adder32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/adder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Found design unit 1: datapath-description" {  } { { "../lab4b/datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840050 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../lab4b/datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Found design unit 1: control-description" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840053 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/uze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/uze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uze-Description " "Found design unit 1: uze-Description" {  } { { "../lab4b/uze.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/uze.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840055 ""} { "Info" "ISGN_ENTITY_NAME" "1 uze " "Found entity 1: uze" {  } { { "../lab4b/uze.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/uze.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/sevenSeg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/sevenSeg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg_8bit-behaviour " "Found design unit 1: sevenSeg_8bit-behaviour" {  } { { "../lab4b/sevenSeg_8bit.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/sevenSeg_8bit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840057 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_8bit " "Found entity 1: sevenSeg_8bit" {  } { { "../lab4b/sevenSeg_8bit.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/sevenSeg_8bit.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/ror32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/ror32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror32-description " "Found design unit 1: ror32-description" {  } { { "../lab4b/ror32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/ror32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840059 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "../lab4b/ror32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/ror32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/vshreeka/coe608/lab4b/rol32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/vshreeka/coe608/lab4b/rol32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol32-description " "Found design unit 1: rol32-description" {  } { { "../lab4b/rol32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/rol32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840062 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "../lab4b/rol32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/rol32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553199840062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553199840188 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Mux control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"PC_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840190 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840190 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840190 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840190 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840190 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840190 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840190 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840190 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z control.vhd(28) " "Inferred latch for \"ld_Z\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C control.vhd(28) " "Inferred latch for \"ld_C\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B control.vhd(28) " "Inferred latch for \"ld_B\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A control.vhd(28) " "Inferred latch for \"ld_A\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z control.vhd(28) " "Inferred latch for \"clr_Z\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C control.vhd(28) " "Inferred latch for \"clr_C\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B control.vhd(28) " "Inferred latch for \"clr_B\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A control.vhd(28) " "Inferred latch for \"clr_A\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR control.vhd(28) " "Inferred latch for \"ld_IR\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(28) " "Inferred latch for \"clr_IR\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(28) " "Inferred latch for \"ALU_op\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840191 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(28) " "Inferred latch for \"ALU_op\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(28) " "Inferred latch for \"ALU_op\[2\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(28) " "Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(28) " "Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(28) " "Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(28) " "Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(28) " "Inferred latch for \"REG_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(28) " "Inferred latch for \"IM_MUX1\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Mux control.vhd(28) " "Inferred latch for \"PC_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199840192 "|control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_Mux\$latch " "Latch PC_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840722 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840722 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX1\$latch " "Latch IM_MUX1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_Mux\$latch " "Latch REG_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[0\]\$latch " "Latch IM_MUX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[1\]\$latch " "Latch IM_MUX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[0\]\$latch " "Latch DATA_Mux\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[1\]\$latch " "Latch DATA_Mux\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[0\]\$latch " "Latch ALU_op\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[1\]\$latch " "Latch ALU_op\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[2\]\$latch " "Latch ALU_op\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840723 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_IR\$latch " "Latch ld_IR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_A\$latch " "Latch clr_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_B\$latch " "Latch clr_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_C\$latch " "Latch clr_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_Z\$latch " "Latch clr_Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_A\$latch " "Latch ld_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_B\$latch " "Latch ld_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_C\$latch " "Latch ld_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_Z\$latch " "Latch ld_Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553199840724 ""}  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553199840724 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clr_IR GND " "Pin \"clr_IR\" is stuck at GND" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553199840750 "|control|clr_IR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553199840750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553199840803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553199841453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553199841453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[0\] " "No output dependent on input pin \"INST\[0\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[1\] " "No output dependent on input pin \"INST\[1\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[2\] " "No output dependent on input pin \"INST\[2\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[3\] " "No output dependent on input pin \"INST\[3\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[4\] " "No output dependent on input pin \"INST\[4\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[5\] " "No output dependent on input pin \"INST\[5\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[6\] " "No output dependent on input pin \"INST\[6\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[7\] " "No output dependent on input pin \"INST\[7\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[8\] " "No output dependent on input pin \"INST\[8\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[9\] " "No output dependent on input pin \"INST\[9\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[10\] " "No output dependent on input pin \"INST\[10\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[11\] " "No output dependent on input pin \"INST\[11\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[12\] " "No output dependent on input pin \"INST\[12\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[13\] " "No output dependent on input pin \"INST\[13\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[14\] " "No output dependent on input pin \"INST\[14\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[15\] " "No output dependent on input pin \"INST\[15\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[16\] " "No output dependent on input pin \"INST\[16\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[17\] " "No output dependent on input pin \"INST\[17\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[18\] " "No output dependent on input pin \"INST\[18\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[19\] " "No output dependent on input pin \"INST\[19\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[20\] " "No output dependent on input pin \"INST\[20\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[21\] " "No output dependent on input pin \"INST\[21\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[22\] " "No output dependent on input pin \"INST\[22\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[23\] " "No output dependent on input pin \"INST\[23\]\"" {  } { { "control.vhd" "" { Text "/home/student1/vshreeka/coe608/lab5/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553199841664 "|control|INST[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553199841664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553199841665 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553199841665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553199841665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553199841665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1369 " "Peak virtual memory: 1369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553199841720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 16:24:01 2019 " "Processing ended: Thu Mar 21 16:24:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553199841720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553199841720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553199841720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553199841720 ""}
