simSeconds 0.06699094788
simTicks 66991123165.01401
finalTick 959457242417682.0
simFreq 999998000000.0
hostSeconds 290.59456992
hostTickRate 228785548.47167504
hostMemory 53110870.90833599
simInsts 109999805.41518402
simOps 112163962.05132101
hostInstRate 399236.697856
hostOpRate 407262.960373
system.clk_domain.clock 999.998
system.cpu_clk_domain.clock 499.999
system.cpu_voltage_domain.voltage 0.9999980000000002
system.l2.demandMisses::cpu.inst 2.422526
system.l2.demandMisses::switch_cpus.inst 51.082815
system.l2.demandMisses::switch_cpus.data 682637.033285
system.l2.demandMisses::total 682687.580915
system.l2.overallMisses::cpu.inst 2.422526
system.l2.overallMisses::switch_cpus.inst 51.082815
system.l2.overallMisses::switch_cpus.data 682637.033285
system.l2.overallMisses::total 682687.580915
system.l2.demandMissLatency::switch_cpus.inst 6564239.17
system.l2.demandMissLatency::switch_cpus.data 71021344252.8225
system.l2.demandMissLatency::total 71027868799.10501
system.l2.overallMissLatency::switch_cpus.inst 6564239.17
system.l2.overallMissLatency::switch_cpus.data 71021344252.8225
system.l2.overallMissLatency::total 71027868799.10501
system.l2.demandAccesses::cpu.inst 2.422526
system.l2.demandAccesses::switch_cpus.inst 51.308665000000005
system.l2.demandAccesses::switch_cpus.data 1006481.4971470002
system.l2.demandAccesses::total 1006532.2706270001
system.l2.overallAccesses::cpu.inst 2.422526
system.l2.overallAccesses::switch_cpus.inst 51.308665000000005
system.l2.overallAccesses::switch_cpus.data 1006481.4971470002
system.l2.overallAccesses::total 1006532.2706270001
system.l2.demandMissRate::cpu.inst 0.9999980000000002
system.l2.demandMissRate::switch_cpus.inst 0.9980551970060001
system.l2.demandMissRate::switch_cpus.data 0.695043251592
system.l2.demandMissRate::total 0.6950599272510001
system.l2.overallMissRate::cpu.inst 0.9999980000000002
system.l2.overallMissRate::switch_cpus.inst 0.9980551970060001
system.l2.overallMissRate::switch_cpus.data 0.695043251592
system.l2.overallMissRate::total 0.6950599272510001
system.l2.demandAvgMissLatency::switch_cpus.inst 129137.03131839065
system.l2.demandAvgMissLatency::switch_cpus.data 102371.97902048579
system.l2.demandAvgMissLatency::total 102373.8879611434
system.l2.overallAvgMissLatency::switch_cpus.inst 129137.03131839065
system.l2.overallAvgMissLatency::switch_cpus.data 102371.97902048579
system.l2.overallAvgMissLatency::total 102373.8879611434
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 51.082815
system.l2.demandMshrMisses::switch_cpus.data 682637.033285
system.l2.demandMshrMisses::total 682687.580915
system.l2.overallMshrMisses::switch_cpus.inst 51.082815
system.l2.overallMshrMisses::switch_cpus.data 682637.033285
system.l2.overallMshrMisses::total 682687.580915
system.l2.demandMshrMissLatency::switch_cpus.inst 6053411.020000001
system.l2.demandMshrMissLatency::switch_cpus.data 64194976050.48615
system.l2.demandMshrMissLatency::total 64200995120.46864
system.l2.overallMshrMissLatency::switch_cpus.inst 6053411.020000001
system.l2.overallMshrMissLatency::switch_cpus.data 64194976050.48615
system.l2.overallMshrMissLatency::total 64200995120.46864
system.l2.demandMshrMissRate::switch_cpus.inst 0.9980551970060001
system.l2.demandMshrMissRate::switch_cpus.data 0.695043251592
system.l2.demandMshrMissRate::total 0.6950599272510001
system.l2.overallMshrMissRate::switch_cpus.inst 0.9980551970060001
system.l2.overallMshrMissRate::switch_cpus.data 0.695043251592
system.l2.overallMshrMissRate::total 0.6950599272510001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 119137.05131839064
system.l2.demandAvgMshrMissLatency::switch_cpus.data 92372.00194697971
system.l2.demandAvgMshrMissLatency::total 92373.91088736536
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 119137.05131839064
system.l2.overallAvgMshrMissLatency::switch_cpus.data 92372.00194697971
system.l2.overallAvgMshrMissLatency::total 92373.91088736536
system.l2.replacements 675678.8718839999
system.l2.ReadCleanReq.misses::cpu.inst 2.422526
system.l2.ReadCleanReq.misses::switch_cpus.inst 51.082815
system.l2.ReadCleanReq.misses::total 51.133785
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 6564239.17
system.l2.ReadCleanReq.missLatency::total 6564239.17
system.l2.ReadCleanReq.accesses::cpu.inst 2.422526
system.l2.ReadCleanReq.accesses::switch_cpus.inst 51.308665000000005
system.l2.ReadCleanReq.accesses::total 51.35963500000001
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999980000000002
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.9980551970060001
system.l2.ReadCleanReq.missRate::total 0.9980551970060001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 129137.03131839065
system.l2.ReadCleanReq.avgMissLatency::total 128972.67153576462
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 51.082815
system.l2.ReadCleanReq.mshrMisses::total 51.082815
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 6053411.020000001
system.l2.ReadCleanReq.mshrMissLatency::total 6053411.020000001
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.9980551970060001
system.l2.ReadCleanReq.mshrMissRate::total 0.9958390978610001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 119137.05131839064
system.l2.ReadCleanReq.avgMshrMissLatency::total 119137.05131839064
system.l2.ReadExReq.misses::switch_cpus.data 22436.912377000004
system.l2.ReadExReq.misses::total 22436.912377000004
system.l2.ReadExReq.missLatency::switch_cpus.data 2181014366.2990003
system.l2.ReadExReq.missLatency::total 2181014366.2990003
system.l2.ReadExReq.accesses::switch_cpus.data 45057.300381000015
system.l2.ReadExReq.accesses::total 45057.300381000015
system.l2.ReadExReq.missRate::switch_cpus.data 0.49348196962499996
system.l2.ReadExReq.missRate::total 0.49348196962499996
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 97916.41297476555
system.l2.ReadExReq.avgMissLatency::total 97916.41297476555
system.l2.ReadExReq.mshrMisses::switch_cpus.data 22436.912377000004
system.l2.ReadExReq.mshrMisses::total 22436.912377000004
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1956645372.297121
system.l2.ReadExReq.mshrMissLatency::total 1956645372.297121
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.49348196962499996
system.l2.ReadExReq.mshrMissRate::total 0.49348196962499996
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 87916.4485747046
system.l2.ReadExReq.avgMshrMissLatency::total 87916.4485747046
system.l2.ReadSharedReq.misses::switch_cpus.data 660200.146393
system.l2.ReadSharedReq.misses::total 660200.146393
system.l2.ReadSharedReq.missLatency::switch_cpus.data 68840332065.491
system.l2.ReadSharedReq.missLatency::total 68840332065.491
system.l2.ReadSharedReq.accesses::switch_cpus.data 961424.222251
system.l2.ReadSharedReq.accesses::total 961424.222251
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.699181699952
system.l2.ReadSharedReq.missRate::total 0.699181699952
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 102758.73981005578
system.l2.ReadSharedReq.avgMissLatency::total 102758.73981005578
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 660200.146393
system.l2.ReadSharedReq.mshrMisses::total 660200.146393
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 62238332602.306526
system.l2.ReadSharedReq.mshrMissLatency::total 62238332602.306526
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.699181699952
system.l2.ReadSharedReq.mshrMissRate::total 0.699181699952
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 92758.7626721353
system.l2.ReadSharedReq.avgMshrMissLatency::total 92758.7626721353
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.l2.tags.tagsInUse 63131.82432279657
system.l2.tags.totalRefs 2170848.7365640006
system.l2.tags.sampledRefs 740662.3787359999
system.l2.tags.avgRefs 2.8810127321969996
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 0.723749039867
system.l2.tags.occupancies::switch_cpus.inst 25.254558067558
system.l2.tags.occupancies::switch_cpus.data 63060.88170395569
system.l2.tags.avgOccs::cpu.inst 1.1095498000000002e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.00038528188100000007
system.l2.tags.avgOccs::switch_cpus.data 0.9622327239410001
system.l2.tags.avgOccs::total 0.9633152121319998
system.l2.tags.occupanciesTaskId::1024 64980.409501
system.l2.tags.ageTaskId_1024::0 103.493666
system.l2.tags.ageTaskId_1024::1 892.4947980000001
system.l2.tags.ageTaskId_1024::2 8169.927671000001
system.l2.tags.ageTaskId_1024::3 48111.21088200001
system.l2.tags.ratioOccsTaskId::1024 0.9915223551999999
system.l2.tags.tagAccesses 16787725.830881
system.l2.tags.dataAccesses 16787725.830881
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 51.082815
system.mem_ctrls.avgPriority_switch_cpus.data::samples 682576.038453
system.mem_ctrls.priorityMinLatency 1.87499625e-08
system.mem_ctrls.priorityMaxLatency 0.001122352192321
system.mem_ctrls.numReadWriteTurnArounds 23707.049576
system.mem_ctrls.numWriteReadTurnArounds 23707.049576
system.mem_ctrls.numStayReadState 1571011.4182089998
system.mem_ctrls.numStayWriteState 362935.4220419999
system.mem_ctrls.readReqs 682687.580712
system.mem_ctrls.writeReqs 386056.461886
system.mem_ctrls.readBursts 682687.580712
system.mem_ctrls.writeBursts 386056.461886
system.mem_ctrls.servicedByWrQ 60.99462900000001
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.63374453
system.mem_ctrls.avgWrQLen 24.399025619999996
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 682687.580712
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 386056.461886
system.mem_ctrls.rdQLenPdf::0 399480.455496
system.mem_ctrls.rdQLenPdf::1 262372.636651
system.mem_ctrls.rdQLenPdf::2 18747.763982
system.mem_ctrls.rdQLenPdf::3 2009.798585
system.mem_ctrls.rdQLenPdf::4 13.826626000000003
system.mem_ctrls.rdQLenPdf::5 1.852259
system.mem_ctrls.rdQLenPdf::6 0.252484
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.056175
system.mem_ctrls.wrQLenPdf::1 0.056175
system.mem_ctrls.wrQLenPdf::2 0.056175
system.mem_ctrls.wrQLenPdf::3 0.056175
system.mem_ctrls.wrQLenPdf::4 0.056175
system.mem_ctrls.wrQLenPdf::5 0.056175
system.mem_ctrls.wrQLenPdf::6 0.056175
system.mem_ctrls.wrQLenPdf::7 0.056175
system.mem_ctrls.wrQLenPdf::8 0.056175
system.mem_ctrls.wrQLenPdf::9 0.056175
system.mem_ctrls.wrQLenPdf::10 0.056175
system.mem_ctrls.wrQLenPdf::11 0.056175
system.mem_ctrls.wrQLenPdf::12 0.056175
system.mem_ctrls.wrQLenPdf::13 0.056175
system.mem_ctrls.wrQLenPdf::14 0.056175
system.mem_ctrls.wrQLenPdf::15 2683.2754029999996
system.mem_ctrls.wrQLenPdf::16 2903.520041
system.mem_ctrls.wrQLenPdf::17 18354.030627000004
system.mem_ctrls.wrQLenPdf::18 23432.133434000003
system.mem_ctrls.wrQLenPdf::19 23786.275089
system.mem_ctrls.wrQLenPdf::20 23847.543425000007
system.mem_ctrls.wrQLenPdf::21 23850.673553
system.mem_ctrls.wrQLenPdf::22 23871.054048999995
system.mem_ctrls.wrQLenPdf::23 23890.255054
system.mem_ctrls.wrQLenPdf::24 23881.044988999998
system.mem_ctrls.wrQLenPdf::25 23872.281091
system.mem_ctrls.wrQLenPdf::26 23860.404909999997
system.mem_ctrls.wrQLenPdf::27 24059.037001
system.mem_ctrls.wrQLenPdf::28 24225.099274999997
system.mem_ctrls.wrQLenPdf::29 25979.083106000002
system.mem_ctrls.wrQLenPdf::30 25306.938829
system.mem_ctrls.wrQLenPdf::31 24449.029898
system.mem_ctrls.wrQLenPdf::32 23737.616494
system.mem_ctrls.wrQLenPdf::33 64.21452099999999
system.mem_ctrls.wrQLenPdf::34 2.070492
system.mem_ctrls.wrQLenPdf::35 0.037574
system.mem_ctrls.wrQLenPdf::36 0.000406
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 3903.6562560000007
system.mem_ctrls.bytesReadSys 43692005.165568
system.mem_ctrls.bytesWrittenSys 24707613.560704
system.mem_ctrls.avgRdBWSys 625421226.4712328
system.mem_ctrls.avgWrBWSys 349234165.0563391
system.mem_ctrls.totGap 66992523691.386505
system.mem_ctrls.avgGap 95145.27110577002
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 3269.30016
system.mem_ctrls.requestorReadBytes::switch_cpus.data 43684864.98137601
system.mem_ctrls.requestorReadRate::switch_cpus.inst 68174.2950043789
system.mem_ctrls.requestorReadRate::switch_cpus.data 625318370.5210295
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 51.082815
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 682637.033082
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 3931802.993750001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 35922849418.08225
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 77590.95670021999
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 50972.54051954001
system.mem_ctrls.dram.bytesRead::cpu.inst 155.041664
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 3269.30016
system.mem_ctrls.dram.bytesRead::switch_cpus.data 43688755.02905601
system.mem_ctrls.dram.bytesRead::total 43691990.077376
system.mem_ctrls.dram.bytesInstRead::cpu.inst 155.041664
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 3269.30016
system.mem_ctrls.dram.bytesInstRead::total 3272.56224
system.mem_ctrls.dram.numReads::cpu.inst 2.422526
system.mem_ctrls.dram.numReads::switch_cpus.inst 51.082815
system.mem_ctrls.dram.numReads::switch_cpus.data 682636.7973290002
system.mem_ctrls.dram.numReads::total 682687.344959
system.mem_ctrls.dram.bwRead::cpu.inst 24225.704468
system.mem_ctrls.dram.bwRead::switch_cpus.inst 68174.16092299999
system.mem_ctrls.dram.bwRead::switch_cpus.data 625373874.9204859
system.mem_ctrls.dram.bwRead::total 625421011.9944459
system.mem_ctrls.dram.bwInstRead::cpu.inst 24225.704468
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 68174.16092299999
system.mem_ctrls.dram.bwInstRead::total 70177.68968299999
system.mem_ctrls.dram.bwTotal::cpu.inst 24225.704468
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 68174.16092299999
system.mem_ctrls.dram.bwTotal::switch_cpus.data 625373874.9204859
system.mem_ctrls.dram.bwTotal::total 974655176.9277332
system.mem_ctrls.dram.readBursts 682626.5629639999
system.mem_ctrls.dram.writeBursts 386058.717421
system.mem_ctrls.dram.perBankRdBursts::0 41334.520602000004
system.mem_ctrls.dram.perBankRdBursts::1 42149.471972
system.mem_ctrls.dram.perBankRdBursts::2 41778.445233000006
system.mem_ctrls.dram.perBankRdBursts::3 42508.680217999994
system.mem_ctrls.dram.perBankRdBursts::4 42318.211028000005
system.mem_ctrls.dram.perBankRdBursts::5 42764.022417
system.mem_ctrls.dram.perBankRdBursts::6 43230.41129900001
system.mem_ctrls.dram.perBankRdBursts::7 43614.070219999994
system.mem_ctrls.dram.perBankRdBursts::8 42690.569554
system.mem_ctrls.dram.perBankRdBursts::9 42452.96191
system.mem_ctrls.dram.perBankRdBursts::10 43093.923912000006
system.mem_ctrls.dram.perBankRdBursts::11 43045.462553
system.mem_ctrls.dram.perBankRdBursts::12 42746.84009299999
system.mem_ctrls.dram.perBankRdBursts::13 43386.77230999999
system.mem_ctrls.dram.perBankRdBursts::14 42546.16293099999
system.mem_ctrls.dram.perBankRdBursts::15 42966.036711999994
system.mem_ctrls.dram.perBankWrBursts::0 23261.228369999997
system.mem_ctrls.dram.perBankWrBursts::1 23796.402554000004
system.mem_ctrls.dram.perBankWrBursts::2 23524.129277
system.mem_ctrls.dram.perBankWrBursts::3 24069.833229000003
system.mem_ctrls.dram.perBankWrBursts::4 23388.45469
system.mem_ctrls.dram.perBankWrBursts::5 23620.468077000005
system.mem_ctrls.dram.perBankWrBursts::6 24609.878416000003
system.mem_ctrls.dram.perBankWrBursts::7 25136.447388999997
system.mem_ctrls.dram.perBankWrBursts::8 24359.155187999997
system.mem_ctrls.dram.perBankWrBursts::9 24293.369452000003
system.mem_ctrls.dram.perBankWrBursts::10 24476.303509000005
system.mem_ctrls.dram.perBankWrBursts::11 24523.761285000004
system.mem_ctrls.dram.perBankWrBursts::12 24015.585775
system.mem_ctrls.dram.perBankWrBursts::13 24618.901637999996
system.mem_ctrls.dram.perBankWrBursts::14 24004.502597
system.mem_ctrls.dram.perBankWrBursts::15 24360.295975
system.mem_ctrls.dram.totQLat 23127520830.761
system.mem_ctrls.dram.totBusLat 3413132814.820001
system.mem_ctrls.dram.totMemAccLat 35926768886.336
system.mem_ctrls.dram.avgQLat 32228.942416130005
system.mem_ctrls.dram.avgBusLat 4999.99
system.mem_ctrls.dram.avgMemAccLat 50978.90491613
system.mem_ctrls.dram.readRowHits 31776.886915999996
system.mem_ctrls.dram.writeRowHits 5742.892889000002
system.mem_ctrls.dram.readRowHitRate 8.92796064
system.mem_ctrls.dram.writeRowHitRate 3.0945351299999997
system.mem_ctrls.dram.bytesPerActivate::samples 1031162.523159
system.mem_ctrls.dram.bytesPerActivate::mean 92.359249810335
system.mem_ctrls.dram.bytesPerActivate::gmean 86.731125950894
system.mem_ctrls.dram.bytesPerActivate::stdev 36.646986938322996
system.mem_ctrls.dram.bytesPerActivate::0-127 1010638.2247870001
system.mem_ctrls.dram.bytesPerActivate::128-255 18309.802639
system.mem_ctrls.dram.bytesPerActivate::256-383 893.3929380000001
system.mem_ctrls.dram.bytesPerActivate::384-511 273.67915400000004
system.mem_ctrls.dram.bytesPerActivate::512-639 165.68187900000004
system.mem_ctrls.dram.bytesPerActivate::640-767 92.789628
system.mem_ctrls.dram.bytesPerActivate::768-895 92.84783699999998
system.mem_ctrls.dram.bytesPerActivate::896-1023 103.59539000000004
system.mem_ctrls.dram.bytesPerActivate::1024-1151 592.5089069999998
system.mem_ctrls.dram.bytesPerActivate::total 1031162.523159
system.mem_ctrls.dram.dramBytesRead 43688100.029695995
system.mem_ctrls.dram.dramBytesWritten 24707757.914944
system.mem_ctrls.dram.avgRdBW 625.365507695878
system.mem_ctrls.dram.avgWrBW 349.23499339760605
system.mem_ctrls.dram.peakBW 12799.9744
system.mem_ctrls.dram.busUtil 7.61223458
system.mem_ctrls.dram.busUtilRead 4.88489923
system.mem_ctrls.dram.busUtilWrite 2.72733535
system.mem_ctrls.dram.pageHitRate 8.02298813
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.mem_ctrls.dram.rank0.actEnergy 3657997426.587
system.mem_ctrls.dram.rank0.preEnergy 1944266082.5431805
system.mem_ctrls.dram.rank0.readEnergy 2425442527.54146
system.mem_ctrls.dram.rank0.writeEnergy 999143715.25044
system.mem_ctrls.dram.rank0.refreshEnergy 5288224823.478481
system.mem_ctrls.dram.rank0.actBackEnergy 28520015116.130257
system.mem_ctrls.dram.rank0.preBackEnergy 1707738559.2792
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 44542828250.810005
system.mem_ctrls.dram.rank0.averagePower 657.6049468676779
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4191869532.0640006
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2236976534.044999
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 60562277098.90501
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 3704523994.3983607
system.mem_ctrls.dram.rank1.preEnergy 1968995692.8452249
system.mem_ctrls.dram.rank1.readEnergy 2448510774.3717604
system.mem_ctrls.dram.rank1.writeEnergy 1016082789.6871802
system.mem_ctrls.dram.rank1.refreshEnergy 5288224823.478481
system.mem_ctrls.dram.rank1.actBackEnergy 28587305995.84491
system.mem_ctrls.dram.rank1.preBackEnergy 1651072178.0068803
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 44664716248.6328
system.mem_ctrls.dram.rank1.averagePower 659.330189721332
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4044110973.8210006
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2236977522.3822494
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 60710034668.81076
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.membus.transDist::ReadResp 660250.4935229999
system.membus.transDist::ReadExReq 22436.912174
system.membus.transDist::ReadExResp 22436.876515000004
system.membus.transDist::ReadSharedReq 660250.6940230001
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 2040681.6553849997
system.membus.pktCount::total 2040681.6553849997
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 68399603.612096
system.membus.pktSize::total 68399603.612096
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 682738.304819
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 682738.304819
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 682738.304819
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.membus.reqLayer0.occupancy 3122288556.7185006
system.membus.reqLayer0.utilization 0.0050666
system.membus.respLayer1.occupancy 3796123277.487999
system.membus.respLayer1.utilization 0.08963700000000001
system.membus.snoop_filter.totRequests 1357994.310832
system.membus.snoop_filter.hitSingleRequests 675256.4347610001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 133982246.330028
system.switch_cpus.cpi 1.3397838280439998
system.switch_cpus.ipc 0.8161300323469998
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 303976918.122686
system.switch_cpus.instsIssued 209589927.21380204
system.switch_cpus.squashedInstsIssued 647964.798299
system.switch_cpus.squashedInstsExamined 202003198.83145502
system.switch_cpus.squashedOperandsExamined 215261546.72105402
system.switch_cpus.numIssuedDist::samples 133977380.58146903
system.switch_cpus.numIssuedDist::mean 1.628958371565
system.switch_cpus.numIssuedDist::stdev 2.133902741827
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 66120173.11388101
system.switch_cpus.numIssuedDist::1 19072787.515770998
system.switch_cpus.numIssuedDist::2 15573035.419170002
system.switch_cpus.numIssuedDist::3 8561074.635243
system.switch_cpus.numIssuedDist::4 9173700.489616
system.switch_cpus.numIssuedDist::5 5532149.013161001
system.switch_cpus.numIssuedDist::6 4430420.368827
system.switch_cpus.numIssuedDist::7 2853252.976226
system.switch_cpus.numIssuedDist::8 1661068.610972
system.switch_cpus.numIssuedDist::9 574814.432183
system.switch_cpus.numIssuedDist::10 379869.29004700005
system.switch_cpus.numIssuedDist::11 23983.391207999997
system.switch_cpus.numIssuedDist::12 21051.325164
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 11.948600000000003
system.switch_cpus.numIssuedDist::total 133977380.58146903
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 2810260.1244289996
system.switch_cpus.statFuBusy::IntMult 5280.121058
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 1232.517233
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.19012300000000001
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 215.27897699999997
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 1883.6627660000001
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 844929.457457
system.switch_cpus.statFuBusy::MemWrite 196297.26234200003
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 108.958926
system.switch_cpus.statIssuedInstType_0::IntAlu 154098521.63019904
system.switch_cpus.statIssuedInstType_0::IntMult 3052628.0078779995
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 138063.722877
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 18717.844963999996
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.013114
system.switch_cpus.statIssuedInstType_0::SimdAlu 63805.784097
system.switch_cpus.statIssuedInstType_0::SimdCmp 13009.098986
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.221149
system.switch_cpus.statIssuedInstType_0::SimdMisc 123009.84447500002
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.013114
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 47930.252325
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.057391
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.16129100000000002
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 42150451.575614005
system.switch_cpus.statIssuedInstType_0::MemWrite 9883680.027402
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 209589927.21380204
system.switch_cpus.issueRate 1.6289043465719997
system.switch_cpus.fuBusy 3860098.614385
system.switch_cpus.fuBusyRate 0.01845603567
system.switch_cpus.intInstQueueReads 554683856.4319211
system.switch_cpus.intInstQueueWrites 504315011.86637
system.switch_cpus.intInstQueueWakeupAccesses 201757441.04677603
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 2981441.535766
system.switch_cpus.vecInstQueueWrites 1679191.9572809997
system.switch_cpus.vecInstQueueWakeupAccesses 972090.695244
system.switch_cpus.intAluAccesses 211873109.898032
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1576806.9712290002
system.switch_cpus.numSquashedInsts 3344355.2213310003
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 38.120036
system.switch_cpus.idleCycles 4909.404364
system.switch_cpus.MemDepUnit__0.insertedLoads 57954591.341759
system.switch_cpus.MemDepUnit__0.insertedStores 14929269.324223
system.switch_cpus.MemDepUnit__0.conflictingLoads 1552721.9444900001
system.switch_cpus.MemDepUnit__0.conflictingStores 1911372.008463
system.switch_cpus.MemDepUnit__0.MDPLookups 72883860.497212
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 14901732.489009
system.switch_cpus.MemDepUnit__0.LFSTWrites 8359524.632128
system.switch_cpus.MemDepUnit__0.hits 3464185.0792389996
system.switch_cpus.MemDepUnit__0.predictions 72883860.497212
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 234839.16982600003
system.switch_cpus.branchPred.lookups_0::CallDirect 46953.848303000006
system.switch_cpus.branchPred.lookups_0::CallIndirect 95137.33054400001
system.switch_cpus.branchPred.lookups_0::DirectCond 50966480.374326
system.switch_cpus.branchPred.lookups_0::DirectUncond 2309289.9249339993
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 10849.113528
system.switch_cpus.branchPred.lookups_0::total 53663549.761461
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 152767.355757
system.switch_cpus.branchPred.squashes_0::CallDirect 14254.121597000003
system.switch_cpus.branchPred.squashes_0::CallIndirect 45765.14685199999
system.switch_cpus.branchPred.squashes_0::DirectCond 38675262.47666099
system.switch_cpus.branchPred.squashes_0::DirectUncond 1345722.6587580002
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 6565.398719999999
system.switch_cpus.branchPred.squashes_0::total 40240337.15834499
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 14.748806000000005
system.switch_cpus.branchPred.corrected_0::CallDirect 11.239073
system.switch_cpus.branchPred.corrected_0::CallIndirect 40.282757000000004
system.switch_cpus.branchPred.corrected_0::DirectCond 1839154.645733
system.switch_cpus.branchPred.corrected_0::DirectUncond 24.421833000000003
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 29.291799
system.switch_cpus.branchPred.corrected_0::total 1839274.6300010004
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 82071.98093900002
system.switch_cpus.branchPred.committed_0::CallDirect 32699.739077
system.switch_cpus.branchPred.committed_0::CallIndirect 49372.189032
system.switch_cpus.branchPred.committed_0::DirectCond 12291148.247938002
system.switch_cpus.branchPred.committed_0::DirectUncond 963565.8050510001
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 4283.701694
system.switch_cpus.branchPred.committed_0::total 13423141.663731001
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 7.2345950000000006
system.switch_cpus.branchPred.mispredicted_0::CallDirect 1.9967860000000004
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 29.952391000000006
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1221157.78535
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 5.3882769999999995
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 13.886701
system.switch_cpus.branchPred.mispredicted_0::total 1221216.2441
system.switch_cpus.branchPred.targetProvider_0::NoTarget 23325177.861635998
system.switch_cpus.branchPred.targetProvider_0::BTB 29998722.450549997
system.switch_cpus.branchPred.targetProvider_0::RAS 234837.819085
system.switch_cpus.branchPred.targetProvider_0::Indirect 104811.63019
system.switch_cpus.branchPred.targetProvider_0::total 53663549.761461
system.switch_cpus.branchPred.targetWrong_0::NoBranch 834633.2099120001
system.switch_cpus.branchPred.targetWrong_0::Return 1004619.784824
system.switch_cpus.branchPred.targetWrong_0::CallDirect 14.397153000000007
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 7.238111999999999
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1839274.6300010004
system.switch_cpus.branchPred.condPredicted 50966480.374326
system.switch_cpus.branchPred.condPredictedTaken 27668529.760604
system.switch_cpus.branchPred.condIncorrect 1839274.6300010004
system.switch_cpus.branchPred.predTakenBTBMiss 79.42575399999998
system.switch_cpus.branchPred.NotTakenMispredicted 834654.8714050001
system.switch_cpus.branchPred.TakenMispredicted 1004619.758596
system.switch_cpus.branchPred.BTBLookups 53663549.761461
system.switch_cpus.branchPred.BTBUpdates 834570.548043
system.switch_cpus.branchPred.BTBHits 52493745.289387
system.switch_cpus.branchPred.BTBHitRatio 0.976346893886
system.switch_cpus.branchPred.BTBMispredicted 168.73377399999998
system.switch_cpus.branchPred.indirectLookups 105986.444072
system.switch_cpus.branchPred.indirectHits 104811.63019
system.switch_cpus.branchPred.indirectMisses 1174.8138820000001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 234839.16982600003
system.switch_cpus.branchPred.btb.lookups::CallDirect 46953.848303000006
system.switch_cpus.branchPred.btb.lookups::CallIndirect 95137.33054400001
system.switch_cpus.branchPred.btb.lookups::DirectCond 50966480.374326
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2309289.9249339993
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 10849.113528
system.switch_cpus.branchPred.btb.lookups::total 53663549.761461
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 234839.16982600003
system.switch_cpus.branchPred.btb.misses::CallDirect 235.98892300000003
system.switch_cpus.branchPred.btb.misses::CallIndirect 95137.33054400001
system.switch_cpus.branchPred.btb.misses::DirectCond 828673.3577599998
system.switch_cpus.branchPred.btb.misses::DirectUncond 69.511493
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 10849.113528
system.switch_cpus.branchPred.btb.misses::total 1169804.472074
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 11.239073
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 834534.8871370001
system.switch_cpus.branchPred.btb.updates::DirectUncond 24.421833000000003
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 834570.548043
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 11.239073
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 834534.8871370001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 24.421833000000003
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 834570.548043
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.switch_cpus.branchPred.indirectBranchPred.lookups 105986.444072
system.switch_cpus.branchPred.indirectBranchPred.hits 104811.63019
system.switch_cpus.branchPred.indirectBranchPred.misses 1174.8138820000001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 69.574556
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 106056.01862799999
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.000609
system.switch_cpus.branchPred.ras.pushes 294858.534604
system.switch_cpus.branchPred.ras.pops 294858.4382749999
system.switch_cpus.branchPred.ras.squashes 212786.62420600004
system.switch_cpus.branchPred.ras.used 82071.98093900002
system.switch_cpus.branchPred.ras.correct 82064.74634400001
system.switch_cpus.branchPred.ras.incorrect 7.2345950000000006
system.switch_cpus.commit.commitSquashedInsts 202011488.661365
system.switch_cpus.commit.branchMispredicts 1839345.8709369998
system.switch_cpus.commit.numCommittedDist::samples 114955376.60291402
system.switch_cpus.commit.numCommittedDist::mean 0.9640887326670001
system.switch_cpus.commit.numCommittedDist::stdev 2.4215503808019996
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 89086870.366827
system.switch_cpus.commit.numCommittedDist::1 8924853.976456
system.switch_cpus.commit.numCommittedDist::2 4886001.290615
system.switch_cpus.commit.numCommittedDist::3 2941831.7219670005
system.switch_cpus.commit.numCommittedDist::4 1341316.026225
system.switch_cpus.commit.numCommittedDist::5 1235188.6340779997
system.switch_cpus.commit.numCommittedDist::6 821400.4432290002
system.switch_cpus.commit.numCommittedDist::7 1011306.0673330002
system.switch_cpus.commit.numCommittedDist::8 721625.4331339999
system.switch_cpus.commit.numCommittedDist::9 446613.998924
system.switch_cpus.commit.numCommittedDist::10 401017.860502
system.switch_cpus.commit.numCommittedDist::11 544340.955159
system.switch_cpus.commit.numCommittedDist::12 2593009.828465
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 11.999976000000002
system.switch_cpus.commit.numCommittedDist::total 114955376.60291402
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 82071.92810900001
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.000812
system.switch_cpus.commit.committedInstType_0::IntAlu 75215368.17571199
system.switch_cpus.commit.committedInstType_0::IntMult 1928172.3993849999
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 89158.35211899999
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 12429.384297999999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 60020.699699000004
system.switch_cpus.commit.committedInstType_0::SimdCmp 8469.030600999999
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 117124.14830500001
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 46818.92768100001
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 18713907.264558006
system.switch_cpus.commit.committedInstType_0::MemWrite 5786212.255149
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 101977680.638319
system.switch_cpus.commit.commitEligibleSamples 2593009.828465
system.switch_cpus.commitStats0.numInsts 100004076.552244
system.switch_cpus.commitStats0.numOps 101977680.638319
system.switch_cpus.commitStats0.numInstsNotNOP 99999802.89974402
system.switch_cpus.commitStats0.numOpsNotNOP 101973406.98581901
system.switch_cpus.commitStats0.cpi 1.3397838280439998
system.switch_cpus.commitStats0.ipc 0.8161300323469998
system.switch_cpus.commitStats0.numMemRefs 24500119.519706998
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 90371933.796691
system.switch_cpus.commitStats0.numLoadInsts 18713907.264558006
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5786212.254743
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 703212.5259950001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.000812
system.switch_cpus.commitStats0.committedInstType::IntAlu 75215368.17571199
system.switch_cpus.commitStats0.committedInstType::IntMult 1928172.3993849999
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 89158.35211899999
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 12429.384297999999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 60020.699699000004
system.switch_cpus.commitStats0.committedInstType::SimdCmp 8469.030600999999
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 117124.14830500001
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 46818.92768100001
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 18713907.264558006
system.switch_cpus.commitStats0.committedInstType::MemWrite 5786212.255149
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 101977680.638319
system.switch_cpus.commitStats0.committedControl::IsControl 13423142.325123
system.switch_cpus.commitStats0.committedControl::IsDirectControl 13287414.453458
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 135727.871665
system.switch_cpus.commitStats0.committedControl::IsCondControl 12291149.076098
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1131993.249025
system.switch_cpus.commitStats0.committedControl::IsCall 82071.92810900001
system.switch_cpus.commitStats0.committedControl::IsReturn 82071.98093900002
system.switch_cpus.decode.idleCycles 35686503.636043005
system.switch_cpus.decode.blockedCycles 46305659.60882701
system.switch_cpus.decode.runCycles 48540798.806825
system.switch_cpus.decode.unblockCycles 1593054.2294230005
system.switch_cpus.decode.squashCycles 1851364.3003510002
system.switch_cpus.decode.branchResolved 27575122.217094004
system.switch_cpus.decode.branchMispred 38.12720200000001
system.switch_cpus.decode.decodedInsts 327097569.417535
system.switch_cpus.decode.squashedInsts 114.030459
system.switch_cpus.executeStats0.numInsts 206245571.538401
system.switch_cpus.executeStats0.numNop 7372.519878
system.switch_cpus.executeStats0.numBranches 27679513.988429997
system.switch_cpus.executeStats0.numLoadInsts 41156060.37371
system.switch_cpus.executeStats0.numStoreInsts 9695713.239787001
system.switch_cpus.executeStats0.instRate 1.6034699433410002
system.switch_cpus.executeStats0.numCCRegReads 88889561.783031
system.switch_cpus.executeStats0.numCCRegWrites 89512908.12379502
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 269259601.563864
system.switch_cpus.executeStats0.numIntRegWrites 138307627.24589005
system.switch_cpus.executeStats0.numMemRefs 50851773.613497004
system.switch_cpus.executeStats0.numMiscRegReads 16334562.6272
system.switch_cpus.executeStats0.numMiscRegWrites 1.000607
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 30338371.899825003
system.switch_cpus.fetch.cycles 86514299.436768
system.switch_cpus.fetch.squashCycles 3702799.97497
system.switch_cpus.fetch.cacheLines 44644298.860837005
system.switch_cpus.fetch.icacheSquashes 674924.09655
system.switch_cpus.fetch.nisnDist::samples 133977380.58146903
system.switch_cpus.fetch.nisnDist::mean 2.7042379596089994
system.switch_cpus.fetch.nisnDist::stdev 3.734072627423
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 74092383.202146
system.switch_cpus.fetch.nisnDist::1 3597532.819874
system.switch_cpus.fetch.nisnDist::2 8932104.931542
system.switch_cpus.fetch.nisnDist::3 4048000.7305170004
system.switch_cpus.fetch.nisnDist::4 7191406.618933
system.switch_cpus.fetch.nisnDist::5 7127815.031192001
system.switch_cpus.fetch.nisnDist::6 2485257.1481600003
system.switch_cpus.fetch.nisnDist::7 8332528.292409002
system.switch_cpus.fetch.nisnDist::8 6986765.119580002
system.switch_cpus.fetch.nisnDist::9 1287844.794847
system.switch_cpus.fetch.nisnDist::10 744630.181622
system.switch_cpus.fetch.nisnDist::11 1527397.5976240002
system.switch_cpus.fetch.nisnDist::12 7623714.113023001
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 11.999976000000002
system.switch_cpus.fetch.nisnDist::total 133977380.58146903
system.switch_cpus.fetchStats0.numInsts 349593054.72914296
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 2.6660587713590007
system.switch_cpus.fetchStats0.numBranches 53663549.761461
system.switch_cpus.fetchStats0.branchRate 0.40057968007600003
system.switch_cpus.fetchStats0.icacheStallCycles 45610907.223799996
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1851364.3003510002
system.switch_cpus.iew.blockCycles 36962585.63604199
system.switch_cpus.iew.unblockCycles 507096.28293
system.switch_cpus.iew.dispatchedInsts 303984291.2802231
system.switch_cpus.iew.dispSquashedInsts 756511.752339
system.switch_cpus.iew.dispLoadInsts 57954591.341759
system.switch_cpus.iew.dispStoreInsts 14929269.324223
system.switch_cpus.iew.dispNonSpecInsts 0.6376590000000001
system.switch_cpus.iew.iqFullEvents 207966.00339799997
system.switch_cpus.iew.lsqFullEvents 158602.236533
system.switch_cpus.iew.memOrderViolationEvents 14624.144644999998
system.switch_cpus.iew.predictedTakenIncorrect 1197473.160876
system.switch_cpus.iew.predictedNotTakenIncorrect 981412.5959190001
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 2178885.7567950003
system.switch_cpus.iew.instsToCommit 203442497.50717098
system.switch_cpus.iew.writebackCount 202729531.74202
system.switch_cpus.iew.producerInst 135684702.928306
system.switch_cpus.iew.consumerInst 245647080.24537805
system.switch_cpus.iew.wbRate 1.578611270575
system.switch_cpus.iew.wbFanout 0.553214617907
system.switch_cpus.lsq0.forwLoads 2185913.1669520005
system.switch_cpus.lsq0.squashedLoads 39240618.618135996
system.switch_cpus.lsq0.ignoredResponses 49744.93803900001
system.switch_cpus.lsq0.memOrderViolation 14624.144644999998
system.switch_cpus.lsq0.squashedStores 9143049.528574001
system.switch_cpus.lsq0.rescheduledLoads 82945.46175100001
system.switch_cpus.lsq0.blockedByCache 28600.143921
system.switch_cpus.lsq0.loadToUse::samples 18713907.082445003
system.switch_cpus.lsq0.loadToUse::mean 13.329317150622002
system.switch_cpus.lsq0.loadToUse::stdev 52.758878852035
system.switch_cpus.lsq0.loadToUse::0-9 17290442.134548005
system.switch_cpus.lsq0.loadToUse::10-19 45237.598466
system.switch_cpus.lsq0.loadToUse::20-29 479988.60644999996
system.switch_cpus.lsq0.loadToUse::30-39 80475.29573700001
system.switch_cpus.lsq0.loadToUse::50-59 3612.3435369999993
system.switch_cpus.lsq0.loadToUse::60-69 3651.0465380000005
system.switch_cpus.lsq0.loadToUse::70-79 4316.891005
system.switch_cpus.lsq0.loadToUse::80-89 5805.577703000001
system.switch_cpus.lsq0.loadToUse::90-99 5911.722688
system.switch_cpus.lsq0.loadToUse::100-109 6660.026207
system.switch_cpus.lsq0.loadToUse::110-119 7438.029680999998
system.switch_cpus.lsq0.loadToUse::120-129 8075.031654999999
system.switch_cpus.lsq0.loadToUse::130-139 11147.376769999999
system.switch_cpus.lsq0.loadToUse::140-149 27662.851777000003
system.switch_cpus.lsq0.loadToUse::150-159 8170.068791000001
system.switch_cpus.lsq0.loadToUse::160-169 6487.868858
system.switch_cpus.lsq0.loadToUse::170-179 176755.86199299997
system.switch_cpus.lsq0.loadToUse::180-189 14046.615246
system.switch_cpus.lsq0.loadToUse::190-199 7863.885336
system.switch_cpus.lsq0.loadToUse::200-209 396561.72862500005
system.switch_cpus.lsq0.loadToUse::210-219 34528.75279099999
system.switch_cpus.lsq0.loadToUse::220-229 1187.551677
system.switch_cpus.lsq0.loadToUse::overflows 69579.96283399998
system.switch_cpus.lsq0.loadToUse::min_value 1.0254830000000001
system.switch_cpus.lsq0.loadToUse::max_value 4725.733990000001
system.switch_cpus.lsq0.loadToUse::total 18713907.082445003
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.000203
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.000203
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.000203
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 66991123165.01401
system.switch_cpus.rename.squashCycles 1851364.3003510002
system.switch_cpus.rename.idleCycles 36945771.03629801
system.switch_cpus.rename.blockCycles 43315057.581865
system.switch_cpus.rename.serializeStallCycles 5527.871743
system.switch_cpus.rename.runCycles 48620110.88673401
system.switch_cpus.rename.unblockCycles 3239548.904478
system.switch_cpus.rename.renamedInsts 319147233.56223696
system.switch_cpus.rename.ROBFullEvents 198485.034981
system.switch_cpus.rename.IQFullEvents 1981974.502982
system.switch_cpus.rename.fullRegistersEvents 60030.421286000004
system.switch_cpus.rename.renamedOperands 417013987.31643105
system.switch_cpus.rename.lookups 626298471.0973707
system.switch_cpus.rename.intLookups 427657712.8472519
system.switch_cpus.rename.committedMaps 126358155.098843
system.switch_cpus.rename.undoneMaps 290655374.127179
system.switch_cpus.rename.serializing 38.772208000000006
system.switch_cpus.rename.tempSerializing 2.057049
system.switch_cpus.rename.skidInsts 6023015.277693001
system.switch_cpus.rob.reads 416351535.7721171
system.switch_cpus.rob.writes 627036813.760771
system.switch_cpus.rob.squashedLoads 42512416.07511199
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 10237718.151260002
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999802.89974402
system.switch_cpus.thread_0.numOps 101973406.98581901
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 961476.137698
system.tol2bus.transDist::CleanEvict 736293.4662410001
system.tol2bus.transDist::ReadExReq 45057.300381000015
system.tol2bus.transDist::ReadExResp 45057.26451900001
system.tol2bus.transDist::ReadCleanReq 52.871235999999996
system.tol2bus.transDist::ReadSharedReq 961424.222251
system.tol2bus.pktCount::total 3019689.751727
system.tol2bus.pktSize::total 100247901.585088
system.tol2bus.snoops 675680.383485
system.tol2bus.snoopTraffic 24707720.191103995
system.tol2bus.snoopFanout::samples 1682268.3023570005
system.tol2bus.snoopFanout::mean 0.00039450388199999993
system.tol2bus.snoopFanout::stdev 0.018328957473999995
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1681810.8396380001
system.tol2bus.snoopFanout::1 457.46271900000005
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.999897
system.tol2bus.snoopFanout::total 1682268.3023570005
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 66991123165.01401
system.tol2bus.reqLayer0.occupancy 1566392716.3115003
system.tol2bus.reqLayer0.utilization 2.0300000000000002e-05
system.tol2bus.respLayer0.occupancy 79232.69240399999
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1509749461.5990002
system.tol2bus.respLayer1.utilization 2.0300000000000002e-05
system.tol2bus.snoop_filter.totRequests 2013102.2383509998
system.tol2bus.snoop_filter.hitSingleRequests 1006513.137185
system.tol2bus.snoop_filter.hitMultiRequests 6.7965420000000005
system.tol2bus.snoop_filter.totSnoops 450.34998399999995
system.tol2bus.snoop_filter.hitSingleSnoops 450.34998399999995
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999980000000002
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 386056.61638499994
system.l2.writebacks::total 386056.61638499994
system.l2.InvalidateReq.misses::switch_cpus.data 50.692944000000004
system.l2.InvalidateReq.misses::total 50.692944000000004
system.l2.InvalidateReq.accesses::switch_cpus.data 53.790295
system.l2.InvalidateReq.accesses::total 53.790295
system.l2.InvalidateReq.missRate::switch_cpus.data 0.9186766083350001
system.l2.InvalidateReq.missRate::total 0.9186766083350001
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 50.692944000000004
system.l2.InvalidateReq.mshrMisses::total 50.692944000000004
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 956673.9105
system.l2.InvalidateReq.mshrMissLatency::total 956673.9105
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.9186766083350001
system.l2.InvalidateReq.mshrMissRate::total 0.9186766083350001
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18568.02327557607
system.l2.InvalidateReq.avgMshrMissLatency::total 18568.02327557607
system.l2.WritebackDirty.hits::writebacks 559841.5971359999
system.l2.WritebackDirty.hits::total 559841.5971359999
system.l2.WritebackDirty.accesses::writebacks 559841.5971359999
system.l2.WritebackDirty.accesses::total 559841.5971359999
system.l2.tags.occupancies::writebacks 44.952491474471
system.l2.tags.avgOccs::writebacks 0.0006858338380000001
system.mem_ctrls.avgPriority_writebacks::samples 386056.461886
system.mem_ctrls.rdPerTurnAround::samples 23707.049576
system.mem_ctrls.rdPerTurnAround::mean 169.14922796329196
system.mem_ctrls.rdPerTurnAround::gmean 70.35257323111999
system.mem_ctrls.rdPerTurnAround::stdev 378.6579149250749
system.mem_ctrls.rdPerTurnAround::0-4095 126.911134
system.mem_ctrls.rdPerTurnAround::81920-86015 0.000203
system.mem_ctrls.rdPerTurnAround::total 23707.049576
system.mem_ctrls.wrPerTurnAround::samples 23707.049576
system.mem_ctrls.wrPerTurnAround::mean 15.926174557144
system.mem_ctrls.wrPerTurnAround::gmean 15.908887765150002
system.mem_ctrls.wrPerTurnAround::stdev 0.7692765919049999
system.mem_ctrls.wrPerTurnAround::16 20660.451626
system.mem_ctrls.wrPerTurnAround::17 252.44680800000006
system.mem_ctrls.wrPerTurnAround::18 2005.6821940000004
system.mem_ctrls.wrPerTurnAround::19 686.1387589999999
system.mem_ctrls.wrPerTurnAround::total 23707.049576
system.mem_ctrls.requestorWriteBytes::writebacks 24707757.914944
system.mem_ctrls.requestorWriteRate::writebacks 349234993.580838
system.mem_ctrls.requestorWriteAccesses::writebacks 386056.461886
system.mem_ctrls.requestorWriteTotalLat::writebacks 1620607059095.1719
system.mem_ctrls.requestorWriteAvgLat::writebacks 45965536.336388215
system.mem_ctrls.dram.bytesWritten::writebacks 24707613.560704
system.mem_ctrls.dram.bytesWritten::total 24707613.560704
system.mem_ctrls.dram.numWrites::writebacks 386056.461886
system.mem_ctrls.dram.numWrites::total 386056.461886
system.mem_ctrls.dram.bwWrite::writebacks 349234165.157548
system.mem_ctrls.dram.bwWrite::total 349234165.157548
system.mem_ctrls.dram.bwTotal::writebacks 349234165.157548
system.membus.transDist::WritebackDirty 386056.461886
system.membus.transDist::CleanEvict 289199.54412700003
system.membus.transDist::InvalidateReq 50.692944000000004
system.switch_cpus.nonSpecInstsAdded 1.0384890000000002
system.switch_cpus.squashedNonSpecRemoved 1.0372710000000003
system.switch_cpus.commit.commitNonSpecStalls 0.001218
system.switch_cpus.executeStats0.numVecPredRegReads 30047.832140000002
system.switch_cpus.executeStats0.numVecPredRegWrites 12006.592491000003
system.switch_cpus.executeStats0.numVecRegReads 797678.7577000001
system.switch_cpus.executeStats0.numVecRegWrites 375988.52626
system.switch_cpus.lsq0.loadToUse::40-49 3935.638395
system.switch_cpus.lsq0.loadToUse::230-239 738.3128139999999
system.switch_cpus.lsq0.loadToUse::240-249 835.193582
system.switch_cpus.lsq0.loadToUse::250-259 1138.7236039999998
system.switch_cpus.lsq0.loadToUse::260-269 2757.8019239999994
system.switch_cpus.lsq0.loadToUse::270-279 1951.2461330000003
system.switch_cpus.lsq0.loadToUse::280-289 1974.1591470000003
system.switch_cpus.lsq0.loadToUse::290-299 4969.381813
system.switch_cpus.rename.SQFullEvents 369990.3603410001
system.switch_cpus.rename.vecLookups 1004938.5799110001
system.switch_cpus.rename.vecPredLookups 27043.907836
system.tol2bus.transDist::WritebackDirty 945898.2135210001
system.tol2bus.transDist::InvalidateReq 53.790295
system.tol2bus.transDist::InvalidateResp 53.790295
system.l2.demandHits::switch_cpus.data 323844.463862
system.l2.demandHits::total 323844.68971199996
system.l2.overallHits::switch_cpus.data 323844.463862
system.l2.overallHits::total 323844.68971199996
system.l2.demandMisses::cpu.data 3.0137519999999998
system.l2.overallMisses::cpu.data 3.0137519999999998
system.l2.demandAccesses::cpu.data 3.0137519999999998
system.l2.overallAccesses::cpu.data 3.0137519999999998
system.l2.demandMissRate::cpu.data 0.999795
system.l2.overallMissRate::cpu.data 0.999795
system.l2.CleanEvict.mshrMisses::writebacks 26.576590000000003
system.l2.CleanEvict.mshrMisses::total 26.576590000000003
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.ReadExReq.hits::switch_cpus.data 22620.388004000004
system.l2.ReadExReq.hits::total 22620.388004000004
system.l2.ReadExReq.misses::cpu.data 0.633575
system.l2.ReadExReq.accesses::cpu.data 0.633575
system.l2.ReadExReq.missRate::cpu.data 0.41972400000000004
system.l2.ReadSharedReq.hits::switch_cpus.data 301224.075858
system.l2.ReadSharedReq.hits::total 301224.075858
system.l2.ReadSharedReq.misses::cpu.data 2.380177
system.l2.ReadSharedReq.accesses::cpu.data 2.380177
system.l2.ReadSharedReq.missRate::cpu.data 0.976575
system.l2.tags.occupancies::cpu.data 0.719033300596
system.l2.tags.avgOccs::cpu.data 1.0934473000000003e-05
system.mem_ctrls.rdPerTurnAround::0-1023 759.892678
system.mem_ctrls.rdPerTurnAround::1024-2047 1.9687650000000003
system.mem_ctrls.rdPerTurnAround::27648-28671 0.40096600000000004
system.mem_ctrls.dram.bytesRead::cpu.data 192.88012799999998
system.mem_ctrls.dram.numReads::cpu.data 3.0137519999999998
system.mem_ctrls.dram.bwRead::cpu.data 28936.455344
system.mem_ctrls.dram.bwTotal::cpu.data 28936.455344
system.switch_cpus.rename.LQFullEvents 514164.379056
system.l2.InvalidateReq.hits::switch_cpus.data 3.0973509999999997
system.l2.InvalidateReq.hits::total 3.0973509999999997
system.l2.tags.ageTaskId_1024::4 7703.2824839999985
system.mem_ctrls.rdPerTurnAround::14-15 0.728925
system.mem_ctrls.rdPerTurnAround::16-17 34.666481
system.mem_ctrls.rdPerTurnAround::18-19 270.278844
system.mem_ctrls.rdPerTurnAround::20-21 943.2370980000001
system.mem_ctrls.rdPerTurnAround::22-23 2030.134177
system.mem_ctrls.rdPerTurnAround::24-25 3099.16888
system.mem_ctrls.rdPerTurnAround::26-27 3672.050465
system.mem_ctrls.rdPerTurnAround::28-29 3643.206141
system.mem_ctrls.rdPerTurnAround::30-31 3026.383876
system.mem_ctrls.rdPerTurnAround::32-33 2256.782972
system.mem_ctrls.rdPerTurnAround::34-35 1530.0928700000002
system.mem_ctrls.rdPerTurnAround::36-37 941.8372480000002
system.mem_ctrls.rdPerTurnAround::38-39 517.2432970000001
system.mem_ctrls.rdPerTurnAround::40-41 282.417614
system.mem_ctrls.rdPerTurnAround::42-43 137.20151800000002
system.mem_ctrls.rdPerTurnAround::44-45 68.10000000000001
system.mem_ctrls.rdPerTurnAround::46-47 35.439018
system.mem_ctrls.rdPerTurnAround::48-49 14.929155000000002
system.mem_ctrls.rdPerTurnAround::50-51 7.9647120000000005
system.mem_ctrls.rdPerTurnAround::52-53 1.5294400000000001
system.mem_ctrls.rdPerTurnAround::54-55 1.162881
system.mem_ctrls.rdPerTurnAround::58-59 0.665653
system.mem_ctrls.wrPerTurnAround::20 88.49727399999999
system.mem_ctrls.wrPerTurnAround::21 13.289853999999998
system.mem_ctrls.wrPerTurnAround::22 0.5430609999999999
system.switch_cpus.fetch.miscStallCycles 113.320051
system.switch_cpus.fetch.pendingTrapStallCycles 662.057853
system.l2.demandHits::switch_cpus.inst 0.23119
system.l2.overallHits::switch_cpus.inst 0.23119
system.l2.ReadCleanReq.hits::switch_cpus.inst 0.23119
system.l2.ReadCleanReq.hits::total 0.23119
system.l2.UpgradeReq.hits::switch_cpus.data 1.832127
system.l2.UpgradeReq.hits::total 1.832127
system.l2.UpgradeReq.accesses::switch_cpus.data 1.86329
system.l2.UpgradeReq.accesses::total 1.86329
system.tol2bus.transDist::UpgradeReq 1.86329
system.tol2bus.transDist::UpgradeResp 1.86329
system.l2.UpgradeReq.misses::switch_cpus.data 0.031163
system.l2.UpgradeReq.misses::total 0.031163
system.l2.UpgradeReq.missRate::switch_cpus.data 0.001575729831
system.l2.UpgradeReq.missRate::total 0.001575729831
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.031163
system.l2.UpgradeReq.mshrMisses::total 0.031163
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 607.6785
system.l2.UpgradeReq.mshrMissLatency::total 607.6785
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.001575729831
system.l2.UpgradeReq.mshrMissRate::total 0.001575729831
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 607.6785
system.l2.UpgradeReq.avgMshrMissLatency::total 607.6785
system.mem_ctrls.rdPerTurnAround::0-2047 20.514715000000002
system.mem_ctrls.rdPerTurnAround::2048-4095 0.074021
system.mem_ctrls.rdPerTurnAround::32768-34815 0.037923
system.membus.transDist::UpgradeReq 0.031163
system.mem_ctrls.rdPerTurnAround::25600-26623 0.31372900000000004
system.mem_ctrls.rdPerTurnAround::28672-29695 0.035456
system.mem_ctrls.rdPerTurnAround::56-57 0.515447
system.switch_cpus.fetch.icacheWaitRetryStallCycles 23.646912000000004
system.mem_ctrls.rdPerTurnAround::36864-38911 0.018049
system.mem_ctrls.rdPerTurnAround::60-61 0.045562
system.mem_ctrls.rdPerTurnAround::12-15 0.060873000000000003
system.mem_ctrls.rdPerTurnAround::16-19 19.619985
system.mem_ctrls.rdPerTurnAround::20-23 159.919315
system.mem_ctrls.rdPerTurnAround::24-27 311.491377
system.mem_ctrls.rdPerTurnAround::28-31 262.061004
system.mem_ctrls.rdPerTurnAround::32-35 126.578078
system.mem_ctrls.rdPerTurnAround::36-39 41.96419
system.mem_ctrls.rdPerTurnAround::40-43 12.904439
system.mem_ctrls.rdPerTurnAround::44-47 4.391977
system.mem_ctrls.rdPerTurnAround::48-51 1.8815490000000001
system.mem_ctrls.rdPerTurnAround::52-55 1.065596
system.mem_ctrls.rdPerTurnAround::56-59 0.866009
system.mem_ctrls.rdPerTurnAround::60-63 0.578612
system.mem_ctrls.rdPerTurnAround::64-67 0.412961
system.mem_ctrls.rdPerTurnAround::68-71 0.238826
system.mem_ctrls.rdPerTurnAround::72-75 0.067024
system.mem_ctrls.rdPerTurnAround::76-79 0.037754
system.mem_ctrls.rdPerTurnAround::80-83 0.037754
system.mem_ctrls.rdPerTurnAround::84-87 0.037754
system.mem_ctrls.rdPerTurnAround::26624-27647 0.168086
system.mem_ctrls.rdPerTurnAround::8-15 0.0267
system.mem_ctrls.rdPerTurnAround::16-23 13.6437
system.mem_ctrls.rdPerTurnAround::24-31 41.753460000000004
system.mem_ctrls.rdPerTurnAround::32-39 12.9495
system.mem_ctrls.rdPerTurnAround::40-47 2.0345400000000002
system.mem_ctrls.rdPerTurnAround::48-55 0.6675
system.mem_ctrls.rdPerTurnAround::56-63 0.2937
system.mem_ctrls.rdPerTurnAround::64-71 0.22962000000000002
system.mem_ctrls.rdPerTurnAround::72-79 0.1602
system.mem_ctrls.rdPerTurnAround::80-87 0.12816
system.mem_ctrls.rdPerTurnAround::88-95 0.06408
system.mem_ctrls.rdPerTurnAround::96-103 0.07476000000000001
system.mem_ctrls.rdPerTurnAround::104-111 0.04806
system.mem_ctrls.rdPerTurnAround::112-119 0.04272
system.mem_ctrls.rdPerTurnAround::120-127 0.05874
system.mem_ctrls.rdPerTurnAround::128-135 0.037380000000000004
system.mem_ctrls.rdPerTurnAround::136-143 0.00534
system.mem_ctrls.rdPerTurnAround::144-151 0.01602
system.mem_ctrls.rdPerTurnAround::152-159 0.01602
system.mem_ctrls.rdPerTurnAround::160-167 0.01602
system.mem_ctrls.rdPerTurnAround::168-175 0.01068
system.mem_ctrls.rdPerTurnAround::176-183 0.00534
system.mem_ctrls.rdPerTurnAround::184-191 0.00534
system.mem_ctrls.rdPerTurnAround::200-207 0.00534
system.mem_ctrls.rdPerTurnAround::208-215 0.00534
system.mem_ctrls.rdPerTurnAround::2048-3071 0.014635
system.mem_ctrls.rdPerTurnAround::88-91 0.02927
system.mem_ctrls.rdPerTurnAround::96-99 0.014635
system.mem_ctrls.rdPerTurnAround::104-107 0.014635
CPI 1.33982510409899
