ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"Traitement_Signal.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.filtre_1_5,"ax",%progbits
  21              		.align	2
  22              		.global	filtre_1_5
  23              		.thumb
  24              		.thumb_func
  25              		.type	filtre_1_5, %function
  26              	filtre_1_5:
  27              	.LFB656:
  28              		.file 1 "Traitement_Signal.c"
   1:Traitement_Signal.c **** /* ========================================
   2:Traitement_Signal.c ****  *
   3:Traitement_Signal.c ****  * Copyright YOUR COMPANY, THE YEAR
   4:Traitement_Signal.c ****  * All Rights Reserved
   5:Traitement_Signal.c ****  * UNPUBLISHED, LICENSED SOFTWARE.
   6:Traitement_Signal.c ****  *
   7:Traitement_Signal.c ****  * CONFIDENTIAL AND PROPRIETARY INFORMATION
   8:Traitement_Signal.c ****  * WHICH IS THE PROPERTY OF your company.
   9:Traitement_Signal.c ****  *
  10:Traitement_Signal.c ****  * ========================================
  11:Traitement_Signal.c **** */
  12:Traitement_Signal.c **** #include "master.h"
  13:Traitement_Signal.c **** 
  14:Traitement_Signal.c ****  
  15:Traitement_Signal.c **** 
  16:Traitement_Signal.c **** #define TEST_LENGTH_SAMPLES  1000
  17:Traitement_Signal.c **** #define BLOCK_SIZE            1
  18:Traitement_Signal.c **** #define NUM_TAPS              201
  19:Traitement_Signal.c **** 
  20:Traitement_Signal.c **** static float32_t firStateF32[BLOCK_SIZE + NUM_TAPS - 1];
  21:Traitement_Signal.c **** 
  22:Traitement_Signal.c **** uint32_t blockSize = BLOCK_SIZE;
  23:Traitement_Signal.c **** uint32_t numBlocks = TEST_LENGTH_SAMPLES/BLOCK_SIZE;
  24:Traitement_Signal.c **** 
  25:Traitement_Signal.c **** 
  26:Traitement_Signal.c **** void filtre_1_5(float32 signal[], float32 signal_filtre[]){
  29              		.loc 1 26 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 816
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 2


  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 ADF54E7D 		sub	sp, sp, #824
  41              		.cfi_def_cfa_offset 840
  42 0006 0646     		mov	r6, r0
  43 0008 0D46     		mov	r5, r1
  27:Traitement_Signal.c ****     const float32_t firCoeffs32PasseBasBPM[NUM_TAPS] = {-0.000259531559389331f, -0.0002626050430393
  44              		.loc 1 27 0
  45 000a 4FF44972 		mov	r2, #804
  46 000e 1049     		ldr	r1, .L5
  47              	.LVL1:
  48 0010 05A8     		add	r0, sp, #20
  49              	.LVL2:
  50 0012 FFF7FEFF 		bl	memcpy
  51              	.LVL3:
  28:Traitement_Signal.c ****       
  29:Traitement_Signal.c ****     uint32_t i;
  30:Traitement_Signal.c ****     arm_fir_instance_f32 S;
  31:Traitement_Signal.c ****     float32_t *inputF32;
  32:Traitement_Signal.c ****     float32_t *outputF32;
  33:Traitement_Signal.c **** 
  34:Traitement_Signal.c ****   
  35:Traitement_Signal.c ****   inputF32 = &signal[0];
  36:Traitement_Signal.c ****   outputF32 = &signal_filtre[0];
  37:Traitement_Signal.c ****   /* Call FIR init function to initialize the instance structure. */
  38:Traitement_Signal.c ****   arm_fir_init_f32(&S, NUM_TAPS, (float32_t *)&firCoeffs32PasseBasBPM[0], &firStateF32[0], blockSiz
  52              		.loc 1 38 0
  53 0016 0F4B     		ldr	r3, .L5+4
  54 0018 1B68     		ldr	r3, [r3]
  55 001a 0093     		str	r3, [sp]
  56 001c 0E4B     		ldr	r3, .L5+8
  57 001e 05AA     		add	r2, sp, #20
  58 0020 C921     		movs	r1, #201
  59 0022 02A8     		add	r0, sp, #8
  60 0024 FFF7FEFF 		bl	arm_fir_init_f32
  61              	.LVL4:
  39:Traitement_Signal.c ****   /* ----------------------------------------------------------------------
  40:Traitement_Signal.c ****   ** Call the FIR process function for every blockSize samples
  41:Traitement_Signal.c ****   ** ------------------------------------------------------------------- */
  42:Traitement_Signal.c ****   for(i=0; i < numBlocks; i++)
  62              		.loc 1 42 0
  63 0028 0024     		movs	r4, #0
  64 002a 0AE0     		b	.L2
  65              	.LVL5:
  66              	.L3:
  43:Traitement_Signal.c ****   {
  44:Traitement_Signal.c ****     arm_fir_f32(&S, inputF32 + (i * blockSize), outputF32 + (i * blockSize), blockSize);
  67              		.loc 1 44 0 discriminator 3
  68 002c 094B     		ldr	r3, .L5+4
  69 002e 1B68     		ldr	r3, [r3]
  70 0030 03FB04F1 		mul	r1, r3, r4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 3


  71 0034 8900     		lsls	r1, r1, #2
  72 0036 6A18     		adds	r2, r5, r1
  73 0038 3144     		add	r1, r1, r6
  74 003a 02A8     		add	r0, sp, #8
  75 003c FFF7FEFF 		bl	arm_fir_f32
  76              	.LVL6:
  42:Traitement_Signal.c ****   {
  77              		.loc 1 42 0 discriminator 3
  78 0040 0134     		adds	r4, r4, #1
  79              	.LVL7:
  80              	.L2:
  42:Traitement_Signal.c ****   {
  81              		.loc 1 42 0 is_stmt 0 discriminator 1
  82 0042 044B     		ldr	r3, .L5+4
  83 0044 5B68     		ldr	r3, [r3, #4]
  84 0046 9C42     		cmp	r4, r3
  85 0048 F0D3     		bcc	.L3
  45:Traitement_Signal.c ****   } 
  46:Traitement_Signal.c **** }
  86              		.loc 1 46 0 is_stmt 1
  87 004a 0DF54E7D 		add	sp, sp, #824
  88              		.cfi_def_cfa_offset 16
  89              		@ sp needed
  90 004e 70BD     		pop	{r4, r5, r6, pc}
  91              	.LVL8:
  92              	.L6:
  93              		.align	2
  94              	.L5:
  95 0050 00000000 		.word	.LANCHOR0
  96 0054 00000000 		.word	.LANCHOR2
  97 0058 00000000 		.word	.LANCHOR1
  98              		.cfi_endproc
  99              	.LFE656:
 100              		.size	filtre_1_5, .-filtre_1_5
 101              		.section	.text.AC,"ax",%progbits
 102              		.align	2
 103              		.global	AC
 104              		.thumb
 105              		.thumb_func
 106              		.type	AC, %function
 107              	AC:
 108              	.LFB657:
  47:Traitement_Signal.c **** 
  48:Traitement_Signal.c **** 
  49:Traitement_Signal.c ****     float32 AC_valeur;
  50:Traitement_Signal.c ****     float max_AC;
  51:Traitement_Signal.c ****     uint32_t  indexmax_AC;
  52:Traitement_Signal.c ****     float min_AC;
  53:Traitement_Signal.c ****     uint32_t  indexmin_AC;
  54:Traitement_Signal.c ****     int k;
  55:Traitement_Signal.c ****     float AC_1000[1000] = {};
  56:Traitement_Signal.c **** 
  57:Traitement_Signal.c **** float32 AC(float32 signal[]){
 109              		.loc 1 57 0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 4


 113              	.LVL9:
 114 0000 70B5     		push	{r4, r5, r6, lr}
 115              		.cfi_def_cfa_offset 16
 116              		.cfi_offset 4, -16
 117              		.cfi_offset 5, -12
 118              		.cfi_offset 6, -8
 119              		.cfi_offset 14, -4
  58:Traitement_Signal.c ****     AC_valeur = 0;
 120              		.loc 1 58 0
 121 0002 0023     		movs	r3, #0
 122 0004 1D4A     		ldr	r2, .L11
 123 0006 1360     		str	r3, [r2]	@ float
  59:Traitement_Signal.c ****     max_AC = 0;
 124              		.loc 1 59 0
 125 0008 1D4A     		ldr	r2, .L11+4
 126 000a 1360     		str	r3, [r2]	@ float
  60:Traitement_Signal.c ****     indexmax_AC = 0;
 127              		.loc 1 60 0
 128 000c 0022     		movs	r2, #0
 129 000e 1D49     		ldr	r1, .L11+8
 130 0010 0A60     		str	r2, [r1]
  61:Traitement_Signal.c ****     min_AC = 0;
 131              		.loc 1 61 0
 132 0012 1D49     		ldr	r1, .L11+12
 133 0014 0B60     		str	r3, [r1]	@ float
  62:Traitement_Signal.c ****     indexmin_AC = 0;
 134              		.loc 1 62 0
 135 0016 1D4B     		ldr	r3, .L11+16
 136 0018 1A60     		str	r2, [r3]
  63:Traitement_Signal.c ****     k = 0;
 137              		.loc 1 63 0
 138 001a 1D4B     		ldr	r3, .L11+20
 139 001c 1A60     		str	r2, [r3]
 140              	.LVL10:
 141              	.LBB17:
  64:Traitement_Signal.c ****   
  65:Traitement_Signal.c ****     
  66:Traitement_Signal.c ****         for(int i=0; i<1000; i++){
 142              		.loc 1 66 0
 143 001e 0CE0     		b	.L8
 144              	.LVL11:
 145              	.L9:
  67:Traitement_Signal.c ****             AC_1000[i] =signal[k];
 146              		.loc 1 67 0 discriminator 3
 147 0020 1B4C     		ldr	r4, .L11+20
 148 0022 2368     		ldr	r3, [r4]
 149 0024 00EB8301 		add	r1, r0, r3, lsl #2
 150 0028 0D68     		ldr	r5, [r1]	@ float
 151 002a 1A49     		ldr	r1, .L11+24
 152 002c 01EB8201 		add	r1, r1, r2, lsl #2
 153 0030 C1F82453 		str	r5, [r1, #804]	@ float
  68:Traitement_Signal.c ****             k++;
 154              		.loc 1 68 0 discriminator 3
 155 0034 0133     		adds	r3, r3, #1
 156 0036 2360     		str	r3, [r4]
  66:Traitement_Signal.c ****             AC_1000[i] =signal[k];
 157              		.loc 1 66 0 discriminator 3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 5


 158 0038 0132     		adds	r2, r2, #1
 159              	.LVL12:
 160              	.L8:
  66:Traitement_Signal.c ****             AC_1000[i] =signal[k];
 161              		.loc 1 66 0 is_stmt 0 discriminator 1
 162 003a B2F57A7F 		cmp	r2, #1000
 163 003e EFDB     		blt	.L9
 164              	.LBE17:
  69:Traitement_Signal.c ****             }
  70:Traitement_Signal.c ****         arm_max_f32(&AC_1000[0], 1000, &max_AC, &indexmax_AC);
 165              		.loc 1 70 0 is_stmt 1
 166 0040 0F4D     		ldr	r5, .L11+4
 167 0042 154E     		ldr	r6, .L11+28
 168 0044 0F4B     		ldr	r3, .L11+8
 169 0046 2A46     		mov	r2, r5
 170              	.LVL13:
 171 0048 4FF47A71 		mov	r1, #1000
 172 004c 3046     		mov	r0, r6
 173              	.LVL14:
 174 004e FFF7FEFF 		bl	arm_max_f32
 175              	.LVL15:
  71:Traitement_Signal.c ****         arm_min_f32(&AC_1000[0], 1000, &min_AC, &indexmin_AC);
 176              		.loc 1 71 0
 177 0052 0D4C     		ldr	r4, .L11+12
 178 0054 0D4B     		ldr	r3, .L11+16
 179 0056 2246     		mov	r2, r4
 180 0058 4FF47A71 		mov	r1, #1000
 181 005c 3046     		mov	r0, r6
 182 005e FFF7FEFF 		bl	arm_min_f32
 183              	.LVL16:
  72:Traitement_Signal.c ****         AC_valeur = max_AC - min_AC;
 184              		.loc 1 72 0
 185 0062 D5ED007A 		vldr.32	s15, [r5]
 186 0066 94ED007A 		vldr.32	s14, [r4]
 187 006a 77EEC77A 		vsub.f32	s15, s15, s14
 188 006e 034B     		ldr	r3, .L11
 189 0070 C3ED007A 		vstr.32	s15, [r3]
  73:Traitement_Signal.c ****         return AC_valeur;
  74:Traitement_Signal.c **** 
  75:Traitement_Signal.c **** }
 190              		.loc 1 75 0
 191 0074 17EE900A 		vmov	r0, s15
 192 0078 70BD     		pop	{r4, r5, r6, pc}
 193              	.L12:
 194 007a 00BF     		.align	2
 195              	.L11:
 196 007c 00000000 		.word	AC_valeur
 197 0080 00000000 		.word	max_AC
 198 0084 00000000 		.word	indexmax_AC
 199 0088 00000000 		.word	min_AC
 200 008c 00000000 		.word	indexmin_AC
 201 0090 00000000 		.word	k
 202 0094 00000000 		.word	.LANCHOR1
 203 0098 24030000 		.word	.LANCHOR1+804
 204              		.cfi_endproc
 205              	.LFE657:
 206              		.size	AC, .-AC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 6


 207              		.section	.text.DC_sum,"ax",%progbits
 208              		.align	2
 209              		.global	DC_sum
 210              		.thumb
 211              		.thumb_func
 212              		.type	DC_sum, %function
 213              	DC_sum:
 214              	.LFB658:
  76:Traitement_Signal.c **** float32 DC;
  77:Traitement_Signal.c **** float32 moyenne_DC;
  78:Traitement_Signal.c **** 
  79:Traitement_Signal.c **** float32 DC_sum(float32 signal[]){
 215              		.loc 1 79 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220              	.LVL17:
  80:Traitement_Signal.c ****      DC=0;
 221              		.loc 1 80 0
 222 0000 0023     		movs	r3, #0
 223 0002 114A     		ldr	r2, .L16
 224 0004 1360     		str	r3, [r2]	@ float
  81:Traitement_Signal.c ****      moyenne_DC = 0;
 225              		.loc 1 81 0
 226 0006 114A     		ldr	r2, .L16+4
 227 0008 1360     		str	r3, [r2]	@ float
 228              	.LVL18:
 229              	.LBB18:
  82:Traitement_Signal.c **** 
  83:Traitement_Signal.c ****         for(int i=0; i<1000; i++){
 230              		.loc 1 83 0
 231 000a 0023     		movs	r3, #0
 232 000c 0BE0     		b	.L14
 233              	.LVL19:
 234              	.L15:
  84:Traitement_Signal.c ****             DC += signal[i];
 235              		.loc 1 84 0 discriminator 3
 236 000e 00EB8302 		add	r2, r0, r3, lsl #2
 237 0012 92ED007A 		vldr.32	s14, [r2]
 238 0016 0C4A     		ldr	r2, .L16
 239 0018 D2ED007A 		vldr.32	s15, [r2]
 240 001c 77EE877A 		vadd.f32	s15, s15, s14
 241 0020 C2ED007A 		vstr.32	s15, [r2]
  83:Traitement_Signal.c ****             DC += signal[i];
 242              		.loc 1 83 0 discriminator 3
 243 0024 0133     		adds	r3, r3, #1
 244              	.LVL20:
 245              	.L14:
  83:Traitement_Signal.c ****             DC += signal[i];
 246              		.loc 1 83 0 is_stmt 0 discriminator 1
 247 0026 B3F57A7F 		cmp	r3, #1000
 248 002a F0DB     		blt	.L15
 249              	.LBE18:
  85:Traitement_Signal.c ****         }
  86:Traitement_Signal.c ****         moyenne_DC = DC/1000;
 250              		.loc 1 86 0 is_stmt 1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 7


 251 002c 064B     		ldr	r3, .L16
 252              	.LVL21:
 253 002e D3ED006A 		vldr.32	s13, [r3]
 254 0032 9FED077A 		vldr.32	s14, .L16+8
 255 0036 C6EE877A 		vdiv.f32	s15, s13, s14
 256 003a 044B     		ldr	r3, .L16+4
 257 003c C3ED007A 		vstr.32	s15, [r3]
  87:Traitement_Signal.c ****         return moyenne_DC;
  88:Traitement_Signal.c **** }
 258              		.loc 1 88 0
 259 0040 17EE900A 		vmov	r0, s15
 260              	.LVL22:
 261 0044 7047     		bx	lr
 262              	.L17:
 263 0046 00BF     		.align	2
 264              	.L16:
 265 0048 00000000 		.word	DC
 266 004c 00000000 		.word	moyenne_DC
 267 0050 00007A44 		.word	1148846080
 268              		.cfi_endproc
 269              	.LFE658:
 270              		.size	DC_sum, .-DC_sum
 271              		.global	__aeabi_f2d
 272              		.global	__aeabi_dmul
 273              		.global	__aeabi_dadd
 274              		.global	__aeabi_d2f
 275              		.section	.text.traitement_task,"ax",%progbits
 276              		.align	2
 277              		.global	traitement_task
 278              		.thumb
 279              		.thumb_func
 280              		.type	traitement_task, %function
 281              	traitement_task:
 282              	.LFB659:
  89:Traitement_Signal.c **** 
  90:Traitement_Signal.c **** 
  91:Traitement_Signal.c **** 
  92:Traitement_Signal.c ****     
  93:Traitement_Signal.c **** void traitement_task(void* pvParameters)
  94:Traitement_Signal.c **** {
 283              		.loc 1 94 0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 16
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              	.LVL23:
 288 0000 30B5     		push	{r4, r5, lr}
 289              		.cfi_def_cfa_offset 12
 290              		.cfi_offset 4, -12
 291              		.cfi_offset 5, -8
 292              		.cfi_offset 14, -4
 293 0002 85B0     		sub	sp, sp, #20
 294              		.cfi_def_cfa_offset 32
  95:Traitement_Signal.c ****     NVIC_DisableIRQ(PPG_RDY_isr_cfg.intrSrc);
 295              		.loc 1 95 0
 296 0004 844B     		ldr	r3, .L42+16
 297 0006 B3F90030 		ldrsh	r3, [r3]
 298              	.LVL24:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 8


 299              	.LBB19:
 300              	.LBB20:
 301              		.file 2 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 9


  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 10


 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 11


 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 12


 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 13


 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 14


 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 15


 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 16


 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 17


 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 18


 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 19


 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 20


 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 21


 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 22


 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 23


 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 24


 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 25


 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 26


1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 27


1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 28


1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 29


1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 30


1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 31


1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 32


1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 33


1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 34


1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 35


1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 36


1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 37


1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 38


1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 302              		.loc 2 1723 0
 303 000a 002B     		cmp	r3, #0
 304 000c 0DDB     		blt	.L19
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 305              		.loc 2 1725 0
 306 000e 5A09     		lsrs	r2, r3, #5
 307 0010 03F01F03 		and	r3, r3, #31
 308              	.LVL25:
 309 0014 0121     		movs	r1, #1
 310 0016 01FA03F3 		lsl	r3, r1, r3
 311 001a 2032     		adds	r2, r2, #32
 312 001c 7F49     		ldr	r1, .L42+20
 313 001e 41F82230 		str	r3, [r1, r2, lsl #2]
 314              	.LBB21:
 315              	.LBB22:
 316              		.file 3 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 39


  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 40


  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 133:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 134:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 135:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 136:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 41


 139:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 140:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 142:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 144:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 145:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 146:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 147:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Control Register value
 150:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 151:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 153:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 154:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 155:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 157:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 158:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 159:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 160:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 162:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 166:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 168:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 169:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 170:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 172:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 173:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 174:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 175:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 176:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 177:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 181:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 183:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 185:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 186:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 187:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 189:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 193:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 195:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 42


 196:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 197:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 198:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 199:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 200:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 201:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 205:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 207:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 208:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 209:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 211:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 212:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 213:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 214:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 215:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               APSR Register value
 218:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 219:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 221:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 222:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 223:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 225:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 226:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 227:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 228:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 229:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 233:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 235:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 236:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 237:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 239:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 240:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 241:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 242:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 243:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSP Register value
 246:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 247:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 249:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 250:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 251:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 43


 253:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 254:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 255:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 256:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 258:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSP Register value
 261:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 262:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 264:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 265:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 266:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 268:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 269:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 270:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 271:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 272:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 273:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 277:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 279:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 281:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 282:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 283:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 285:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 289:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 291:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 293:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 294:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 295:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 296:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 297:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSP Register value
 300:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 301:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 303:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 304:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 305:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 307:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 308:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 309:.\CMSIS\Core\Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 44


 310:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 312:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSP Register value
 315:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 316:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 318:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 319:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 320:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 322:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 323:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 324:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 325:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 326:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 327:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 331:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 333:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 335:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 336:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 337:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 339:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 343:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 345:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 347:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 348:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 349:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 350:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 352:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               SP Register value
 355:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 356:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 358:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 359:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 360:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 362:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 363:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 364:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 365:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 366:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 45


 367:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 370:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 372:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 374:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 375:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 376:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 377:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 378:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 382:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 384:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 385:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 386:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 388:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 389:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 390:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 391:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 393:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 397:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 399:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 400:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 401:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 403:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 404:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 405:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 406:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 407:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 408:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 412:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 414:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 416:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 417:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 418:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 420:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 46


 424:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 426:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 428:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 429:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 430:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 431:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 435:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 439:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 441:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 443:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 444:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 445:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 446:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 450:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 452:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 454:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 455:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 456:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 457:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 461:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 463:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 464:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 465:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 467:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 468:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 469:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 470:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 472:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 476:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 478:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 479:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 480:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 47


 481:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 482:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 483:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 484:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 485:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 486:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 487:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 491:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 493:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 495:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 496:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 497:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 499:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 503:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 505:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 507:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 508:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 509:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 510:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 511:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:.\CMSIS\Core\Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 516:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 518:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 520:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 521:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 522:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 523:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 527:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 529:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 530:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 531:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 533:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 534:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 535:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 536:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 48


 538:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 542:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 544:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 545:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 546:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 548:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 549:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 550:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 551:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 552:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 553:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 557:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 559:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 561:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 562:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 563:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 565:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 569:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 571:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 573:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 574:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 575:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 579:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 580:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 583:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 584:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 588:.\CMSIS\Core\Include/cmsis_gcc.h ****   
 589:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 592:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 594:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 49


 595:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:.\CMSIS\Core\Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 598:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 599:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 600:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 602:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 603:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 604:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 605:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 607:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 611:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 614:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 616:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 619:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 620:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 621:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 623:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 624:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 625:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 626:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 627:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 628:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 629:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 633:.\CMSIS\Core\Include/cmsis_gcc.h ****   
 634:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 637:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 639:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 644:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 646:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 647:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 648:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 649:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 651:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 50


 652:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 655:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 658:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 660:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 664:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 666:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 667:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 668:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 669:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 670:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 671:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 675:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 676:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 679:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 681:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 685:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 686:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 687:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 689:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 690:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 691:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 692:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 693:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 695:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 699:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 702:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 704:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 707:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 708:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 51


 709:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 711:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 712:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 713:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 714:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 715:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 716:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 717:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 721:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 722:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 725:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 727:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 732:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 734:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 735:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 736:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 737:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 739:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 743:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 746:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 748:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 752:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 754:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 755:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 756:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 757:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 760:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 761:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 762:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 52


 766:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 768:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:.\CMSIS\Core\Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:.\CMSIS\Core\Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:.\CMSIS\Core\Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:.\CMSIS\Core\Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:.\CMSIS\Core\Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 776:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 777:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 778:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 780:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 781:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 782:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(0U);
 783:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 784:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 785:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 786:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 787:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 788:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 792:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 794:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:.\CMSIS\Core\Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:.\CMSIS\Core\Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:.\CMSIS\Core\Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:.\CMSIS\Core\Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:.\CMSIS\Core\Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 802:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 804:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 805:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)fpscr;
 806:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 807:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 808:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 809:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 810:.\CMSIS\Core\Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 812:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 813:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:.\CMSIS\Core\Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 817:.\CMSIS\Core\Include/cmsis_gcc.h **** */
 818:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 819:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:.\CMSIS\Core\Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:.\CMSIS\Core\Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 53


 823:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 827:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 831:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 832:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 833:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   No Operation
 834:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 836:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 838:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 839:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 842:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 844:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 845:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 846:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:.\CMSIS\Core\Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 850:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 852:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 853:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 854:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Send Event
 855:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 857:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 859:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 860:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 861:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:.\CMSIS\Core\Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:.\CMSIS\Core\Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 866:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 868:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 870:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 871:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 872:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 873:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:.\CMSIS\Core\Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 877:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 879:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 54


 317              		.loc 3 879 0
 318              		.syntax unified
 319              	@ 879 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 320 0022 BFF34F8F 		dsb 0xF
 321              	@ 0 "" 2
 322              		.thumb
 323              		.syntax unified
 324              	.LBE22:
 325              	.LBE21:
 326              	.LBB23:
 327              	.LBB24:
 868:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 328              		.loc 3 868 0
 329              		.syntax unified
 330              	@ 868 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 331 0026 BFF36F8F 		isb 0xF
 332              	@ 0 "" 2
 333              		.thumb
 334              		.syntax unified
 335              	.L19:
 336              	.LVL26:
 337              	.LBE24:
 338              	.LBE23:
 339              	.LBE20:
 340              	.LBE19:
  96:Traitement_Signal.c ****     (void)pvParameters;
  97:Traitement_Signal.c ****     //constantes SpO2
  98:Traitement_Signal.c ****     R = 0 ;
 341              		.loc 1 98 0
 342 002a 0023     		movs	r3, #0
 343 002c 7C4A     		ldr	r2, .L42+24
 344 002e 1360     		str	r3, [r2]	@ float
  99:Traitement_Signal.c ****     S = 0;
 345              		.loc 1 99 0
 346 0030 7C4A     		ldr	r2, .L42+28
 347 0032 1360     		str	r3, [r2]	@ float
 100:Traitement_Signal.c ****     DC_R = 0;
 348              		.loc 1 100 0
 349 0034 7C4A     		ldr	r2, .L42+32
 350 0036 1360     		str	r3, [r2]	@ float
 101:Traitement_Signal.c ****     DC_IF = 0;
 351              		.loc 1 101 0
 352 0038 7C4A     		ldr	r2, .L42+36
 353 003a 1360     		str	r3, [r2]	@ float
 102:Traitement_Signal.c ****     AC_R = 0;
 354              		.loc 1 102 0
 355 003c 7C4A     		ldr	r2, .L42+40
 356 003e 1360     		str	r3, [r2]	@ float
 357              	.LVL27:
 358              	.L34:
 103:Traitement_Signal.c ****     DC_IF = 0;
 104:Traitement_Signal.c ****     
 105:Traitement_Signal.c ****     //constantes BPM
 106:Traitement_Signal.c **** 
 107:Traitement_Signal.c ****     
 108:Traitement_Signal.c ****     for (;;)
 109:Traitement_Signal.c ****     {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 55


 110:Traitement_Signal.c ****         if (read_flag_MAX)
 359              		.loc 1 110 0
 360 0040 7C4B     		ldr	r3, .L42+44
 361 0042 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 362 0044 002B     		cmp	r3, #0
 363 0046 00F0CA80 		beq	.L20
 364              	.LBB25:
 111:Traitement_Signal.c ****         {
 112:Traitement_Signal.c ****         // Appeler fonction Filtres, AC et DC 
 113:Traitement_Signal.c ****             filtre_1_5(red_data, signal_1_5_R);
 365              		.loc 1 113 0
 366 004a 7B4D     		ldr	r5, .L42+48
 367 004c 2946     		mov	r1, r5
 368 004e 7B48     		ldr	r0, .L42+52
 369 0050 FFF7FEFF 		bl	filtre_1_5
 370              	.LVL28:
 114:Traitement_Signal.c ****             filtre_1_5(ir_data, signal_1_5_IF);
 371              		.loc 1 114 0
 372 0054 7A4C     		ldr	r4, .L42+56
 373 0056 2146     		mov	r1, r4
 374 0058 7A48     		ldr	r0, .L42+60
 375 005a FFF7FEFF 		bl	filtre_1_5
 376              	.LVL29:
 115:Traitement_Signal.c **** 
 116:Traitement_Signal.c ****             DC_R = DC_sum(signal_1_5_R);
 377              		.loc 1 116 0
 378 005e 2846     		mov	r0, r5
 379 0060 FFF7FEFF 		bl	DC_sum
 380              	.LVL30:
 381 0064 704B     		ldr	r3, .L42+32
 382 0066 1860     		str	r0, [r3]	@ float
 117:Traitement_Signal.c ****             DC_IF = DC_sum(signal_1_5_IF);
 383              		.loc 1 117 0
 384 0068 2046     		mov	r0, r4
 385 006a FFF7FEFF 		bl	DC_sum
 386              	.LVL31:
 387 006e 06EE900A 		vmov	s13, r0
 388 0072 6E4B     		ldr	r3, .L42+36
 389 0074 1860     		str	r0, [r3]	@ float
 390              	.LVL32:
 391              	.LBB26:
 118:Traitement_Signal.c ****     
 119:Traitement_Signal.c ****             for(int i=0; i<1000; i++)
 392              		.loc 1 119 0
 393 0076 0022     		movs	r2, #0
 394 0078 18E0     		b	.L21
 395              	.LVL33:
 396              	.L22:
 120:Traitement_Signal.c ****             {
 121:Traitement_Signal.c ****                 signal_AC_R[i] = signal_1_5_R[i] - DC_R;
 397              		.loc 1 121 0 discriminator 3
 398 007a 9300     		lsls	r3, r2, #2
 399 007c 6E49     		ldr	r1, .L42+48
 400 007e 1944     		add	r1, r1, r3
 401 0080 D1ED007A 		vldr.32	s15, [r1]
 402 0084 6849     		ldr	r1, .L42+32
 403 0086 91ED007A 		vldr.32	s14, [r1]
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 56


 404 008a 77EEC77A 		vsub.f32	s15, s15, s14
 405 008e 6E49     		ldr	r1, .L42+64
 406 0090 1944     		add	r1, r1, r3
 407 0092 C1ED007A 		vstr.32	s15, [r1]
 122:Traitement_Signal.c ****                 signal_AC_IF[i] = signal_1_5_IF[i] - DC_IF;
 408              		.loc 1 122 0 discriminator 3
 409 0096 6A49     		ldr	r1, .L42+56
 410 0098 1944     		add	r1, r1, r3
 411 009a D1ED007A 		vldr.32	s15, [r1]
 412 009e 77EEE67A 		vsub.f32	s15, s15, s13
 413 00a2 6A49     		ldr	r1, .L42+68
 414 00a4 0B44     		add	r3, r3, r1
 415 00a6 C3ED007A 		vstr.32	s15, [r3]
 119:Traitement_Signal.c ****             {
 416              		.loc 1 119 0 discriminator 3
 417 00aa 0132     		adds	r2, r2, #1
 418              	.LVL34:
 419              	.L21:
 119:Traitement_Signal.c ****             {
 420              		.loc 1 119 0 is_stmt 0 discriminator 1
 421 00ac B2F57A7F 		cmp	r2, #1000
 422 00b0 E3DB     		blt	.L22
 423              	.LBE26:
 123:Traitement_Signal.c ****             }
 124:Traitement_Signal.c ****     
 125:Traitement_Signal.c ****             AC_R = AC(signal_AC_R);
 424              		.loc 1 125 0 is_stmt 1
 425 00b2 6548     		ldr	r0, .L42+64
 426 00b4 FFF7FEFF 		bl	AC
 427              	.LVL35:
 428 00b8 5D4C     		ldr	r4, .L42+40
 429 00ba 2060     		str	r0, [r4]	@ float
 126:Traitement_Signal.c ****             AC_IF = AC(signal_AC_IF);
 430              		.loc 1 126 0
 431 00bc 6348     		ldr	r0, .L42+68
 432 00be FFF7FEFF 		bl	AC
 433              	.LVL36:
 434 00c2 07EE900A 		vmov	s15, r0
 435 00c6 624B     		ldr	r3, .L42+72
 436 00c8 1860     		str	r0, [r3]	@ float
 127:Traitement_Signal.c ****     
 128:Traitement_Signal.c ****             R = (AC_R/DC_R)/(AC_IF/DC_IF);
 437              		.loc 1 128 0
 438 00ca 94ED006A 		vldr.32	s12, [r4]
 439 00ce 564B     		ldr	r3, .L42+32
 440 00d0 93ED007A 		vldr.32	s14, [r3]
 441 00d4 C6EE076A 		vdiv.f32	s13, s12, s14
 442 00d8 544B     		ldr	r3, .L42+36
 443 00da 93ED006A 		vldr.32	s12, [r3]
 444 00de 87EE867A 		vdiv.f32	s14, s15, s12
 445 00e2 C6EE877A 		vdiv.f32	s15, s13, s14
 446 00e6 4E4B     		ldr	r3, .L42+24
 447 00e8 C3ED007A 		vstr.32	s15, [r3]
 129:Traitement_Signal.c ****             S = -25.35*R +121.41;
 448              		.loc 1 129 0
 449 00ec 17EE900A 		vmov	r0, s15
 450 00f0 FFF7FEFF 		bl	__aeabi_f2d
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 57


 451              	.LVL37:
 452 00f4 44A3     		adr	r3, .L42
 453 00f6 D3E90023 		ldrd	r2, [r3]
 454 00fa FFF7FEFF 		bl	__aeabi_dmul
 455              	.LVL38:
 456 00fe 44A3     		adr	r3, .L42+8
 457 0100 D3E90023 		ldrd	r2, [r3]
 458 0104 FFF7FEFF 		bl	__aeabi_dadd
 459              	.LVL39:
 460 0108 FFF7FEFF 		bl	__aeabi_d2f
 461              	.LVL40:
 462 010c 454B     		ldr	r3, .L42+28
 463 010e 1860     		str	r0, [r3]	@ float
 130:Traitement_Signal.c ****             
 131:Traitement_Signal.c ****             float32 max[3]={};
 132:Traitement_Signal.c ****             float32 indice[3]={};
 464              		.loc 1 132 0
 465 0110 0021     		movs	r1, #0
 466 0112 0191     		str	r1, [sp, #4]
 467 0114 0391     		str	r1, [sp, #12]
 468              	.LVL41:
 469              	.LBB27:
 133:Traitement_Signal.c ****             BPM = 0;
 134:Traitement_Signal.c ****             
 135:Traitement_Signal.c ****             int j= 0;
 136:Traitement_Signal.c ****             
 137:Traitement_Signal.c ****             for (int i=200; i<1000; i++)
 470              		.loc 1 137 0
 471 0116 C823     		movs	r3, #200
 472 0118 51E0     		b	.L23
 473              	.LVL42:
 474              	.L32:
 138:Traitement_Signal.c ****             {
 139:Traitement_Signal.c ****                 if(signal_AC_R[i]> signal_AC_R[i-1] && signal_AC_R[i]> signal_AC_R[i+1] && signal_A
 475              		.loc 1 139 0
 476 011a 4B4A     		ldr	r2, .L42+64
 477 011c 02EB8300 		add	r0, r2, r3, lsl #2
 478 0120 D0ED007A 		vldr.32	s15, [r0]
 479 0124 581E     		subs	r0, r3, #1
 480 0126 02EB8002 		add	r2, r2, r0, lsl #2
 481 012a 92ED007A 		vldr.32	s14, [r2]
 482 012e F4EEC77A 		vcmpe.f32	s15, s14
 483 0132 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 484 0136 3FDD     		ble	.L24
 485              		.loc 1 139 0 is_stmt 0 discriminator 1
 486 0138 5A1C     		adds	r2, r3, #1
 487 013a 4348     		ldr	r0, .L42+64
 488 013c 00EB8202 		add	r2, r0, r2, lsl #2
 489 0140 92ED007A 		vldr.32	s14, [r2]
 490 0144 F4EEC77A 		vcmpe.f32	s15, s14
 491 0148 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 492 014c 34DD     		ble	.L24
 493              		.loc 1 139 0 discriminator 2
 494 014e 5A1F     		subs	r2, r3, #5
 495 0150 00EB8202 		add	r2, r0, r2, lsl #2
 496 0154 92ED007A 		vldr.32	s14, [r2]
 497 0158 F4EEC77A 		vcmpe.f32	s15, s14
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 58


 498 015c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 499 0160 2ADD     		ble	.L24
 500              		.loc 1 139 0 discriminator 3
 501 0162 5A1D     		adds	r2, r3, #5
 502 0164 00EB8202 		add	r2, r0, r2, lsl #2
 503 0168 92ED007A 		vldr.32	s14, [r2]
 504 016c F4EEC77A 		vcmpe.f32	s15, s14
 505 0170 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 506 0174 20DD     		ble	.L24
 507              		.loc 1 139 0 discriminator 4
 508 0176 A3F11402 		sub	r2, r3, #20
 509 017a 00EB8202 		add	r2, r0, r2, lsl #2
 510 017e 92ED007A 		vldr.32	s14, [r2]
 511 0182 F4EEC77A 		vcmpe.f32	s15, s14
 512 0186 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 513 018a 15DD     		ble	.L24
 514              		.loc 1 139 0 discriminator 5
 515 018c 03F11400 		add	r0, r3, #20
 516 0190 2D4A     		ldr	r2, .L42+64
 517 0192 02EB8002 		add	r2, r2, r0, lsl #2
 518 0196 92ED007A 		vldr.32	s14, [r2]
 519 019a F4EEC77A 		vcmpe.f32	s15, s14
 520 019e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 521 01a2 09DD     		ble	.L24
 140:Traitement_Signal.c ****                 {
 141:Traitement_Signal.c ****                     max[j] = signal_AC_R[i];
 142:Traitement_Signal.c ****                     indice[j] = i;
 522              		.loc 1 142 0 is_stmt 1
 523 01a4 04AA     		add	r2, sp, #16
 524 01a6 02EB8102 		add	r2, r2, r1, lsl #2
 525 01aa 07EE903A 		vmov	s15, r3	@ int
 526 01ae F8EEE77A 		vcvt.f32.s32	s15, s15
 527 01b2 42ED037A 		vstr.32	s15, [r2, #-12]
 143:Traitement_Signal.c ****                     j++;
 528              		.loc 1 143 0
 529 01b6 0131     		adds	r1, r1, #1
 530              	.LVL43:
 531              	.L24:
 144:Traitement_Signal.c ****                 } 
 145:Traitement_Signal.c ****                 if(j==3)
 532              		.loc 1 145 0
 533 01b8 0329     		cmp	r1, #3
 534 01ba 03D0     		beq	.L31
 137:Traitement_Signal.c ****             {
 535              		.loc 1 137 0
 536 01bc 0133     		adds	r3, r3, #1
 537              	.LVL44:
 538              	.L23:
 137:Traitement_Signal.c ****             {
 539              		.loc 1 137 0 is_stmt 0 discriminator 1
 540 01be B3F57A7F 		cmp	r3, #1000
 541 01c2 AADB     		blt	.L32
 542              	.L31:
 543              	.LBE27:
 146:Traitement_Signal.c ****                 {
 147:Traitement_Signal.c ****                     break;
 148:Traitement_Signal.c ****                 }
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 59


 149:Traitement_Signal.c ****                 else
 150:Traitement_Signal.c ****                 {
 151:Traitement_Signal.c ****                     continue;
 152:Traitement_Signal.c ****                 }
 153:Traitement_Signal.c ****             }
 154:Traitement_Signal.c **** 
 155:Traitement_Signal.c **** 
 156:Traitement_Signal.c ****             BPM = (60*200)/(indice[2]-indice[0]);
 544              		.loc 1 156 0 is_stmt 1
 545 01c4 9DED017A 		vldr.32	s14, [sp, #4]
 546 01c8 DDED037A 		vldr.32	s15, [sp, #12]
 547 01cc 77EEC77A 		vsub.f32	s15, s15, s14
 548 01d0 DFED206A 		vldr.32	s13, .L42+76
 549 01d4 86EEA77A 		vdiv.f32	s14, s13, s15
 550 01d8 1F4B     		ldr	r3, .L42+80
 551              	.LVL45:
 552 01da 83ED007A 		vstr.32	s14, [r3]
 553              	.LVL46:
 554              	.L20:
 555              	.LBE25:
 157:Traitement_Signal.c ****             
 158:Traitement_Signal.c ****             
 159:Traitement_Signal.c ****         }
 160:Traitement_Signal.c ****         NVIC_EnableIRQ(PPG_RDY_isr_cfg.intrSrc);
 556              		.loc 1 160 0
 557 01de 0E4B     		ldr	r3, .L42+16
 558 01e0 B3F90030 		ldrsh	r3, [r3]
 559              	.LVL47:
 560              	.LBB28:
 561              	.LBB29:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 562              		.loc 2 1687 0
 563 01e4 002B     		cmp	r3, #0
 564 01e6 08DB     		blt	.L33
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 565              		.loc 2 1689 0
 566 01e8 5909     		lsrs	r1, r3, #5
 567 01ea 03F01F03 		and	r3, r3, #31
 568              	.LVL48:
 569 01ee 0122     		movs	r2, #1
 570 01f0 02FA03F3 		lsl	r3, r2, r3
 571 01f4 094A     		ldr	r2, .L42+20
 572 01f6 42F82130 		str	r3, [r2, r1, lsl #2]
 573              	.L33:
 574              	.LVL49:
 575              	.LBE29:
 576              	.LBE28:
 161:Traitement_Signal.c ****         vTaskDelay(pdMS_TO_TICKS(2000));
 577              		.loc 1 161 0
 578 01fa 4FF4FA60 		mov	r0, #2000
 579 01fe FFF7FEFF 		bl	vTaskDelay
 580              	.LVL50:
 162:Traitement_Signal.c ****     }
 581              		.loc 1 162 0
 582 0202 1DE7     		b	.L34
 583              	.L43:
 584 0204 AFF30080 		.align	3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 60


 585              	.L42:
 586 0208 9A999999 		.word	-1717986918
 587 020c 995939C0 		.word	-1069983335
 588 0210 0AD7A370 		.word	1889785610
 589 0214 3D5A5E40 		.word	1079925309
 590 0218 00000000 		.word	PPG_RDY_isr_cfg
 591 021c 00E100E0 		.word	-536813312
 592 0220 00000000 		.word	R
 593 0224 00000000 		.word	S
 594 0228 00000000 		.word	DC_R
 595 022c 00000000 		.word	DC_IF
 596 0230 00000000 		.word	AC_R
 597 0234 00000000 		.word	read_flag_MAX
 598 0238 00000000 		.word	signal_1_5_R
 599 023c 00000000 		.word	red_data
 600 0240 00000000 		.word	signal_1_5_IF
 601 0244 00000000 		.word	ir_data
 602 0248 00000000 		.word	signal_AC_R
 603 024c 00000000 		.word	signal_AC_IF
 604 0250 00000000 		.word	AC_IF
 605 0254 00803B46 		.word	1178304512
 606 0258 00000000 		.word	BPM
 607              		.cfi_endproc
 608              	.LFE659:
 609              		.size	traitement_task, .-traitement_task
 610              		.comm	moyenne_DC,4,4
 611              		.comm	DC,4,4
 612              		.global	AC_1000
 613              		.comm	k,4,4
 614              		.comm	indexmin_AC,4,4
 615              		.comm	min_AC,4,4
 616              		.comm	indexmax_AC,4,4
 617              		.comm	max_AC,4,4
 618              		.comm	AC_valeur,4,4
 619              		.global	numBlocks
 620              		.global	blockSize
 621              		.comm	BPM,4,4
 622              		.comm	R,4,4
 623              		.comm	S,4,4
 624              		.comm	DC_IF,4,4
 625              		.comm	DC_R,4,4
 626              		.comm	AC_IF,4,4
 627              		.comm	AC_R,4,4
 628              		.comm	signal_1_5_IF,4000,4
 629              		.comm	signal_AC_IF,4000,4
 630              		.comm	signal_1_5_R,4000,4
 631              		.comm	signal_AC_R,4000,4
 632              		.comm	write_idx_MAX,4,4
 633              		.comm	read_flag_MAX,1,1
 634              		.comm	ir_data,4000,4
 635              		.comm	red_data,4000,4
 636              		.section	.rodata
 637              		.align	2
 638              		.set	.LANCHOR0,. + 0
 639              	.LC0:
 640 0000 BC1188B9 		.word	-1182264900
 641 0004 41AE89B9 		.word	-1182159295
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 61


 642 0008 64CC8BB9 		.word	-1182020508
 643 000c 126C8EB9 		.word	-1181848558
 644 0010 7A8A91B9 		.word	-1181644166
 645 0014 FE2195B9 		.word	-1181408770
 646 0018 1D2A99B9 		.word	-1181144547
 647 001c 62979DB9 		.word	-1180854430
 648 0020 605BA2B9 		.word	-1180542112
 649 0024 A764A7B9 		.word	-1180212057
 650 0028 C79EACB9 		.word	-1179869497
 651 002c 52F2B1B9 		.word	-1179520430
 652 0030 E344B7B9 		.word	-1179171613
 653 0034 3279BCB9 		.word	-1178830542
 654 0038 1C6FC1B9 		.word	-1178505444
 655 003c C503C6B9 		.word	-1178205243
 656 0040 AA11CAB9 		.word	-1177939542
 657 0044 CA70CDB9 		.word	-1177718582
 658 0048 C3F6CFB9 		.word	-1177553213
 659 004c 0477D1B9 		.word	-1177454844
 660 0050 F2C2D1B9 		.word	-1177435406
 661 0054 21AAD0B9 		.word	-1177507295
 662 0058 87FACDB9 		.word	-1177683321
 663 005c B280C9B9 		.word	-1177976654
 664 0060 0D08C3B9 		.word	-1178400755
 665 0064 185BBAB9 		.word	-1178969320
 666 0068 B143AFB9 		.word	-1179696207
 667 006c 568BA1B9 		.word	-1180595370
 668 0070 6CFB90B9 		.word	-1181680788
 669 0074 1BBB7AB9 		.word	-1183139045
 670 0078 A3F74CB9 		.word	-1186138205
 671 007c 334218B9 		.word	-1189592525
 672 0080 7C65B8B8 		.word	-1195874948
 673 0084 0120C3B7 		.word	-1211949055
 674 0088 892F4E38 		.word	944648073
 675 008c C5FA0739 		.word	956824261
 676 0090 E8416539 		.word	962937320
 677 0094 AEDAA539 		.word	967170734
 678 0098 B5D1DD39 		.word	970838453
 679 009c 02550D3A 		.word	973952258
 680 00a0 13422E3A 		.word	976110099
 681 00a4 78BE513A 		.word	978435704
 682 00a8 A5D6773A 		.word	980932261
 683 00ac 7A4A903A 		.word	982534778
 684 00b0 C700A63A 		.word	983957703
 685 00b4 2411BD3A 		.word	985469220
 686 00b8 4D7DD53A 		.word	987069773
 687 00bc BC45EF3A 		.word	988759484
 688 00c0 D434053B 		.word	990196948
 689 00c4 7B73133B 		.word	991130491
 690 00c8 1A5D223B 		.word	992107802
 691 00cc 4CEF313B 		.word	993128268
 692 00d0 FA26423B 		.word	994191098
 693 00d4 5F00533B 		.word	995295327
 694 00d8 0177643B 		.word	996439809
 695 00dc BA85763B 		.word	997623226
 696 00e0 5793843B 		.word	998544215
 697 00e4 AD298E3B 		.word	999172525
 698 00e8 4602983B 		.word	999817798
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 62


 699 00ec 3419A23B 		.word	1000479028
 700 00f0 3B6AAC3B 		.word	1001155131
 701 00f4 CDF0B63B 		.word	1001844941
 702 00f8 11A8C13B 		.word	1002547217
 703 00fc E58ACC3B 		.word	1003260645
 704 0100 E393D73B 		.word	1003983843
 705 0104 62BDE23B 		.word	1004715362
 706 0108 7E01EE3B 		.word	1005453694
 707 010c 1B5AF93B 		.word	1006197275
 708 0110 7360023C 		.word	1006788723
 709 0114 B317083C 		.word	1007163315
 710 0118 78CF0D3C 		.word	1007538040
 711 011c 5F84133C 		.word	1007912031
 712 0120 F632193C 		.word	1008284406
 713 0124 BDD71E3C 		.word	1008654269
 714 0128 2F6F243C 		.word	1009020719
 715 012c C1F5293C 		.word	1009382849
 716 0130 E6672F3C 		.word	1009739750
 717 0134 12C2343C 		.word	1010090514
 718 0138 C0003A3C 		.word	1010434240
 719 013c 70203F3C 		.word	1010770032
 720 0140 B11D443C 		.word	1011097009
 721 0144 1FF5483C 		.word	1011414303
 722 0148 69A34D3C 		.word	1011721065
 723 014c 5225523C 		.word	1012016466
 724 0150 B677563C 		.word	1012299702
 725 0154 8D975A3C 		.word	1012569997
 726 0158 EE815E3C 		.word	1012826606
 727 015c 1134623C 		.word	1013068817
 728 0160 52AB653C 		.word	1013295954
 729 0164 33E5683C 		.word	1013507379
 730 0168 61DF6B3C 		.word	1013702497
 731 016c B3976E3C 		.word	1013880755
 732 0170 300C713C 		.word	1014041648
 733 0174 0C3B733C 		.word	1014184716
 734 0178 AF22753C 		.word	1014309551
 735 017c B2C1763C 		.word	1014415794
 736 0180 E516783C 		.word	1014503141
 737 0184 4C21793C 		.word	1014571340
 738 0188 23E0793C 		.word	1014620195
 739 018c DC527A3C 		.word	1014649564
 740 0190 23797A3C 		.word	1014659363
 741 0194 DC527A3C 		.word	1014649564
 742 0198 23E0793C 		.word	1014620195
 743 019c 4C21793C 		.word	1014571340
 744 01a0 E516783C 		.word	1014503141
 745 01a4 B2C1763C 		.word	1014415794
 746 01a8 AF22753C 		.word	1014309551
 747 01ac 0C3B733C 		.word	1014184716
 748 01b0 300C713C 		.word	1014041648
 749 01b4 B3976E3C 		.word	1013880755
 750 01b8 61DF6B3C 		.word	1013702497
 751 01bc 33E5683C 		.word	1013507379
 752 01c0 52AB653C 		.word	1013295954
 753 01c4 1134623C 		.word	1013068817
 754 01c8 EE815E3C 		.word	1012826606
 755 01cc 8D975A3C 		.word	1012569997
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 63


 756 01d0 B677563C 		.word	1012299702
 757 01d4 5225523C 		.word	1012016466
 758 01d8 69A34D3C 		.word	1011721065
 759 01dc 1FF5483C 		.word	1011414303
 760 01e0 B11D443C 		.word	1011097009
 761 01e4 70203F3C 		.word	1010770032
 762 01e8 C0003A3C 		.word	1010434240
 763 01ec 12C2343C 		.word	1010090514
 764 01f0 E6672F3C 		.word	1009739750
 765 01f4 C1F5293C 		.word	1009382849
 766 01f8 2F6F243C 		.word	1009020719
 767 01fc BDD71E3C 		.word	1008654269
 768 0200 F632193C 		.word	1008284406
 769 0204 5F84133C 		.word	1007912031
 770 0208 78CF0D3C 		.word	1007538040
 771 020c B317083C 		.word	1007163315
 772 0210 7360023C 		.word	1006788723
 773 0214 1B5AF93B 		.word	1006197275
 774 0218 7E01EE3B 		.word	1005453694
 775 021c 62BDE23B 		.word	1004715362
 776 0220 E393D73B 		.word	1003983843
 777 0224 E58ACC3B 		.word	1003260645
 778 0228 11A8C13B 		.word	1002547217
 779 022c CDF0B63B 		.word	1001844941
 780 0230 3B6AAC3B 		.word	1001155131
 781 0234 3419A23B 		.word	1000479028
 782 0238 4602983B 		.word	999817798
 783 023c AD298E3B 		.word	999172525
 784 0240 5793843B 		.word	998544215
 785 0244 BA85763B 		.word	997623226
 786 0248 0177643B 		.word	996439809
 787 024c 5F00533B 		.word	995295327
 788 0250 FA26423B 		.word	994191098
 789 0254 4CEF313B 		.word	993128268
 790 0258 1A5D223B 		.word	992107802
 791 025c 7B73133B 		.word	991130491
 792 0260 D434053B 		.word	990196948
 793 0264 BC45EF3A 		.word	988759484
 794 0268 4D7DD53A 		.word	987069773
 795 026c 2411BD3A 		.word	985469220
 796 0270 C700A63A 		.word	983957703
 797 0274 7A4A903A 		.word	982534778
 798 0278 A5D6773A 		.word	980932261
 799 027c 78BE513A 		.word	978435704
 800 0280 13422E3A 		.word	976110099
 801 0284 02550D3A 		.word	973952258
 802 0288 B5D1DD39 		.word	970838453
 803 028c AEDAA539 		.word	967170734
 804 0290 E8416539 		.word	962937320
 805 0294 C5FA0739 		.word	956824261
 806 0298 892F4E38 		.word	944648073
 807 029c 0120C3B7 		.word	-1211949055
 808 02a0 7C65B8B8 		.word	-1195874948
 809 02a4 334218B9 		.word	-1189592525
 810 02a8 A3F74CB9 		.word	-1186138205
 811 02ac 1BBB7AB9 		.word	-1183139045
 812 02b0 6CFB90B9 		.word	-1181680788
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 64


 813 02b4 568BA1B9 		.word	-1180595370
 814 02b8 B143AFB9 		.word	-1179696207
 815 02bc 185BBAB9 		.word	-1178969320
 816 02c0 0D08C3B9 		.word	-1178400755
 817 02c4 B280C9B9 		.word	-1177976654
 818 02c8 87FACDB9 		.word	-1177683321
 819 02cc 21AAD0B9 		.word	-1177507295
 820 02d0 F2C2D1B9 		.word	-1177435406
 821 02d4 0477D1B9 		.word	-1177454844
 822 02d8 C3F6CFB9 		.word	-1177553213
 823 02dc CA70CDB9 		.word	-1177718582
 824 02e0 AA11CAB9 		.word	-1177939542
 825 02e4 C503C6B9 		.word	-1178205243
 826 02e8 1C6FC1B9 		.word	-1178505444
 827 02ec 3279BCB9 		.word	-1178830542
 828 02f0 E344B7B9 		.word	-1179171613
 829 02f4 52F2B1B9 		.word	-1179520430
 830 02f8 C79EACB9 		.word	-1179869497
 831 02fc A764A7B9 		.word	-1180212057
 832 0300 605BA2B9 		.word	-1180542112
 833 0304 62979DB9 		.word	-1180854430
 834 0308 1D2A99B9 		.word	-1181144547
 835 030c FE2195B9 		.word	-1181408770
 836 0310 7A8A91B9 		.word	-1181644166
 837 0314 126C8EB9 		.word	-1181848558
 838 0318 64CC8BB9 		.word	-1182020508
 839 031c 41AE89B9 		.word	-1182159295
 840 0320 BC1188B9 		.word	-1182264900
 841              		.data
 842              		.align	2
 843              		.set	.LANCHOR2,. + 0
 844              		.type	blockSize, %object
 845              		.size	blockSize, 4
 846              	blockSize:
 847 0000 01000000 		.word	1
 848              		.type	numBlocks, %object
 849              		.size	numBlocks, 4
 850              	numBlocks:
 851 0004 E8030000 		.word	1000
 852              		.bss
 853              		.align	2
 854              		.set	.LANCHOR1,. + 0
 855              		.type	firStateF32, %object
 856              		.size	firStateF32, 804
 857              	firStateF32:
 858 0000 00000000 		.space	804
 858      00000000 
 858      00000000 
 858      00000000 
 858      00000000 
 859              		.type	AC_1000, %object
 860              		.size	AC_1000, 4000
 861              	AC_1000:
 862 0324 00000000 		.space	4000
 862      00000000 
 862      00000000 
 862      00000000 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 65


 862      00000000 
 863              		.text
 864              	.Letext0:
 865              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 866              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 867              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 868              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 869              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 870              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 871              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 872              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 873              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 874              		.file 13 ".\\CMSIS\\DSP\\Include/arm_math.h"
 875              		.file 14 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 876              		.file 15 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 877              		.file 16 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 878              		.file 17 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 879              		.file 18 "Generated_Source\\PSoC6/I2C_MAX.h"
 880              		.file 19 "Generated_Source\\PSoC6/I2Cm.h"
 881              		.file 20 "MAX30102_functions.h"
 882              		.file 21 "master.h"
 883              		.file 22 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 884              		.section	.debug_info,"",%progbits
 885              	.Ldebug_info0:
 886 0000 5D140000 		.4byte	0x145d
 887 0004 0400     		.2byte	0x4
 888 0006 00000000 		.4byte	.Ldebug_abbrev0
 889 000a 04       		.byte	0x4
 890 000b 01       		.uleb128 0x1
 891 000c 98040000 		.4byte	.LASF403
 892 0010 0C       		.byte	0xc
 893 0011 3F000000 		.4byte	.LASF404
 894 0015 0D080000 		.4byte	.LASF405
 895 0019 00000000 		.4byte	.Ldebug_ranges0+0
 896 001d 00000000 		.4byte	0
 897 0021 00000000 		.4byte	.Ldebug_line0
 898 0025 02       		.uleb128 0x2
 899 0026 02       		.byte	0x2
 900 0027 E6030000 		.4byte	0x3e6
 901 002b 04       		.byte	0x4
 902 002c 24       		.byte	0x24
 903 002d E6030000 		.4byte	0x3e6
 904 0031 03       		.uleb128 0x3
 905 0032 AE1A0000 		.4byte	.LASF0
 906 0036 71       		.sleb128 -15
 907 0037 03       		.uleb128 0x3
 908 0038 82150000 		.4byte	.LASF1
 909 003c 72       		.sleb128 -14
 910 003d 03       		.uleb128 0x3
 911 003e 131B0000 		.4byte	.LASF2
 912 0042 73       		.sleb128 -13
 913 0043 03       		.uleb128 0x3
 914 0044 FF050000 		.4byte	.LASF3
 915 0048 74       		.sleb128 -12
 916 0049 03       		.uleb128 0x3
 917 004a 83100000 		.4byte	.LASF4
 918 004e 75       		.sleb128 -11
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 66


 919 004f 03       		.uleb128 0x3
 920 0050 FA180000 		.4byte	.LASF5
 921 0054 76       		.sleb128 -10
 922 0055 03       		.uleb128 0x3
 923 0056 A0190000 		.4byte	.LASF6
 924 005a 7B       		.sleb128 -5
 925 005b 03       		.uleb128 0x3
 926 005c E8180000 		.4byte	.LASF7
 927 0060 7C       		.sleb128 -4
 928 0061 03       		.uleb128 0x3
 929 0062 E71C0000 		.4byte	.LASF8
 930 0066 7E       		.sleb128 -2
 931 0067 03       		.uleb128 0x3
 932 0068 D2170000 		.4byte	.LASF9
 933 006c 7F       		.sleb128 -1
 934 006d 04       		.uleb128 0x4
 935 006e 481C0000 		.4byte	.LASF10
 936 0072 00       		.byte	0
 937 0073 04       		.uleb128 0x4
 938 0074 FD060000 		.4byte	.LASF11
 939 0078 01       		.byte	0x1
 940 0079 04       		.uleb128 0x4
 941 007a 1E030000 		.4byte	.LASF12
 942 007e 02       		.byte	0x2
 943 007f 04       		.uleb128 0x4
 944 0080 FE160000 		.4byte	.LASF13
 945 0084 03       		.byte	0x3
 946 0085 04       		.uleb128 0x4
 947 0086 800C0000 		.4byte	.LASF14
 948 008a 04       		.byte	0x4
 949 008b 04       		.uleb128 0x4
 950 008c 4D160000 		.4byte	.LASF15
 951 0090 05       		.byte	0x5
 952 0091 04       		.uleb128 0x4
 953 0092 E1070000 		.4byte	.LASF16
 954 0096 06       		.byte	0x6
 955 0097 04       		.uleb128 0x4
 956 0098 7F060000 		.4byte	.LASF17
 957 009c 07       		.byte	0x7
 958 009d 04       		.uleb128 0x4
 959 009e 86160000 		.4byte	.LASF18
 960 00a2 08       		.byte	0x8
 961 00a3 04       		.uleb128 0x4
 962 00a4 F40B0000 		.4byte	.LASF19
 963 00a8 09       		.byte	0x9
 964 00a9 04       		.uleb128 0x4
 965 00aa 9C0C0000 		.4byte	.LASF20
 966 00ae 0A       		.byte	0xa
 967 00af 04       		.uleb128 0x4
 968 00b0 AF090000 		.4byte	.LASF21
 969 00b4 0B       		.byte	0xb
 970 00b5 04       		.uleb128 0x4
 971 00b6 AA140000 		.4byte	.LASF22
 972 00ba 0C       		.byte	0xc
 973 00bb 04       		.uleb128 0x4
 974 00bc 9B060000 		.4byte	.LASF23
 975 00c0 0D       		.byte	0xd
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 67


 976 00c1 04       		.uleb128 0x4
 977 00c2 30160000 		.4byte	.LASF24
 978 00c6 0E       		.byte	0xe
 979 00c7 04       		.uleb128 0x4
 980 00c8 26000000 		.4byte	.LASF25
 981 00cc 0F       		.byte	0xf
 982 00cd 04       		.uleb128 0x4
 983 00ce 791A0000 		.4byte	.LASF26
 984 00d2 10       		.byte	0x10
 985 00d3 04       		.uleb128 0x4
 986 00d4 B3030000 		.4byte	.LASF27
 987 00d8 11       		.byte	0x11
 988 00d9 04       		.uleb128 0x4
 989 00da EA050000 		.4byte	.LASF28
 990 00de 12       		.byte	0x12
 991 00df 04       		.uleb128 0x4
 992 00e0 FA0E0000 		.4byte	.LASF29
 993 00e4 13       		.byte	0x13
 994 00e5 04       		.uleb128 0x4
 995 00e6 F6020000 		.4byte	.LASF30
 996 00ea 14       		.byte	0x14
 997 00eb 04       		.uleb128 0x4
 998 00ec C6080000 		.4byte	.LASF31
 999 00f0 15       		.byte	0x15
 1000 00f1 04       		.uleb128 0x4
 1001 00f2 DA0C0000 		.4byte	.LASF32
 1002 00f6 16       		.byte	0x16
 1003 00f7 04       		.uleb128 0x4
 1004 00f8 B9020000 		.4byte	.LASF33
 1005 00fc 17       		.byte	0x17
 1006 00fd 04       		.uleb128 0x4
 1007 00fe C7140000 		.4byte	.LASF34
 1008 0102 18       		.byte	0x18
 1009 0103 04       		.uleb128 0x4
 1010 0104 D40F0000 		.4byte	.LASF35
 1011 0108 19       		.byte	0x19
 1012 0109 04       		.uleb128 0x4
 1013 010a 92130000 		.4byte	.LASF36
 1014 010e 1A       		.byte	0x1a
 1015 010f 04       		.uleb128 0x4
 1016 0110 660A0000 		.4byte	.LASF37
 1017 0114 1B       		.byte	0x1b
 1018 0115 04       		.uleb128 0x4
 1019 0116 501D0000 		.4byte	.LASF38
 1020 011a 1C       		.byte	0x1c
 1021 011b 04       		.uleb128 0x4
 1022 011c DD010000 		.4byte	.LASF39
 1023 0120 1D       		.byte	0x1d
 1024 0121 04       		.uleb128 0x4
 1025 0122 500F0000 		.4byte	.LASF40
 1026 0126 1E       		.byte	0x1e
 1027 0127 04       		.uleb128 0x4
 1028 0128 570D0000 		.4byte	.LASF41
 1029 012c 1F       		.byte	0x1f
 1030 012d 04       		.uleb128 0x4
 1031 012e D10A0000 		.4byte	.LASF42
 1032 0132 20       		.byte	0x20
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 68


 1033 0133 04       		.uleb128 0x4
 1034 0134 CE050000 		.4byte	.LASF43
 1035 0138 21       		.byte	0x21
 1036 0139 04       		.uleb128 0x4
 1037 013a D51B0000 		.4byte	.LASF44
 1038 013e 22       		.byte	0x22
 1039 013f 04       		.uleb128 0x4
 1040 0140 120E0000 		.4byte	.LASF45
 1041 0144 23       		.byte	0x23
 1042 0145 04       		.uleb128 0x4
 1043 0146 17020000 		.4byte	.LASF46
 1044 014a 24       		.byte	0x24
 1045 014b 04       		.uleb128 0x4
 1046 014c 13160000 		.4byte	.LASF47
 1047 0150 25       		.byte	0x25
 1048 0151 04       		.uleb128 0x4
 1049 0152 9C080000 		.4byte	.LASF48
 1050 0156 26       		.byte	0x26
 1051 0157 04       		.uleb128 0x4
 1052 0158 911A0000 		.4byte	.LASF49
 1053 015c 27       		.byte	0x27
 1054 015d 04       		.uleb128 0x4
 1055 015e 46100000 		.4byte	.LASF50
 1056 0162 28       		.byte	0x28
 1057 0163 04       		.uleb128 0x4
 1058 0164 1E090000 		.4byte	.LASF51
 1059 0168 29       		.byte	0x29
 1060 0169 04       		.uleb128 0x4
 1061 016a 2D110000 		.4byte	.LASF52
 1062 016e 2A       		.byte	0x2a
 1063 016f 04       		.uleb128 0x4
 1064 0170 C1160000 		.4byte	.LASF53
 1065 0174 2B       		.byte	0x2b
 1066 0175 04       		.uleb128 0x4
 1067 0176 25010000 		.4byte	.LASF54
 1068 017a 2C       		.byte	0x2c
 1069 017b 04       		.uleb128 0x4
 1070 017c 41070000 		.4byte	.LASF55
 1071 0180 2D       		.byte	0x2d
 1072 0181 04       		.uleb128 0x4
 1073 0182 0A100000 		.4byte	.LASF56
 1074 0186 2E       		.byte	0x2e
 1075 0187 04       		.uleb128 0x4
 1076 0188 D1150000 		.4byte	.LASF57
 1077 018c 2F       		.byte	0x2f
 1078 018d 04       		.uleb128 0x4
 1079 018e 8C1D0000 		.4byte	.LASF58
 1080 0192 30       		.byte	0x30
 1081 0193 04       		.uleb128 0x4
 1082 0194 F61B0000 		.4byte	.LASF59
 1083 0198 31       		.byte	0x31
 1084 0199 04       		.uleb128 0x4
 1085 019a 7C170000 		.4byte	.LASF60
 1086 019e 32       		.byte	0x32
 1087 019f 04       		.uleb128 0x4
 1088 01a0 850B0000 		.4byte	.LASF61
 1089 01a4 33       		.byte	0x33
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 69


 1090 01a5 04       		.uleb128 0x4
 1091 01a6 81010000 		.4byte	.LASF62
 1092 01aa 34       		.byte	0x34
 1093 01ab 04       		.uleb128 0x4
 1094 01ac D9110000 		.4byte	.LASF63
 1095 01b0 35       		.byte	0x35
 1096 01b1 04       		.uleb128 0x4
 1097 01b2 19070000 		.4byte	.LASF64
 1098 01b6 36       		.byte	0x36
 1099 01b7 04       		.uleb128 0x4
 1100 01b8 0E1A0000 		.4byte	.LASF65
 1101 01bc 37       		.byte	0x37
 1102 01bd 04       		.uleb128 0x4
 1103 01be 640C0000 		.4byte	.LASF66
 1104 01c2 38       		.byte	0x38
 1105 01c3 04       		.uleb128 0x4
 1106 01c4 E7000000 		.4byte	.LASF67
 1107 01c8 39       		.byte	0x39
 1108 01c9 04       		.uleb128 0x4
 1109 01ca F71A0000 		.4byte	.LASF68
 1110 01ce 3A       		.byte	0x3a
 1111 01cf 04       		.uleb128 0x4
 1112 01d0 AC190000 		.4byte	.LASF69
 1113 01d4 3B       		.byte	0x3b
 1114 01d5 04       		.uleb128 0x4
 1115 01d6 BC0B0000 		.4byte	.LASF70
 1116 01da 3C       		.byte	0x3c
 1117 01db 04       		.uleb128 0x4
 1118 01dc 1F100000 		.4byte	.LASF71
 1119 01e0 3D       		.byte	0x3d
 1120 01e1 04       		.uleb128 0x4
 1121 01e2 25120000 		.4byte	.LASF72
 1122 01e6 3E       		.byte	0x3e
 1123 01e7 04       		.uleb128 0x4
 1124 01e8 58030000 		.4byte	.LASF73
 1125 01ec 3F       		.byte	0x3f
 1126 01ed 04       		.uleb128 0x4
 1127 01ee 641C0000 		.4byte	.LASF74
 1128 01f2 40       		.byte	0x40
 1129 01f3 04       		.uleb128 0x4
 1130 01f4 1C130000 		.4byte	.LASF75
 1131 01f8 41       		.byte	0x41
 1132 01f9 04       		.uleb128 0x4
 1133 01fa 93020000 		.4byte	.LASF76
 1134 01fe 42       		.byte	0x42
 1135 01ff 04       		.uleb128 0x4
 1136 0200 EC170000 		.4byte	.LASF77
 1137 0204 43       		.byte	0x43
 1138 0205 04       		.uleb128 0x4
 1139 0206 9B0D0000 		.4byte	.LASF78
 1140 020a 44       		.byte	0x44
 1141 020b 04       		.uleb128 0x4
 1142 020c CE100000 		.4byte	.LASF79
 1143 0210 45       		.byte	0x45
 1144 0211 04       		.uleb128 0x4
 1145 0212 48120000 		.4byte	.LASF80
 1146 0216 46       		.byte	0x46
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 70


 1147 0217 04       		.uleb128 0x4
 1148 0218 DB1A0000 		.4byte	.LASF81
 1149 021c 47       		.byte	0x47
 1150 021d 04       		.uleb128 0x4
 1151 021e 291D0000 		.4byte	.LASF82
 1152 0222 48       		.byte	0x48
 1153 0223 04       		.uleb128 0x4
 1154 0224 0C0D0000 		.4byte	.LASF83
 1155 0228 49       		.byte	0x49
 1156 0229 04       		.uleb128 0x4
 1157 022a 3A010000 		.4byte	.LASF84
 1158 022e 4A       		.byte	0x4a
 1159 022f 04       		.uleb128 0x4
 1160 0230 9C110000 		.4byte	.LASF85
 1161 0234 4B       		.byte	0x4b
 1162 0235 04       		.uleb128 0x4
 1163 0236 64120000 		.4byte	.LASF86
 1164 023a 4C       		.byte	0x4c
 1165 023b 04       		.uleb128 0x4
 1166 023c AD070000 		.4byte	.LASF87
 1167 0240 4D       		.byte	0x4d
 1168 0241 04       		.uleb128 0x4
 1169 0242 69160000 		.4byte	.LASF88
 1170 0246 4E       		.byte	0x4e
 1171 0247 04       		.uleb128 0x4
 1172 0248 280D0000 		.4byte	.LASF89
 1173 024c 4F       		.byte	0x4f
 1174 024d 04       		.uleb128 0x4
 1175 024e 56010000 		.4byte	.LASF90
 1176 0252 50       		.byte	0x50
 1177 0253 04       		.uleb128 0x4
 1178 0254 23150000 		.4byte	.LASF91
 1179 0258 51       		.byte	0x51
 1180 0259 04       		.uleb128 0x4
 1181 025a C8190000 		.4byte	.LASF92
 1182 025e 52       		.byte	0x52
 1183 025f 04       		.uleb128 0x4
 1184 0260 E0160000 		.4byte	.LASF93
 1185 0264 53       		.byte	0x53
 1186 0265 04       		.uleb128 0x4
 1187 0266 F31C0000 		.4byte	.LASF94
 1188 026a 54       		.byte	0x54
 1189 026b 04       		.uleb128 0x4
 1190 026c 2F0E0000 		.4byte	.LASF95
 1191 0270 55       		.byte	0x55
 1192 0271 04       		.uleb128 0x4
 1193 0272 7C110000 		.4byte	.LASF96
 1194 0276 56       		.byte	0x56
 1195 0277 04       		.uleb128 0x4
 1196 0278 DD060000 		.4byte	.LASF97
 1197 027c 57       		.byte	0x57
 1198 027d 04       		.uleb128 0x4
 1199 027e B51D0000 		.4byte	.LASF98
 1200 0282 58       		.byte	0x58
 1201 0283 04       		.uleb128 0x4
 1202 0284 72130000 		.4byte	.LASF99
 1203 0288 59       		.byte	0x59
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 71


 1204 0289 04       		.uleb128 0x4
 1205 028a 0F1D0000 		.4byte	.LASF100
 1206 028e 5A       		.byte	0x5a
 1207 028f 04       		.uleb128 0x4
 1208 0290 F00F0000 		.4byte	.LASF101
 1209 0294 5B       		.byte	0x5b
 1210 0295 04       		.uleb128 0x4
 1211 0296 50040000 		.4byte	.LASF102
 1212 029a 5C       		.byte	0x5c
 1213 029b 04       		.uleb128 0x4
 1214 029c 1A180000 		.4byte	.LASF103
 1215 02a0 5D       		.byte	0x5d
 1216 02a1 04       		.uleb128 0x4
 1217 02a2 820A0000 		.4byte	.LASF104
 1218 02a6 5E       		.byte	0x5e
 1219 02a7 04       		.uleb128 0x4
 1220 02a8 CD1C0000 		.4byte	.LASF105
 1221 02ac 5F       		.byte	0x5f
 1222 02ad 04       		.uleb128 0x4
 1223 02ae 81120000 		.4byte	.LASF106
 1224 02b2 60       		.byte	0x60
 1225 02b3 04       		.uleb128 0x4
 1226 02b4 D6030000 		.4byte	.LASF107
 1227 02b8 61       		.byte	0x61
 1228 02b9 04       		.uleb128 0x4
 1229 02ba 0A190000 		.4byte	.LASF108
 1230 02be 62       		.byte	0x62
 1231 02bf 04       		.uleb128 0x4
 1232 02c0 550B0000 		.4byte	.LASF109
 1233 02c4 63       		.byte	0x63
 1234 02c5 04       		.uleb128 0x4
 1235 02c6 D51D0000 		.4byte	.LASF110
 1236 02ca 64       		.byte	0x64
 1237 02cb 04       		.uleb128 0x4
 1238 02cc AE130000 		.4byte	.LASF111
 1239 02d0 65       		.byte	0x65
 1240 02d1 04       		.uleb128 0x4
 1241 02d2 3D090000 		.4byte	.LASF112
 1242 02d6 66       		.byte	0x66
 1243 02d7 04       		.uleb128 0x4
 1244 02d8 77180000 		.4byte	.LASF113
 1245 02dc 67       		.byte	0x67
 1246 02dd 04       		.uleb128 0x4
 1247 02de 640E0000 		.4byte	.LASF114
 1248 02e2 68       		.byte	0x68
 1249 02e3 04       		.uleb128 0x4
 1250 02e4 58020000 		.4byte	.LASF115
 1251 02e8 69       		.byte	0x69
 1252 02e9 04       		.uleb128 0x4
 1253 02ea E3120000 		.4byte	.LASF116
 1254 02ee 6A       		.byte	0x6a
 1255 02ef 04       		.uleb128 0x4
 1256 02f0 EA080000 		.4byte	.LASF117
 1257 02f4 6B       		.byte	0x6b
 1258 02f5 04       		.uleb128 0x4
 1259 02f6 AA1B0000 		.4byte	.LASF118
 1260 02fa 6C       		.byte	0x6c
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 72


 1261 02fb 04       		.uleb128 0x4
 1262 02fc 42110000 		.4byte	.LASF119
 1263 0300 6D       		.byte	0x6d
 1264 0301 04       		.uleb128 0x4
 1265 0302 CC090000 		.4byte	.LASF120
 1266 0306 6E       		.byte	0x6e
 1267 0307 04       		.uleb128 0x4
 1268 0308 85190000 		.4byte	.LASF121
 1269 030c 6F       		.byte	0x6f
 1270 030d 04       		.uleb128 0x4
 1271 030e D90B0000 		.4byte	.LASF122
 1272 0312 70       		.byte	0x70
 1273 0313 04       		.uleb128 0x4
 1274 0314 71000000 		.4byte	.LASF123
 1275 0318 71       		.byte	0x71
 1276 0319 04       		.uleb128 0x4
 1277 031a 16140000 		.4byte	.LASF124
 1278 031e 72       		.byte	0x72
 1279 031f 04       		.uleb128 0x4
 1280 0320 23060000 		.4byte	.LASF125
 1281 0324 73       		.byte	0x73
 1282 0325 04       		.uleb128 0x4
 1283 0326 CD180000 		.4byte	.LASF126
 1284 032a 74       		.byte	0x74
 1285 032b 04       		.uleb128 0x4
 1286 032c BA0E0000 		.4byte	.LASF127
 1287 0330 75       		.byte	0x75
 1288 0331 04       		.uleb128 0x4
 1289 0332 96150000 		.4byte	.LASF128
 1290 0336 76       		.byte	0x76
 1291 0337 04       		.uleb128 0x4
 1292 0338 98030000 		.4byte	.LASF129
 1293 033c 77       		.byte	0x77
 1294 033d 04       		.uleb128 0x4
 1295 033e 4A170000 		.4byte	.LASF130
 1296 0342 78       		.byte	0x78
 1297 0343 04       		.uleb128 0x4
 1298 0344 FB090000 		.4byte	.LASF131
 1299 0348 79       		.byte	0x79
 1300 0349 04       		.uleb128 0x4
 1301 034a 501A0000 		.4byte	.LASF132
 1302 034e 7A       		.byte	0x7a
 1303 034f 04       		.uleb128 0x4
 1304 0350 EA100000 		.4byte	.LASF133
 1305 0354 7B       		.byte	0x7b
 1306 0355 04       		.uleb128 0x4
 1307 0356 3E060000 		.4byte	.LASF134
 1308 035a 7C       		.byte	0x7c
 1309 035b 04       		.uleb128 0x4
 1310 035c 24190000 		.4byte	.LASF135
 1311 0360 7D       		.byte	0x7d
 1312 0361 04       		.uleb128 0x4
 1313 0362 6F0B0000 		.4byte	.LASF136
 1314 0366 7E       		.byte	0x7e
 1315 0367 04       		.uleb128 0x4
 1316 0368 00000000 		.4byte	.LASF137
 1317 036c 7F       		.byte	0x7f
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 73


 1318 036d 04       		.uleb128 0x4
 1319 036e C8130000 		.4byte	.LASF138
 1320 0372 80       		.byte	0x80
 1321 0373 04       		.uleb128 0x4
 1322 0374 B8050000 		.4byte	.LASF139
 1323 0378 81       		.byte	0x81
 1324 0379 04       		.uleb128 0x4
 1325 037a 91180000 		.4byte	.LASF140
 1326 037e 82       		.byte	0x82
 1327 037f 04       		.uleb128 0x4
 1328 0380 7E0E0000 		.4byte	.LASF141
 1329 0384 83       		.byte	0x83
 1330 0385 04       		.uleb128 0x4
 1331 0386 A4000000 		.4byte	.LASF142
 1332 038a 84       		.byte	0x84
 1333 038b 04       		.uleb128 0x4
 1334 038c 4F0A0000 		.4byte	.LASF143
 1335 0390 85       		.byte	0x85
 1336 0391 04       		.uleb128 0x4
 1337 0392 BB170000 		.4byte	.LASF144
 1338 0396 86       		.byte	0x86
 1339 0397 04       		.uleb128 0x4
 1340 0398 840D0000 		.4byte	.LASF145
 1341 039c 87       		.byte	0x87
 1342 039d 04       		.uleb128 0x4
 1343 039e 4B050000 		.4byte	.LASF146
 1344 03a2 88       		.byte	0x88
 1345 03a3 04       		.uleb128 0x4
 1346 03a4 31140000 		.4byte	.LASF147
 1347 03a8 89       		.byte	0x89
 1348 03a9 04       		.uleb128 0x4
 1349 03aa 351B0000 		.4byte	.LASF148
 1350 03ae 8A       		.byte	0x8a
 1351 03af 04       		.uleb128 0x4
 1352 03b0 150B0000 		.4byte	.LASF149
 1353 03b4 8B       		.byte	0x8b
 1354 03b5 04       		.uleb128 0x4
 1355 03b6 A10B0000 		.4byte	.LASF150
 1356 03ba 8C       		.byte	0x8c
 1357 03bb 04       		.uleb128 0x4
 1358 03bc 87090000 		.4byte	.LASF151
 1359 03c0 8D       		.byte	0x8d
 1360 03c1 04       		.uleb128 0x4
 1361 03c2 F5150000 		.4byte	.LASF152
 1362 03c6 8E       		.byte	0x8e
 1363 03c7 04       		.uleb128 0x4
 1364 03c8 17110000 		.4byte	.LASF153
 1365 03cc 8F       		.byte	0x8f
 1366 03cd 04       		.uleb128 0x4
 1367 03ce CA070000 		.4byte	.LASF154
 1368 03d2 90       		.byte	0x90
 1369 03d3 04       		.uleb128 0x4
 1370 03d4 ED0D0000 		.4byte	.LASF155
 1371 03d8 91       		.byte	0x91
 1372 03d9 04       		.uleb128 0x4
 1373 03da 3C0B0000 		.4byte	.LASF156
 1374 03de 92       		.byte	0x92
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 74


 1375 03df 04       		.uleb128 0x4
 1376 03e0 730D0000 		.4byte	.LASF157
 1377 03e4 F0       		.byte	0xf0
 1378 03e5 00       		.byte	0
 1379 03e6 05       		.uleb128 0x5
 1380 03e7 02       		.byte	0x2
 1381 03e8 05       		.byte	0x5
 1382 03e9 72110000 		.4byte	.LASF158
 1383 03ed 06       		.uleb128 0x6
 1384 03ee 2A0A0000 		.4byte	.LASF160
 1385 03f2 04       		.byte	0x4
 1386 03f3 F4       		.byte	0xf4
 1387 03f4 25000000 		.4byte	0x25
 1388 03f8 05       		.uleb128 0x5
 1389 03f9 01       		.byte	0x1
 1390 03fa 06       		.byte	0x6
 1391 03fb 221B0000 		.4byte	.LASF159
 1392 03ff 06       		.uleb128 0x6
 1393 0400 B7160000 		.4byte	.LASF161
 1394 0404 05       		.byte	0x5
 1395 0405 1D       		.byte	0x1d
 1396 0406 0A040000 		.4byte	0x40a
 1397 040a 05       		.uleb128 0x5
 1398 040b 01       		.byte	0x1
 1399 040c 08       		.byte	0x8
 1400 040d 3A190000 		.4byte	.LASF162
 1401 0411 06       		.uleb128 0x6
 1402 0412 63100000 		.4byte	.LASF163
 1403 0416 05       		.byte	0x5
 1404 0417 29       		.byte	0x29
 1405 0418 E6030000 		.4byte	0x3e6
 1406 041c 06       		.uleb128 0x6
 1407 041d 590C0000 		.4byte	.LASF164
 1408 0421 05       		.byte	0x5
 1409 0422 2B       		.byte	0x2b
 1410 0423 27040000 		.4byte	0x427
 1411 0427 05       		.uleb128 0x5
 1412 0428 02       		.byte	0x2
 1413 0429 07       		.byte	0x7
 1414 042a FD120000 		.4byte	.LASF165
 1415 042e 06       		.uleb128 0x6
 1416 042f AF020000 		.4byte	.LASF166
 1417 0433 05       		.byte	0x5
 1418 0434 3F       		.byte	0x3f
 1419 0435 39040000 		.4byte	0x439
 1420 0439 05       		.uleb128 0x5
 1421 043a 04       		.byte	0x4
 1422 043b 05       		.byte	0x5
 1423 043c 1A150000 		.4byte	.LASF167
 1424 0440 06       		.uleb128 0x6
 1425 0441 53190000 		.4byte	.LASF168
 1426 0445 05       		.byte	0x5
 1427 0446 41       		.byte	0x41
 1428 0447 4B040000 		.4byte	0x44b
 1429 044b 05       		.uleb128 0x5
 1430 044c 04       		.byte	0x4
 1431 044d 07       		.byte	0x7
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 75


 1432 044e 08180000 		.4byte	.LASF169
 1433 0452 05       		.uleb128 0x5
 1434 0453 08       		.byte	0x8
 1435 0454 05       		.byte	0x5
 1436 0455 970F0000 		.4byte	.LASF170
 1437 0459 05       		.uleb128 0x5
 1438 045a 08       		.byte	0x8
 1439 045b 07       		.byte	0x7
 1440 045c 5F070000 		.4byte	.LASF171
 1441 0460 07       		.uleb128 0x7
 1442 0461 04       		.byte	0x4
 1443 0462 05       		.byte	0x5
 1444 0463 696E7400 		.ascii	"int\000"
 1445 0467 05       		.uleb128 0x5
 1446 0468 04       		.byte	0x4
 1447 0469 07       		.byte	0x7
 1448 046a 1A170000 		.4byte	.LASF172
 1449 046e 06       		.uleb128 0x6
 1450 046f AB0E0000 		.4byte	.LASF173
 1451 0473 06       		.byte	0x6
 1452 0474 18       		.byte	0x18
 1453 0475 FF030000 		.4byte	0x3ff
 1454 0479 06       		.uleb128 0x6
 1455 047a 82070000 		.4byte	.LASF174
 1456 047e 06       		.byte	0x6
 1457 047f 20       		.byte	0x20
 1458 0480 11040000 		.4byte	0x411
 1459 0484 06       		.uleb128 0x6
 1460 0485 46130000 		.4byte	.LASF175
 1461 0489 06       		.byte	0x6
 1462 048a 24       		.byte	0x24
 1463 048b 1C040000 		.4byte	0x41c
 1464 048f 06       		.uleb128 0x6
 1465 0490 46180000 		.4byte	.LASF176
 1466 0494 06       		.byte	0x6
 1467 0495 2C       		.byte	0x2c
 1468 0496 2E040000 		.4byte	0x42e
 1469 049a 06       		.uleb128 0x6
 1470 049b 65060000 		.4byte	.LASF177
 1471 049f 06       		.byte	0x6
 1472 04a0 30       		.byte	0x30
 1473 04a1 40040000 		.4byte	0x440
 1474 04a5 08       		.uleb128 0x8
 1475 04a6 040E     		.2byte	0xe04
 1476 04a8 02       		.byte	0x2
 1477 04a9 9601     		.2byte	0x196
 1478 04ab 61050000 		.4byte	0x561
 1479 04af 09       		.uleb128 0x9
 1480 04b0 D8060000 		.4byte	.LASF178
 1481 04b4 02       		.byte	0x2
 1482 04b5 9801     		.2byte	0x198
 1483 04b7 7D050000 		.4byte	0x57d
 1484 04bb 00       		.byte	0
 1485 04bc 09       		.uleb128 0x9
 1486 04bd 66140000 		.4byte	.LASF179
 1487 04c1 02       		.byte	0x2
 1488 04c2 9901     		.2byte	0x199
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 76


 1489 04c4 82050000 		.4byte	0x582
 1490 04c8 20       		.byte	0x20
 1491 04c9 09       		.uleb128 0x9
 1492 04ca 3B1A0000 		.4byte	.LASF180
 1493 04ce 02       		.byte	0x2
 1494 04cf 9A01     		.2byte	0x19a
 1495 04d1 92050000 		.4byte	0x592
 1496 04d5 80       		.byte	0x80
 1497 04d6 09       		.uleb128 0x9
 1498 04d7 56070000 		.4byte	.LASF181
 1499 04db 02       		.byte	0x2
 1500 04dc 9B01     		.2byte	0x19b
 1501 04de 82050000 		.4byte	0x582
 1502 04e2 A0       		.byte	0xa0
 1503 04e3 0A       		.uleb128 0xa
 1504 04e4 F11B0000 		.4byte	.LASF182
 1505 04e8 02       		.byte	0x2
 1506 04e9 9C01     		.2byte	0x19c
 1507 04eb 97050000 		.4byte	0x597
 1508 04ef 0001     		.2byte	0x100
 1509 04f1 0A       		.uleb128 0xa
 1510 04f2 82140000 		.4byte	.LASF183
 1511 04f6 02       		.byte	0x2
 1512 04f7 9D01     		.2byte	0x19d
 1513 04f9 82050000 		.4byte	0x582
 1514 04fd 2001     		.2byte	0x120
 1515 04ff 0A       		.uleb128 0xa
 1516 0500 20120000 		.4byte	.LASF184
 1517 0504 02       		.byte	0x2
 1518 0505 9E01     		.2byte	0x19e
 1519 0507 9C050000 		.4byte	0x59c
 1520 050b 8001     		.2byte	0x180
 1521 050d 0A       		.uleb128 0xa
 1522 050e 8C140000 		.4byte	.LASF185
 1523 0512 02       		.byte	0x2
 1524 0513 9F01     		.2byte	0x19f
 1525 0515 82050000 		.4byte	0x582
 1526 0519 A001     		.2byte	0x1a0
 1527 051b 0A       		.uleb128 0xa
 1528 051c 741A0000 		.4byte	.LASF186
 1529 0520 02       		.byte	0x2
 1530 0521 A001     		.2byte	0x1a0
 1531 0523 A1050000 		.4byte	0x5a1
 1532 0527 0002     		.2byte	0x200
 1533 0529 0A       		.uleb128 0xa
 1534 052a 96140000 		.4byte	.LASF187
 1535 052e 02       		.byte	0x2
 1536 052f A101     		.2byte	0x1a1
 1537 0531 A6050000 		.4byte	0x5a6
 1538 0535 2002     		.2byte	0x220
 1539 0537 0B       		.uleb128 0xb
 1540 0538 495000   		.ascii	"IP\000"
 1541 053b 02       		.byte	0x2
 1542 053c A201     		.2byte	0x1a2
 1543 053e CB050000 		.4byte	0x5cb
 1544 0542 0003     		.2byte	0x300
 1545 0544 0A       		.uleb128 0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 77


 1546 0545 A0140000 		.4byte	.LASF188
 1547 0549 02       		.byte	0x2
 1548 054a A301     		.2byte	0x1a3
 1549 054c D0050000 		.4byte	0x5d0
 1550 0550 F003     		.2byte	0x3f0
 1551 0552 0A       		.uleb128 0xa
 1552 0553 DE130000 		.4byte	.LASF189
 1553 0557 02       		.byte	0x2
 1554 0558 A401     		.2byte	0x1a4
 1555 055a 78050000 		.4byte	0x578
 1556 055e 000E     		.2byte	0xe00
 1557 0560 00       		.byte	0
 1558 0561 0C       		.uleb128 0xc
 1559 0562 78050000 		.4byte	0x578
 1560 0566 71050000 		.4byte	0x571
 1561 056a 0D       		.uleb128 0xd
 1562 056b 71050000 		.4byte	0x571
 1563 056f 07       		.byte	0x7
 1564 0570 00       		.byte	0
 1565 0571 05       		.uleb128 0x5
 1566 0572 04       		.byte	0x4
 1567 0573 07       		.byte	0x7
 1568 0574 48140000 		.4byte	.LASF190
 1569 0578 0E       		.uleb128 0xe
 1570 0579 9A040000 		.4byte	0x49a
 1571 057d 0E       		.uleb128 0xe
 1572 057e 61050000 		.4byte	0x561
 1573 0582 0C       		.uleb128 0xc
 1574 0583 9A040000 		.4byte	0x49a
 1575 0587 92050000 		.4byte	0x592
 1576 058b 0D       		.uleb128 0xd
 1577 058c 71050000 		.4byte	0x571
 1578 0590 17       		.byte	0x17
 1579 0591 00       		.byte	0
 1580 0592 0E       		.uleb128 0xe
 1581 0593 61050000 		.4byte	0x561
 1582 0597 0E       		.uleb128 0xe
 1583 0598 61050000 		.4byte	0x561
 1584 059c 0E       		.uleb128 0xe
 1585 059d 61050000 		.4byte	0x561
 1586 05a1 0E       		.uleb128 0xe
 1587 05a2 61050000 		.4byte	0x561
 1588 05a6 0C       		.uleb128 0xc
 1589 05a7 9A040000 		.4byte	0x49a
 1590 05ab B6050000 		.4byte	0x5b6
 1591 05af 0D       		.uleb128 0xd
 1592 05b0 71050000 		.4byte	0x571
 1593 05b4 37       		.byte	0x37
 1594 05b5 00       		.byte	0
 1595 05b6 0C       		.uleb128 0xc
 1596 05b7 C6050000 		.4byte	0x5c6
 1597 05bb C6050000 		.4byte	0x5c6
 1598 05bf 0D       		.uleb128 0xd
 1599 05c0 71050000 		.4byte	0x571
 1600 05c4 EF       		.byte	0xef
 1601 05c5 00       		.byte	0
 1602 05c6 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 78


 1603 05c7 6E040000 		.4byte	0x46e
 1604 05cb 0E       		.uleb128 0xe
 1605 05cc B6050000 		.4byte	0x5b6
 1606 05d0 0C       		.uleb128 0xc
 1607 05d1 9A040000 		.4byte	0x49a
 1608 05d5 E1050000 		.4byte	0x5e1
 1609 05d9 0F       		.uleb128 0xf
 1610 05da 71050000 		.4byte	0x571
 1611 05de 8302     		.2byte	0x283
 1612 05e0 00       		.byte	0
 1613 05e1 10       		.uleb128 0x10
 1614 05e2 D6160000 		.4byte	.LASF191
 1615 05e6 02       		.byte	0x2
 1616 05e7 A501     		.2byte	0x1a5
 1617 05e9 A5040000 		.4byte	0x4a5
 1618 05ed 05       		.uleb128 0x5
 1619 05ee 08       		.byte	0x8
 1620 05ef 04       		.byte	0x4
 1621 05f0 10130000 		.4byte	.LASF192
 1622 05f4 11       		.uleb128 0x11
 1623 05f5 B8       		.byte	0xb8
 1624 05f6 07       		.byte	0x7
 1625 05f7 34       		.byte	0x34
 1626 05f8 050A0000 		.4byte	0xa05
 1627 05fc 12       		.uleb128 0x12
 1628 05fd D2020000 		.4byte	.LASF193
 1629 0601 07       		.byte	0x7
 1630 0602 37       		.byte	0x37
 1631 0603 9A040000 		.4byte	0x49a
 1632 0607 00       		.byte	0
 1633 0608 12       		.uleb128 0x12
 1634 0609 A4010000 		.4byte	.LASF194
 1635 060d 07       		.byte	0x7
 1636 060e 38       		.byte	0x38
 1637 060f 9A040000 		.4byte	0x49a
 1638 0613 04       		.byte	0x4
 1639 0614 12       		.uleb128 0x12
 1640 0615 B70D0000 		.4byte	.LASF195
 1641 0619 07       		.byte	0x7
 1642 061a 39       		.byte	0x39
 1643 061b 9A040000 		.4byte	0x49a
 1644 061f 08       		.byte	0x8
 1645 0620 12       		.uleb128 0x12
 1646 0621 04090000 		.4byte	.LASF196
 1647 0625 07       		.byte	0x7
 1648 0626 3A       		.byte	0x3a
 1649 0627 9A040000 		.4byte	0x49a
 1650 062b 0C       		.byte	0xc
 1651 062c 12       		.uleb128 0x12
 1652 062d 4F130000 		.4byte	.LASF197
 1653 0631 07       		.byte	0x7
 1654 0632 3B       		.byte	0x3b
 1655 0633 9A040000 		.4byte	0x49a
 1656 0637 10       		.byte	0x10
 1657 0638 12       		.uleb128 0x12
 1658 0639 6D100000 		.4byte	.LASF198
 1659 063d 07       		.byte	0x7
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 79


 1660 063e 3C       		.byte	0x3c
 1661 063f 9A040000 		.4byte	0x49a
 1662 0643 14       		.byte	0x14
 1663 0644 12       		.uleb128 0x12
 1664 0645 5E190000 		.4byte	.LASF199
 1665 0649 07       		.byte	0x7
 1666 064a 3D       		.byte	0x3d
 1667 064b 9A040000 		.4byte	0x49a
 1668 064f 18       		.byte	0x18
 1669 0650 12       		.uleb128 0x12
 1670 0651 2B1C0000 		.4byte	.LASF200
 1671 0655 07       		.byte	0x7
 1672 0656 3E       		.byte	0x3e
 1673 0657 9A040000 		.4byte	0x49a
 1674 065b 1C       		.byte	0x1c
 1675 065c 12       		.uleb128 0x12
 1676 065d A50F0000 		.4byte	.LASF201
 1677 0661 07       		.byte	0x7
 1678 0662 3F       		.byte	0x3f
 1679 0663 9A040000 		.4byte	0x49a
 1680 0667 20       		.byte	0x20
 1681 0668 12       		.uleb128 0x12
 1682 0669 C30F0000 		.4byte	.LASF202
 1683 066d 07       		.byte	0x7
 1684 066e 40       		.byte	0x40
 1685 066f 9A040000 		.4byte	0x49a
 1686 0673 24       		.byte	0x24
 1687 0674 12       		.uleb128 0x12
 1688 0675 40150000 		.4byte	.LASF203
 1689 0679 07       		.byte	0x7
 1690 067a 43       		.byte	0x43
 1691 067b 6E040000 		.4byte	0x46e
 1692 067f 28       		.byte	0x28
 1693 0680 12       		.uleb128 0x12
 1694 0681 0C150000 		.4byte	.LASF204
 1695 0685 07       		.byte	0x7
 1696 0686 44       		.byte	0x44
 1697 0687 6E040000 		.4byte	0x46e
 1698 068b 29       		.byte	0x29
 1699 068c 12       		.uleb128 0x12
 1700 068d 100C0000 		.4byte	.LASF205
 1701 0691 07       		.byte	0x7
 1702 0692 45       		.byte	0x45
 1703 0693 6E040000 		.4byte	0x46e
 1704 0697 2A       		.byte	0x2a
 1705 0698 12       		.uleb128 0x12
 1706 0699 B1150000 		.4byte	.LASF206
 1707 069d 07       		.byte	0x7
 1708 069e 46       		.byte	0x46
 1709 069f 6E040000 		.4byte	0x46e
 1710 06a3 2B       		.byte	0x2b
 1711 06a4 12       		.uleb128 0x12
 1712 06a5 6E150000 		.4byte	.LASF207
 1713 06a9 07       		.byte	0x7
 1714 06aa 47       		.byte	0x47
 1715 06ab 6E040000 		.4byte	0x46e
 1716 06af 2C       		.byte	0x2c
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 80


 1717 06b0 12       		.uleb128 0x12
 1718 06b1 DF170000 		.4byte	.LASF208
 1719 06b5 07       		.byte	0x7
 1720 06b6 48       		.byte	0x48
 1721 06b7 6E040000 		.4byte	0x46e
 1722 06bb 2D       		.byte	0x2d
 1723 06bc 12       		.uleb128 0x12
 1724 06bd 451D0000 		.4byte	.LASF209
 1725 06c1 07       		.byte	0x7
 1726 06c2 49       		.byte	0x49
 1727 06c3 6E040000 		.4byte	0x46e
 1728 06c7 2E       		.byte	0x2e
 1729 06c8 12       		.uleb128 0x12
 1730 06c9 EA020000 		.4byte	.LASF210
 1731 06cd 07       		.byte	0x7
 1732 06ce 4A       		.byte	0x4a
 1733 06cf 6E040000 		.4byte	0x46e
 1734 06d3 2F       		.byte	0x2f
 1735 06d4 12       		.uleb128 0x12
 1736 06d5 27170000 		.4byte	.LASF211
 1737 06d9 07       		.byte	0x7
 1738 06da 4B       		.byte	0x4b
 1739 06db 6E040000 		.4byte	0x46e
 1740 06df 30       		.byte	0x30
 1741 06e0 12       		.uleb128 0x12
 1742 06e1 67110000 		.4byte	.LASF212
 1743 06e5 07       		.byte	0x7
 1744 06e6 4E       		.byte	0x4e
 1745 06e7 6E040000 		.4byte	0x46e
 1746 06eb 31       		.byte	0x31
 1747 06ec 12       		.uleb128 0x12
 1748 06ed 581B0000 		.4byte	.LASF213
 1749 06f1 07       		.byte	0x7
 1750 06f2 4F       		.byte	0x4f
 1751 06f3 6E040000 		.4byte	0x46e
 1752 06f7 32       		.byte	0x32
 1753 06f8 12       		.uleb128 0x12
 1754 06f9 811C0000 		.4byte	.LASF214
 1755 06fd 07       		.byte	0x7
 1756 06fe 50       		.byte	0x50
 1757 06ff 6E040000 		.4byte	0x46e
 1758 0703 33       		.byte	0x33
 1759 0704 12       		.uleb128 0x12
 1760 0705 EE0C0000 		.4byte	.LASF215
 1761 0709 07       		.byte	0x7
 1762 070a 51       		.byte	0x51
 1763 070b 6E040000 		.4byte	0x46e
 1764 070f 34       		.byte	0x34
 1765 0710 12       		.uleb128 0x12
 1766 0711 B9080000 		.4byte	.LASF216
 1767 0715 07       		.byte	0x7
 1768 0716 52       		.byte	0x52
 1769 0717 79040000 		.4byte	0x479
 1770 071b 36       		.byte	0x36
 1771 071c 12       		.uleb128 0x12
 1772 071d 45040000 		.4byte	.LASF217
 1773 0721 07       		.byte	0x7
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 81


 1774 0722 53       		.byte	0x53
 1775 0723 79040000 		.4byte	0x479
 1776 0727 38       		.byte	0x38
 1777 0728 12       		.uleb128 0x12
 1778 0729 A0100000 		.4byte	.LASF218
 1779 072d 07       		.byte	0x7
 1780 072e 54       		.byte	0x54
 1781 072f 79040000 		.4byte	0x479
 1782 0733 3A       		.byte	0x3a
 1783 0734 12       		.uleb128 0x12
 1784 0735 8D080000 		.4byte	.LASF219
 1785 0739 07       		.byte	0x7
 1786 073a 55       		.byte	0x55
 1787 073b 6E040000 		.4byte	0x46e
 1788 073f 3C       		.byte	0x3c
 1789 0740 12       		.uleb128 0x12
 1790 0741 340A0000 		.4byte	.LASF220
 1791 0745 07       		.byte	0x7
 1792 0746 56       		.byte	0x56
 1793 0747 6E040000 		.4byte	0x46e
 1794 074b 3D       		.byte	0x3d
 1795 074c 12       		.uleb128 0x12
 1796 074d E3130000 		.4byte	.LASF221
 1797 0751 07       		.byte	0x7
 1798 0752 57       		.byte	0x57
 1799 0753 6E040000 		.4byte	0x46e
 1800 0757 3E       		.byte	0x3e
 1801 0758 12       		.uleb128 0x12
 1802 0759 6C090000 		.4byte	.LASF222
 1803 075d 07       		.byte	0x7
 1804 075e 58       		.byte	0x58
 1805 075f 6E040000 		.4byte	0x46e
 1806 0763 3F       		.byte	0x3f
 1807 0764 12       		.uleb128 0x12
 1808 0765 34020000 		.4byte	.LASF223
 1809 0769 07       		.byte	0x7
 1810 076a 59       		.byte	0x59
 1811 076b 6E040000 		.4byte	0x46e
 1812 076f 40       		.byte	0x40
 1813 0770 12       		.uleb128 0x12
 1814 0771 B8110000 		.4byte	.LASF224
 1815 0775 07       		.byte	0x7
 1816 0776 5A       		.byte	0x5a
 1817 0777 6E040000 		.4byte	0x46e
 1818 077b 41       		.byte	0x41
 1819 077c 12       		.uleb128 0x12
 1820 077d 35070000 		.4byte	.LASF225
 1821 0781 07       		.byte	0x7
 1822 0782 5B       		.byte	0x5b
 1823 0783 6E040000 		.4byte	0x46e
 1824 0787 42       		.byte	0x42
 1825 0788 12       		.uleb128 0x12
 1826 0789 300C0000 		.4byte	.LASF226
 1827 078d 07       		.byte	0x7
 1828 078e 5C       		.byte	0x5c
 1829 078f 6E040000 		.4byte	0x46e
 1830 0793 43       		.byte	0x43
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 82


 1831 0794 12       		.uleb128 0x12
 1832 0795 C00D0000 		.4byte	.LASF227
 1833 0799 07       		.byte	0x7
 1834 079a 5D       		.byte	0x5d
 1835 079b 6E040000 		.4byte	0x46e
 1836 079f 44       		.byte	0x44
 1837 07a0 12       		.uleb128 0x12
 1838 07a1 BF150000 		.4byte	.LASF228
 1839 07a5 07       		.byte	0x7
 1840 07a6 5E       		.byte	0x5e
 1841 07a7 9A040000 		.4byte	0x49a
 1842 07ab 48       		.byte	0x48
 1843 07ac 12       		.uleb128 0x12
 1844 07ad 0C040000 		.4byte	.LASF229
 1845 07b1 07       		.byte	0x7
 1846 07b2 5F       		.byte	0x5f
 1847 07b3 9A040000 		.4byte	0x49a
 1848 07b7 4C       		.byte	0x4c
 1849 07b8 12       		.uleb128 0x12
 1850 07b9 B91A0000 		.4byte	.LASF230
 1851 07bd 07       		.byte	0x7
 1852 07be 60       		.byte	0x60
 1853 07bf 6E040000 		.4byte	0x46e
 1854 07c3 50       		.byte	0x50
 1855 07c4 12       		.uleb128 0x12
 1856 07c5 9C0A0000 		.4byte	.LASF231
 1857 07c9 07       		.byte	0x7
 1858 07ca 61       		.byte	0x61
 1859 07cb 6E040000 		.4byte	0x46e
 1860 07cf 51       		.byte	0x51
 1861 07d0 12       		.uleb128 0x12
 1862 07d1 FD070000 		.4byte	.LASF232
 1863 07d5 07       		.byte	0x7
 1864 07d6 62       		.byte	0x62
 1865 07d7 6E040000 		.4byte	0x46e
 1866 07db 52       		.byte	0x52
 1867 07dc 12       		.uleb128 0x12
 1868 07dd AC120000 		.4byte	.LASF233
 1869 07e1 07       		.byte	0x7
 1870 07e2 63       		.byte	0x63
 1871 07e3 6E040000 		.4byte	0x46e
 1872 07e7 53       		.byte	0x53
 1873 07e8 12       		.uleb128 0x12
 1874 07e9 FE190000 		.4byte	.LASF234
 1875 07ed 07       		.byte	0x7
 1876 07ee 64       		.byte	0x64
 1877 07ef 6E040000 		.4byte	0x46e
 1878 07f3 54       		.byte	0x54
 1879 07f4 12       		.uleb128 0x12
 1880 07f5 F70A0000 		.4byte	.LASF235
 1881 07f9 07       		.byte	0x7
 1882 07fa 65       		.byte	0x65
 1883 07fb 6E040000 		.4byte	0x46e
 1884 07ff 55       		.byte	0x55
 1885 0800 12       		.uleb128 0x12
 1886 0801 63180000 		.4byte	.LASF236
 1887 0805 07       		.byte	0x7
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 83


 1888 0806 66       		.byte	0x66
 1889 0807 6E040000 		.4byte	0x46e
 1890 080b 56       		.byte	0x56
 1891 080c 12       		.uleb128 0x12
 1892 080d 341C0000 		.4byte	.LASF237
 1893 0811 07       		.byte	0x7
 1894 0812 67       		.byte	0x67
 1895 0813 6E040000 		.4byte	0x46e
 1896 0817 57       		.byte	0x57
 1897 0818 12       		.uleb128 0x12
 1898 0819 160A0000 		.4byte	.LASF238
 1899 081d 07       		.byte	0x7
 1900 081e 68       		.byte	0x68
 1901 081f 6E040000 		.4byte	0x46e
 1902 0823 58       		.byte	0x58
 1903 0824 12       		.uleb128 0x12
 1904 0825 B41C0000 		.4byte	.LASF239
 1905 0829 07       		.byte	0x7
 1906 082a 69       		.byte	0x69
 1907 082b 6E040000 		.4byte	0x46e
 1908 082f 59       		.byte	0x59
 1909 0830 12       		.uleb128 0x12
 1910 0831 4D1B0000 		.4byte	.LASF240
 1911 0835 07       		.byte	0x7
 1912 0836 6E       		.byte	0x6e
 1913 0837 84040000 		.4byte	0x484
 1914 083b 5A       		.byte	0x5a
 1915 083c 12       		.uleb128 0x12
 1916 083d C4010000 		.4byte	.LASF241
 1917 0841 07       		.byte	0x7
 1918 0842 6F       		.byte	0x6f
 1919 0843 84040000 		.4byte	0x484
 1920 0847 5C       		.byte	0x5c
 1921 0848 12       		.uleb128 0x12
 1922 0849 AD0F0000 		.4byte	.LASF242
 1923 084d 07       		.byte	0x7
 1924 084e 70       		.byte	0x70
 1925 084f 6E040000 		.4byte	0x46e
 1926 0853 5E       		.byte	0x5e
 1927 0854 12       		.uleb128 0x12
 1928 0855 821B0000 		.4byte	.LASF243
 1929 0859 07       		.byte	0x7
 1930 085a 71       		.byte	0x71
 1931 085b 6E040000 		.4byte	0x46e
 1932 085f 5F       		.byte	0x5f
 1933 0860 12       		.uleb128 0x12
 1934 0861 480C0000 		.4byte	.LASF244
 1935 0865 07       		.byte	0x7
 1936 0866 72       		.byte	0x72
 1937 0867 6E040000 		.4byte	0x46e
 1938 086b 60       		.byte	0x60
 1939 086c 12       		.uleb128 0x12
 1940 086d 940E0000 		.4byte	.LASF245
 1941 0871 07       		.byte	0x7
 1942 0872 73       		.byte	0x73
 1943 0873 9A040000 		.4byte	0x49a
 1944 0877 64       		.byte	0x64
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 84


 1945 0878 12       		.uleb128 0x12
 1946 0879 7C1D0000 		.4byte	.LASF246
 1947 087d 07       		.byte	0x7
 1948 087e 76       		.byte	0x76
 1949 087f 84040000 		.4byte	0x484
 1950 0883 68       		.byte	0x68
 1951 0884 12       		.uleb128 0x12
 1952 0885 60130000 		.4byte	.LASF247
 1953 0889 07       		.byte	0x7
 1954 088a 77       		.byte	0x77
 1955 088b 84040000 		.4byte	0x484
 1956 088f 6A       		.byte	0x6a
 1957 0890 12       		.uleb128 0x12
 1958 0891 91100000 		.4byte	.LASF248
 1959 0895 07       		.byte	0x7
 1960 0896 78       		.byte	0x78
 1961 0897 84040000 		.4byte	0x484
 1962 089b 6C       		.byte	0x6c
 1963 089c 12       		.uleb128 0x12
 1964 089d C9030000 		.4byte	.LASF249
 1965 08a1 07       		.byte	0x7
 1966 08a2 79       		.byte	0x79
 1967 08a3 84040000 		.4byte	0x484
 1968 08a7 6E       		.byte	0x6e
 1969 08a8 12       		.uleb128 0x12
 1970 08a9 E60E0000 		.4byte	.LASF250
 1971 08ad 07       		.byte	0x7
 1972 08ae 7B       		.byte	0x7b
 1973 08af 6E040000 		.4byte	0x46e
 1974 08b3 70       		.byte	0x70
 1975 08b4 12       		.uleb128 0x12
 1976 08b5 8D050000 		.4byte	.LASF251
 1977 08b9 07       		.byte	0x7
 1978 08ba 7C       		.byte	0x7c
 1979 08bb 6E040000 		.4byte	0x46e
 1980 08bf 71       		.byte	0x71
 1981 08c0 12       		.uleb128 0x12
 1982 08c1 F6030000 		.4byte	.LASF252
 1983 08c5 07       		.byte	0x7
 1984 08c6 7D       		.byte	0x7d
 1985 08c7 6E040000 		.4byte	0x46e
 1986 08cb 72       		.byte	0x72
 1987 08cc 12       		.uleb128 0x12
 1988 08cd 41020000 		.4byte	.LASF253
 1989 08d1 07       		.byte	0x7
 1990 08d2 7E       		.byte	0x7e
 1991 08d3 6E040000 		.4byte	0x46e
 1992 08d7 73       		.byte	0x73
 1993 08d8 12       		.uleb128 0x12
 1994 08d9 70140000 		.4byte	.LASF254
 1995 08dd 07       		.byte	0x7
 1996 08de 80       		.byte	0x80
 1997 08df 84040000 		.4byte	0x484
 1998 08e3 74       		.byte	0x74
 1999 08e4 12       		.uleb128 0x12
 2000 08e5 BE120000 		.4byte	.LASF255
 2001 08e9 07       		.byte	0x7
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 85


 2002 08ea 81       		.byte	0x81
 2003 08eb 84040000 		.4byte	0x484
 2004 08ef 76       		.byte	0x76
 2005 08f0 12       		.uleb128 0x12
 2006 08f1 3B0F0000 		.4byte	.LASF256
 2007 08f5 07       		.byte	0x7
 2008 08f6 82       		.byte	0x82
 2009 08f7 84040000 		.4byte	0x484
 2010 08fb 78       		.byte	0x78
 2011 08fc 12       		.uleb128 0x12
 2012 08fd 64080000 		.4byte	.LASF257
 2013 0901 07       		.byte	0x7
 2014 0902 83       		.byte	0x83
 2015 0903 84040000 		.4byte	0x484
 2016 0907 7A       		.byte	0x7a
 2017 0908 12       		.uleb128 0x12
 2018 0909 260F0000 		.4byte	.LASF258
 2019 090d 07       		.byte	0x7
 2020 090e 86       		.byte	0x86
 2021 090f 6E040000 		.4byte	0x46e
 2022 0913 7C       		.byte	0x7c
 2023 0914 12       		.uleb128 0x12
 2024 0915 CA1A0000 		.4byte	.LASF259
 2025 0919 07       		.byte	0x7
 2026 091a 87       		.byte	0x87
 2027 091b 6E040000 		.4byte	0x46e
 2028 091f 7D       		.byte	0x7d
 2029 0920 12       		.uleb128 0x12
 2030 0921 9A070000 		.4byte	.LASF260
 2031 0925 07       		.byte	0x7
 2032 0926 88       		.byte	0x88
 2033 0927 6E040000 		.4byte	0x46e
 2034 092b 7E       		.byte	0x7e
 2035 092c 12       		.uleb128 0x12
 2036 092d C4060000 		.4byte	.LASF261
 2037 0931 07       		.byte	0x7
 2038 0932 89       		.byte	0x89
 2039 0933 6E040000 		.4byte	0x46e
 2040 0937 7F       		.byte	0x7f
 2041 0938 12       		.uleb128 0x12
 2042 0939 79080000 		.4byte	.LASF262
 2043 093d 07       		.byte	0x7
 2044 093e 8A       		.byte	0x8a
 2045 093f 6E040000 		.4byte	0x46e
 2046 0943 80       		.byte	0x80
 2047 0944 12       		.uleb128 0x12
 2048 0945 D0000000 		.4byte	.LASF263
 2049 0949 07       		.byte	0x7
 2050 094a 8D       		.byte	0x8d
 2051 094b 9A040000 		.4byte	0x49a
 2052 094f 84       		.byte	0x84
 2053 0950 12       		.uleb128 0x12
 2054 0951 33170000 		.4byte	.LASF264
 2055 0955 07       		.byte	0x7
 2056 0956 8E       		.byte	0x8e
 2057 0957 9A040000 		.4byte	0x49a
 2058 095b 88       		.byte	0x88
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 86


 2059 095c 12       		.uleb128 0x12
 2060 095d 57090000 		.4byte	.LASF265
 2061 0961 07       		.byte	0x7
 2062 0962 8F       		.byte	0x8f
 2063 0963 9A040000 		.4byte	0x49a
 2064 0967 8C       		.byte	0x8c
 2065 0968 12       		.uleb128 0x12
 2066 0969 A7180000 		.4byte	.LASF266
 2067 096d 07       		.byte	0x7
 2068 096e 90       		.byte	0x90
 2069 096f 9A040000 		.4byte	0x49a
 2070 0973 90       		.byte	0x90
 2071 0974 12       		.uleb128 0x12
 2072 0975 A2160000 		.4byte	.LASF267
 2073 0979 07       		.byte	0x7
 2074 097a 91       		.byte	0x91
 2075 097b 9A040000 		.4byte	0x49a
 2076 097f 94       		.byte	0x94
 2077 0980 12       		.uleb128 0x12
 2078 0981 A2050000 		.4byte	.LASF268
 2079 0985 07       		.byte	0x7
 2080 0986 92       		.byte	0x92
 2081 0987 9A040000 		.4byte	0x49a
 2082 098b 98       		.byte	0x98
 2083 098c 12       		.uleb128 0x12
 2084 098d 98170000 		.4byte	.LASF269
 2085 0991 07       		.byte	0x7
 2086 0992 93       		.byte	0x93
 2087 0993 9A040000 		.4byte	0x49a
 2088 0997 9C       		.byte	0x9c
 2089 0998 12       		.uleb128 0x12
 2090 0999 1A0C0000 		.4byte	.LASF270
 2091 099d 07       		.byte	0x7
 2092 099e 94       		.byte	0x94
 2093 099f 9A040000 		.4byte	0x49a
 2094 09a3 A0       		.byte	0xa0
 2095 09a4 12       		.uleb128 0x12
 2096 09a5 AF010000 		.4byte	.LASF271
 2097 09a9 07       		.byte	0x7
 2098 09aa 95       		.byte	0x95
 2099 09ab 84040000 		.4byte	0x484
 2100 09af A4       		.byte	0xa4
 2101 09b0 12       		.uleb128 0x12
 2102 09b1 51140000 		.4byte	.LASF272
 2103 09b5 07       		.byte	0x7
 2104 09b6 96       		.byte	0x96
 2105 09b7 84040000 		.4byte	0x484
 2106 09bb A6       		.byte	0xa6
 2107 09bc 12       		.uleb128 0x12
 2108 09bd 34180000 		.4byte	.LASF273
 2109 09c1 07       		.byte	0x7
 2110 09c2 97       		.byte	0x97
 2111 09c3 84040000 		.4byte	0x484
 2112 09c7 A8       		.byte	0xa8
 2113 09c8 12       		.uleb128 0x12
 2114 09c9 890F0000 		.4byte	.LASF274
 2115 09cd 07       		.byte	0x7
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 87


 2116 09ce 98       		.byte	0x98
 2117 09cf 84040000 		.4byte	0x484
 2118 09d3 AA       		.byte	0xaa
 2119 09d4 12       		.uleb128 0x12
 2120 09d5 1A040000 		.4byte	.LASF275
 2121 09d9 07       		.byte	0x7
 2122 09da 99       		.byte	0x99
 2123 09db 84040000 		.4byte	0x484
 2124 09df AC       		.byte	0xac
 2125 09e0 12       		.uleb128 0x12
 2126 09e1 F5110000 		.4byte	.LASF276
 2127 09e5 07       		.byte	0x7
 2128 09e6 9A       		.byte	0x9a
 2129 09e7 84040000 		.4byte	0x484
 2130 09eb AE       		.byte	0xae
 2131 09ec 12       		.uleb128 0x12
 2132 09ed 28040000 		.4byte	.LASF277
 2133 09f1 07       		.byte	0x7
 2134 09f2 9D       		.byte	0x9d
 2135 09f3 84040000 		.4byte	0x484
 2136 09f7 B0       		.byte	0xb0
 2137 09f8 12       		.uleb128 0x12
 2138 09f9 67190000 		.4byte	.LASF278
 2139 09fd 07       		.byte	0x7
 2140 09fe 9E       		.byte	0x9e
 2141 09ff 9A040000 		.4byte	0x49a
 2142 0a03 B4       		.byte	0xb4
 2143 0a04 00       		.byte	0
 2144 0a05 06       		.uleb128 0x6
 2145 0a06 C51B0000 		.4byte	.LASF279
 2146 0a0a 07       		.byte	0x7
 2147 0a0b 9F       		.byte	0x9f
 2148 0a0c F4050000 		.4byte	0x5f4
 2149 0a10 05       		.uleb128 0x5
 2150 0a11 01       		.byte	0x1
 2151 0a12 08       		.byte	0x8
 2152 0a13 450D0000 		.4byte	.LASF280
 2153 0a17 10       		.uleb128 0x10
 2154 0a18 33090000 		.4byte	.LASF281
 2155 0a1c 08       		.byte	0x8
 2156 0a1d F701     		.2byte	0x1f7
 2157 0a1f 230A0000 		.4byte	0xa23
 2158 0a23 05       		.uleb128 0x5
 2159 0a24 04       		.byte	0x4
 2160 0a25 04       		.byte	0x4
 2161 0a26 40180000 		.4byte	.LASF282
 2162 0a2a 05       		.uleb128 0x5
 2163 0a2b 08       		.byte	0x8
 2164 0a2c 04       		.byte	0x4
 2165 0a2d C20A0000 		.4byte	.LASF283
 2166 0a31 10       		.uleb128 0x10
 2167 0a32 181C0000 		.4byte	.LASF284
 2168 0a36 08       		.byte	0x8
 2169 0a37 EA03     		.2byte	0x3ea
 2170 0a39 6E040000 		.4byte	0x46e
 2171 0a3d 10       		.uleb128 0x10
 2172 0a3e 5C0E0000 		.4byte	.LASF285
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 88


 2173 0a42 08       		.byte	0x8
 2174 0a43 F003     		.2byte	0x3f0
 2175 0a45 230A0000 		.4byte	0xa23
 2176 0a49 13       		.uleb128 0x13
 2177 0a4a 08       		.byte	0x8
 2178 0a4b 09       		.byte	0x9
 2179 0a4c 2D01     		.2byte	0x12d
 2180 0a4e 6D0A0000 		.4byte	0xa6d
 2181 0a52 09       		.uleb128 0x9
 2182 0a53 A11D0000 		.4byte	.LASF286
 2183 0a57 09       		.byte	0x9
 2184 0a58 2E01     		.2byte	0x12e
 2185 0a5a ED030000 		.4byte	0x3ed
 2186 0a5e 00       		.byte	0
 2187 0a5f 09       		.uleb128 0x9
 2188 0a60 AE170000 		.4byte	.LASF287
 2189 0a64 09       		.byte	0x9
 2190 0a65 3201     		.2byte	0x132
 2191 0a67 9A040000 		.4byte	0x49a
 2192 0a6b 04       		.byte	0x4
 2193 0a6c 00       		.byte	0
 2194 0a6d 10       		.uleb128 0x10
 2195 0a6e 16000000 		.4byte	.LASF288
 2196 0a72 09       		.byte	0x9
 2197 0a73 3301     		.2byte	0x133
 2198 0a75 490A0000 		.4byte	0xa49
 2199 0a79 14       		.uleb128 0x14
 2200 0a7a 04       		.byte	0x4
 2201 0a7b 05       		.uleb128 0x5
 2202 0a7c 01       		.byte	0x1
 2203 0a7d 02       		.byte	0x2
 2204 0a7e 420C0000 		.4byte	.LASF289
 2205 0a82 15       		.uleb128 0x15
 2206 0a83 01       		.byte	0x1
 2207 0a84 0A040000 		.4byte	0x40a
 2208 0a88 0A       		.byte	0xa
 2209 0a89 2402     		.2byte	0x224
 2210 0a8b 9C0A0000 		.4byte	0xa9c
 2211 0a8f 04       		.uleb128 0x4
 2212 0a90 75030000 		.4byte	.LASF290
 2213 0a94 00       		.byte	0
 2214 0a95 04       		.uleb128 0x4
 2215 0a96 36040000 		.4byte	.LASF291
 2216 0a9a 01       		.byte	0x1
 2217 0a9b 00       		.byte	0
 2218 0a9c 10       		.uleb128 0x10
 2219 0a9d E6190000 		.4byte	.LASF292
 2220 0aa1 0A       		.byte	0xa
 2221 0aa2 2702     		.2byte	0x227
 2222 0aa4 820A0000 		.4byte	0xa82
 2223 0aa8 10       		.uleb128 0x10
 2224 0aa9 F9010000 		.4byte	.LASF293
 2225 0aad 0A       		.byte	0xa
 2226 0aae 3902     		.2byte	0x239
 2227 0ab0 B40A0000 		.4byte	0xab4
 2228 0ab4 16       		.uleb128 0x16
 2229 0ab5 04       		.byte	0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 89


 2230 0ab6 BA0A0000 		.4byte	0xaba
 2231 0aba 17       		.uleb128 0x17
 2232 0abb C50A0000 		.4byte	0xac5
 2233 0abf 18       		.uleb128 0x18
 2234 0ac0 9A040000 		.4byte	0x49a
 2235 0ac4 00       		.byte	0
 2236 0ac5 10       		.uleb128 0x10
 2237 0ac6 6A040000 		.4byte	.LASF294
 2238 0aca 0A       		.byte	0xa
 2239 0acb 4402     		.2byte	0x244
 2240 0acd D10A0000 		.4byte	0xad1
 2241 0ad1 16       		.uleb128 0x16
 2242 0ad2 04       		.byte	0x4
 2243 0ad3 D70A0000 		.4byte	0xad7
 2244 0ad7 19       		.uleb128 0x19
 2245 0ad8 9C0A0000 		.4byte	0xa9c
 2246 0adc E60A0000 		.4byte	0xae6
 2247 0ae0 18       		.uleb128 0x18
 2248 0ae1 9A040000 		.4byte	0x49a
 2249 0ae5 00       		.byte	0
 2250 0ae6 1A       		.uleb128 0x1a
 2251 0ae7 62050000 		.4byte	.LASF318
 2252 0aeb 4C       		.byte	0x4c
 2253 0aec 0A       		.byte	0xa
 2254 0aed C302     		.2byte	0x2c3
 2255 0aef 050C0000 		.4byte	0xc05
 2256 0af3 09       		.uleb128 0x9
 2257 0af4 0B0B0000 		.4byte	.LASF295
 2258 0af8 0A       		.byte	0xa
 2259 0af9 C602     		.2byte	0x2c6
 2260 0afb 7B0A0000 		.4byte	0xa7b
 2261 0aff 00       		.byte	0
 2262 0b00 09       		.uleb128 0x9
 2263 0b01 3C100000 		.4byte	.LASF296
 2264 0b05 0A       		.byte	0xa
 2265 0b06 C702     		.2byte	0x2c7
 2266 0b08 7B0A0000 		.4byte	0xa7b
 2267 0b0c 01       		.byte	0x1
 2268 0b0d 09       		.uleb128 0x9
 2269 0b0e 4A1A0000 		.4byte	.LASF297
 2270 0b12 0A       		.byte	0xa
 2271 0b13 C902     		.2byte	0x2c9
 2272 0b15 78050000 		.4byte	0x578
 2273 0b19 04       		.byte	0x4
 2274 0b1a 09       		.uleb128 0x9
 2275 0b1b 03010000 		.4byte	.LASF298
 2276 0b1f 0A       		.byte	0xa
 2277 0b20 CB02     		.2byte	0x2cb
 2278 0b22 78050000 		.4byte	0x578
 2279 0b26 08       		.byte	0x8
 2280 0b27 09       		.uleb128 0x9
 2281 0b28 03120000 		.4byte	.LASF299
 2282 0b2c 0A       		.byte	0xa
 2283 0b2d CC02     		.2byte	0x2cc
 2284 0b2f 7B0A0000 		.4byte	0xa7b
 2285 0b33 0C       		.byte	0xc
 2286 0b34 09       		.uleb128 0x9
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 90


 2287 0b35 77100000 		.4byte	.LASF300
 2288 0b39 0A       		.byte	0xa
 2289 0b3a CD02     		.2byte	0x2cd
 2290 0b3c 7B0A0000 		.4byte	0xa7b
 2291 0b40 0D       		.byte	0xd
 2292 0b41 09       		.uleb128 0x9
 2293 0b42 72020000 		.4byte	.LASF301
 2294 0b46 0A       		.byte	0xa
 2295 0b47 CF02     		.2byte	0x2cf
 2296 0b49 050C0000 		.4byte	0xc05
 2297 0b4d 10       		.byte	0x10
 2298 0b4e 09       		.uleb128 0x9
 2299 0b4f D10D0000 		.4byte	.LASF302
 2300 0b53 0A       		.byte	0xa
 2301 0b54 D002     		.2byte	0x2d0
 2302 0b56 9A040000 		.4byte	0x49a
 2303 0b5a 14       		.byte	0x14
 2304 0b5b 09       		.uleb128 0x9
 2305 0b5c 3F0A0000 		.4byte	.LASF303
 2306 0b60 0A       		.byte	0xa
 2307 0b61 D102     		.2byte	0x2d1
 2308 0b63 78050000 		.4byte	0x578
 2309 0b67 18       		.byte	0x18
 2310 0b68 09       		.uleb128 0x9
 2311 0b69 B90C0000 		.4byte	.LASF304
 2312 0b6d 0A       		.byte	0xa
 2313 0b6e D202     		.2byte	0x2d2
 2314 0b70 78050000 		.4byte	0x578
 2315 0b74 1C       		.byte	0x1c
 2316 0b75 09       		.uleb128 0x9
 2317 0b76 A91D0000 		.4byte	.LASF305
 2318 0b7a 0A       		.byte	0xa
 2319 0b7b D402     		.2byte	0x2d4
 2320 0b7d 78050000 		.4byte	0x578
 2321 0b81 20       		.byte	0x20
 2322 0b82 09       		.uleb128 0x9
 2323 0b83 6C1D0000 		.4byte	.LASF306
 2324 0b87 0A       		.byte	0xa
 2325 0b88 D502     		.2byte	0x2d5
 2326 0b8a 0B0C0000 		.4byte	0xc0b
 2327 0b8e 24       		.byte	0x24
 2328 0b8f 09       		.uleb128 0x9
 2329 0b90 15060000 		.4byte	.LASF307
 2330 0b94 0A       		.byte	0xa
 2331 0b95 D702     		.2byte	0x2d7
 2332 0b97 050C0000 		.4byte	0xc05
 2333 0b9b 28       		.byte	0x28
 2334 0b9c 09       		.uleb128 0x9
 2335 0b9d 0C090000 		.4byte	.LASF308
 2336 0ba1 0A       		.byte	0xa
 2337 0ba2 D802     		.2byte	0x2d8
 2338 0ba4 9A040000 		.4byte	0x49a
 2339 0ba8 2C       		.byte	0x2c
 2340 0ba9 09       		.uleb128 0x9
 2341 0baa 54060000 		.4byte	.LASF309
 2342 0bae 0A       		.byte	0xa
 2343 0baf D902     		.2byte	0x2d9
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 91


 2344 0bb1 78050000 		.4byte	0x578
 2345 0bb5 30       		.byte	0x30
 2346 0bb6 09       		.uleb128 0x9
 2347 0bb7 D50E0000 		.4byte	.LASF310
 2348 0bbb 0A       		.byte	0xa
 2349 0bbc DA02     		.2byte	0x2da
 2350 0bbe 78050000 		.4byte	0x578
 2351 0bc2 34       		.byte	0x34
 2352 0bc3 09       		.uleb128 0x9
 2353 0bc4 DC020000 		.4byte	.LASF311
 2354 0bc8 0A       		.byte	0xa
 2355 0bc9 DC02     		.2byte	0x2dc
 2356 0bcb 050C0000 		.4byte	0xc05
 2357 0bcf 38       		.byte	0x38
 2358 0bd0 09       		.uleb128 0x9
 2359 0bd1 D1120000 		.4byte	.LASF312
 2360 0bd5 0A       		.byte	0xa
 2361 0bd6 DD02     		.2byte	0x2dd
 2362 0bd8 9A040000 		.4byte	0x49a
 2363 0bdc 3C       		.byte	0x3c
 2364 0bdd 09       		.uleb128 0x9
 2365 0bde C8110000 		.4byte	.LASF313
 2366 0be2 0A       		.byte	0xa
 2367 0be3 DE02     		.2byte	0x2de
 2368 0be5 78050000 		.4byte	0x578
 2369 0be9 40       		.byte	0x40
 2370 0bea 09       		.uleb128 0x9
 2371 0beb AE0A0000 		.4byte	.LASF314
 2372 0bef 0A       		.byte	0xa
 2373 0bf0 E402     		.2byte	0x2e4
 2374 0bf2 A80A0000 		.4byte	0xaa8
 2375 0bf6 44       		.byte	0x44
 2376 0bf7 09       		.uleb128 0x9
 2377 0bf8 51030000 		.4byte	.LASF315
 2378 0bfc 0A       		.byte	0xa
 2379 0bfd EB02     		.2byte	0x2eb
 2380 0bff C50A0000 		.4byte	0xac5
 2381 0c03 48       		.byte	0x48
 2382 0c04 00       		.byte	0
 2383 0c05 16       		.uleb128 0x16
 2384 0c06 04       		.byte	0x4
 2385 0c07 6E040000 		.4byte	0x46e
 2386 0c0b 0E       		.uleb128 0xe
 2387 0c0c 7B0A0000 		.4byte	0xa7b
 2388 0c10 10       		.uleb128 0x10
 2389 0c11 8D1C0000 		.4byte	.LASF316
 2390 0c15 0A       		.byte	0xa
 2391 0c16 EE02     		.2byte	0x2ee
 2392 0c18 E60A0000 		.4byte	0xae6
 2393 0c1c 10       		.uleb128 0x10
 2394 0c1d 53000000 		.4byte	.LASF317
 2395 0c21 0B       		.byte	0xb
 2396 0c22 F201     		.2byte	0x1f2
 2397 0c24 B40A0000 		.4byte	0xab4
 2398 0c28 1A       		.uleb128 0x1a
 2399 0c29 65170000 		.4byte	.LASF319
 2400 0c2d 24       		.byte	0x24
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 92


 2401 0c2e 0B       		.byte	0xb
 2402 0c2f 7402     		.2byte	0x274
 2403 0c31 AB0C0000 		.4byte	0xcab
 2404 0c35 09       		.uleb128 0x9
 2405 0c36 B30E0000 		.4byte	.LASF320
 2406 0c3a 0B       		.byte	0xb
 2407 0c3b 7702     		.2byte	0x277
 2408 0c3d 78050000 		.4byte	0x578
 2409 0c41 00       		.byte	0
 2410 0c42 09       		.uleb128 0x9
 2411 0c43 F5090000 		.4byte	.LASF321
 2412 0c47 0B       		.byte	0xb
 2413 0c48 7902     		.2byte	0x279
 2414 0c4a 790A0000 		.4byte	0xa79
 2415 0c4e 04       		.byte	0x4
 2416 0c4f 09       		.uleb128 0x9
 2417 0c50 8E030000 		.4byte	.LASF322
 2418 0c54 0B       		.byte	0xb
 2419 0c55 7A02     		.2byte	0x27a
 2420 0c57 9A040000 		.4byte	0x49a
 2421 0c5b 08       		.byte	0x8
 2422 0c5c 09       		.uleb128 0x9
 2423 0c5d E1080000 		.4byte	.LASF323
 2424 0c61 0B       		.byte	0xb
 2425 0c62 7B02     		.2byte	0x27b
 2426 0c64 78050000 		.4byte	0x578
 2427 0c68 0C       		.byte	0xc
 2428 0c69 09       		.uleb128 0x9
 2429 0c6a 9B120000 		.4byte	.LASF324
 2430 0c6e 0B       		.byte	0xb
 2431 0c6f 7D02     		.2byte	0x27d
 2432 0c71 790A0000 		.4byte	0xa79
 2433 0c75 10       		.byte	0x10
 2434 0c76 09       		.uleb128 0x9
 2435 0c77 5D110000 		.4byte	.LASF325
 2436 0c7b 0B       		.byte	0xb
 2437 0c7c 7E02     		.2byte	0x27e
 2438 0c7e 9A040000 		.4byte	0x49a
 2439 0c82 14       		.byte	0x14
 2440 0c83 09       		.uleb128 0x9
 2441 0c84 7F020000 		.4byte	.LASF326
 2442 0c88 0B       		.byte	0xb
 2443 0c89 7F02     		.2byte	0x27f
 2444 0c8b 78050000 		.4byte	0x578
 2445 0c8f 18       		.byte	0x18
 2446 0c90 09       		.uleb128 0x9
 2447 0c91 AE0A0000 		.4byte	.LASF314
 2448 0c95 0B       		.byte	0xb
 2449 0c96 8502     		.2byte	0x285
 2450 0c98 1C0C0000 		.4byte	0xc1c
 2451 0c9c 1C       		.byte	0x1c
 2452 0c9d 09       		.uleb128 0x9
 2453 0c9e 091C0000 		.4byte	.LASF327
 2454 0ca2 0B       		.byte	0xb
 2455 0ca3 8802     		.2byte	0x288
 2456 0ca5 9A040000 		.4byte	0x49a
 2457 0ca9 20       		.byte	0x20
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 93


 2458 0caa 00       		.byte	0
 2459 0cab 10       		.uleb128 0x10
 2460 0cac B5100000 		.4byte	.LASF328
 2461 0cb0 0B       		.byte	0xb
 2462 0cb1 8B02     		.2byte	0x28b
 2463 0cb3 280C0000 		.4byte	0xc28
 2464 0cb7 1B       		.uleb128 0x1b
 2465 0cb8 661B0000 		.4byte	.LASF329
 2466 0cbc 4C       		.byte	0x4c
 2467 0cbd 0C       		.byte	0xc
 2468 0cbe 2F       		.byte	0x2f
 2469 0cbf A80D0000 		.4byte	0xda8
 2470 0cc3 12       		.uleb128 0x12
 2471 0cc4 2E1B0000 		.4byte	.LASF330
 2472 0cc8 0C       		.byte	0xc
 2473 0cc9 31       		.byte	0x31
 2474 0cca 9A040000 		.4byte	0x49a
 2475 0cce 00       		.byte	0
 2476 0ccf 12       		.uleb128 0x12
 2477 0cd0 030E0000 		.4byte	.LASF331
 2478 0cd4 0C       		.byte	0xc
 2479 0cd5 33       		.byte	0x33
 2480 0cd6 9A040000 		.4byte	0x49a
 2481 0cda 04       		.byte	0x4
 2482 0cdb 12       		.uleb128 0x12
 2483 0cdc 58130000 		.4byte	.LASF332
 2484 0ce0 0C       		.byte	0xc
 2485 0ce1 34       		.byte	0x34
 2486 0ce2 9A040000 		.4byte	0x49a
 2487 0ce6 08       		.byte	0x8
 2488 0ce7 12       		.uleb128 0x12
 2489 0ce8 E6150000 		.4byte	.LASF333
 2490 0cec 0C       		.byte	0xc
 2491 0ced 35       		.byte	0x35
 2492 0cee 9A040000 		.4byte	0x49a
 2493 0cf2 0C       		.byte	0xc
 2494 0cf3 12       		.uleb128 0x12
 2495 0cf4 6E060000 		.4byte	.LASF334
 2496 0cf8 0C       		.byte	0xc
 2497 0cf9 37       		.byte	0x37
 2498 0cfa 9A040000 		.4byte	0x49a
 2499 0cfe 10       		.byte	0x10
 2500 0cff 12       		.uleb128 0x12
 2501 0d00 86040000 		.4byte	.LASF335
 2502 0d04 0C       		.byte	0xc
 2503 0d05 38       		.byte	0x38
 2504 0d06 9A040000 		.4byte	0x49a
 2505 0d0a 14       		.byte	0x14
 2506 0d0b 12       		.uleb128 0x12
 2507 0d0c 8F040000 		.4byte	.LASF336
 2508 0d10 0C       		.byte	0xc
 2509 0d11 39       		.byte	0x39
 2510 0d12 9A040000 		.4byte	0x49a
 2511 0d16 18       		.byte	0x18
 2512 0d17 12       		.uleb128 0x12
 2513 0d18 ED140000 		.4byte	.LASF337
 2514 0d1c 0C       		.byte	0xc
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 94


 2515 0d1d 3A       		.byte	0x3a
 2516 0d1e 7B0A0000 		.4byte	0xa7b
 2517 0d22 1C       		.byte	0x1c
 2518 0d23 12       		.uleb128 0x12
 2519 0d24 DC140000 		.4byte	.LASF338
 2520 0d28 0C       		.byte	0xc
 2521 0d29 3C       		.byte	0x3c
 2522 0d2a 9A040000 		.4byte	0x49a
 2523 0d2e 20       		.byte	0x20
 2524 0d2f 12       		.uleb128 0x12
 2525 0d30 9E090000 		.4byte	.LASF339
 2526 0d34 0C       		.byte	0xc
 2527 0d35 3D       		.byte	0x3d
 2528 0d36 9A040000 		.4byte	0x49a
 2529 0d3a 24       		.byte	0x24
 2530 0d3b 12       		.uleb128 0x12
 2531 0d3c FF0C0000 		.4byte	.LASF340
 2532 0d40 0C       		.byte	0xc
 2533 0d41 3F       		.byte	0x3f
 2534 0d42 9A040000 		.4byte	0x49a
 2535 0d46 28       		.byte	0x28
 2536 0d47 12       		.uleb128 0x12
 2537 0d48 00110000 		.4byte	.LASF341
 2538 0d4c 0C       		.byte	0xc
 2539 0d4d 40       		.byte	0x40
 2540 0d4e 9A040000 		.4byte	0x49a
 2541 0d52 2C       		.byte	0x2c
 2542 0d53 12       		.uleb128 0x12
 2543 0d54 76070000 		.4byte	.LASF342
 2544 0d58 0C       		.byte	0xc
 2545 0d59 42       		.byte	0x42
 2546 0d5a 9A040000 		.4byte	0x49a
 2547 0d5e 30       		.byte	0x30
 2548 0d5f 12       		.uleb128 0x12
 2549 0d60 78090000 		.4byte	.LASF343
 2550 0d64 0C       		.byte	0xc
 2551 0d65 43       		.byte	0x43
 2552 0d66 9A040000 		.4byte	0x49a
 2553 0d6a 34       		.byte	0x34
 2554 0d6b 12       		.uleb128 0x12
 2555 0d6c 88020000 		.4byte	.LASF344
 2556 0d70 0C       		.byte	0xc
 2557 0d71 45       		.byte	0x45
 2558 0d72 9A040000 		.4byte	0x49a
 2559 0d76 38       		.byte	0x38
 2560 0d77 12       		.uleb128 0x12
 2561 0d78 8C000000 		.4byte	.LASF345
 2562 0d7c 0C       		.byte	0xc
 2563 0d7d 46       		.byte	0x46
 2564 0d7e 9A040000 		.4byte	0x49a
 2565 0d82 3C       		.byte	0x3c
 2566 0d83 12       		.uleb128 0x12
 2567 0d84 84030000 		.4byte	.LASF346
 2568 0d88 0C       		.byte	0xc
 2569 0d89 48       		.byte	0x48
 2570 0d8a 9A040000 		.4byte	0x49a
 2571 0d8e 40       		.byte	0x40
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 95


 2572 0d8f 12       		.uleb128 0x12
 2573 0d90 5F150000 		.4byte	.LASF347
 2574 0d94 0C       		.byte	0xc
 2575 0d95 49       		.byte	0x49
 2576 0d96 9A040000 		.4byte	0x49a
 2577 0d9a 44       		.byte	0x44
 2578 0d9b 12       		.uleb128 0x12
 2579 0d9c E20D0000 		.4byte	.LASF348
 2580 0da0 0C       		.byte	0xc
 2581 0da1 4B       		.byte	0x4b
 2582 0da2 9A040000 		.4byte	0x49a
 2583 0da6 48       		.byte	0x48
 2584 0da7 00       		.byte	0
 2585 0da8 06       		.uleb128 0x6
 2586 0da9 F1130000 		.4byte	.LASF349
 2587 0dad 0C       		.byte	0xc
 2588 0dae 4C       		.byte	0x4c
 2589 0daf B70C0000 		.4byte	0xcb7
 2590 0db3 13       		.uleb128 0x13
 2591 0db4 0C       		.byte	0xc
 2592 0db5 0D       		.byte	0xd
 2593 0db6 1004     		.2byte	0x410
 2594 0db8 E40D0000 		.4byte	0xde4
 2595 0dbc 09       		.uleb128 0x9
 2596 0dbd 6C0F0000 		.4byte	.LASF350
 2597 0dc1 0D       		.byte	0xd
 2598 0dc2 1204     		.2byte	0x412
 2599 0dc4 84040000 		.4byte	0x484
 2600 0dc8 00       		.byte	0
 2601 0dc9 09       		.uleb128 0x9
 2602 0dca BC0F0000 		.4byte	.LASF351
 2603 0dce 0D       		.byte	0xd
 2604 0dcf 1304     		.2byte	0x413
 2605 0dd1 E40D0000 		.4byte	0xde4
 2606 0dd5 04       		.byte	0x4
 2607 0dd6 09       		.uleb128 0x9
 2608 0dd7 C90A0000 		.4byte	.LASF352
 2609 0ddb 0D       		.byte	0xd
 2610 0ddc 1404     		.2byte	0x414
 2611 0dde E40D0000 		.4byte	0xde4
 2612 0de2 08       		.byte	0x8
 2613 0de3 00       		.byte	0
 2614 0de4 16       		.uleb128 0x16
 2615 0de5 04       		.byte	0x4
 2616 0de6 170A0000 		.4byte	0xa17
 2617 0dea 10       		.uleb128 0x10
 2618 0deb 4E180000 		.4byte	.LASF353
 2619 0def 0D       		.byte	0xd
 2620 0df0 1504     		.2byte	0x415
 2621 0df2 B30D0000 		.4byte	0xdb3
 2622 0df6 1C       		.uleb128 0x1c
 2623 0df7 170A0000 		.4byte	0xa17
 2624 0dfb 06       		.uleb128 0x6
 2625 0dfc A1120000 		.4byte	.LASF354
 2626 0e00 0E       		.byte	0xe
 2627 0e01 3F       		.byte	0x3f
 2628 0e02 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 96


 2629 0e06 1D       		.uleb128 0x1d
 2630 0e07 42120000 		.4byte	.LASF355
 2631 0e0b 03       		.byte	0x3
 2632 0e0c 6203     		.2byte	0x362
 2633 0e0e 03       		.byte	0x3
 2634 0e0f 1D       		.uleb128 0x1d
 2635 0e10 F0030000 		.4byte	.LASF356
 2636 0e14 03       		.byte	0x3
 2637 0e15 6D03     		.2byte	0x36d
 2638 0e17 03       		.byte	0x3
 2639 0e18 1E       		.uleb128 0x1e
 2640 0e19 C80C0000 		.4byte	.LASF357
 2641 0e1d 02       		.byte	0x2
 2642 0e1e B906     		.2byte	0x6b9
 2643 0e20 03       		.byte	0x3
 2644 0e21 320E0000 		.4byte	0xe32
 2645 0e25 1F       		.uleb128 0x1f
 2646 0e26 361A0000 		.4byte	.LASF359
 2647 0e2a 02       		.byte	0x2
 2648 0e2b B906     		.2byte	0x6b9
 2649 0e2d ED030000 		.4byte	0x3ed
 2650 0e31 00       		.byte	0
 2651 0e32 1E       		.uleb128 0x1e
 2652 0e33 BC180000 		.4byte	.LASF358
 2653 0e37 02       		.byte	0x2
 2654 0e38 9506     		.2byte	0x695
 2655 0e3a 03       		.byte	0x3
 2656 0e3b 4C0E0000 		.4byte	0xe4c
 2657 0e3f 1F       		.uleb128 0x1f
 2658 0e40 361A0000 		.4byte	.LASF359
 2659 0e44 02       		.byte	0x2
 2660 0e45 9506     		.2byte	0x695
 2661 0e47 ED030000 		.4byte	0x3ed
 2662 0e4b 00       		.byte	0
 2663 0e4c 20       		.uleb128 0x20
 2664 0e4d 48190000 		.4byte	.LASF406
 2665 0e51 01       		.byte	0x1
 2666 0e52 1A       		.byte	0x1a
 2667 0e53 00000000 		.4byte	.LFB656
 2668 0e57 5C000000 		.4byte	.LFE656-.LFB656
 2669 0e5b 01       		.uleb128 0x1
 2670 0e5c 9C       		.byte	0x9c
 2671 0e5d 280F0000 		.4byte	0xf28
 2672 0e61 21       		.uleb128 0x21
 2673 0e62 9D010000 		.4byte	.LASF360
 2674 0e66 01       		.byte	0x1
 2675 0e67 1A       		.byte	0x1a
 2676 0e68 280F0000 		.4byte	0xf28
 2677 0e6c 00000000 		.4byte	.LLST0
 2678 0e70 21       		.uleb128 0x21
 2679 0e71 E7090000 		.4byte	.LASF361
 2680 0e75 01       		.byte	0x1
 2681 0e76 1A       		.byte	0x1a
 2682 0e77 280F0000 		.4byte	0xf28
 2683 0e7b 2C000000 		.4byte	.LLST1
 2684 0e7f 22       		.uleb128 0x22
 2685 0e80 3A030000 		.4byte	.LASF362
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 97


 2686 0e84 01       		.byte	0x1
 2687 0e85 1B       		.byte	0x1b
 2688 0e86 3E0F0000 		.4byte	0xf3e
 2689 0e8a 03       		.uleb128 0x3
 2690 0e8b 91       		.byte	0x91
 2691 0e8c CC79     		.sleb128 -820
 2692 0e8e 23       		.uleb128 0x23
 2693 0e8f 6900     		.ascii	"i\000"
 2694 0e91 01       		.byte	0x1
 2695 0e92 1D       		.byte	0x1d
 2696 0e93 9A040000 		.4byte	0x49a
 2697 0e97 58000000 		.4byte	.LLST2
 2698 0e9b 24       		.uleb128 0x24
 2699 0e9c 5300     		.ascii	"S\000"
 2700 0e9e 01       		.byte	0x1
 2701 0e9f 1E       		.byte	0x1e
 2702 0ea0 EA0D0000 		.4byte	0xdea
 2703 0ea4 03       		.uleb128 0x3
 2704 0ea5 91       		.byte	0x91
 2705 0ea6 C079     		.sleb128 -832
 2706 0ea8 25       		.uleb128 0x25
 2707 0ea9 C7000000 		.4byte	.LASF363
 2708 0ead 01       		.byte	0x1
 2709 0eae 1F       		.byte	0x1f
 2710 0eaf E40D0000 		.4byte	0xde4
 2711 0eb3 77000000 		.4byte	.LLST3
 2712 0eb7 25       		.uleb128 0x25
 2713 0eb8 09160000 		.4byte	.LASF364
 2714 0ebc 01       		.byte	0x1
 2715 0ebd 20       		.byte	0x20
 2716 0ebe E40D0000 		.4byte	0xde4
 2717 0ec2 98000000 		.4byte	.LLST4
 2718 0ec6 26       		.uleb128 0x26
 2719 0ec7 16000000 		.4byte	.LVL3
 2720 0ecb 1B140000 		.4byte	0x141b
 2721 0ecf EB0E0000 		.4byte	0xeeb
 2722 0ed3 27       		.uleb128 0x27
 2723 0ed4 01       		.uleb128 0x1
 2724 0ed5 50       		.byte	0x50
 2725 0ed6 03       		.uleb128 0x3
 2726 0ed7 91       		.byte	0x91
 2727 0ed8 CC79     		.sleb128 -820
 2728 0eda 27       		.uleb128 0x27
 2729 0edb 01       		.uleb128 0x1
 2730 0edc 51       		.byte	0x51
 2731 0edd 05       		.uleb128 0x5
 2732 0ede 03       		.byte	0x3
 2733 0edf 00000000 		.4byte	.LANCHOR0
 2734 0ee3 27       		.uleb128 0x27
 2735 0ee4 01       		.uleb128 0x1
 2736 0ee5 52       		.byte	0x52
 2737 0ee6 03       		.uleb128 0x3
 2738 0ee7 0A       		.byte	0xa
 2739 0ee8 2403     		.2byte	0x324
 2740 0eea 00       		.byte	0
 2741 0eeb 26       		.uleb128 0x26
 2742 0eec 28000000 		.4byte	.LVL4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 98


 2743 0ef0 24140000 		.4byte	0x1424
 2744 0ef4 160F0000 		.4byte	0xf16
 2745 0ef8 27       		.uleb128 0x27
 2746 0ef9 01       		.uleb128 0x1
 2747 0efa 50       		.byte	0x50
 2748 0efb 03       		.uleb128 0x3
 2749 0efc 91       		.byte	0x91
 2750 0efd C079     		.sleb128 -832
 2751 0eff 27       		.uleb128 0x27
 2752 0f00 01       		.uleb128 0x1
 2753 0f01 51       		.byte	0x51
 2754 0f02 02       		.uleb128 0x2
 2755 0f03 08       		.byte	0x8
 2756 0f04 C9       		.byte	0xc9
 2757 0f05 27       		.uleb128 0x27
 2758 0f06 01       		.uleb128 0x1
 2759 0f07 52       		.byte	0x52
 2760 0f08 03       		.uleb128 0x3
 2761 0f09 91       		.byte	0x91
 2762 0f0a CC79     		.sleb128 -820
 2763 0f0c 27       		.uleb128 0x27
 2764 0f0d 01       		.uleb128 0x1
 2765 0f0e 53       		.byte	0x53
 2766 0f0f 05       		.uleb128 0x5
 2767 0f10 03       		.byte	0x3
 2768 0f11 00000000 		.4byte	.LANCHOR1
 2769 0f15 00       		.byte	0
 2770 0f16 28       		.uleb128 0x28
 2771 0f17 40000000 		.4byte	.LVL6
 2772 0f1b 30140000 		.4byte	0x1430
 2773 0f1f 27       		.uleb128 0x27
 2774 0f20 01       		.uleb128 0x1
 2775 0f21 50       		.byte	0x50
 2776 0f22 03       		.uleb128 0x3
 2777 0f23 91       		.byte	0x91
 2778 0f24 C079     		.sleb128 -832
 2779 0f26 00       		.byte	0
 2780 0f27 00       		.byte	0
 2781 0f28 16       		.uleb128 0x16
 2782 0f29 04       		.byte	0x4
 2783 0f2a 3D0A0000 		.4byte	0xa3d
 2784 0f2e 0C       		.uleb128 0xc
 2785 0f2f F60D0000 		.4byte	0xdf6
 2786 0f33 3E0F0000 		.4byte	0xf3e
 2787 0f37 0D       		.uleb128 0xd
 2788 0f38 71050000 		.4byte	0x571
 2789 0f3c C8       		.byte	0xc8
 2790 0f3d 00       		.byte	0
 2791 0f3e 1C       		.uleb128 0x1c
 2792 0f3f 2E0F0000 		.4byte	0xf2e
 2793 0f43 29       		.uleb128 0x29
 2794 0f44 414300   		.ascii	"AC\000"
 2795 0f47 01       		.byte	0x1
 2796 0f48 39       		.byte	0x39
 2797 0f49 3D0A0000 		.4byte	0xa3d
 2798 0f4d 00000000 		.4byte	.LFB657
 2799 0f51 9C000000 		.4byte	.LFE657-.LFB657
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 99


 2800 0f55 01       		.uleb128 0x1
 2801 0f56 9C       		.byte	0x9c
 2802 0f57 D60F0000 		.4byte	0xfd6
 2803 0f5b 21       		.uleb128 0x21
 2804 0f5c 9D010000 		.4byte	.LASF360
 2805 0f60 01       		.byte	0x1
 2806 0f61 39       		.byte	0x39
 2807 0f62 280F0000 		.4byte	0xf28
 2808 0f66 B9000000 		.4byte	.LLST5
 2809 0f6a 2A       		.uleb128 0x2a
 2810 0f6b 1E000000 		.4byte	.LBB17
 2811 0f6f 22000000 		.4byte	.LBE17-.LBB17
 2812 0f73 850F0000 		.4byte	0xf85
 2813 0f77 23       		.uleb128 0x23
 2814 0f78 6900     		.ascii	"i\000"
 2815 0f7a 01       		.byte	0x1
 2816 0f7b 42       		.byte	0x42
 2817 0f7c 60040000 		.4byte	0x460
 2818 0f80 DA000000 		.4byte	.LLST6
 2819 0f84 00       		.byte	0
 2820 0f85 26       		.uleb128 0x26
 2821 0f86 52000000 		.4byte	.LVL15
 2822 0f8a 3C140000 		.4byte	0x143c
 2823 0f8e AF0F0000 		.4byte	0xfaf
 2824 0f92 27       		.uleb128 0x27
 2825 0f93 01       		.uleb128 0x1
 2826 0f94 50       		.byte	0x50
 2827 0f95 02       		.uleb128 0x2
 2828 0f96 76       		.byte	0x76
 2829 0f97 00       		.sleb128 0
 2830 0f98 27       		.uleb128 0x27
 2831 0f99 01       		.uleb128 0x1
 2832 0f9a 51       		.byte	0x51
 2833 0f9b 03       		.uleb128 0x3
 2834 0f9c 0A       		.byte	0xa
 2835 0f9d E803     		.2byte	0x3e8
 2836 0f9f 27       		.uleb128 0x27
 2837 0fa0 01       		.uleb128 0x1
 2838 0fa1 52       		.byte	0x52
 2839 0fa2 02       		.uleb128 0x2
 2840 0fa3 75       		.byte	0x75
 2841 0fa4 00       		.sleb128 0
 2842 0fa5 27       		.uleb128 0x27
 2843 0fa6 01       		.uleb128 0x1
 2844 0fa7 53       		.byte	0x53
 2845 0fa8 05       		.uleb128 0x5
 2846 0fa9 03       		.byte	0x3
 2847 0faa 00000000 		.4byte	indexmax_AC
 2848 0fae 00       		.byte	0
 2849 0faf 28       		.uleb128 0x28
 2850 0fb0 62000000 		.4byte	.LVL16
 2851 0fb4 48140000 		.4byte	0x1448
 2852 0fb8 27       		.uleb128 0x27
 2853 0fb9 01       		.uleb128 0x1
 2854 0fba 50       		.byte	0x50
 2855 0fbb 02       		.uleb128 0x2
 2856 0fbc 76       		.byte	0x76
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 100


 2857 0fbd 00       		.sleb128 0
 2858 0fbe 27       		.uleb128 0x27
 2859 0fbf 01       		.uleb128 0x1
 2860 0fc0 51       		.byte	0x51
 2861 0fc1 03       		.uleb128 0x3
 2862 0fc2 0A       		.byte	0xa
 2863 0fc3 E803     		.2byte	0x3e8
 2864 0fc5 27       		.uleb128 0x27
 2865 0fc6 01       		.uleb128 0x1
 2866 0fc7 52       		.byte	0x52
 2867 0fc8 02       		.uleb128 0x2
 2868 0fc9 74       		.byte	0x74
 2869 0fca 00       		.sleb128 0
 2870 0fcb 27       		.uleb128 0x27
 2871 0fcc 01       		.uleb128 0x1
 2872 0fcd 53       		.byte	0x53
 2873 0fce 05       		.uleb128 0x5
 2874 0fcf 03       		.byte	0x3
 2875 0fd0 00000000 		.4byte	indexmin_AC
 2876 0fd4 00       		.byte	0
 2877 0fd5 00       		.byte	0
 2878 0fd6 2B       		.uleb128 0x2b
 2879 0fd7 10110000 		.4byte	.LASF365
 2880 0fdb 01       		.byte	0x1
 2881 0fdc 4F       		.byte	0x4f
 2882 0fdd 3D0A0000 		.4byte	0xa3d
 2883 0fe1 00000000 		.4byte	.LFB658
 2884 0fe5 54000000 		.4byte	.LFE658-.LFB658
 2885 0fe9 01       		.uleb128 0x1
 2886 0fea 9C       		.byte	0x9c
 2887 0feb 16100000 		.4byte	0x1016
 2888 0fef 21       		.uleb128 0x21
 2889 0ff0 9D010000 		.4byte	.LASF360
 2890 0ff4 01       		.byte	0x1
 2891 0ff5 4F       		.byte	0x4f
 2892 0ff6 280F0000 		.4byte	0xf28
 2893 0ffa F9000000 		.4byte	.LLST7
 2894 0ffe 2C       		.uleb128 0x2c
 2895 0fff 0A000000 		.4byte	.LBB18
 2896 1003 22000000 		.4byte	.LBE18-.LBB18
 2897 1007 23       		.uleb128 0x23
 2898 1008 6900     		.ascii	"i\000"
 2899 100a 01       		.byte	0x1
 2900 100b 53       		.byte	0x53
 2901 100c 60040000 		.4byte	0x460
 2902 1010 1A010000 		.4byte	.LLST8
 2903 1014 00       		.byte	0
 2904 1015 00       		.byte	0
 2905 1016 2D       		.uleb128 0x2d
 2906 1017 8A070000 		.4byte	.LASF366
 2907 101b 01       		.byte	0x1
 2908 101c 5D       		.byte	0x5d
 2909 101d 00000000 		.4byte	.LFB659
 2910 1021 5C020000 		.4byte	.LFE659-.LFB659
 2911 1025 01       		.uleb128 0x1
 2912 1026 9C       		.byte	0x9c
 2913 1027 9C110000 		.4byte	0x119c
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 101


 2914 102b 21       		.uleb128 0x21
 2915 102c FF140000 		.4byte	.LASF367
 2916 1030 01       		.byte	0x1
 2917 1031 5D       		.byte	0x5d
 2918 1032 790A0000 		.4byte	0xa79
 2919 1036 39010000 		.4byte	.LLST9
 2920 103a 2E       		.uleb128 0x2e
 2921 103b 180E0000 		.4byte	0xe18
 2922 103f 0A000000 		.4byte	.LBB19
 2923 1043 20000000 		.4byte	.LBE19-.LBB19
 2924 1047 01       		.byte	0x1
 2925 1048 5F       		.byte	0x5f
 2926 1049 77100000 		.4byte	0x1077
 2927 104d 2F       		.uleb128 0x2f
 2928 104e 250E0000 		.4byte	0xe25
 2929 1052 5A010000 		.4byte	.LLST10
 2930 1056 30       		.uleb128 0x30
 2931 1057 0F0E0000 		.4byte	0xe0f
 2932 105b 22000000 		.4byte	.LBB21
 2933 105f 04000000 		.4byte	.LBE21-.LBB21
 2934 1063 02       		.byte	0x2
 2935 1064 BE06     		.2byte	0x6be
 2936 1066 30       		.uleb128 0x30
 2937 1067 060E0000 		.4byte	0xe06
 2938 106b 26000000 		.4byte	.LBB23
 2939 106f 04000000 		.4byte	.LBE23-.LBB23
 2940 1073 02       		.byte	0x2
 2941 1074 BF06     		.2byte	0x6bf
 2942 1076 00       		.byte	0
 2943 1077 2A       		.uleb128 0x2a
 2944 1078 4A000000 		.4byte	.LBB25
 2945 107c 94010000 		.4byte	.LBE25-.LBB25
 2946 1080 6D110000 		.4byte	0x116d
 2947 1084 31       		.uleb128 0x31
 2948 1085 6D617800 		.ascii	"max\000"
 2949 1089 01       		.byte	0x1
 2950 108a 83       		.byte	0x83
 2951 108b 9C110000 		.4byte	0x119c
 2952 108f 22       		.uleb128 0x22
 2953 1090 0F140000 		.4byte	.LASF368
 2954 1094 01       		.byte	0x1
 2955 1095 84       		.byte	0x84
 2956 1096 9C110000 		.4byte	0x119c
 2957 109a 02       		.uleb128 0x2
 2958 109b 91       		.byte	0x91
 2959 109c 64       		.sleb128 -28
 2960 109d 23       		.uleb128 0x23
 2961 109e 6A00     		.ascii	"j\000"
 2962 10a0 01       		.byte	0x1
 2963 10a1 87       		.byte	0x87
 2964 10a2 60040000 		.4byte	0x460
 2965 10a6 6D010000 		.4byte	.LLST11
 2966 10aa 2A       		.uleb128 0x2a
 2967 10ab 76000000 		.4byte	.LBB26
 2968 10af 3C000000 		.4byte	.LBE26-.LBB26
 2969 10b3 C5100000 		.4byte	0x10c5
 2970 10b7 23       		.uleb128 0x23
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 102


 2971 10b8 6900     		.ascii	"i\000"
 2972 10ba 01       		.byte	0x1
 2973 10bb 77       		.byte	0x77
 2974 10bc 60040000 		.4byte	0x460
 2975 10c0 8C010000 		.4byte	.LLST12
 2976 10c4 00       		.byte	0
 2977 10c5 2A       		.uleb128 0x2a
 2978 10c6 16010000 		.4byte	.LBB27
 2979 10ca AE000000 		.4byte	.LBE27-.LBB27
 2980 10ce E0100000 		.4byte	0x10e0
 2981 10d2 23       		.uleb128 0x23
 2982 10d3 6900     		.ascii	"i\000"
 2983 10d5 01       		.byte	0x1
 2984 10d6 89       		.byte	0x89
 2985 10d7 60040000 		.4byte	0x460
 2986 10db AB010000 		.4byte	.LLST13
 2987 10df 00       		.byte	0
 2988 10e0 26       		.uleb128 0x26
 2989 10e1 54000000 		.4byte	.LVL28
 2990 10e5 4C0E0000 		.4byte	0xe4c
 2991 10e9 FD100000 		.4byte	0x10fd
 2992 10ed 27       		.uleb128 0x27
 2993 10ee 01       		.uleb128 0x1
 2994 10ef 50       		.byte	0x50
 2995 10f0 05       		.uleb128 0x5
 2996 10f1 03       		.byte	0x3
 2997 10f2 00000000 		.4byte	red_data
 2998 10f6 27       		.uleb128 0x27
 2999 10f7 01       		.uleb128 0x1
 3000 10f8 51       		.byte	0x51
 3001 10f9 02       		.uleb128 0x2
 3002 10fa 75       		.byte	0x75
 3003 10fb 00       		.sleb128 0
 3004 10fc 00       		.byte	0
 3005 10fd 26       		.uleb128 0x26
 3006 10fe 5E000000 		.4byte	.LVL29
 3007 1102 4C0E0000 		.4byte	0xe4c
 3008 1106 1A110000 		.4byte	0x111a
 3009 110a 27       		.uleb128 0x27
 3010 110b 01       		.uleb128 0x1
 3011 110c 50       		.byte	0x50
 3012 110d 05       		.uleb128 0x5
 3013 110e 03       		.byte	0x3
 3014 110f 00000000 		.4byte	ir_data
 3015 1113 27       		.uleb128 0x27
 3016 1114 01       		.uleb128 0x1
 3017 1115 51       		.byte	0x51
 3018 1116 02       		.uleb128 0x2
 3019 1117 74       		.byte	0x74
 3020 1118 00       		.sleb128 0
 3021 1119 00       		.byte	0
 3022 111a 26       		.uleb128 0x26
 3023 111b 64000000 		.4byte	.LVL30
 3024 111f D60F0000 		.4byte	0xfd6
 3025 1123 2E110000 		.4byte	0x112e
 3026 1127 27       		.uleb128 0x27
 3027 1128 01       		.uleb128 0x1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 103


 3028 1129 50       		.byte	0x50
 3029 112a 02       		.uleb128 0x2
 3030 112b 75       		.byte	0x75
 3031 112c 00       		.sleb128 0
 3032 112d 00       		.byte	0
 3033 112e 26       		.uleb128 0x26
 3034 112f 6E000000 		.4byte	.LVL31
 3035 1133 D60F0000 		.4byte	0xfd6
 3036 1137 42110000 		.4byte	0x1142
 3037 113b 27       		.uleb128 0x27
 3038 113c 01       		.uleb128 0x1
 3039 113d 50       		.byte	0x50
 3040 113e 02       		.uleb128 0x2
 3041 113f 74       		.byte	0x74
 3042 1140 00       		.sleb128 0
 3043 1141 00       		.byte	0
 3044 1142 26       		.uleb128 0x26
 3045 1143 B8000000 		.4byte	.LVL35
 3046 1147 430F0000 		.4byte	0xf43
 3047 114b 59110000 		.4byte	0x1159
 3048 114f 27       		.uleb128 0x27
 3049 1150 01       		.uleb128 0x1
 3050 1151 50       		.byte	0x50
 3051 1152 05       		.uleb128 0x5
 3052 1153 03       		.byte	0x3
 3053 1154 00000000 		.4byte	signal_AC_R
 3054 1158 00       		.byte	0
 3055 1159 28       		.uleb128 0x28
 3056 115a C2000000 		.4byte	.LVL36
 3057 115e 430F0000 		.4byte	0xf43
 3058 1162 27       		.uleb128 0x27
 3059 1163 01       		.uleb128 0x1
 3060 1164 50       		.byte	0x50
 3061 1165 05       		.uleb128 0x5
 3062 1166 03       		.byte	0x3
 3063 1167 00000000 		.4byte	signal_AC_IF
 3064 116b 00       		.byte	0
 3065 116c 00       		.byte	0
 3066 116d 2E       		.uleb128 0x2e
 3067 116e 320E0000 		.4byte	0xe32
 3068 1172 E4010000 		.4byte	.LBB28
 3069 1176 16000000 		.4byte	.LBE28-.LBB28
 3070 117a 01       		.byte	0x1
 3071 117b A0       		.byte	0xa0
 3072 117c 8A110000 		.4byte	0x118a
 3073 1180 2F       		.uleb128 0x2f
 3074 1181 3F0E0000 		.4byte	0xe3f
 3075 1185 CB010000 		.4byte	.LLST14
 3076 1189 00       		.byte	0
 3077 118a 28       		.uleb128 0x28
 3078 118b 02020000 		.4byte	.LVL50
 3079 118f 54140000 		.4byte	0x1454
 3080 1193 27       		.uleb128 0x27
 3081 1194 01       		.uleb128 0x1
 3082 1195 50       		.byte	0x50
 3083 1196 03       		.uleb128 0x3
 3084 1197 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 104


 3085 1198 D007     		.2byte	0x7d0
 3086 119a 00       		.byte	0
 3087 119b 00       		.byte	0
 3088 119c 0C       		.uleb128 0xc
 3089 119d 3D0A0000 		.4byte	0xa3d
 3090 11a1 AC110000 		.4byte	0x11ac
 3091 11a5 0D       		.uleb128 0xd
 3092 11a6 71050000 		.4byte	0x571
 3093 11aa 02       		.byte	0x2
 3094 11ab 00       		.byte	0
 3095 11ac 0C       		.uleb128 0xc
 3096 11ad 170A0000 		.4byte	0xa17
 3097 11b1 BC110000 		.4byte	0x11bc
 3098 11b5 0D       		.uleb128 0xd
 3099 11b6 71050000 		.4byte	0x571
 3100 11ba C8       		.byte	0xc8
 3101 11bb 00       		.byte	0
 3102 11bc 22       		.uleb128 0x22
 3103 11bd 300B0000 		.4byte	.LASF369
 3104 11c1 01       		.byte	0x1
 3105 11c2 14       		.byte	0x14
 3106 11c3 AC110000 		.4byte	0x11ac
 3107 11c7 05       		.uleb128 0x5
 3108 11c8 03       		.byte	0x3
 3109 11c9 00000000 		.4byte	firStateF32
 3110 11cd 32       		.uleb128 0x32
 3111 11ce 52150000 		.4byte	.LASF370
 3112 11d2 02       		.byte	0x2
 3113 11d3 0108     		.2byte	0x801
 3114 11d5 D9110000 		.4byte	0x11d9
 3115 11d9 0E       		.uleb128 0xe
 3116 11da 8F040000 		.4byte	0x48f
 3117 11de 33       		.uleb128 0x33
 3118 11df 9A000000 		.4byte	.LASF371
 3119 11e3 07       		.byte	0x7
 3120 11e4 A7       		.byte	0xa7
 3121 11e5 E9110000 		.4byte	0x11e9
 3122 11e9 16       		.uleb128 0x16
 3123 11ea 04       		.byte	0x4
 3124 11eb EF110000 		.4byte	0x11ef
 3125 11ef 1C       		.uleb128 0x1c
 3126 11f0 050A0000 		.4byte	0xa05
 3127 11f4 33       		.uleb128 0x33
 3128 11f5 160F0000 		.4byte	.LASF372
 3129 11f9 0F       		.byte	0xf
 3130 11fa 1C       		.byte	0x1c
 3131 11fb FF110000 		.4byte	0x11ff
 3132 11ff 1C       		.uleb128 0x1c
 3133 1200 6D0A0000 		.4byte	0xa6d
 3134 1204 33       		.uleb128 0x33
 3135 1205 10010000 		.4byte	.LASF373
 3136 1209 10       		.byte	0x10
 3137 120a 5E       		.byte	0x5e
 3138 120b AB0C0000 		.4byte	0xcab
 3139 120f 33       		.uleb128 0x33
 3140 1210 740F0000 		.4byte	.LASF374
 3141 1214 11       		.byte	0x11
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 105


 3142 1215 1F       		.byte	0x1f
 3143 1216 1A120000 		.4byte	0x121a
 3144 121a 1C       		.uleb128 0x1c
 3145 121b A80D0000 		.4byte	0xda8
 3146 121f 33       		.uleb128 0x33
 3147 1220 CD010000 		.4byte	.LASF375
 3148 1224 12       		.byte	0x12
 3149 1225 7F       		.byte	0x7f
 3150 1226 100C0000 		.4byte	0xc10
 3151 122a 33       		.uleb128 0x33
 3152 122b 1E1C0000 		.4byte	.LASF376
 3153 122f 13       		.byte	0x13
 3154 1230 7F       		.byte	0x7f
 3155 1231 100C0000 		.4byte	0xc10
 3156 1235 0C       		.uleb128 0xc
 3157 1236 3D0A0000 		.4byte	0xa3d
 3158 123a 46120000 		.4byte	0x1246
 3159 123e 0F       		.uleb128 0xf
 3160 123f 71050000 		.4byte	0x571
 3161 1243 E703     		.2byte	0x3e7
 3162 1245 00       		.byte	0
 3163 1246 34       		.uleb128 0x34
 3164 1247 470E0000 		.4byte	.LASF377
 3165 124b 14       		.byte	0x14
 3166 124c 17       		.byte	0x17
 3167 124d 35120000 		.4byte	0x1235
 3168 1251 05       		.uleb128 0x5
 3169 1252 03       		.byte	0x3
 3170 1253 00000000 		.4byte	red_data
 3171 1257 34       		.uleb128 0x34
 3172 1258 79050000 		.4byte	.LASF378
 3173 125c 14       		.byte	0x14
 3174 125d 18       		.byte	0x18
 3175 125e 35120000 		.4byte	0x1235
 3176 1262 05       		.uleb128 0x5
 3177 1263 03       		.byte	0x3
 3178 1264 00000000 		.4byte	ir_data
 3179 1268 34       		.uleb128 0x34
 3180 1269 73010000 		.4byte	.LASF379
 3181 126d 14       		.byte	0x14
 3182 126e 19       		.byte	0x19
 3183 126f 7B0A0000 		.4byte	0xa7b
 3184 1273 05       		.uleb128 0x5
 3185 1274 03       		.byte	0x3
 3186 1275 00000000 		.4byte	read_flag_MAX
 3187 1279 34       		.uleb128 0x34
 3188 127a 661A0000 		.4byte	.LASF380
 3189 127e 14       		.byte	0x14
 3190 127f 1A       		.byte	0x1a
 3191 1280 60040000 		.4byte	0x460
 3192 1284 05       		.uleb128 0x5
 3193 1285 03       		.byte	0x3
 3194 1286 00000000 		.4byte	write_idx_MAX
 3195 128a 0C       		.uleb128 0xc
 3196 128b 170A0000 		.4byte	0xa17
 3197 128f 9B120000 		.4byte	0x129b
 3198 1293 0F       		.uleb128 0xf
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 106


 3199 1294 71050000 		.4byte	0x571
 3200 1298 E703     		.2byte	0x3e7
 3201 129a 00       		.byte	0
 3202 129b 34       		.uleb128 0x34
 3203 129c BB000000 		.4byte	.LASF381
 3204 12a0 15       		.byte	0x15
 3205 12a1 14       		.byte	0x14
 3206 12a2 8A120000 		.4byte	0x128a
 3207 12a6 05       		.uleb128 0x5
 3208 12a7 03       		.byte	0x3
 3209 12a8 00000000 		.4byte	signal_AC_R
 3210 12ac 34       		.uleb128 0x34
 3211 12ad 4A0D0000 		.4byte	.LASF382
 3212 12b1 15       		.byte	0x15
 3213 12b2 15       		.byte	0x15
 3214 12b3 8A120000 		.4byte	0x128a
 3215 12b7 05       		.uleb128 0x5
 3216 12b8 03       		.byte	0x3
 3217 12b9 00000000 		.4byte	signal_1_5_R
 3218 12bd 34       		.uleb128 0x34
 3219 12be 39130000 		.4byte	.LASF383
 3220 12c2 15       		.byte	0x15
 3221 12c3 16       		.byte	0x16
 3222 12c4 8A120000 		.4byte	0x128a
 3223 12c8 05       		.uleb128 0x5
 3224 12c9 03       		.byte	0x3
 3225 12ca 00000000 		.4byte	signal_AC_IF
 3226 12ce 34       		.uleb128 0x34
 3227 12cf A61C0000 		.4byte	.LASF384
 3228 12d3 15       		.byte	0x15
 3229 12d4 17       		.byte	0x17
 3230 12d5 8A120000 		.4byte	0x128a
 3231 12d9 05       		.uleb128 0x5
 3232 12da 03       		.byte	0x3
 3233 12db 00000000 		.4byte	signal_1_5_IF
 3234 12df 34       		.uleb128 0x34
 3235 12e0 C81C0000 		.4byte	.LASF385
 3236 12e4 15       		.byte	0x15
 3237 12e5 19       		.byte	0x19
 3238 12e6 3D0A0000 		.4byte	0xa3d
 3239 12ea 05       		.uleb128 0x5
 3240 12eb 03       		.byte	0x3
 3241 12ec 00000000 		.4byte	AC_R
 3242 12f0 34       		.uleb128 0x34
 3243 12f1 CE0F0000 		.4byte	.LASF386
 3244 12f5 15       		.byte	0x15
 3245 12f6 1A       		.byte	0x1a
 3246 12f7 3D0A0000 		.4byte	0xa3d
 3247 12fb 05       		.uleb128 0x5
 3248 12fc 03       		.byte	0x3
 3249 12fd 00000000 		.4byte	AC_IF
 3250 1301 34       		.uleb128 0x34
 3251 1302 4D150000 		.4byte	.LASF387
 3252 1306 15       		.byte	0x15
 3253 1307 1B       		.byte	0x1b
 3254 1308 3D0A0000 		.4byte	0xa3d
 3255 130c 05       		.uleb128 0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 107


 3256 130d 03       		.byte	0x3
 3257 130e 00000000 		.4byte	DC_R
 3258 1312 34       		.uleb128 0x34
 3259 1313 A50E0000 		.4byte	.LASF388
 3260 1317 15       		.byte	0x15
 3261 1318 1C       		.byte	0x1c
 3262 1319 3D0A0000 		.4byte	0xa3d
 3263 131d 05       		.uleb128 0x5
 3264 131e 03       		.byte	0x3
 3265 131f 00000000 		.4byte	DC_IF
 3266 1323 35       		.uleb128 0x35
 3267 1324 5300     		.ascii	"S\000"
 3268 1326 15       		.byte	0x15
 3269 1327 1D       		.byte	0x1d
 3270 1328 3D0A0000 		.4byte	0xa3d
 3271 132c 05       		.uleb128 0x5
 3272 132d 03       		.byte	0x3
 3273 132e 00000000 		.4byte	S
 3274 1332 35       		.uleb128 0x35
 3275 1333 5200     		.ascii	"R\000"
 3276 1335 15       		.byte	0x15
 3277 1336 1E       		.byte	0x1e
 3278 1337 3D0A0000 		.4byte	0xa3d
 3279 133b 05       		.uleb128 0x5
 3280 133c 03       		.byte	0x3
 3281 133d 00000000 		.4byte	R
 3282 1341 35       		.uleb128 0x35
 3283 1342 42504D00 		.ascii	"BPM\000"
 3284 1346 15       		.byte	0x15
 3285 1347 21       		.byte	0x21
 3286 1348 3D0A0000 		.4byte	0xa3d
 3287 134c 05       		.uleb128 0x5
 3288 134d 03       		.byte	0x3
 3289 134e 00000000 		.4byte	BPM
 3290 1352 34       		.uleb128 0x34
 3291 1353 ED0A0000 		.4byte	.LASF389
 3292 1357 01       		.byte	0x1
 3293 1358 16       		.byte	0x16
 3294 1359 9A040000 		.4byte	0x49a
 3295 135d 05       		.uleb128 0x5
 3296 135e 03       		.byte	0x3
 3297 135f 00000000 		.4byte	blockSize
 3298 1363 34       		.uleb128 0x34
 3299 1364 401A0000 		.4byte	.LASF390
 3300 1368 01       		.byte	0x1
 3301 1369 17       		.byte	0x17
 3302 136a 9A040000 		.4byte	0x49a
 3303 136e 05       		.uleb128 0x5
 3304 136f 03       		.byte	0x3
 3305 1370 00000000 		.4byte	numBlocks
 3306 1374 34       		.uleb128 0x34
 3307 1375 7B190000 		.4byte	.LASF391
 3308 1379 01       		.byte	0x1
 3309 137a 31       		.byte	0x31
 3310 137b 3D0A0000 		.4byte	0xa3d
 3311 137f 05       		.uleb128 0x5
 3312 1380 03       		.byte	0x3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 108


 3313 1381 00000000 		.4byte	AC_valeur
 3314 1385 34       		.uleb128 0x34
 3315 1386 111C0000 		.4byte	.LASF392
 3316 138a 01       		.byte	0x1
 3317 138b 32       		.byte	0x32
 3318 138c 230A0000 		.4byte	0xa23
 3319 1390 05       		.uleb128 0x5
 3320 1391 03       		.byte	0x3
 3321 1392 00000000 		.4byte	max_AC
 3322 1396 34       		.uleb128 0x34
 3323 1397 12030000 		.4byte	.LASF393
 3324 139b 01       		.byte	0x1
 3325 139c 33       		.byte	0x33
 3326 139d 9A040000 		.4byte	0x49a
 3327 13a1 05       		.uleb128 0x5
 3328 13a2 03       		.byte	0x3
 3329 13a3 00000000 		.4byte	indexmax_AC
 3330 13a7 34       		.uleb128 0x34
 3331 13a8 3B0C0000 		.4byte	.LASF394
 3332 13ac 01       		.byte	0x1
 3333 13ad 34       		.byte	0x34
 3334 13ae 230A0000 		.4byte	0xa23
 3335 13b2 05       		.uleb128 0x5
 3336 13b3 03       		.byte	0x3
 3337 13b4 00000000 		.4byte	min_AC
 3338 13b8 34       		.uleb128 0x34
 3339 13b9 2A1A0000 		.4byte	.LASF395
 3340 13bd 01       		.byte	0x1
 3341 13be 35       		.byte	0x35
 3342 13bf 9A040000 		.4byte	0x49a
 3343 13c3 05       		.uleb128 0x5
 3344 13c4 03       		.byte	0x3
 3345 13c5 00000000 		.4byte	indexmin_AC
 3346 13c9 35       		.uleb128 0x35
 3347 13ca 6B00     		.ascii	"k\000"
 3348 13cc 01       		.byte	0x1
 3349 13cd 36       		.byte	0x36
 3350 13ce 60040000 		.4byte	0x460
 3351 13d2 05       		.uleb128 0x5
 3352 13d3 03       		.byte	0x3
 3353 13d4 00000000 		.4byte	k
 3354 13d8 0C       		.uleb128 0xc
 3355 13d9 230A0000 		.4byte	0xa23
 3356 13dd E9130000 		.4byte	0x13e9
 3357 13e1 0F       		.uleb128 0xf
 3358 13e2 71050000 		.4byte	0x571
 3359 13e6 E703     		.2byte	0x3e7
 3360 13e8 00       		.byte	0
 3361 13e9 34       		.uleb128 0x34
 3362 13ea 7A150000 		.4byte	.LASF396
 3363 13ee 01       		.byte	0x1
 3364 13ef 37       		.byte	0x37
 3365 13f0 D8130000 		.4byte	0x13d8
 3366 13f4 05       		.uleb128 0x5
 3367 13f5 03       		.byte	0x3
 3368 13f6 00000000 		.4byte	AC_1000
 3369 13fa 35       		.uleb128 0x35
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 109


 3370 13fb 444300   		.ascii	"DC\000"
 3371 13fe 01       		.byte	0x1
 3372 13ff 4C       		.byte	0x4c
 3373 1400 3D0A0000 		.4byte	0xa3d
 3374 1404 05       		.uleb128 0x5
 3375 1405 03       		.byte	0x3
 3376 1406 00000000 		.4byte	DC
 3377 140a 34       		.uleb128 0x34
 3378 140b 9F1B0000 		.4byte	.LASF397
 3379 140f 01       		.byte	0x1
 3380 1410 4D       		.byte	0x4d
 3381 1411 3D0A0000 		.4byte	0xa3d
 3382 1415 05       		.uleb128 0x5
 3383 1416 03       		.byte	0x3
 3384 1417 00000000 		.4byte	moyenne_DC
 3385 141b 36       		.uleb128 0x36
 3386 141c 981B0000 		.4byte	.LASF407
 3387 1420 981B0000 		.4byte	.LASF407
 3388 1424 37       		.uleb128 0x37
 3389 1425 0F120000 		.4byte	.LASF398
 3390 1429 0F120000 		.4byte	.LASF398
 3391 142d 0D       		.byte	0xd
 3392 142e A604     		.2byte	0x4a6
 3393 1430 37       		.uleb128 0x37
 3394 1431 B8060000 		.4byte	.LASF399
 3395 1435 B8060000 		.4byte	.LASF399
 3396 1439 0D       		.byte	0xd
 3397 143a 9704     		.2byte	0x497
 3398 143c 37       		.uleb128 0x37
 3399 143d 81050000 		.4byte	.LASF400
 3400 1441 81050000 		.4byte	.LASF400
 3401 1445 0D       		.byte	0xd
 3402 1446 7619     		.2byte	0x1976
 3403 1448 37       		.uleb128 0x37
 3404 1449 500E0000 		.4byte	.LASF401
 3405 144d 500E0000 		.4byte	.LASF401
 3406 1451 0D       		.byte	0xd
 3407 1452 3E19     		.2byte	0x193e
 3408 1454 37       		.uleb128 0x37
 3409 1455 B70A0000 		.4byte	.LASF402
 3410 1459 B70A0000 		.4byte	.LASF402
 3411 145d 16       		.byte	0x16
 3412 145e ED02     		.2byte	0x2ed
 3413 1460 00       		.byte	0
 3414              		.section	.debug_abbrev,"",%progbits
 3415              	.Ldebug_abbrev0:
 3416 0000 01       		.uleb128 0x1
 3417 0001 11       		.uleb128 0x11
 3418 0002 01       		.byte	0x1
 3419 0003 25       		.uleb128 0x25
 3420 0004 0E       		.uleb128 0xe
 3421 0005 13       		.uleb128 0x13
 3422 0006 0B       		.uleb128 0xb
 3423 0007 03       		.uleb128 0x3
 3424 0008 0E       		.uleb128 0xe
 3425 0009 1B       		.uleb128 0x1b
 3426 000a 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 110


 3427 000b 55       		.uleb128 0x55
 3428 000c 17       		.uleb128 0x17
 3429 000d 11       		.uleb128 0x11
 3430 000e 01       		.uleb128 0x1
 3431 000f 10       		.uleb128 0x10
 3432 0010 17       		.uleb128 0x17
 3433 0011 00       		.byte	0
 3434 0012 00       		.byte	0
 3435 0013 02       		.uleb128 0x2
 3436 0014 04       		.uleb128 0x4
 3437 0015 01       		.byte	0x1
 3438 0016 0B       		.uleb128 0xb
 3439 0017 0B       		.uleb128 0xb
 3440 0018 49       		.uleb128 0x49
 3441 0019 13       		.uleb128 0x13
 3442 001a 3A       		.uleb128 0x3a
 3443 001b 0B       		.uleb128 0xb
 3444 001c 3B       		.uleb128 0x3b
 3445 001d 0B       		.uleb128 0xb
 3446 001e 01       		.uleb128 0x1
 3447 001f 13       		.uleb128 0x13
 3448 0020 00       		.byte	0
 3449 0021 00       		.byte	0
 3450 0022 03       		.uleb128 0x3
 3451 0023 28       		.uleb128 0x28
 3452 0024 00       		.byte	0
 3453 0025 03       		.uleb128 0x3
 3454 0026 0E       		.uleb128 0xe
 3455 0027 1C       		.uleb128 0x1c
 3456 0028 0D       		.uleb128 0xd
 3457 0029 00       		.byte	0
 3458 002a 00       		.byte	0
 3459 002b 04       		.uleb128 0x4
 3460 002c 28       		.uleb128 0x28
 3461 002d 00       		.byte	0
 3462 002e 03       		.uleb128 0x3
 3463 002f 0E       		.uleb128 0xe
 3464 0030 1C       		.uleb128 0x1c
 3465 0031 0B       		.uleb128 0xb
 3466 0032 00       		.byte	0
 3467 0033 00       		.byte	0
 3468 0034 05       		.uleb128 0x5
 3469 0035 24       		.uleb128 0x24
 3470 0036 00       		.byte	0
 3471 0037 0B       		.uleb128 0xb
 3472 0038 0B       		.uleb128 0xb
 3473 0039 3E       		.uleb128 0x3e
 3474 003a 0B       		.uleb128 0xb
 3475 003b 03       		.uleb128 0x3
 3476 003c 0E       		.uleb128 0xe
 3477 003d 00       		.byte	0
 3478 003e 00       		.byte	0
 3479 003f 06       		.uleb128 0x6
 3480 0040 16       		.uleb128 0x16
 3481 0041 00       		.byte	0
 3482 0042 03       		.uleb128 0x3
 3483 0043 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 111


 3484 0044 3A       		.uleb128 0x3a
 3485 0045 0B       		.uleb128 0xb
 3486 0046 3B       		.uleb128 0x3b
 3487 0047 0B       		.uleb128 0xb
 3488 0048 49       		.uleb128 0x49
 3489 0049 13       		.uleb128 0x13
 3490 004a 00       		.byte	0
 3491 004b 00       		.byte	0
 3492 004c 07       		.uleb128 0x7
 3493 004d 24       		.uleb128 0x24
 3494 004e 00       		.byte	0
 3495 004f 0B       		.uleb128 0xb
 3496 0050 0B       		.uleb128 0xb
 3497 0051 3E       		.uleb128 0x3e
 3498 0052 0B       		.uleb128 0xb
 3499 0053 03       		.uleb128 0x3
 3500 0054 08       		.uleb128 0x8
 3501 0055 00       		.byte	0
 3502 0056 00       		.byte	0
 3503 0057 08       		.uleb128 0x8
 3504 0058 13       		.uleb128 0x13
 3505 0059 01       		.byte	0x1
 3506 005a 0B       		.uleb128 0xb
 3507 005b 05       		.uleb128 0x5
 3508 005c 3A       		.uleb128 0x3a
 3509 005d 0B       		.uleb128 0xb
 3510 005e 3B       		.uleb128 0x3b
 3511 005f 05       		.uleb128 0x5
 3512 0060 01       		.uleb128 0x1
 3513 0061 13       		.uleb128 0x13
 3514 0062 00       		.byte	0
 3515 0063 00       		.byte	0
 3516 0064 09       		.uleb128 0x9
 3517 0065 0D       		.uleb128 0xd
 3518 0066 00       		.byte	0
 3519 0067 03       		.uleb128 0x3
 3520 0068 0E       		.uleb128 0xe
 3521 0069 3A       		.uleb128 0x3a
 3522 006a 0B       		.uleb128 0xb
 3523 006b 3B       		.uleb128 0x3b
 3524 006c 05       		.uleb128 0x5
 3525 006d 49       		.uleb128 0x49
 3526 006e 13       		.uleb128 0x13
 3527 006f 38       		.uleb128 0x38
 3528 0070 0B       		.uleb128 0xb
 3529 0071 00       		.byte	0
 3530 0072 00       		.byte	0
 3531 0073 0A       		.uleb128 0xa
 3532 0074 0D       		.uleb128 0xd
 3533 0075 00       		.byte	0
 3534 0076 03       		.uleb128 0x3
 3535 0077 0E       		.uleb128 0xe
 3536 0078 3A       		.uleb128 0x3a
 3537 0079 0B       		.uleb128 0xb
 3538 007a 3B       		.uleb128 0x3b
 3539 007b 05       		.uleb128 0x5
 3540 007c 49       		.uleb128 0x49
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 112


 3541 007d 13       		.uleb128 0x13
 3542 007e 38       		.uleb128 0x38
 3543 007f 05       		.uleb128 0x5
 3544 0080 00       		.byte	0
 3545 0081 00       		.byte	0
 3546 0082 0B       		.uleb128 0xb
 3547 0083 0D       		.uleb128 0xd
 3548 0084 00       		.byte	0
 3549 0085 03       		.uleb128 0x3
 3550 0086 08       		.uleb128 0x8
 3551 0087 3A       		.uleb128 0x3a
 3552 0088 0B       		.uleb128 0xb
 3553 0089 3B       		.uleb128 0x3b
 3554 008a 05       		.uleb128 0x5
 3555 008b 49       		.uleb128 0x49
 3556 008c 13       		.uleb128 0x13
 3557 008d 38       		.uleb128 0x38
 3558 008e 05       		.uleb128 0x5
 3559 008f 00       		.byte	0
 3560 0090 00       		.byte	0
 3561 0091 0C       		.uleb128 0xc
 3562 0092 01       		.uleb128 0x1
 3563 0093 01       		.byte	0x1
 3564 0094 49       		.uleb128 0x49
 3565 0095 13       		.uleb128 0x13
 3566 0096 01       		.uleb128 0x1
 3567 0097 13       		.uleb128 0x13
 3568 0098 00       		.byte	0
 3569 0099 00       		.byte	0
 3570 009a 0D       		.uleb128 0xd
 3571 009b 21       		.uleb128 0x21
 3572 009c 00       		.byte	0
 3573 009d 49       		.uleb128 0x49
 3574 009e 13       		.uleb128 0x13
 3575 009f 2F       		.uleb128 0x2f
 3576 00a0 0B       		.uleb128 0xb
 3577 00a1 00       		.byte	0
 3578 00a2 00       		.byte	0
 3579 00a3 0E       		.uleb128 0xe
 3580 00a4 35       		.uleb128 0x35
 3581 00a5 00       		.byte	0
 3582 00a6 49       		.uleb128 0x49
 3583 00a7 13       		.uleb128 0x13
 3584 00a8 00       		.byte	0
 3585 00a9 00       		.byte	0
 3586 00aa 0F       		.uleb128 0xf
 3587 00ab 21       		.uleb128 0x21
 3588 00ac 00       		.byte	0
 3589 00ad 49       		.uleb128 0x49
 3590 00ae 13       		.uleb128 0x13
 3591 00af 2F       		.uleb128 0x2f
 3592 00b0 05       		.uleb128 0x5
 3593 00b1 00       		.byte	0
 3594 00b2 00       		.byte	0
 3595 00b3 10       		.uleb128 0x10
 3596 00b4 16       		.uleb128 0x16
 3597 00b5 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 113


 3598 00b6 03       		.uleb128 0x3
 3599 00b7 0E       		.uleb128 0xe
 3600 00b8 3A       		.uleb128 0x3a
 3601 00b9 0B       		.uleb128 0xb
 3602 00ba 3B       		.uleb128 0x3b
 3603 00bb 05       		.uleb128 0x5
 3604 00bc 49       		.uleb128 0x49
 3605 00bd 13       		.uleb128 0x13
 3606 00be 00       		.byte	0
 3607 00bf 00       		.byte	0
 3608 00c0 11       		.uleb128 0x11
 3609 00c1 13       		.uleb128 0x13
 3610 00c2 01       		.byte	0x1
 3611 00c3 0B       		.uleb128 0xb
 3612 00c4 0B       		.uleb128 0xb
 3613 00c5 3A       		.uleb128 0x3a
 3614 00c6 0B       		.uleb128 0xb
 3615 00c7 3B       		.uleb128 0x3b
 3616 00c8 0B       		.uleb128 0xb
 3617 00c9 01       		.uleb128 0x1
 3618 00ca 13       		.uleb128 0x13
 3619 00cb 00       		.byte	0
 3620 00cc 00       		.byte	0
 3621 00cd 12       		.uleb128 0x12
 3622 00ce 0D       		.uleb128 0xd
 3623 00cf 00       		.byte	0
 3624 00d0 03       		.uleb128 0x3
 3625 00d1 0E       		.uleb128 0xe
 3626 00d2 3A       		.uleb128 0x3a
 3627 00d3 0B       		.uleb128 0xb
 3628 00d4 3B       		.uleb128 0x3b
 3629 00d5 0B       		.uleb128 0xb
 3630 00d6 49       		.uleb128 0x49
 3631 00d7 13       		.uleb128 0x13
 3632 00d8 38       		.uleb128 0x38
 3633 00d9 0B       		.uleb128 0xb
 3634 00da 00       		.byte	0
 3635 00db 00       		.byte	0
 3636 00dc 13       		.uleb128 0x13
 3637 00dd 13       		.uleb128 0x13
 3638 00de 01       		.byte	0x1
 3639 00df 0B       		.uleb128 0xb
 3640 00e0 0B       		.uleb128 0xb
 3641 00e1 3A       		.uleb128 0x3a
 3642 00e2 0B       		.uleb128 0xb
 3643 00e3 3B       		.uleb128 0x3b
 3644 00e4 05       		.uleb128 0x5
 3645 00e5 01       		.uleb128 0x1
 3646 00e6 13       		.uleb128 0x13
 3647 00e7 00       		.byte	0
 3648 00e8 00       		.byte	0
 3649 00e9 14       		.uleb128 0x14
 3650 00ea 0F       		.uleb128 0xf
 3651 00eb 00       		.byte	0
 3652 00ec 0B       		.uleb128 0xb
 3653 00ed 0B       		.uleb128 0xb
 3654 00ee 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 114


 3655 00ef 00       		.byte	0
 3656 00f0 15       		.uleb128 0x15
 3657 00f1 04       		.uleb128 0x4
 3658 00f2 01       		.byte	0x1
 3659 00f3 0B       		.uleb128 0xb
 3660 00f4 0B       		.uleb128 0xb
 3661 00f5 49       		.uleb128 0x49
 3662 00f6 13       		.uleb128 0x13
 3663 00f7 3A       		.uleb128 0x3a
 3664 00f8 0B       		.uleb128 0xb
 3665 00f9 3B       		.uleb128 0x3b
 3666 00fa 05       		.uleb128 0x5
 3667 00fb 01       		.uleb128 0x1
 3668 00fc 13       		.uleb128 0x13
 3669 00fd 00       		.byte	0
 3670 00fe 00       		.byte	0
 3671 00ff 16       		.uleb128 0x16
 3672 0100 0F       		.uleb128 0xf
 3673 0101 00       		.byte	0
 3674 0102 0B       		.uleb128 0xb
 3675 0103 0B       		.uleb128 0xb
 3676 0104 49       		.uleb128 0x49
 3677 0105 13       		.uleb128 0x13
 3678 0106 00       		.byte	0
 3679 0107 00       		.byte	0
 3680 0108 17       		.uleb128 0x17
 3681 0109 15       		.uleb128 0x15
 3682 010a 01       		.byte	0x1
 3683 010b 27       		.uleb128 0x27
 3684 010c 19       		.uleb128 0x19
 3685 010d 01       		.uleb128 0x1
 3686 010e 13       		.uleb128 0x13
 3687 010f 00       		.byte	0
 3688 0110 00       		.byte	0
 3689 0111 18       		.uleb128 0x18
 3690 0112 05       		.uleb128 0x5
 3691 0113 00       		.byte	0
 3692 0114 49       		.uleb128 0x49
 3693 0115 13       		.uleb128 0x13
 3694 0116 00       		.byte	0
 3695 0117 00       		.byte	0
 3696 0118 19       		.uleb128 0x19
 3697 0119 15       		.uleb128 0x15
 3698 011a 01       		.byte	0x1
 3699 011b 27       		.uleb128 0x27
 3700 011c 19       		.uleb128 0x19
 3701 011d 49       		.uleb128 0x49
 3702 011e 13       		.uleb128 0x13
 3703 011f 01       		.uleb128 0x1
 3704 0120 13       		.uleb128 0x13
 3705 0121 00       		.byte	0
 3706 0122 00       		.byte	0
 3707 0123 1A       		.uleb128 0x1a
 3708 0124 13       		.uleb128 0x13
 3709 0125 01       		.byte	0x1
 3710 0126 03       		.uleb128 0x3
 3711 0127 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 115


 3712 0128 0B       		.uleb128 0xb
 3713 0129 0B       		.uleb128 0xb
 3714 012a 3A       		.uleb128 0x3a
 3715 012b 0B       		.uleb128 0xb
 3716 012c 3B       		.uleb128 0x3b
 3717 012d 05       		.uleb128 0x5
 3718 012e 01       		.uleb128 0x1
 3719 012f 13       		.uleb128 0x13
 3720 0130 00       		.byte	0
 3721 0131 00       		.byte	0
 3722 0132 1B       		.uleb128 0x1b
 3723 0133 13       		.uleb128 0x13
 3724 0134 01       		.byte	0x1
 3725 0135 03       		.uleb128 0x3
 3726 0136 0E       		.uleb128 0xe
 3727 0137 0B       		.uleb128 0xb
 3728 0138 0B       		.uleb128 0xb
 3729 0139 3A       		.uleb128 0x3a
 3730 013a 0B       		.uleb128 0xb
 3731 013b 3B       		.uleb128 0x3b
 3732 013c 0B       		.uleb128 0xb
 3733 013d 01       		.uleb128 0x1
 3734 013e 13       		.uleb128 0x13
 3735 013f 00       		.byte	0
 3736 0140 00       		.byte	0
 3737 0141 1C       		.uleb128 0x1c
 3738 0142 26       		.uleb128 0x26
 3739 0143 00       		.byte	0
 3740 0144 49       		.uleb128 0x49
 3741 0145 13       		.uleb128 0x13
 3742 0146 00       		.byte	0
 3743 0147 00       		.byte	0
 3744 0148 1D       		.uleb128 0x1d
 3745 0149 2E       		.uleb128 0x2e
 3746 014a 00       		.byte	0
 3747 014b 03       		.uleb128 0x3
 3748 014c 0E       		.uleb128 0xe
 3749 014d 3A       		.uleb128 0x3a
 3750 014e 0B       		.uleb128 0xb
 3751 014f 3B       		.uleb128 0x3b
 3752 0150 05       		.uleb128 0x5
 3753 0151 27       		.uleb128 0x27
 3754 0152 19       		.uleb128 0x19
 3755 0153 20       		.uleb128 0x20
 3756 0154 0B       		.uleb128 0xb
 3757 0155 00       		.byte	0
 3758 0156 00       		.byte	0
 3759 0157 1E       		.uleb128 0x1e
 3760 0158 2E       		.uleb128 0x2e
 3761 0159 01       		.byte	0x1
 3762 015a 03       		.uleb128 0x3
 3763 015b 0E       		.uleb128 0xe
 3764 015c 3A       		.uleb128 0x3a
 3765 015d 0B       		.uleb128 0xb
 3766 015e 3B       		.uleb128 0x3b
 3767 015f 05       		.uleb128 0x5
 3768 0160 27       		.uleb128 0x27
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 116


 3769 0161 19       		.uleb128 0x19
 3770 0162 20       		.uleb128 0x20
 3771 0163 0B       		.uleb128 0xb
 3772 0164 01       		.uleb128 0x1
 3773 0165 13       		.uleb128 0x13
 3774 0166 00       		.byte	0
 3775 0167 00       		.byte	0
 3776 0168 1F       		.uleb128 0x1f
 3777 0169 05       		.uleb128 0x5
 3778 016a 00       		.byte	0
 3779 016b 03       		.uleb128 0x3
 3780 016c 0E       		.uleb128 0xe
 3781 016d 3A       		.uleb128 0x3a
 3782 016e 0B       		.uleb128 0xb
 3783 016f 3B       		.uleb128 0x3b
 3784 0170 05       		.uleb128 0x5
 3785 0171 49       		.uleb128 0x49
 3786 0172 13       		.uleb128 0x13
 3787 0173 00       		.byte	0
 3788 0174 00       		.byte	0
 3789 0175 20       		.uleb128 0x20
 3790 0176 2E       		.uleb128 0x2e
 3791 0177 01       		.byte	0x1
 3792 0178 3F       		.uleb128 0x3f
 3793 0179 19       		.uleb128 0x19
 3794 017a 03       		.uleb128 0x3
 3795 017b 0E       		.uleb128 0xe
 3796 017c 3A       		.uleb128 0x3a
 3797 017d 0B       		.uleb128 0xb
 3798 017e 3B       		.uleb128 0x3b
 3799 017f 0B       		.uleb128 0xb
 3800 0180 27       		.uleb128 0x27
 3801 0181 19       		.uleb128 0x19
 3802 0182 11       		.uleb128 0x11
 3803 0183 01       		.uleb128 0x1
 3804 0184 12       		.uleb128 0x12
 3805 0185 06       		.uleb128 0x6
 3806 0186 40       		.uleb128 0x40
 3807 0187 18       		.uleb128 0x18
 3808 0188 9742     		.uleb128 0x2117
 3809 018a 19       		.uleb128 0x19
 3810 018b 01       		.uleb128 0x1
 3811 018c 13       		.uleb128 0x13
 3812 018d 00       		.byte	0
 3813 018e 00       		.byte	0
 3814 018f 21       		.uleb128 0x21
 3815 0190 05       		.uleb128 0x5
 3816 0191 00       		.byte	0
 3817 0192 03       		.uleb128 0x3
 3818 0193 0E       		.uleb128 0xe
 3819 0194 3A       		.uleb128 0x3a
 3820 0195 0B       		.uleb128 0xb
 3821 0196 3B       		.uleb128 0x3b
 3822 0197 0B       		.uleb128 0xb
 3823 0198 49       		.uleb128 0x49
 3824 0199 13       		.uleb128 0x13
 3825 019a 02       		.uleb128 0x2
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 117


 3826 019b 17       		.uleb128 0x17
 3827 019c 00       		.byte	0
 3828 019d 00       		.byte	0
 3829 019e 22       		.uleb128 0x22
 3830 019f 34       		.uleb128 0x34
 3831 01a0 00       		.byte	0
 3832 01a1 03       		.uleb128 0x3
 3833 01a2 0E       		.uleb128 0xe
 3834 01a3 3A       		.uleb128 0x3a
 3835 01a4 0B       		.uleb128 0xb
 3836 01a5 3B       		.uleb128 0x3b
 3837 01a6 0B       		.uleb128 0xb
 3838 01a7 49       		.uleb128 0x49
 3839 01a8 13       		.uleb128 0x13
 3840 01a9 02       		.uleb128 0x2
 3841 01aa 18       		.uleb128 0x18
 3842 01ab 00       		.byte	0
 3843 01ac 00       		.byte	0
 3844 01ad 23       		.uleb128 0x23
 3845 01ae 34       		.uleb128 0x34
 3846 01af 00       		.byte	0
 3847 01b0 03       		.uleb128 0x3
 3848 01b1 08       		.uleb128 0x8
 3849 01b2 3A       		.uleb128 0x3a
 3850 01b3 0B       		.uleb128 0xb
 3851 01b4 3B       		.uleb128 0x3b
 3852 01b5 0B       		.uleb128 0xb
 3853 01b6 49       		.uleb128 0x49
 3854 01b7 13       		.uleb128 0x13
 3855 01b8 02       		.uleb128 0x2
 3856 01b9 17       		.uleb128 0x17
 3857 01ba 00       		.byte	0
 3858 01bb 00       		.byte	0
 3859 01bc 24       		.uleb128 0x24
 3860 01bd 34       		.uleb128 0x34
 3861 01be 00       		.byte	0
 3862 01bf 03       		.uleb128 0x3
 3863 01c0 08       		.uleb128 0x8
 3864 01c1 3A       		.uleb128 0x3a
 3865 01c2 0B       		.uleb128 0xb
 3866 01c3 3B       		.uleb128 0x3b
 3867 01c4 0B       		.uleb128 0xb
 3868 01c5 49       		.uleb128 0x49
 3869 01c6 13       		.uleb128 0x13
 3870 01c7 02       		.uleb128 0x2
 3871 01c8 18       		.uleb128 0x18
 3872 01c9 00       		.byte	0
 3873 01ca 00       		.byte	0
 3874 01cb 25       		.uleb128 0x25
 3875 01cc 34       		.uleb128 0x34
 3876 01cd 00       		.byte	0
 3877 01ce 03       		.uleb128 0x3
 3878 01cf 0E       		.uleb128 0xe
 3879 01d0 3A       		.uleb128 0x3a
 3880 01d1 0B       		.uleb128 0xb
 3881 01d2 3B       		.uleb128 0x3b
 3882 01d3 0B       		.uleb128 0xb
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 118


 3883 01d4 49       		.uleb128 0x49
 3884 01d5 13       		.uleb128 0x13
 3885 01d6 02       		.uleb128 0x2
 3886 01d7 17       		.uleb128 0x17
 3887 01d8 00       		.byte	0
 3888 01d9 00       		.byte	0
 3889 01da 26       		.uleb128 0x26
 3890 01db 898201   		.uleb128 0x4109
 3891 01de 01       		.byte	0x1
 3892 01df 11       		.uleb128 0x11
 3893 01e0 01       		.uleb128 0x1
 3894 01e1 31       		.uleb128 0x31
 3895 01e2 13       		.uleb128 0x13
 3896 01e3 01       		.uleb128 0x1
 3897 01e4 13       		.uleb128 0x13
 3898 01e5 00       		.byte	0
 3899 01e6 00       		.byte	0
 3900 01e7 27       		.uleb128 0x27
 3901 01e8 8A8201   		.uleb128 0x410a
 3902 01eb 00       		.byte	0
 3903 01ec 02       		.uleb128 0x2
 3904 01ed 18       		.uleb128 0x18
 3905 01ee 9142     		.uleb128 0x2111
 3906 01f0 18       		.uleb128 0x18
 3907 01f1 00       		.byte	0
 3908 01f2 00       		.byte	0
 3909 01f3 28       		.uleb128 0x28
 3910 01f4 898201   		.uleb128 0x4109
 3911 01f7 01       		.byte	0x1
 3912 01f8 11       		.uleb128 0x11
 3913 01f9 01       		.uleb128 0x1
 3914 01fa 31       		.uleb128 0x31
 3915 01fb 13       		.uleb128 0x13
 3916 01fc 00       		.byte	0
 3917 01fd 00       		.byte	0
 3918 01fe 29       		.uleb128 0x29
 3919 01ff 2E       		.uleb128 0x2e
 3920 0200 01       		.byte	0x1
 3921 0201 3F       		.uleb128 0x3f
 3922 0202 19       		.uleb128 0x19
 3923 0203 03       		.uleb128 0x3
 3924 0204 08       		.uleb128 0x8
 3925 0205 3A       		.uleb128 0x3a
 3926 0206 0B       		.uleb128 0xb
 3927 0207 3B       		.uleb128 0x3b
 3928 0208 0B       		.uleb128 0xb
 3929 0209 27       		.uleb128 0x27
 3930 020a 19       		.uleb128 0x19
 3931 020b 49       		.uleb128 0x49
 3932 020c 13       		.uleb128 0x13
 3933 020d 11       		.uleb128 0x11
 3934 020e 01       		.uleb128 0x1
 3935 020f 12       		.uleb128 0x12
 3936 0210 06       		.uleb128 0x6
 3937 0211 40       		.uleb128 0x40
 3938 0212 18       		.uleb128 0x18
 3939 0213 9742     		.uleb128 0x2117
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 119


 3940 0215 19       		.uleb128 0x19
 3941 0216 01       		.uleb128 0x1
 3942 0217 13       		.uleb128 0x13
 3943 0218 00       		.byte	0
 3944 0219 00       		.byte	0
 3945 021a 2A       		.uleb128 0x2a
 3946 021b 0B       		.uleb128 0xb
 3947 021c 01       		.byte	0x1
 3948 021d 11       		.uleb128 0x11
 3949 021e 01       		.uleb128 0x1
 3950 021f 12       		.uleb128 0x12
 3951 0220 06       		.uleb128 0x6
 3952 0221 01       		.uleb128 0x1
 3953 0222 13       		.uleb128 0x13
 3954 0223 00       		.byte	0
 3955 0224 00       		.byte	0
 3956 0225 2B       		.uleb128 0x2b
 3957 0226 2E       		.uleb128 0x2e
 3958 0227 01       		.byte	0x1
 3959 0228 3F       		.uleb128 0x3f
 3960 0229 19       		.uleb128 0x19
 3961 022a 03       		.uleb128 0x3
 3962 022b 0E       		.uleb128 0xe
 3963 022c 3A       		.uleb128 0x3a
 3964 022d 0B       		.uleb128 0xb
 3965 022e 3B       		.uleb128 0x3b
 3966 022f 0B       		.uleb128 0xb
 3967 0230 27       		.uleb128 0x27
 3968 0231 19       		.uleb128 0x19
 3969 0232 49       		.uleb128 0x49
 3970 0233 13       		.uleb128 0x13
 3971 0234 11       		.uleb128 0x11
 3972 0235 01       		.uleb128 0x1
 3973 0236 12       		.uleb128 0x12
 3974 0237 06       		.uleb128 0x6
 3975 0238 40       		.uleb128 0x40
 3976 0239 18       		.uleb128 0x18
 3977 023a 9742     		.uleb128 0x2117
 3978 023c 19       		.uleb128 0x19
 3979 023d 01       		.uleb128 0x1
 3980 023e 13       		.uleb128 0x13
 3981 023f 00       		.byte	0
 3982 0240 00       		.byte	0
 3983 0241 2C       		.uleb128 0x2c
 3984 0242 0B       		.uleb128 0xb
 3985 0243 01       		.byte	0x1
 3986 0244 11       		.uleb128 0x11
 3987 0245 01       		.uleb128 0x1
 3988 0246 12       		.uleb128 0x12
 3989 0247 06       		.uleb128 0x6
 3990 0248 00       		.byte	0
 3991 0249 00       		.byte	0
 3992 024a 2D       		.uleb128 0x2d
 3993 024b 2E       		.uleb128 0x2e
 3994 024c 01       		.byte	0x1
 3995 024d 3F       		.uleb128 0x3f
 3996 024e 19       		.uleb128 0x19
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 120


 3997 024f 03       		.uleb128 0x3
 3998 0250 0E       		.uleb128 0xe
 3999 0251 3A       		.uleb128 0x3a
 4000 0252 0B       		.uleb128 0xb
 4001 0253 3B       		.uleb128 0x3b
 4002 0254 0B       		.uleb128 0xb
 4003 0255 27       		.uleb128 0x27
 4004 0256 19       		.uleb128 0x19
 4005 0257 8701     		.uleb128 0x87
 4006 0259 19       		.uleb128 0x19
 4007 025a 11       		.uleb128 0x11
 4008 025b 01       		.uleb128 0x1
 4009 025c 12       		.uleb128 0x12
 4010 025d 06       		.uleb128 0x6
 4011 025e 40       		.uleb128 0x40
 4012 025f 18       		.uleb128 0x18
 4013 0260 9642     		.uleb128 0x2116
 4014 0262 19       		.uleb128 0x19
 4015 0263 01       		.uleb128 0x1
 4016 0264 13       		.uleb128 0x13
 4017 0265 00       		.byte	0
 4018 0266 00       		.byte	0
 4019 0267 2E       		.uleb128 0x2e
 4020 0268 1D       		.uleb128 0x1d
 4021 0269 01       		.byte	0x1
 4022 026a 31       		.uleb128 0x31
 4023 026b 13       		.uleb128 0x13
 4024 026c 11       		.uleb128 0x11
 4025 026d 01       		.uleb128 0x1
 4026 026e 12       		.uleb128 0x12
 4027 026f 06       		.uleb128 0x6
 4028 0270 58       		.uleb128 0x58
 4029 0271 0B       		.uleb128 0xb
 4030 0272 59       		.uleb128 0x59
 4031 0273 0B       		.uleb128 0xb
 4032 0274 01       		.uleb128 0x1
 4033 0275 13       		.uleb128 0x13
 4034 0276 00       		.byte	0
 4035 0277 00       		.byte	0
 4036 0278 2F       		.uleb128 0x2f
 4037 0279 05       		.uleb128 0x5
 4038 027a 00       		.byte	0
 4039 027b 31       		.uleb128 0x31
 4040 027c 13       		.uleb128 0x13
 4041 027d 02       		.uleb128 0x2
 4042 027e 17       		.uleb128 0x17
 4043 027f 00       		.byte	0
 4044 0280 00       		.byte	0
 4045 0281 30       		.uleb128 0x30
 4046 0282 1D       		.uleb128 0x1d
 4047 0283 00       		.byte	0
 4048 0284 31       		.uleb128 0x31
 4049 0285 13       		.uleb128 0x13
 4050 0286 11       		.uleb128 0x11
 4051 0287 01       		.uleb128 0x1
 4052 0288 12       		.uleb128 0x12
 4053 0289 06       		.uleb128 0x6
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 121


 4054 028a 58       		.uleb128 0x58
 4055 028b 0B       		.uleb128 0xb
 4056 028c 59       		.uleb128 0x59
 4057 028d 05       		.uleb128 0x5
 4058 028e 00       		.byte	0
 4059 028f 00       		.byte	0
 4060 0290 31       		.uleb128 0x31
 4061 0291 34       		.uleb128 0x34
 4062 0292 00       		.byte	0
 4063 0293 03       		.uleb128 0x3
 4064 0294 08       		.uleb128 0x8
 4065 0295 3A       		.uleb128 0x3a
 4066 0296 0B       		.uleb128 0xb
 4067 0297 3B       		.uleb128 0x3b
 4068 0298 0B       		.uleb128 0xb
 4069 0299 49       		.uleb128 0x49
 4070 029a 13       		.uleb128 0x13
 4071 029b 00       		.byte	0
 4072 029c 00       		.byte	0
 4073 029d 32       		.uleb128 0x32
 4074 029e 34       		.uleb128 0x34
 4075 029f 00       		.byte	0
 4076 02a0 03       		.uleb128 0x3
 4077 02a1 0E       		.uleb128 0xe
 4078 02a2 3A       		.uleb128 0x3a
 4079 02a3 0B       		.uleb128 0xb
 4080 02a4 3B       		.uleb128 0x3b
 4081 02a5 05       		.uleb128 0x5
 4082 02a6 49       		.uleb128 0x49
 4083 02a7 13       		.uleb128 0x13
 4084 02a8 3F       		.uleb128 0x3f
 4085 02a9 19       		.uleb128 0x19
 4086 02aa 3C       		.uleb128 0x3c
 4087 02ab 19       		.uleb128 0x19
 4088 02ac 00       		.byte	0
 4089 02ad 00       		.byte	0
 4090 02ae 33       		.uleb128 0x33
 4091 02af 34       		.uleb128 0x34
 4092 02b0 00       		.byte	0
 4093 02b1 03       		.uleb128 0x3
 4094 02b2 0E       		.uleb128 0xe
 4095 02b3 3A       		.uleb128 0x3a
 4096 02b4 0B       		.uleb128 0xb
 4097 02b5 3B       		.uleb128 0x3b
 4098 02b6 0B       		.uleb128 0xb
 4099 02b7 49       		.uleb128 0x49
 4100 02b8 13       		.uleb128 0x13
 4101 02b9 3F       		.uleb128 0x3f
 4102 02ba 19       		.uleb128 0x19
 4103 02bb 3C       		.uleb128 0x3c
 4104 02bc 19       		.uleb128 0x19
 4105 02bd 00       		.byte	0
 4106 02be 00       		.byte	0
 4107 02bf 34       		.uleb128 0x34
 4108 02c0 34       		.uleb128 0x34
 4109 02c1 00       		.byte	0
 4110 02c2 03       		.uleb128 0x3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 122


 4111 02c3 0E       		.uleb128 0xe
 4112 02c4 3A       		.uleb128 0x3a
 4113 02c5 0B       		.uleb128 0xb
 4114 02c6 3B       		.uleb128 0x3b
 4115 02c7 0B       		.uleb128 0xb
 4116 02c8 49       		.uleb128 0x49
 4117 02c9 13       		.uleb128 0x13
 4118 02ca 3F       		.uleb128 0x3f
 4119 02cb 19       		.uleb128 0x19
 4120 02cc 02       		.uleb128 0x2
 4121 02cd 18       		.uleb128 0x18
 4122 02ce 00       		.byte	0
 4123 02cf 00       		.byte	0
 4124 02d0 35       		.uleb128 0x35
 4125 02d1 34       		.uleb128 0x34
 4126 02d2 00       		.byte	0
 4127 02d3 03       		.uleb128 0x3
 4128 02d4 08       		.uleb128 0x8
 4129 02d5 3A       		.uleb128 0x3a
 4130 02d6 0B       		.uleb128 0xb
 4131 02d7 3B       		.uleb128 0x3b
 4132 02d8 0B       		.uleb128 0xb
 4133 02d9 49       		.uleb128 0x49
 4134 02da 13       		.uleb128 0x13
 4135 02db 3F       		.uleb128 0x3f
 4136 02dc 19       		.uleb128 0x19
 4137 02dd 02       		.uleb128 0x2
 4138 02de 18       		.uleb128 0x18
 4139 02df 00       		.byte	0
 4140 02e0 00       		.byte	0
 4141 02e1 36       		.uleb128 0x36
 4142 02e2 2E       		.uleb128 0x2e
 4143 02e3 00       		.byte	0
 4144 02e4 3F       		.uleb128 0x3f
 4145 02e5 19       		.uleb128 0x19
 4146 02e6 3C       		.uleb128 0x3c
 4147 02e7 19       		.uleb128 0x19
 4148 02e8 6E       		.uleb128 0x6e
 4149 02e9 0E       		.uleb128 0xe
 4150 02ea 03       		.uleb128 0x3
 4151 02eb 0E       		.uleb128 0xe
 4152 02ec 00       		.byte	0
 4153 02ed 00       		.byte	0
 4154 02ee 37       		.uleb128 0x37
 4155 02ef 2E       		.uleb128 0x2e
 4156 02f0 00       		.byte	0
 4157 02f1 3F       		.uleb128 0x3f
 4158 02f2 19       		.uleb128 0x19
 4159 02f3 3C       		.uleb128 0x3c
 4160 02f4 19       		.uleb128 0x19
 4161 02f5 6E       		.uleb128 0x6e
 4162 02f6 0E       		.uleb128 0xe
 4163 02f7 03       		.uleb128 0x3
 4164 02f8 0E       		.uleb128 0xe
 4165 02f9 3A       		.uleb128 0x3a
 4166 02fa 0B       		.uleb128 0xb
 4167 02fb 3B       		.uleb128 0x3b
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 123


 4168 02fc 05       		.uleb128 0x5
 4169 02fd 00       		.byte	0
 4170 02fe 00       		.byte	0
 4171 02ff 00       		.byte	0
 4172              		.section	.debug_loc,"",%progbits
 4173              	.Ldebug_loc0:
 4174              	.LLST0:
 4175 0000 00000000 		.4byte	.LVL0
 4176 0004 12000000 		.4byte	.LVL2
 4177 0008 0100     		.2byte	0x1
 4178 000a 50       		.byte	0x50
 4179 000b 12000000 		.4byte	.LVL2
 4180 000f 50000000 		.4byte	.LVL8
 4181 0013 0100     		.2byte	0x1
 4182 0015 56       		.byte	0x56
 4183 0016 50000000 		.4byte	.LVL8
 4184 001a 5C000000 		.4byte	.LFE656
 4185 001e 0400     		.2byte	0x4
 4186 0020 F3       		.byte	0xf3
 4187 0021 01       		.uleb128 0x1
 4188 0022 50       		.byte	0x50
 4189 0023 9F       		.byte	0x9f
 4190 0024 00000000 		.4byte	0
 4191 0028 00000000 		.4byte	0
 4192              	.LLST1:
 4193 002c 00000000 		.4byte	.LVL0
 4194 0030 10000000 		.4byte	.LVL1
 4195 0034 0100     		.2byte	0x1
 4196 0036 51       		.byte	0x51
 4197 0037 10000000 		.4byte	.LVL1
 4198 003b 50000000 		.4byte	.LVL8
 4199 003f 0100     		.2byte	0x1
 4200 0041 55       		.byte	0x55
 4201 0042 50000000 		.4byte	.LVL8
 4202 0046 5C000000 		.4byte	.LFE656
 4203 004a 0400     		.2byte	0x4
 4204 004c F3       		.byte	0xf3
 4205 004d 01       		.uleb128 0x1
 4206 004e 51       		.byte	0x51
 4207 004f 9F       		.byte	0x9f
 4208 0050 00000000 		.4byte	0
 4209 0054 00000000 		.4byte	0
 4210              	.LLST2:
 4211 0058 28000000 		.4byte	.LVL4
 4212 005c 2C000000 		.4byte	.LVL5
 4213 0060 0200     		.2byte	0x2
 4214 0062 30       		.byte	0x30
 4215 0063 9F       		.byte	0x9f
 4216 0064 2C000000 		.4byte	.LVL5
 4217 0068 50000000 		.4byte	.LVL8
 4218 006c 0100     		.2byte	0x1
 4219 006e 54       		.byte	0x54
 4220 006f 00000000 		.4byte	0
 4221 0073 00000000 		.4byte	0
 4222              	.LLST3:
 4223 0077 16000000 		.4byte	.LVL3
 4224 007b 50000000 		.4byte	.LVL8
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 124


 4225 007f 0100     		.2byte	0x1
 4226 0081 56       		.byte	0x56
 4227 0082 50000000 		.4byte	.LVL8
 4228 0086 5C000000 		.4byte	.LFE656
 4229 008a 0400     		.2byte	0x4
 4230 008c F3       		.byte	0xf3
 4231 008d 01       		.uleb128 0x1
 4232 008e 50       		.byte	0x50
 4233 008f 9F       		.byte	0x9f
 4234 0090 00000000 		.4byte	0
 4235 0094 00000000 		.4byte	0
 4236              	.LLST4:
 4237 0098 16000000 		.4byte	.LVL3
 4238 009c 50000000 		.4byte	.LVL8
 4239 00a0 0100     		.2byte	0x1
 4240 00a2 55       		.byte	0x55
 4241 00a3 50000000 		.4byte	.LVL8
 4242 00a7 5C000000 		.4byte	.LFE656
 4243 00ab 0400     		.2byte	0x4
 4244 00ad F3       		.byte	0xf3
 4245 00ae 01       		.uleb128 0x1
 4246 00af 51       		.byte	0x51
 4247 00b0 9F       		.byte	0x9f
 4248 00b1 00000000 		.4byte	0
 4249 00b5 00000000 		.4byte	0
 4250              	.LLST5:
 4251 00b9 00000000 		.4byte	.LVL9
 4252 00bd 4E000000 		.4byte	.LVL14
 4253 00c1 0100     		.2byte	0x1
 4254 00c3 50       		.byte	0x50
 4255 00c4 4E000000 		.4byte	.LVL14
 4256 00c8 9C000000 		.4byte	.LFE657
 4257 00cc 0400     		.2byte	0x4
 4258 00ce F3       		.byte	0xf3
 4259 00cf 01       		.uleb128 0x1
 4260 00d0 50       		.byte	0x50
 4261 00d1 9F       		.byte	0x9f
 4262 00d2 00000000 		.4byte	0
 4263 00d6 00000000 		.4byte	0
 4264              	.LLST6:
 4265 00da 1E000000 		.4byte	.LVL10
 4266 00de 20000000 		.4byte	.LVL11
 4267 00e2 0200     		.2byte	0x2
 4268 00e4 30       		.byte	0x30
 4269 00e5 9F       		.byte	0x9f
 4270 00e6 20000000 		.4byte	.LVL11
 4271 00ea 48000000 		.4byte	.LVL13
 4272 00ee 0100     		.2byte	0x1
 4273 00f0 52       		.byte	0x52
 4274 00f1 00000000 		.4byte	0
 4275 00f5 00000000 		.4byte	0
 4276              	.LLST7:
 4277 00f9 00000000 		.4byte	.LVL17
 4278 00fd 44000000 		.4byte	.LVL22
 4279 0101 0100     		.2byte	0x1
 4280 0103 50       		.byte	0x50
 4281 0104 44000000 		.4byte	.LVL22
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 125


 4282 0108 54000000 		.4byte	.LFE658
 4283 010c 0400     		.2byte	0x4
 4284 010e F3       		.byte	0xf3
 4285 010f 01       		.uleb128 0x1
 4286 0110 50       		.byte	0x50
 4287 0111 9F       		.byte	0x9f
 4288 0112 00000000 		.4byte	0
 4289 0116 00000000 		.4byte	0
 4290              	.LLST8:
 4291 011a 0A000000 		.4byte	.LVL18
 4292 011e 0E000000 		.4byte	.LVL19
 4293 0122 0200     		.2byte	0x2
 4294 0124 30       		.byte	0x30
 4295 0125 9F       		.byte	0x9f
 4296 0126 0E000000 		.4byte	.LVL19
 4297 012a 2E000000 		.4byte	.LVL21
 4298 012e 0100     		.2byte	0x1
 4299 0130 53       		.byte	0x53
 4300 0131 00000000 		.4byte	0
 4301 0135 00000000 		.4byte	0
 4302              	.LLST9:
 4303 0139 00000000 		.4byte	.LVL23
 4304 013d 40000000 		.4byte	.LVL27
 4305 0141 0100     		.2byte	0x1
 4306 0143 50       		.byte	0x50
 4307 0144 40000000 		.4byte	.LVL27
 4308 0148 5C020000 		.4byte	.LFE659
 4309 014c 0400     		.2byte	0x4
 4310 014e F3       		.byte	0xf3
 4311 014f 01       		.uleb128 0x1
 4312 0150 50       		.byte	0x50
 4313 0151 9F       		.byte	0x9f
 4314 0152 00000000 		.4byte	0
 4315 0156 00000000 		.4byte	0
 4316              	.LLST10:
 4317 015a 0A000000 		.4byte	.LVL24
 4318 015e 14000000 		.4byte	.LVL25
 4319 0162 0100     		.2byte	0x1
 4320 0164 53       		.byte	0x53
 4321 0165 00000000 		.4byte	0
 4322 0169 00000000 		.4byte	0
 4323              	.LLST11:
 4324 016d 16010000 		.4byte	.LVL41
 4325 0171 1A010000 		.4byte	.LVL42
 4326 0175 0200     		.2byte	0x2
 4327 0177 30       		.byte	0x30
 4328 0178 9F       		.byte	0x9f
 4329 0179 1A010000 		.4byte	.LVL42
 4330 017d DE010000 		.4byte	.LVL46
 4331 0181 0100     		.2byte	0x1
 4332 0183 51       		.byte	0x51
 4333 0184 00000000 		.4byte	0
 4334 0188 00000000 		.4byte	0
 4335              	.LLST12:
 4336 018c 76000000 		.4byte	.LVL32
 4337 0190 7A000000 		.4byte	.LVL33
 4338 0194 0200     		.2byte	0x2
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 126


 4339 0196 30       		.byte	0x30
 4340 0197 9F       		.byte	0x9f
 4341 0198 7A000000 		.4byte	.LVL33
 4342 019c B7000000 		.4byte	.LVL35-1
 4343 01a0 0100     		.2byte	0x1
 4344 01a2 52       		.byte	0x52
 4345 01a3 00000000 		.4byte	0
 4346 01a7 00000000 		.4byte	0
 4347              	.LLST13:
 4348 01ab 16010000 		.4byte	.LVL41
 4349 01af 1A010000 		.4byte	.LVL42
 4350 01b3 0300     		.2byte	0x3
 4351 01b5 08       		.byte	0x8
 4352 01b6 C8       		.byte	0xc8
 4353 01b7 9F       		.byte	0x9f
 4354 01b8 1A010000 		.4byte	.LVL42
 4355 01bc DA010000 		.4byte	.LVL45
 4356 01c0 0100     		.2byte	0x1
 4357 01c2 53       		.byte	0x53
 4358 01c3 00000000 		.4byte	0
 4359 01c7 00000000 		.4byte	0
 4360              	.LLST14:
 4361 01cb E4010000 		.4byte	.LVL47
 4362 01cf EE010000 		.4byte	.LVL48
 4363 01d3 0100     		.2byte	0x1
 4364 01d5 53       		.byte	0x53
 4365 01d6 00000000 		.4byte	0
 4366 01da 00000000 		.4byte	0
 4367              		.section	.debug_aranges,"",%progbits
 4368 0000 34000000 		.4byte	0x34
 4369 0004 0200     		.2byte	0x2
 4370 0006 00000000 		.4byte	.Ldebug_info0
 4371 000a 04       		.byte	0x4
 4372 000b 00       		.byte	0
 4373 000c 0000     		.2byte	0
 4374 000e 0000     		.2byte	0
 4375 0010 00000000 		.4byte	.LFB656
 4376 0014 5C000000 		.4byte	.LFE656-.LFB656
 4377 0018 00000000 		.4byte	.LFB657
 4378 001c 9C000000 		.4byte	.LFE657-.LFB657
 4379 0020 00000000 		.4byte	.LFB658
 4380 0024 54000000 		.4byte	.LFE658-.LFB658
 4381 0028 00000000 		.4byte	.LFB659
 4382 002c 5C020000 		.4byte	.LFE659-.LFB659
 4383 0030 00000000 		.4byte	0
 4384 0034 00000000 		.4byte	0
 4385              		.section	.debug_ranges,"",%progbits
 4386              	.Ldebug_ranges0:
 4387 0000 00000000 		.4byte	.LFB656
 4388 0004 5C000000 		.4byte	.LFE656
 4389 0008 00000000 		.4byte	.LFB657
 4390 000c 9C000000 		.4byte	.LFE657
 4391 0010 00000000 		.4byte	.LFB658
 4392 0014 54000000 		.4byte	.LFE658
 4393 0018 00000000 		.4byte	.LFB659
 4394 001c 5C020000 		.4byte	.LFE659
 4395 0020 00000000 		.4byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 127


 4396 0024 00000000 		.4byte	0
 4397              		.section	.debug_line,"",%progbits
 4398              	.Ldebug_line0:
 4399 0000 68050000 		.section	.debug_str,"MS",%progbits,1
 4399      02005C04 
 4399      00000201 
 4399      FB0E0D00 
 4399      01010101 
 4400              	.LASF137:
 4401 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4401      696E7465 
 4401      72727570 
 4401      74735F35 
 4401      5F495251 
 4402              	.LASF288:
 4403 0016 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4403      74635F73 
 4403      7973696E 
 4403      745F7400 
 4404              	.LASF25:
 4405 0026 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4405      5F696E74 
 4405      65727275 
 4405      70745F67 
 4405      70696F5F 
 4406              	.LASF404:
 4407 003f 54726169 		.ascii	"Traitement_Signal.c\000"
 4407      74656D65 
 4407      6E745F53 
 4407      69676E61 
 4407      6C2E6300 
 4408              	.LASF317:
 4409 0053 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4409      625F7363 
 4409      625F7370 
 4409      695F6861 
 4409      6E646C65 
 4410              	.LASF123:
 4411 0071 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4411      6D5F315F 
 4411      696E7465 
 4411      72727570 
 4411      74735F31 
 4412              	.LASF345:
 4413 008c 73746F70 		.ascii	"stopInputMode\000"
 4413      496E7075 
 4413      744D6F64 
 4413      6500
 4414              	.LASF371:
 4415 009a 63795F64 		.ascii	"cy_device\000"
 4415      65766963 
 4415      6500
 4416              	.LASF142:
 4417 00a4 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4417      696E7465 
 4417      72727570 
 4417      74735F31 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 128


 4417      305F4952 
 4418              	.LASF381:
 4419 00bb 7369676E 		.ascii	"signal_AC_R\000"
 4419      616C5F41 
 4419      435F5200 
 4420              	.LASF363:
 4421 00c7 696E7075 		.ascii	"inputF32\000"
 4421      74463332 
 4421      00
 4422              	.LASF263:
 4423 00d0 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4423      73436D30 
 4423      436C6F63 
 4423      6B43746C 
 4423      4F666673 
 4424              	.LASF67:
 4425 00e7 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4425      735F696E 
 4425      74657272 
 4425      75707473 
 4425      5F647730 
 4426              	.LASF298:
 4427 0103 6D617374 		.ascii	"masterStatus\000"
 4427      65725374 
 4427      61747573 
 4427      00
 4428              	.LASF373:
 4429 0110 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4429      494E4B5F 
 4429      5350494D 
 4429      5F636F6E 
 4429      74657874 
 4430              	.LASF54:
 4431 0125 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4431      335F696E 
 4431      74657272 
 4431      7570745F 
 4431      4952516E 
 4432              	.LASF84:
 4433 013a 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4433      735F696E 
 4433      74657272 
 4433      75707473 
 4433      5F647731 
 4434              	.LASF90:
 4435 0156 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4435      735F696E 
 4435      74657272 
 4435      75707473 
 4435      5F647731 
 4436              	.LASF379:
 4437 0173 72656164 		.ascii	"read_flag_MAX\000"
 4437      5F666C61 
 4437      675F4D41 
 4437      5800
 4438              	.LASF62:
 4439 0181 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 129


 4439      735F696E 
 4439      74657272 
 4439      75707473 
 4439      5F647730 
 4440              	.LASF360:
 4441 019d 7369676E 		.ascii	"signal\000"
 4441      616C00
 4442              	.LASF194:
 4443 01a4 666C6173 		.ascii	"flashcBase\000"
 4443      68634261 
 4443      736500
 4444              	.LASF271:
 4445 01af 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4445      73436D30 
 4445      4E6D6943 
 4445      746C4F66 
 4445      66736574 
 4446              	.LASF241:
 4447 01c4 64774368 		.ascii	"dwChSize\000"
 4447      53697A65 
 4447      00
 4448              	.LASF375:
 4449 01cd 4932435F 		.ascii	"I2C_MAX_context\000"
 4449      4D41585F 
 4449      636F6E74 
 4449      65787400 
 4450              	.LASF39:
 4451 01dd 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4451      735F696E 
 4451      74657272 
 4451      75707473 
 4451      5F697063 
 4452              	.LASF293:
 4453 01f9 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4453      625F7363 
 4453      625F6932 
 4453      635F6861 
 4453      6E646C65 
 4454              	.LASF46:
 4455 0217 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4455      735F696E 
 4455      74657272 
 4455      75707473 
 4455      5F697063 
 4456              	.LASF223:
 4457 0234 736D6966 		.ascii	"smifDeviceNr\000"
 4457      44657669 
 4457      63654E72 
 4457      00
 4458              	.LASF253:
 4459 0241 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4459      44697643 
 4459      6D645061 
 4459      54797065 
 4459      53656C50 
 4460              	.LASF115:
 4461 0258 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 130


 4461      6D5F315F 
 4461      696E7465 
 4461      72727570 
 4461      74735F37 
 4462              	.LASF301:
 4463 0272 6D617374 		.ascii	"masterBuffer\000"
 4463      65724275 
 4463      66666572 
 4463      00
 4464              	.LASF326:
 4465 027f 74784275 		.ascii	"txBufIdx\000"
 4465      66496478 
 4465      00
 4466              	.LASF344:
 4467 0288 73746172 		.ascii	"startInput\000"
 4467      74496E70 
 4467      757400
 4468              	.LASF76:
 4469 0293 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4469      735F696E 
 4469      74657272 
 4469      75707473 
 4469      5F647731 
 4470              	.LASF166:
 4471 02af 5F5F696E 		.ascii	"__int32_t\000"
 4471      7433325F 
 4471      7400
 4472              	.LASF33:
 4473 02b9 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4473      5F696E74 
 4473      65727275 
 4473      70745F63 
 4473      7462735F 
 4474              	.LASF193:
 4475 02d2 63707573 		.ascii	"cpussBase\000"
 4475      73426173 
 4475      6500
 4476              	.LASF311:
 4477 02dc 736C6176 		.ascii	"slaveRxBuffer\000"
 4477      65527842 
 4477      75666665 
 4477      7200
 4478              	.LASF210:
 4479 02ea 70657269 		.ascii	"periVersion\000"
 4479      56657273 
 4479      696F6E00 
 4480              	.LASF30:
 4481 02f6 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4481      5F696E74 
 4481      65727275 
 4481      70745F6D 
 4481      63776474 
 4482              	.LASF393:
 4483 0312 696E6465 		.ascii	"indexmax_AC\000"
 4483      786D6178 
 4483      5F414300 
 4484              	.LASF12:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 131


 4485 031e 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4485      5F696E74 
 4485      65727275 
 4485      7074735F 
 4485      6770696F 
 4486              	.LASF362:
 4487 033a 66697243 		.ascii	"firCoeffs32PasseBasBPM\000"
 4487      6F656666 
 4487      73333250 
 4487      61737365 
 4487      42617342 
 4488              	.LASF315:
 4489 0351 63624164 		.ascii	"cbAddr\000"
 4489      647200
 4490              	.LASF73:
 4491 0358 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4491      735F696E 
 4491      74657272 
 4491      75707473 
 4491      5F647730 
 4492              	.LASF290:
 4493 0375 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4493      43425F49 
 4493      32435F41 
 4493      434B00
 4494              	.LASF346:
 4495 0384 73746F70 		.ascii	"stopInput\000"
 4495      496E7075 
 4495      7400
 4496              	.LASF322:
 4497 038e 72784275 		.ascii	"rxBufSize\000"
 4497      6653697A 
 4497      6500
 4498              	.LASF129:
 4499 0398 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4499      6D5F315F 
 4499      696E7465 
 4499      72727570 
 4499      74735F32 
 4500              	.LASF27:
 4501 03b3 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4501      6D705F69 
 4501      6E746572 
 4501      72757074 
 4501      5F495251 
 4502              	.LASF249:
 4503 03c9 70657269 		.ascii	"periTrGrSize\000"
 4503      54724772 
 4503      53697A65 
 4503      00
 4504              	.LASF107:
 4505 03d6 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4505      6D5F305F 
 4505      696E7465 
 4505      72727570 
 4505      74735F37 
 4506              	.LASF356:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 132


 4507 03f0 5F5F4453 		.ascii	"__DSB\000"
 4507      4200
 4508              	.LASF252:
 4509 03f6 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4509      44697643 
 4509      6D645061 
 4509      44697653 
 4509      656C506F 
 4510              	.LASF229:
 4511 040c 63727970 		.ascii	"cryptoMemSize\000"
 4511      746F4D65 
 4511      6D53697A 
 4511      6500
 4512              	.LASF275:
 4513 041a 63707573 		.ascii	"cpussRam1Ctl0\000"
 4513      7352616D 
 4513      3143746C 
 4513      3000
 4514              	.LASF277:
 4515 0428 69706353 		.ascii	"ipcStructSize\000"
 4515      74727563 
 4515      7453697A 
 4515      6500
 4516              	.LASF291:
 4517 0436 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4517      43425F49 
 4517      32435F4E 
 4517      414B00
 4518              	.LASF217:
 4519 0445 63707573 		.ascii	"cpussFmIrq\000"
 4519      73466D49 
 4519      727100
 4520              	.LASF102:
 4521 0450 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4521      6D5F305F 
 4521      696E7465 
 4521      72727570 
 4521      74735F32 
 4522              	.LASF294:
 4523 046a 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4523      625F7363 
 4523      625F6932 
 4523      635F6861 
 4523      6E646C65 
 4524              	.LASF335:
 4525 0486 636F6D70 		.ascii	"compare0\000"
 4525      61726530 
 4525      00
 4526              	.LASF336:
 4527 048f 636F6D70 		.ascii	"compare1\000"
 4527      61726531 
 4527      00
 4528              	.LASF403:
 4529 0498 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4529      43313120 
 4529      352E342E 
 4529      31203230 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 133


 4529      31363036 
 4530 04cb 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4530      20726576 
 4530      6973696F 
 4530      6E203233 
 4530      37373135 
 4531 04fe 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4531      70202D6D 
 4531      6670753D 
 4531      66707634 
 4531      2D73702D 
 4532 0531 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4532      6F6E7320 
 4532      2D666661 
 4532      742D6C74 
 4532      6F2D6F62 
 4533              	.LASF146:
 4534 054b 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4534      696E7465 
 4534      72727570 
 4534      74735F31 
 4534      345F4952 
 4535              	.LASF318:
 4536 0562 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4536      74635F73 
 4536      63625F69 
 4536      32635F63 
 4536      6F6E7465 
 4537              	.LASF378:
 4538 0579 69725F64 		.ascii	"ir_data\000"
 4538      61746100 
 4539              	.LASF400:
 4540 0581 61726D5F 		.ascii	"arm_max_f32\000"
 4540      6D61785F 
 4540      66333200 
 4541              	.LASF251:
 4542 058d 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4542      44697643 
 4542      6D645479 
 4542      70655365 
 4542      6C506F73 
 4543              	.LASF268:
 4544 05a2 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4544      73547269 
 4544      6D52616D 
 4544      43746C4F 
 4544      66667365 
 4545              	.LASF139:
 4546 05b8 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4546      696E7465 
 4546      72727570 
 4546      74735F37 
 4546      5F495251 
 4547              	.LASF43:
 4548 05ce 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4548      735F696E 
 4548      74657272 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 134


 4548      75707473 
 4548      5F697063 
 4549              	.LASF28:
 4550 05ea 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4550      385F696E 
 4550      74657272 
 4550      7570745F 
 4550      4952516E 
 4551              	.LASF3:
 4552 05ff 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4552      72794D61 
 4552      6E616765 
 4552      6D656E74 
 4552      5F495251 
 4553              	.LASF307:
 4554 0615 736C6176 		.ascii	"slaveTxBuffer\000"
 4554      65547842 
 4554      75666665 
 4554      7200
 4555              	.LASF125:
 4556 0623 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4556      6D5F315F 
 4556      696E7465 
 4556      72727570 
 4556      74735F31 
 4557              	.LASF134:
 4558 063e 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4558      696E7465 
 4558      72727570 
 4558      74735F32 
 4558      5F495251 
 4559              	.LASF309:
 4560 0654 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4560      65547842 
 4560      75666665 
 4560      72496478 
 4560      00
 4561              	.LASF177:
 4562 0665 75696E74 		.ascii	"uint32_t\000"
 4562      33325F74 
 4562      00
 4563              	.LASF334:
 4564 066e 636F6D70 		.ascii	"compareOrCapture\000"
 4564      6172654F 
 4564      72436170 
 4564      74757265 
 4564      00
 4565              	.LASF17:
 4566 067f 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4566      5F696E74 
 4566      65727275 
 4566      7074735F 
 4566      6770696F 
 4567              	.LASF23:
 4568 069b 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4568      5F696E74 
 4568      65727275 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 135


 4568      7074735F 
 4568      6770696F 
 4569              	.LASF399:
 4570 06b8 61726D5F 		.ascii	"arm_fir_f32\000"
 4570      6669725F 
 4570      66333200 
 4571              	.LASF261:
 4572 06c4 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4572      50727443 
 4572      66674F75 
 4572      744F6666 
 4572      73657400 
 4573              	.LASF178:
 4574 06d8 49534552 		.ascii	"ISER\000"
 4574      00
 4575              	.LASF97:
 4576 06dd 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4576      735F696E 
 4576      74657272 
 4576      75707473 
 4576      5F636D30 
 4577              	.LASF11:
 4578 06fd 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4578      5F696E74 
 4578      65727275 
 4578      7074735F 
 4578      6770696F 
 4579              	.LASF64:
 4580 0719 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4580      735F696E 
 4580      74657272 
 4580      75707473 
 4580      5F647730 
 4581              	.LASF225:
 4582 0735 65704D6F 		.ascii	"epMonitorNr\000"
 4582      6E69746F 
 4582      724E7200 
 4583              	.LASF55:
 4584 0741 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4584      345F696E 
 4584      74657272 
 4584      7570745F 
 4584      4952516E 
 4585              	.LASF181:
 4586 0756 52534552 		.ascii	"RSERVED1\000"
 4586      56454431 
 4586      00
 4587              	.LASF171:
 4588 075f 6C6F6E67 		.ascii	"long long unsigned int\000"
 4588      206C6F6E 
 4588      6720756E 
 4588      7369676E 
 4588      65642069 
 4589              	.LASF342:
 4590 0776 72656C6F 		.ascii	"reloadInput\000"
 4590      6164496E 
 4590      70757400 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 136


 4591              	.LASF174:
 4592 0782 696E7431 		.ascii	"int16_t\000"
 4592      365F7400 
 4593              	.LASF366:
 4594 078a 74726169 		.ascii	"traitement_task\000"
 4594      74656D65 
 4594      6E745F74 
 4594      61736B00 
 4595              	.LASF260:
 4596 079a 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4596      50727443 
 4596      6667496E 
 4596      4F666673 
 4596      657400
 4597              	.LASF87:
 4598 07ad 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4598      735F696E 
 4598      74657272 
 4598      75707473 
 4598      5F647731 
 4599              	.LASF154:
 4600 07ca 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4600      696E7465 
 4600      72727570 
 4600      745F6D65 
 4600      645F4952 
 4601              	.LASF16:
 4602 07e1 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4602      5F696E74 
 4602      65727275 
 4602      7074735F 
 4602      6770696F 
 4603              	.LASF232:
 4604 07fd 666C6173 		.ascii	"flashWriteDelay\000"
 4604      68577269 
 4604      74654465 
 4604      6C617900 
 4605              	.LASF405:
 4606 080d 433A5C55 		.ascii	"C:\\Users\\nicpa\\OneDrive\\Documents\\PolyDoc\\GBM"
 4606      73657273 
 4606      5C6E6963 
 4606      70615C4F 
 4606      6E654472 
 4607 083a 32313030 		.ascii	"2100FINAL\\Laboratoire3\\Laboratoire3.cydsn\000"
 4607      46494E41 
 4607      4C5C4C61 
 4607      626F7261 
 4607      746F6972 
 4608              	.LASF257:
 4609 0864 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4609      44697632 
 4609      345F3543 
 4609      746C4F66 
 4609      66736574 
 4610              	.LASF262:
 4611 0879 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4611      50727443 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 137


 4611      66675369 
 4611      6F4F6666 
 4611      73657400 
 4612              	.LASF219:
 4613 088d 73727373 		.ascii	"srssNumClkpath\000"
 4613      4E756D43 
 4613      6C6B7061 
 4613      746800
 4614              	.LASF48:
 4615 089c 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4615      735F696E 
 4615      74657272 
 4615      75707473 
 4615      5F697063 
 4616              	.LASF216:
 4617 08b9 63707573 		.ascii	"cpussIpc0Irq\000"
 4617      73497063 
 4617      30497271 
 4617      00
 4618              	.LASF31:
 4619 08c6 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4619      5F696E74 
 4619      65727275 
 4619      70745F62 
 4619      61636B75 
 4620              	.LASF323:
 4621 08e1 72784275 		.ascii	"rxBufIdx\000"
 4621      66496478 
 4621      00
 4622              	.LASF117:
 4623 08ea 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4623      6D5F315F 
 4623      696E7465 
 4623      72727570 
 4623      74735F39 
 4624              	.LASF196:
 4625 0904 75646242 		.ascii	"udbBase\000"
 4625      61736500 
 4626              	.LASF308:
 4627 090c 736C6176 		.ascii	"slaveTxBufferSize\000"
 4627      65547842 
 4627      75666665 
 4627      7253697A 
 4627      6500
 4628              	.LASF51:
 4629 091e 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4629      305F696E 
 4629      74657272 
 4629      7570745F 
 4629      4952516E 
 4630              	.LASF281:
 4631 0933 666C6F61 		.ascii	"float32_t\000"
 4631      7433325F 
 4631      7400
 4632              	.LASF112:
 4633 093d 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4633      6D5F315F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 138


 4633      696E7465 
 4633      72727570 
 4633      74735F34 
 4634              	.LASF265:
 4635 0957 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4635      73436D34 
 4635      53746174 
 4635      75734F66 
 4635      66736574 
 4636              	.LASF222:
 4637 096c 70657269 		.ascii	"periClockNr\000"
 4637      436C6F63 
 4637      6B4E7200 
 4638              	.LASF343:
 4639 0978 73746172 		.ascii	"startInputMode\000"
 4639      74496E70 
 4639      75744D6F 
 4639      646500
 4640              	.LASF151:
 4641 0987 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4641      696C655F 
 4641      696E7465 
 4641      72727570 
 4641      745F4952 
 4642              	.LASF339:
 4643 099e 63617074 		.ascii	"captureInputMode\000"
 4643      75726549 
 4643      6E707574 
 4643      4D6F6465 
 4643      00
 4644              	.LASF21:
 4645 09af 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4645      5F696E74 
 4645      65727275 
 4645      7074735F 
 4645      6770696F 
 4646              	.LASF120:
 4647 09cc 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4647      6D5F315F 
 4647      696E7465 
 4647      72727570 
 4647      74735F31 
 4648              	.LASF361:
 4649 09e7 7369676E 		.ascii	"signal_filtre\000"
 4649      616C5F66 
 4649      696C7472 
 4649      6500
 4650              	.LASF321:
 4651 09f5 72784275 		.ascii	"rxBuf\000"
 4651      6600
 4652              	.LASF131:
 4653 09fb 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4653      6D5F315F 
 4653      696E7465 
 4653      72727570 
 4653      74735F32 
 4654              	.LASF238:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 139


 4655 0a16 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4655      6843746C 
 4655      4D61696E 
 4655      57733346 
 4655      72657100 
 4656              	.LASF160:
 4657 0a2a 4952516E 		.ascii	"IRQn_Type\000"
 4657      5F547970 
 4657      6500
 4658              	.LASF220:
 4659 0a34 73727373 		.ascii	"srssNumPll\000"
 4659      4E756D50 
 4659      6C6C00
 4660              	.LASF303:
 4661 0a3f 6D617374 		.ascii	"masterBufferIdx\000"
 4661      65724275 
 4661      66666572 
 4661      49647800 
 4662              	.LASF143:
 4663 0a4f 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4663      696E7465 
 4663      72727570 
 4663      74735F31 
 4663      315F4952 
 4664              	.LASF37:
 4665 0a66 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4665      735F696E 
 4665      74657272 
 4665      75707473 
 4665      5F697063 
 4666              	.LASF104:
 4667 0a82 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4667      6D5F305F 
 4667      696E7465 
 4667      72727570 
 4667      74735F34 
 4668              	.LASF231:
 4669 0a9c 666C6173 		.ascii	"flashPipeRequired\000"
 4669      68506970 
 4669      65526571 
 4669      75697265 
 4669      6400
 4670              	.LASF314:
 4671 0aae 63624576 		.ascii	"cbEvents\000"
 4671      656E7473 
 4671      00
 4672              	.LASF402:
 4673 0ab7 76546173 		.ascii	"vTaskDelay\000"
 4673      6B44656C 
 4673      617900
 4674              	.LASF283:
 4675 0ac2 646F7562 		.ascii	"double\000"
 4675      6C6500
 4676              	.LASF352:
 4677 0ac9 70436F65 		.ascii	"pCoeffs\000"
 4677      66667300 
 4678              	.LASF42:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 140


 4679 0ad1 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4679      735F696E 
 4679      74657272 
 4679      75707473 
 4679      5F697063 
 4680              	.LASF389:
 4681 0aed 626C6F63 		.ascii	"blockSize\000"
 4681      6B53697A 
 4681      6500
 4682              	.LASF235:
 4683 0af7 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4683      6843746C 
 4683      4D61696E 
 4683      57733046 
 4683      72657100 
 4684              	.LASF295:
 4685 0b0b 75736552 		.ascii	"useRxFifo\000"
 4685      78466966 
 4685      6F00
 4686              	.LASF149:
 4687 0b15 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4687      6F73735F 
 4687      696E7465 
 4687      72727570 
 4687      745F6932 
 4688              	.LASF369:
 4689 0b30 66697253 		.ascii	"firStateF32\000"
 4689      74617465 
 4689      46333200 
 4690              	.LASF156:
 4691 0b3c 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4691      5F696E74 
 4691      65727275 
 4691      70745F64 
 4691      6163735F 
 4692              	.LASF109:
 4693 0b55 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4693      6D5F315F 
 4693      696E7465 
 4693      72727570 
 4693      74735F31 
 4694              	.LASF136:
 4695 0b6f 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4695      696E7465 
 4695      72727570 
 4695      74735F34 
 4695      5F495251 
 4696              	.LASF61:
 4697 0b85 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4697      735F696E 
 4697      74657272 
 4697      75707473 
 4697      5F647730 
 4698              	.LASF150:
 4699 0ba1 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4699      6F73735F 
 4699      696E7465 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 141


 4699      72727570 
 4699      745F7064 
 4700              	.LASF70:
 4701 0bbc 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4701      735F696E 
 4701      74657272 
 4701      75707473 
 4701      5F647730 
 4702              	.LASF122:
 4703 0bd9 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4703      6D5F315F 
 4703      696E7465 
 4703      72727570 
 4703      74735F31 
 4704              	.LASF19:
 4705 0bf4 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4705      5F696E74 
 4705      65727275 
 4705      7074735F 
 4705      6770696F 
 4706              	.LASF205:
 4707 0c10 64775665 		.ascii	"dwVersion\000"
 4707      7273696F 
 4707      6E00
 4708              	.LASF270:
 4709 0c1a 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4709      73537973 
 4709      5469636B 
 4709      43746C4F 
 4709      66667365 
 4710              	.LASF226:
 4711 0c30 75646250 		.ascii	"udbPresent\000"
 4711      72657365 
 4711      6E7400
 4712              	.LASF394:
 4713 0c3b 6D696E5F 		.ascii	"min_AC\000"
 4713      414300
 4714              	.LASF289:
 4715 0c42 5F426F6F 		.ascii	"_Bool\000"
 4715      6C00
 4716              	.LASF244:
 4717 0c48 64775374 		.ascii	"dwStatusChIdxPos\000"
 4717      61747573 
 4717      43684964 
 4717      78506F73 
 4717      00
 4718              	.LASF164:
 4719 0c59 5F5F7569 		.ascii	"__uint16_t\000"
 4719      6E743136 
 4719      5F7400
 4720              	.LASF66:
 4721 0c64 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4721      735F696E 
 4721      74657272 
 4721      75707473 
 4721      5F647730 
 4722              	.LASF14:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 142


 4723 0c80 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4723      5F696E74 
 4723      65727275 
 4723      7074735F 
 4723      6770696F 
 4724              	.LASF20:
 4725 0c9c 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4725      5F696E74 
 4725      65727275 
 4725      7074735F 
 4725      6770696F 
 4726              	.LASF304:
 4727 0cb9 6D617374 		.ascii	"masterNumBytes\000"
 4727      65724E75 
 4727      6D427974 
 4727      657300
 4728              	.LASF357:
 4729 0cc8 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 4729      49435F44 
 4729      69736162 
 4729      6C654952 
 4729      5100
 4730              	.LASF32:
 4731 0cda 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4731      5F696E74 
 4731      65727275 
 4731      70745F49 
 4731      52516E00 
 4732              	.LASF215:
 4733 0cee 63707573 		.ascii	"cpussFlashPaSize\000"
 4733      73466C61 
 4733      73685061 
 4733      53697A65 
 4733      00
 4734              	.LASF340:
 4735 0cff 63617074 		.ascii	"captureInput\000"
 4735      75726549 
 4735      6E707574 
 4735      00
 4736              	.LASF83:
 4737 0d0c 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4737      735F696E 
 4737      74657272 
 4737      75707473 
 4737      5F647731 
 4738              	.LASF89:
 4739 0d28 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4739      735F696E 
 4739      74657272 
 4739      75707473 
 4739      5F647731 
 4740              	.LASF280:
 4741 0d45 63686172 		.ascii	"char\000"
 4741      00
 4742              	.LASF382:
 4743 0d4a 7369676E 		.ascii	"signal_1_5_R\000"
 4743      616C5F31 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 143


 4743      5F355F52 
 4743      00
 4744              	.LASF41:
 4745 0d57 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4745      735F696E 
 4745      74657272 
 4745      75707473 
 4745      5F697063 
 4746              	.LASF157:
 4747 0d73 756E636F 		.ascii	"unconnected_IRQn\000"
 4747      6E6E6563 
 4747      7465645F 
 4747      4952516E 
 4747      00
 4748              	.LASF145:
 4749 0d84 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4749      696E7465 
 4749      72727570 
 4749      74735F31 
 4749      335F4952 
 4750              	.LASF78:
 4751 0d9b 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4751      735F696E 
 4751      74657272 
 4751      75707473 
 4751      5F647731 
 4752              	.LASF195:
 4753 0db7 70657269 		.ascii	"periBase\000"
 4753      42617365 
 4753      00
 4754              	.LASF227:
 4755 0dc0 73797350 		.ascii	"sysPmSimoPresent\000"
 4755      6D53696D 
 4755      6F507265 
 4755      73656E74 
 4755      00
 4756              	.LASF302:
 4757 0dd1 6D617374 		.ascii	"masterBufferSize\000"
 4757      65724275 
 4757      66666572 
 4757      53697A65 
 4757      00
 4758              	.LASF348:
 4759 0de2 636F756E 		.ascii	"countInput\000"
 4759      74496E70 
 4759      757400
 4760              	.LASF155:
 4761 0ded 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4761      696E7465 
 4761      72727570 
 4761      745F6C6F 
 4761      5F495251 
 4762              	.LASF331:
 4763 0e03 636C6F63 		.ascii	"clockPrescaler\000"
 4763      6B507265 
 4763      7363616C 
 4763      657200
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 144


 4764              	.LASF45:
 4765 0e12 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4765      735F696E 
 4765      74657272 
 4765      75707473 
 4765      5F697063 
 4766              	.LASF95:
 4767 0e2f 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4767      735F696E 
 4767      74657272 
 4767      7570745F 
 4767      666D5F49 
 4768              	.LASF377:
 4769 0e47 7265645F 		.ascii	"red_data\000"
 4769      64617461 
 4769      00
 4770              	.LASF401:
 4771 0e50 61726D5F 		.ascii	"arm_min_f32\000"
 4771      6D696E5F 
 4771      66333200 
 4772              	.LASF285:
 4773 0e5c 666C6F61 		.ascii	"float32\000"
 4773      74333200 
 4774              	.LASF114:
 4775 0e64 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4775      6D5F315F 
 4775      696E7465 
 4775      72727570 
 4775      74735F36 
 4776              	.LASF141:
 4777 0e7e 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4777      696E7465 
 4777      72727570 
 4777      74735F39 
 4777      5F495251 
 4778              	.LASF245:
 4779 0e94 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4779      61747573 
 4779      43684964 
 4779      784D736B 
 4779      00
 4780              	.LASF388:
 4781 0ea5 44435F49 		.ascii	"DC_IF\000"
 4781      4600
 4782              	.LASF173:
 4783 0eab 75696E74 		.ascii	"uint8_t\000"
 4783      385F7400 
 4784              	.LASF320:
 4785 0eb3 73746174 		.ascii	"status\000"
 4785      757300
 4786              	.LASF127:
 4787 0eba 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4787      6D5F315F 
 4787      696E7465 
 4787      72727570 
 4787      74735F31 
 4788              	.LASF310:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 145


 4789 0ed5 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4789      65547842 
 4789      75666665 
 4789      72436E74 
 4789      00
 4790              	.LASF250:
 4791 0ee6 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4791      44697643 
 4791      6D644469 
 4791      7653656C 
 4791      4D736B00 
 4792              	.LASF29:
 4793 0efa 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4793      5F696E74 
 4793      65727275 
 4793      70745F6D 
 4793      63776474 
 4794              	.LASF372:
 4795 0f16 5050475F 		.ascii	"PPG_RDY_isr_cfg\000"
 4795      5244595F 
 4795      6973725F 
 4795      63666700 
 4796              	.LASF258:
 4797 0f26 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4797      50727449 
 4797      6E747243 
 4797      66674F66 
 4797      66736574 
 4798              	.LASF256:
 4799 0f3b 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4799      44697631 
 4799      365F3543 
 4799      746C4F66 
 4799      66736574 
 4800              	.LASF40:
 4801 0f50 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4801      735F696E 
 4801      74657272 
 4801      75707473 
 4801      5F697063 
 4802              	.LASF350:
 4803 0f6c 6E756D54 		.ascii	"numTaps\000"
 4803      61707300 
 4804              	.LASF374:
 4805 0f74 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4805      494E4B5F 
 4805      54696D65 
 4805      725F636F 
 4805      6E666967 
 4806              	.LASF274:
 4807 0f89 63707573 		.ascii	"cpussRam0Ctl0\000"
 4807      7352616D 
 4807      3043746C 
 4807      3000
 4808              	.LASF170:
 4809 0f97 6C6F6E67 		.ascii	"long long int\000"
 4809      206C6F6E 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 146


 4809      6720696E 
 4809      7400
 4810              	.LASF201:
 4811 0fa5 69706342 		.ascii	"ipcBase\000"
 4811      61736500 
 4812              	.LASF242:
 4813 0fad 64774368 		.ascii	"dwChCtlPrioPos\000"
 4813      43746C50 
 4813      72696F50 
 4813      6F7300
 4814              	.LASF351:
 4815 0fbc 70537461 		.ascii	"pState\000"
 4815      746500
 4816              	.LASF202:
 4817 0fc3 63727970 		.ascii	"cryptoBase\000"
 4817      746F4261 
 4817      736500
 4818              	.LASF386:
 4819 0fce 41435F49 		.ascii	"AC_IF\000"
 4819      4600
 4820              	.LASF35:
 4821 0fd4 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4821      735F696E 
 4821      74657272 
 4821      75707473 
 4821      5F697063 
 4822              	.LASF101:
 4823 0ff0 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4823      6D5F305F 
 4823      696E7465 
 4823      72727570 
 4823      74735F31 
 4824              	.LASF56:
 4825 100a 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4825      355F696E 
 4825      74657272 
 4825      7570745F 
 4825      4952516E 
 4826              	.LASF71:
 4827 101f 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4827      735F696E 
 4827      74657272 
 4827      75707473 
 4827      5F647730 
 4828              	.LASF296:
 4829 103c 75736554 		.ascii	"useTxFifo\000"
 4829      78466966 
 4829      6F00
 4830              	.LASF50:
 4831 1046 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4831      735F696E 
 4831      74657272 
 4831      75707473 
 4831      5F697063 
 4832              	.LASF163:
 4833 1063 5F5F696E 		.ascii	"__int16_t\000"
 4833      7431365F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 147


 4833      7400
 4834              	.LASF198:
 4835 106d 6873696F 		.ascii	"hsiomBase\000"
 4835      6D426173 
 4835      6500
 4836              	.LASF300:
 4837 1077 6D617374 		.ascii	"masterRdDir\000"
 4837      65725264 
 4837      44697200 
 4838              	.LASF4:
 4839 1083 42757346 		.ascii	"BusFault_IRQn\000"
 4839      61756C74 
 4839      5F495251 
 4839      6E00
 4840              	.LASF248:
 4841 1091 70657269 		.ascii	"periTrGrOffset\000"
 4841      54724772 
 4841      4F666673 
 4841      657400
 4842              	.LASF218:
 4843 10a0 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4843      734E6F74 
 4843      436F6E6E 
 4843      65637465 
 4843      64497271 
 4844              	.LASF328:
 4845 10b5 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4845      74635F73 
 4845      63625F73 
 4845      70695F63 
 4845      6F6E7465 
 4846              	.LASF79:
 4847 10ce 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4847      735F696E 
 4847      74657272 
 4847      75707473 
 4847      5F647731 
 4848              	.LASF133:
 4849 10ea 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4849      696E7465 
 4849      72727570 
 4849      74735F31 
 4849      5F495251 
 4850              	.LASF341:
 4851 1100 72656C6F 		.ascii	"reloadInputMode\000"
 4851      6164496E 
 4851      7075744D 
 4851      6F646500 
 4852              	.LASF365:
 4853 1110 44435F73 		.ascii	"DC_sum\000"
 4853      756D00
 4854              	.LASF153:
 4855 1117 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4855      696E7465 
 4855      72727570 
 4855      745F6869 
 4855      5F495251 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 148


 4856              	.LASF52:
 4857 112d 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4857      315F696E 
 4857      74657272 
 4857      7570745F 
 4857      4952516E 
 4858              	.LASF119:
 4859 1142 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4859      6D5F315F 
 4859      696E7465 
 4859      72727570 
 4859      74735F31 
 4860              	.LASF325:
 4861 115d 74784275 		.ascii	"txBufSize\000"
 4861      6653697A 
 4861      6500
 4862              	.LASF212:
 4863 1167 63707573 		.ascii	"cpussIpcNr\000"
 4863      73497063 
 4863      4E7200
 4864              	.LASF158:
 4865 1172 73686F72 		.ascii	"short int\000"
 4865      7420696E 
 4865      7400
 4866              	.LASF96:
 4867 117c 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4867      735F696E 
 4867      74657272 
 4867      75707473 
 4867      5F636D30 
 4868              	.LASF85:
 4869 119c 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4869      735F696E 
 4869      74657272 
 4869      75707473 
 4869      5F647731 
 4870              	.LASF224:
 4871 11b8 70617373 		.ascii	"passSarChannels\000"
 4871      53617243 
 4871      68616E6E 
 4871      656C7300 
 4872              	.LASF313:
 4873 11c8 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4873      65527842 
 4873      75666665 
 4873      72496478 
 4873      00
 4874              	.LASF63:
 4875 11d9 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4875      735F696E 
 4875      74657272 
 4875      75707473 
 4875      5F647730 
 4876              	.LASF276:
 4877 11f5 63707573 		.ascii	"cpussRam2Ctl0\000"
 4877      7352616D 
 4877      3243746C 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 149


 4877      3000
 4878              	.LASF299:
 4879 1203 6D617374 		.ascii	"masterPause\000"
 4879      65725061 
 4879      75736500 
 4880              	.LASF398:
 4881 120f 61726D5F 		.ascii	"arm_fir_init_f32\000"
 4881      6669725F 
 4881      696E6974 
 4881      5F663332 
 4881      00
 4882              	.LASF184:
 4883 1220 49435052 		.ascii	"ICPR\000"
 4883      00
 4884              	.LASF72:
 4885 1225 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4885      735F696E 
 4885      74657272 
 4885      75707473 
 4885      5F647730 
 4886              	.LASF355:
 4887 1242 5F5F4953 		.ascii	"__ISB\000"
 4887      4200
 4888              	.LASF80:
 4889 1248 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4889      735F696E 
 4889      74657272 
 4889      75707473 
 4889      5F647731 
 4890              	.LASF86:
 4891 1264 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4891      735F696E 
 4891      74657272 
 4891      75707473 
 4891      5F647731 
 4892              	.LASF106:
 4893 1281 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4893      6D5F305F 
 4893      696E7465 
 4893      72727570 
 4893      74735F36 
 4894              	.LASF324:
 4895 129b 74784275 		.ascii	"txBuf\000"
 4895      6600
 4896              	.LASF354:
 4897 12a1 5469636B 		.ascii	"TickType_t\000"
 4897      54797065 
 4897      5F7400
 4898              	.LASF233:
 4899 12ac 666C6173 		.ascii	"flashProgramDelay\000"
 4899      6850726F 
 4899      6772616D 
 4899      44656C61 
 4899      7900
 4900              	.LASF255:
 4901 12be 70657269 		.ascii	"periDiv16CtlOffset\000"
 4901      44697631 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 150


 4901      3643746C 
 4901      4F666673 
 4901      657400
 4902              	.LASF312:
 4903 12d1 736C6176 		.ascii	"slaveRxBufferSize\000"
 4903      65527842 
 4903      75666665 
 4903      7253697A 
 4903      6500
 4904              	.LASF116:
 4905 12e3 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4905      6D5F315F 
 4905      696E7465 
 4905      72727570 
 4905      74735F38 
 4906              	.LASF165:
 4907 12fd 73686F72 		.ascii	"short unsigned int\000"
 4907      7420756E 
 4907      7369676E 
 4907      65642069 
 4907      6E7400
 4908              	.LASF192:
 4909 1310 6C6F6E67 		.ascii	"long double\000"
 4909      20646F75 
 4909      626C6500 
 4910              	.LASF75:
 4911 131c 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4911      735F696E 
 4911      74657272 
 4911      75707473 
 4911      5F647730 
 4912              	.LASF383:
 4913 1339 7369676E 		.ascii	"signal_AC_IF\000"
 4913      616C5F41 
 4913      435F4946 
 4913      00
 4914              	.LASF175:
 4915 1346 75696E74 		.ascii	"uint16_t\000"
 4915      31365F74 
 4915      00
 4916              	.LASF197:
 4917 134f 70726F74 		.ascii	"protBase\000"
 4917      42617365 
 4917      00
 4918              	.LASF332:
 4919 1358 72756E4D 		.ascii	"runMode\000"
 4919      6F646500 
 4920              	.LASF247:
 4921 1360 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4921      5472436D 
 4921      64477253 
 4921      656C4D73 
 4921      6B00
 4922              	.LASF99:
 4923 1372 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4923      735F696E 
 4923      74657272 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 151


 4923      75707473 
 4923      5F636D34 
 4924              	.LASF36:
 4925 1392 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4925      735F696E 
 4925      74657272 
 4925      75707473 
 4925      5F697063 
 4926              	.LASF111:
 4927 13ae 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4927      6D5F315F 
 4927      696E7465 
 4927      72727570 
 4927      74735F33 
 4928              	.LASF138:
 4929 13c8 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4929      696E7465 
 4929      72727570 
 4929      74735F36 
 4929      5F495251 
 4930              	.LASF189:
 4931 13de 53544952 		.ascii	"STIR\000"
 4931      00
 4932              	.LASF221:
 4933 13e3 73727373 		.ascii	"srssNumHfroot\000"
 4933      4E756D48 
 4933      66726F6F 
 4933      7400
 4934              	.LASF349:
 4935 13f1 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4935      74635F74 
 4935      6370776D 
 4935      5F636F75 
 4935      6E746572 
 4936              	.LASF368:
 4937 140f 696E6469 		.ascii	"indice\000"
 4937      636500
 4938              	.LASF124:
 4939 1416 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4939      6D5F315F 
 4939      696E7465 
 4939      72727570 
 4939      74735F31 
 4940              	.LASF147:
 4941 1431 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4941      696E7465 
 4941      72727570 
 4941      74735F31 
 4941      355F4952 
 4942              	.LASF190:
 4943 1448 73697A65 		.ascii	"sizetype\000"
 4943      74797065 
 4943      00
 4944              	.LASF272:
 4945 1451 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4945      73436D34 
 4945      4E6D6943 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 152


 4945      746C4F66 
 4945      66736574 
 4946              	.LASF179:
 4947 1466 52455345 		.ascii	"RESERVED0\000"
 4947      52564544 
 4947      3000
 4948              	.LASF254:
 4949 1470 70657269 		.ascii	"periDiv8CtlOffset\000"
 4949      44697638 
 4949      43746C4F 
 4949      66667365 
 4949      7400
 4950              	.LASF183:
 4951 1482 52455345 		.ascii	"RESERVED2\000"
 4951      52564544 
 4951      3200
 4952              	.LASF185:
 4953 148c 52455345 		.ascii	"RESERVED3\000"
 4953      52564544 
 4953      3300
 4954              	.LASF187:
 4955 1496 52455345 		.ascii	"RESERVED4\000"
 4955      52564544 
 4955      3400
 4956              	.LASF188:
 4957 14a0 52455345 		.ascii	"RESERVED5\000"
 4957      52564544 
 4957      3500
 4958              	.LASF22:
 4959 14aa 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4959      5F696E74 
 4959      65727275 
 4959      7074735F 
 4959      6770696F 
 4960              	.LASF34:
 4961 14c7 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4961      735F696E 
 4961      74657272 
 4961      7570745F 
 4961      4952516E 
 4962              	.LASF338:
 4963 14dc 696E7465 		.ascii	"interruptSources\000"
 4963      72727570 
 4963      74536F75 
 4963      72636573 
 4963      00
 4964              	.LASF337:
 4965 14ed 656E6162 		.ascii	"enableCompareSwap\000"
 4965      6C65436F 
 4965      6D706172 
 4965      65537761 
 4965      7000
 4966              	.LASF367:
 4967 14ff 70765061 		.ascii	"pvParameters\000"
 4967      72616D65 
 4967      74657273 
 4967      00
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 153


 4968              	.LASF204:
 4969 150c 63727970 		.ascii	"cryptoVersion\000"
 4969      746F5665 
 4969      7273696F 
 4969      6E00
 4970              	.LASF167:
 4971 151a 6C6F6E67 		.ascii	"long int\000"
 4971      20696E74 
 4971      00
 4972              	.LASF91:
 4973 1523 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4973      735F696E 
 4973      74657272 
 4973      75707473 
 4973      5F647731 
 4974              	.LASF203:
 4975 1540 63707573 		.ascii	"cpussVersion\000"
 4975      73566572 
 4975      73696F6E 
 4975      00
 4976              	.LASF387:
 4977 154d 44435F52 		.ascii	"DC_R\000"
 4977      00
 4978              	.LASF370:
 4979 1552 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4979      52784275 
 4979      66666572 
 4979      00
 4980              	.LASF347:
 4981 155f 636F756E 		.ascii	"countInputMode\000"
 4981      74496E70 
 4981      75744D6F 
 4981      646500
 4982              	.LASF207:
 4983 156e 6770696F 		.ascii	"gpioVersion\000"
 4983      56657273 
 4983      696F6E00 
 4984              	.LASF396:
 4985 157a 41435F31 		.ascii	"AC_1000\000"
 4985      30303000 
 4986              	.LASF1:
 4987 1582 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4987      61736B61 
 4987      626C6549 
 4987      6E745F49 
 4987      52516E00 
 4988              	.LASF128:
 4989 1596 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4989      6D5F315F 
 4989      696E7465 
 4989      72727570 
 4989      74735F32 
 4990              	.LASF206:
 4991 15b1 666C6173 		.ascii	"flashcVersion\000"
 4991      68635665 
 4991      7273696F 
 4991      6E00
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 154


 4992              	.LASF228:
 4993 15bf 70726F74 		.ascii	"protBusMasterMask\000"
 4993      4275734D 
 4993      61737465 
 4993      724D6173 
 4993      6B00
 4994              	.LASF57:
 4995 15d1 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4995      365F696E 
 4995      74657272 
 4995      7570745F 
 4995      4952516E 
 4996              	.LASF333:
 4997 15e6 636F756E 		.ascii	"countDirection\000"
 4997      74446972 
 4997      65637469 
 4997      6F6E00
 4998              	.LASF152:
 4999 15f5 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4999      5F696E74 
 4999      65727275 
 4999      70745F49 
 4999      52516E00 
 5000              	.LASF364:
 5001 1609 6F757470 		.ascii	"outputF32\000"
 5001      75744633 
 5001      3200
 5002              	.LASF47:
 5003 1613 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5003      735F696E 
 5003      74657272 
 5003      75707473 
 5003      5F697063 
 5004              	.LASF24:
 5005 1630 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5005      5F696E74 
 5005      65727275 
 5005      7074735F 
 5005      6770696F 
 5006              	.LASF15:
 5007 164d 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5007      5F696E74 
 5007      65727275 
 5007      7074735F 
 5007      6770696F 
 5008              	.LASF88:
 5009 1669 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5009      735F696E 
 5009      74657272 
 5009      75707473 
 5009      5F647731 
 5010              	.LASF18:
 5011 1686 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5011      5F696E74 
 5011      65727275 
 5011      7074735F 
 5011      6770696F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 155


 5012              	.LASF267:
 5013 16a2 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5013      73436D34 
 5013      50777243 
 5013      746C4F66 
 5013      66736574 
 5014              	.LASF161:
 5015 16b7 5F5F7569 		.ascii	"__uint8_t\000"
 5015      6E74385F 
 5015      7400
 5016              	.LASF53:
 5017 16c1 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5017      325F696E 
 5017      74657272 
 5017      7570745F 
 5017      4952516E 
 5018              	.LASF191:
 5019 16d6 4E564943 		.ascii	"NVIC_Type\000"
 5019      5F547970 
 5019      6500
 5020              	.LASF93:
 5021 16e0 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5021      735F696E 
 5021      74657272 
 5021      75707473 
 5021      5F666175 
 5022              	.LASF13:
 5023 16fe 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5023      5F696E74 
 5023      65727275 
 5023      7074735F 
 5023      6770696F 
 5024              	.LASF172:
 5025 171a 756E7369 		.ascii	"unsigned int\000"
 5025      676E6564 
 5025      20696E74 
 5025      00
 5026              	.LASF211:
 5027 1727 70726F74 		.ascii	"protVersion\000"
 5027      56657273 
 5027      696F6E00 
 5028              	.LASF264:
 5029 1733 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5029      73436D34 
 5029      436C6F63 
 5029      6B43746C 
 5029      4F666673 
 5030              	.LASF130:
 5031 174a 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5031      6D5F315F 
 5031      696E7465 
 5031      72727570 
 5031      74735F32 
 5032              	.LASF319:
 5033 1765 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 5033      74635F73 
 5033      63625F73 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 156


 5033      70695F63 
 5033      6F6E7465 
 5034              	.LASF60:
 5035 177c 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5035      735F696E 
 5035      74657272 
 5035      75707473 
 5035      5F647730 
 5036              	.LASF269:
 5037 1798 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5037      73547269 
 5037      6D526F6D 
 5037      43746C4F 
 5037      66667365 
 5038              	.LASF287:
 5039 17ae 696E7472 		.ascii	"intrPriority\000"
 5039      5072696F 
 5039      72697479 
 5039      00
 5040              	.LASF144:
 5041 17bb 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5041      696E7465 
 5041      72727570 
 5041      74735F31 
 5041      325F4952 
 5042              	.LASF9:
 5043 17d2 53797354 		.ascii	"SysTick_IRQn\000"
 5043      69636B5F 
 5043      4952516E 
 5043      00
 5044              	.LASF208:
 5045 17df 6873696F 		.ascii	"hsiomVersion\000"
 5045      6D566572 
 5045      73696F6E 
 5045      00
 5046              	.LASF77:
 5047 17ec 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5047      735F696E 
 5047      74657272 
 5047      75707473 
 5047      5F647731 
 5048              	.LASF169:
 5049 1808 6C6F6E67 		.ascii	"long unsigned int\000"
 5049      20756E73 
 5049      69676E65 
 5049      6420696E 
 5049      7400
 5050              	.LASF103:
 5051 181a 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5051      6D5F305F 
 5051      696E7465 
 5051      72727570 
 5051      74735F33 
 5052              	.LASF273:
 5053 1834 63707573 		.ascii	"cpussRomCtl\000"
 5053      73526F6D 
 5053      43746C00 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 157


 5054              	.LASF282:
 5055 1840 666C6F61 		.ascii	"float\000"
 5055      7400
 5056              	.LASF176:
 5057 1846 696E7433 		.ascii	"int32_t\000"
 5057      325F7400 
 5058              	.LASF353:
 5059 184e 61726D5F 		.ascii	"arm_fir_instance_f32\000"
 5059      6669725F 
 5059      696E7374 
 5059      616E6365 
 5059      5F663332 
 5060              	.LASF236:
 5061 1863 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5061      6843746C 
 5061      4D61696E 
 5061      57733146 
 5061      72657100 
 5062              	.LASF113:
 5063 1877 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5063      6D5F315F 
 5063      696E7465 
 5063      72727570 
 5063      74735F35 
 5064              	.LASF140:
 5065 1891 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 5065      696E7465 
 5065      72727570 
 5065      74735F38 
 5065      5F495251 
 5066              	.LASF266:
 5067 18a7 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5067      73436D30 
 5067      53746174 
 5067      75734F66 
 5067      66736574 
 5068              	.LASF358:
 5069 18bc 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5069      49435F45 
 5069      6E61626C 
 5069      65495251 
 5069      00
 5070              	.LASF126:
 5071 18cd 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5071      6D5F315F 
 5071      696E7465 
 5071      72727570 
 5071      74735F31 
 5072              	.LASF7:
 5073 18e8 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5073      674D6F6E 
 5073      69746F72 
 5073      5F495251 
 5073      6E00
 5074              	.LASF5:
 5075 18fa 55736167 		.ascii	"UsageFault_IRQn\000"
 5075      65466175 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 158


 5075      6C745F49 
 5075      52516E00 
 5076              	.LASF108:
 5077 190a 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5077      6D5F315F 
 5077      696E7465 
 5077      72727570 
 5077      74735F30 
 5078              	.LASF135:
 5079 1924 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5079      696E7465 
 5079      72727570 
 5079      74735F33 
 5079      5F495251 
 5080              	.LASF162:
 5081 193a 756E7369 		.ascii	"unsigned char\000"
 5081      676E6564 
 5081      20636861 
 5081      7200
 5082              	.LASF406:
 5083 1948 66696C74 		.ascii	"filtre_1_5\000"
 5083      72655F31 
 5083      5F3500
 5084              	.LASF168:
 5085 1953 5F5F7569 		.ascii	"__uint32_t\000"
 5085      6E743332 
 5085      5F7400
 5086              	.LASF199:
 5087 195e 6770696F 		.ascii	"gpioBase\000"
 5087      42617365 
 5087      00
 5088              	.LASF278:
 5089 1967 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5089      6F636B53 
 5089      74617475 
 5089      734F6666 
 5089      73657400 
 5090              	.LASF391:
 5091 197b 41435F76 		.ascii	"AC_valeur\000"
 5091      616C6575 
 5091      7200
 5092              	.LASF121:
 5093 1985 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5093      6D5F315F 
 5093      696E7465 
 5093      72727570 
 5093      74735F31 
 5094              	.LASF6:
 5095 19a0 53564361 		.ascii	"SVCall_IRQn\000"
 5095      6C6C5F49 
 5095      52516E00 
 5096              	.LASF69:
 5097 19ac 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5097      735F696E 
 5097      74657272 
 5097      75707473 
 5097      5F647730 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 159


 5098              	.LASF92:
 5099 19c8 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5099      735F696E 
 5099      74657272 
 5099      75707473 
 5099      5F666175 
 5100              	.LASF292:
 5101 19e6 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 5101      6E5F7363 
 5101      625F6932 
 5101      635F636F 
 5101      6D6D616E 
 5102              	.LASF234:
 5103 19fe 666C6173 		.ascii	"flashEraseDelay\000"
 5103      68457261 
 5103      73654465 
 5103      6C617900 
 5104              	.LASF65:
 5105 1a0e 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5105      735F696E 
 5105      74657272 
 5105      75707473 
 5105      5F647730 
 5106              	.LASF395:
 5107 1a2a 696E6465 		.ascii	"indexmin_AC\000"
 5107      786D696E 
 5107      5F414300 
 5108              	.LASF359:
 5109 1a36 4952516E 		.ascii	"IRQn\000"
 5109      00
 5110              	.LASF180:
 5111 1a3b 49434552 		.ascii	"ICER\000"
 5111      00
 5112              	.LASF390:
 5113 1a40 6E756D42 		.ascii	"numBlocks\000"
 5113      6C6F636B 
 5113      7300
 5114              	.LASF297:
 5115 1a4a 73746174 		.ascii	"state\000"
 5115      6500
 5116              	.LASF132:
 5117 1a50 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5117      696E7465 
 5117      72727570 
 5117      74735F30 
 5117      5F495251 
 5118              	.LASF380:
 5119 1a66 77726974 		.ascii	"write_idx_MAX\000"
 5119      655F6964 
 5119      785F4D41 
 5119      5800
 5120              	.LASF186:
 5121 1a74 49414252 		.ascii	"IABR\000"
 5121      00
 5122              	.LASF26:
 5123 1a79 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5123      5F696E74 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 160


 5123      65727275 
 5123      70745F76 
 5123      64645F49 
 5124              	.LASF49:
 5125 1a91 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5125      735F696E 
 5125      74657272 
 5125      75707473 
 5125      5F697063 
 5126              	.LASF0:
 5127 1aae 52657365 		.ascii	"Reset_IRQn\000"
 5127      745F4952 
 5127      516E00
 5128              	.LASF230:
 5129 1ab9 666C6173 		.ascii	"flashRwwRequired\000"
 5129      68527777 
 5129      52657175 
 5129      69726564 
 5129      00
 5130              	.LASF259:
 5131 1aca 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5131      50727443 
 5131      66674F66 
 5131      66736574 
 5131      00
 5132              	.LASF81:
 5133 1adb 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5133      735F696E 
 5133      74657272 
 5133      75707473 
 5133      5F647731 
 5134              	.LASF68:
 5135 1af7 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5135      735F696E 
 5135      74657272 
 5135      75707473 
 5135      5F647730 
 5136              	.LASF2:
 5137 1b13 48617264 		.ascii	"HardFault_IRQn\000"
 5137      4661756C 
 5137      745F4952 
 5137      516E00
 5138              	.LASF159:
 5139 1b22 7369676E 		.ascii	"signed char\000"
 5139      65642063 
 5139      68617200 
 5140              	.LASF330:
 5141 1b2e 70657269 		.ascii	"period\000"
 5141      6F6400
 5142              	.LASF148:
 5143 1b35 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5143      5F696E74 
 5143      65727275 
 5143      70745F73 
 5143      61725F49 
 5144              	.LASF240:
 5145 1b4d 64774368 		.ascii	"dwChOffset\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 161


 5145      4F666673 
 5145      657400
 5146              	.LASF213:
 5147 1b58 63707573 		.ascii	"cpussIpcIrqNr\000"
 5147      73497063 
 5147      4972714E 
 5147      7200
 5148              	.LASF329:
 5149 1b66 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5149      74635F74 
 5149      6370776D 
 5149      5F636F75 
 5149      6E746572 
 5150              	.LASF243:
 5151 1b82 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5151      43746C50 
 5151      7265656D 
 5151      70746162 
 5151      6C65506F 
 5152              	.LASF407:
 5153 1b98 6D656D63 		.ascii	"memcpy\000"
 5153      707900
 5154              	.LASF397:
 5155 1b9f 6D6F7965 		.ascii	"moyenne_DC\000"
 5155      6E6E655F 
 5155      444300
 5156              	.LASF118:
 5157 1baa 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5157      6D5F315F 
 5157      696E7465 
 5157      72727570 
 5157      74735F31 
 5158              	.LASF279:
 5159 1bc5 63795F73 		.ascii	"cy_stc_device_t\000"
 5159      74635F64 
 5159      65766963 
 5159      655F7400 
 5160              	.LASF44:
 5161 1bd5 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5161      735F696E 
 5161      74657272 
 5161      75707473 
 5161      5F697063 
 5162              	.LASF182:
 5163 1bf1 49535052 		.ascii	"ISPR\000"
 5163      00
 5164              	.LASF59:
 5165 1bf6 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5165      696E7465 
 5165      72727570 
 5165      745F4952 
 5165      516E00
 5166              	.LASF327:
 5167 1c09 696E6974 		.ascii	"initKey\000"
 5167      4B657900 
 5168              	.LASF392:
 5169 1c11 6D61785F 		.ascii	"max_AC\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 162


 5169      414300
 5170              	.LASF284:
 5171 1c18 75696E74 		.ascii	"uint8\000"
 5171      3800
 5172              	.LASF376:
 5173 1c1e 4932436D 		.ascii	"I2Cm_context\000"
 5173      5F636F6E 
 5173      74657874 
 5173      00
 5174              	.LASF200:
 5175 1c2b 70617373 		.ascii	"passBase\000"
 5175      42617365 
 5175      00
 5176              	.LASF237:
 5177 1c34 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5177      6843746C 
 5177      4D61696E 
 5177      57733246 
 5177      72657100 
 5178              	.LASF10:
 5179 1c48 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5179      5F696E74 
 5179      65727275 
 5179      7074735F 
 5179      6770696F 
 5180              	.LASF74:
 5181 1c64 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5181      735F696E 
 5181      74657272 
 5181      75707473 
 5181      5F647730 
 5182              	.LASF214:
 5183 1c81 63707573 		.ascii	"cpussDwChNr\000"
 5183      73447743 
 5183      684E7200 
 5184              	.LASF316:
 5185 1c8d 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 5185      74635F73 
 5185      63625F69 
 5185      32635F63 
 5185      6F6E7465 
 5186              	.LASF384:
 5187 1ca6 7369676E 		.ascii	"signal_1_5_IF\000"
 5187      616C5F31 
 5187      5F355F49 
 5187      4600
 5188              	.LASF239:
 5189 1cb4 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5189      6843746C 
 5189      4D61696E 
 5189      57733446 
 5189      72657100 
 5190              	.LASF385:
 5191 1cc8 41435F52 		.ascii	"AC_R\000"
 5191      00
 5192              	.LASF105:
 5193 1ccd 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 163


 5193      6D5F305F 
 5193      696E7465 
 5193      72727570 
 5193      74735F35 
 5194              	.LASF8:
 5195 1ce7 50656E64 		.ascii	"PendSV_IRQn\000"
 5195      53565F49 
 5195      52516E00 
 5196              	.LASF94:
 5197 1cf3 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5197      735F696E 
 5197      74657272 
 5197      7570745F 
 5197      63727970 
 5198              	.LASF100:
 5199 1d0f 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5199      6D5F305F 
 5199      696E7465 
 5199      72727570 
 5199      74735F30 
 5200              	.LASF82:
 5201 1d29 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5201      735F696E 
 5201      74657272 
 5201      75707473 
 5201      5F647731 
 5202              	.LASF209:
 5203 1d45 69706356 		.ascii	"ipcVersion\000"
 5203      65727369 
 5203      6F6E00
 5204              	.LASF38:
 5205 1d50 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5205      735F696E 
 5205      74657272 
 5205      75707473 
 5205      5F697063 
 5206              	.LASF306:
 5207 1d6c 736C6176 		.ascii	"slaveRdBufEmpty\000"
 5207      65526442 
 5207      7566456D 
 5207      70747900 
 5208              	.LASF246:
 5209 1d7c 70657269 		.ascii	"periTrCmdOffset\000"
 5209      5472436D 
 5209      644F6666 
 5209      73657400 
 5210              	.LASF58:
 5211 1d8c 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5211      375F696E 
 5211      74657272 
 5211      7570745F 
 5211      4952516E 
 5212              	.LASF286:
 5213 1da1 696E7472 		.ascii	"intrSrc\000"
 5213      53726300 
 5214              	.LASF305:
 5215 1da9 736C6176 		.ascii	"slaveStatus\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccUzDNov.s 			page 164


 5215      65537461 
 5215      74757300 
 5216              	.LASF98:
 5217 1db5 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5217      735F696E 
 5217      74657272 
 5217      75707473 
 5217      5F636D34 
 5218              	.LASF110:
 5219 1dd5 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5219      6D5F315F 
 5219      696E7465 
 5219      72727570 
 5219      74735F32 
 5220              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
