===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2603.3497 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.1194 (  0.2%)    9.1194 (  0.4%)  FIR Parser
  5158.3633 ( 99.4%)  2581.2958 ( 99.2%)  'firrtl.circuit' Pipeline
    2.7501 (  0.1%)    1.5358 (  0.1%)    'firrtl.module' Pipeline
    2.4782 (  0.0%)    1.3861 (  0.1%)      CSE
    0.0001 (  0.0%)    0.0001 (  0.0%)        (A) DominanceInfo
    0.2719 (  0.0%)    0.1496 (  0.0%)      LowerCHIRRTL
    0.3081 (  0.0%)    0.3081 (  0.0%)    InferWidths
    1.2467 (  0.0%)    1.2467 (  0.0%)    InferResets
    0.0805 (  0.0%)    0.0805 (  0.0%)      (A) circt::firrtl::InstanceGraph
    1.4776 (  0.0%)    1.4776 (  0.1%)    LowerFIRRTLTypes
  3809.0746 ( 73.4%)  2486.6398 ( 95.5%)    'firrtl.module' Pipeline
    3.1262 (  0.1%)    1.8048 (  0.1%)      ExpandWhens
  3805.9484 ( 73.3%)  2484.8350 ( 95.4%)      Canonicalizer
    0.2650 (  0.0%)    0.2650 (  0.0%)    Inliner
    0.9228 (  0.0%)    0.9228 (  0.0%)    IMConstProp
    0.0368 (  0.0%)    0.0368 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
  143.1260 (  2.8%)   88.8919 (  3.4%)    'firrtl.module' Pipeline
  143.1259 (  2.8%)   88.8919 (  3.4%)      Canonicalizer
    1.3651 (  0.0%)    1.3651 (  0.1%)  LowerFIRRTLToHW
    0.6385 (  0.0%)    0.6385 (  0.0%)  HWMemSimImpl
   15.6840 (  0.3%)    8.4805 (  0.3%)  'hw.module' Pipeline
    0.1301 (  0.0%)    0.0660 (  0.0%)    HWCleanup
    1.0141 (  0.0%)    0.5322 (  0.0%)    CSE
    0.0064 (  0.0%)    0.0034 (  0.0%)      (A) DominanceInfo
   14.4692 (  0.3%)    7.8483 (  0.3%)    Canonicalizer
    0.0133 (  0.0%)    0.0073 (  0.0%)    HWLegalizeModules
    0.6017 (  0.0%)    0.6017 (  0.0%)  HWLegalizeNames
    0.7673 (  0.0%)    0.4080 (  0.0%)  'hw.module' Pipeline
    0.7475 (  0.0%)    0.3983 (  0.0%)    PrettifyVerilog
    1.4164 (  0.0%)    1.4164 (  0.1%)  ExportVerilog emission
    0.0024 (  0.0%)    0.0024 (  0.0%)  Rest
  5189.3056 (100.0%)  2603.3497 (100.0%)  Total

{
  totalTime: 2603.363,
  maxMemory: 950398976
}
