$date
	Tue Aug 30 11:31:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise2_3_tb $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var reg 1 $ x1 $end
$var reg 1 % x2 $end
$var reg 1 & x3 $end
$scope module test $end
$var wire 1 # f $end
$var wire 1 " g $end
$var wire 1 ! h $end
$var wire 1 ' i1 $end
$var wire 1 ( i3 $end
$var wire 1 ) i4 $end
$var wire 1 * i5 $end
$var wire 1 + j1 $end
$var wire 1 , j2 $end
$var wire 1 - j3 $end
$var wire 1 . j4 $end
$var wire 1 / j5 $end
$var wire 1 0 j6 $end
$var wire 1 1 j7 $end
$var wire 1 2 j8 $end
$var wire 1 $ x1 $end
$var wire 1 % x2 $end
$var wire 1 & x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
12
11
00
1/
1.
0-
1,
1+
0*
1)
1(
1'
0&
0%
0$
0#
0"
0!
$end
#10
0)
0/
1&
#20
1!
02
1#
1-
1)
1/
0'
0,
0&
1%
#30
0)
0/
1&
#40
0!
12
01
1"
10
1)
1/
1,
0(
0+
0.
0&
0%
1$
#50
0#
0"
1*
0)
0/
1&
#60
1#
1"
0*
1)
1/
0,
0&
1%
#70
0#
0"
1*
0)
0/
1&
#80
