

================================================================
== Vitis HLS Report for 'pull_tensor1d'
================================================================
* Date:           Wed Oct  1 20:50:07 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      782|      782|  3.128 us|  3.128 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |      780|      780|        14|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 17 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln182 = alloca i32 1"   --->   Operation 18 'alloca' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tsor, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 23 [1/1] (0.28ns)   --->   "%br_ln18 = br void %new.header" [kernel_FFN.cpp:18]   --->   Operation 23 'br' 'br_ln18' <Predicate = true> <Delay = 0.28>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc.split.split"   --->   Operation 24 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc.split"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i1_load = load i10 %i1" [kernel_FFN.cpp:18]   --->   Operation 26 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%i = add i10 %i1_load, i10 1" [kernel_FFN.cpp:18]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "%icmp_ln18 = icmp_eq  i10 %i1_load, i10 767" [kernel_FFN.cpp:18]   --->   Operation 28 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %new.latch.for.inc.split.split, void %last.iter.for.inc.split.split" [kernel_FFN.cpp:18]   --->   Operation 29 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%store_ln18 = store i10 %i, i10 %i1" [kernel_FFN.cpp:18]   --->   Operation 30 'store' 'store_ln18' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %new.header, void %for.end" [kernel_FFN.cpp:18]   --->   Operation 31 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_tsor_1 = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicFIFOCE_to_tsor_1' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:0.75ns O:0.59ns )   --->   "%tsor_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %tsor"   --->   Operation 33 'read' 'tsor_1' <Predicate = (first_iter_0)> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %tsor_1, i32 2, i32 63" [kernel_FFN.cpp:18]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln" [kernel_FFN.cpp:18]   --->   Operation 35 'sext' 'sext_ln18' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18" [kernel_FFN.cpp:18]   --->   Operation 36 'getelementptr' 'gmem_addr' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem_addr"   --->   Operation 37 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 38 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.03ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 768" [kernel_FFN.cpp:18]   --->   Operation 39 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln18 = store i64 %sext_ln18, i64 %sext_ln182" [kernel_FFN.cpp:18]   --->   Operation 40 'store' 'store_ln18' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split"   --->   Operation 41 'br' 'br_ln0' <Predicate = (first_iter_0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.12>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln182_load = load i64 %sext_ln182" [kernel_FFN.cpp:18]   --->   Operation 42 'load' 'sext_ln182_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [kernel_FFN.cpp:19]   --->   Operation 43 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_FFN.cpp:18]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [kernel_FFN.cpp:18]   --->   Operation 45 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_res_strm_read = muxlogic"   --->   Operation 46 'muxlogic' 'muxLogicFIFOCE_to_res_strm_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] ( I:0.98ns O:0.09ns )   --->   "%res_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %res_strm" [kernel_FFN.cpp:20]   --->   Operation 47 'read' 'res_strm_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln182_load" [kernel_FFN.cpp:18]   --->   Operation 48 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln20 = muxlogic i32 %res_strm_read"   --->   Operation 49 'muxlogic' 'muxLogicAXIMData_to_write_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln20 = muxlogic i4 15"   --->   Operation 50 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.03ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %res_strm_read, i4 15" [kernel_FFN.cpp:20]   --->   Operation 51 'write' 'write_ln20' <Predicate = true> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.03>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_27 = muxlogic"   --->   Operation 52 'muxlogic' 'muxLogicAXIMCE_to_empty_27' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 53 [11/11] (1.03ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 53 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 54 [10/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 54 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 55 [9/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 55 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 56 [8/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 56 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 57 [7/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 57 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 58 [6/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 58 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 59 [5/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 59 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 60 [4/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 60 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 61 [3/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 61 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 62 [2/11] (2.92ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 62 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.83>
ST_14 : Operation 63 [1/11] (0.83ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [kernel_FFN.cpp:21]   --->   Operation 63 'writeresp' 'empty_27' <Predicate = (icmp_ln18)> <Delay = 0.83> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln18 = br void %new.latch.for.inc.split.split" [kernel_FFN.cpp:18]   --->   Operation 64 'br' 'br_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.28ns)   --->   "%ret_ln21 = ret" [kernel_FFN.cpp:21]   --->   Operation 65 'ret' 'ret_ln21' <Predicate = (icmp_ln18)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i1' [9]  (0.393 ns)
	'load' operation 10 bit ('i1_load', kernel_FFN.cpp:18) on local variable 'i1' [26]  (0.000 ns)
	'add' operation 10 bit ('i', kernel_FFN.cpp:18) [28]  (0.717 ns)
	'store' operation 0 bit ('store_ln18', kernel_FFN.cpp:18) of variable 'i', kernel_FFN.cpp:18 on local variable 'i1' [45]  (0.393 ns)

 <State 2>: 1.624ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicFIFOCE_to_tsor_1') [15]  (0.000 ns)
	fifo read operation ('tsor') on port 'tsor' [16]  (0.750 ns)
	'getelementptr' operation 32 bit ('gmem_addr', kernel_FFN.cpp:18) [19]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty') [20]  (0.000 ns)
	bus request operation ('empty', kernel_FFN.cpp:18) on port 'gmem' (kernel_FFN.cpp:18) [22]  (1.033 ns)

 <State 3>: 1.124ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicFIFOCE_to_res_strm_read') [32]  (0.000 ns)
	fifo read operation ('res_strm_read', kernel_FFN.cpp:20) on port 'res_strm' (kernel_FFN.cpp:20) [33]  (0.987 ns)
	'muxlogic' operation 0 bit ('muxLogicAXIMData_to_write_ln20') [35]  (0.000 ns)
	bus write operation ('write_ln20', kernel_FFN.cpp:20) on port 'gmem' (kernel_FFN.cpp:20) [37]  (1.033 ns)

 <State 4>: 1.033ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMCE_to_empty_27') [41]  (0.000 ns)
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (1.033 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 13>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (2.920 ns)

 <State 14>: 0.838ns
The critical path consists of the following:
	bus response operation ('empty_27', kernel_FFN.cpp:21) on port 'gmem' (kernel_FFN.cpp:21) [42]  (0.838 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
