// coding: utf-8
// ----------------------------------------------------------------------------
/* Copyright (c) 2011, Roboterclub Aachen e.V.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 *	 * Redistributions of source code must retain the above copyright
 *	   notice, this list of conditions and the following disclaimer.
 *	 * Redistributions in binary form must reproduce the above copyright
 *	   notice, this list of conditions and the following disclaimer in the
 *	   documentation and/or other materials provided with the distribution.
 *	 * Neither the name of the Roboterclub Aachen e.V. nor the
 *	   names of its contributors may be used to endorse or promote products
 *	   derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ROBOTERCLUB AACHEN E.V. ''AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL ROBOTERCLUB AACHEN E.V. BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
// ----------------------------------------------------------------------------

#include <stdint.h>
#include <stm32f10x.h>
#include <xpcc/architecture/utils.hpp>

#include <xpcc_config.hpp>

// ----------------------------------------------------------------------------
#define SYSTICK_RELOAD_VAL		71999

#define FLASH_WAIT_STATE_0		0x0
#define FLASH_WAIT_STATE_1		0x1
#define FLASH_WAIT_STATE_2		0x2

#if defined STM32F10X_LD
#	define NR_INTERRUPTS 43
#elif defined STM32F10X_MD
#	define NR_INTERRUPTS 43
#elif defined STM32F10X_HD || defined STM32F10X_XL
#	define NR_INTERRUPTS 60
#elif defined STM32F10X_CL
#	define NR_INTERRUPTS 68
#endif

// ----------------------------------------------------------------------------
/*
 * Provide weak aliases for each Exception handler to defaultHandler.
 * As they are weak aliases, any function with the same name will override
 * this definition.
 */
#define ALIAS(f) __attribute__ ((weak, alias (#f)))

void Reset_Handler(void);
void NMI_Handler(void)				ALIAS(defaultHandler);
void HardFault_Handler(void);//		ALIAS(defaultHandler);
void MemManage_Handler(void)		ALIAS(defaultHandler);
void BusFault_Handler(void)			ALIAS(defaultHandler);
void UsageFault_Handler(void)		ALIAS(defaultHandler);
void SVC_Handler(void)				ALIAS(defaultHandler);
void DebugMon_Handler(void)			ALIAS(defaultHandler);
void PendSV_Handler(void)			ALIAS(defaultHandler);
void SysTick_Handler(void)			ALIAS(defaultHandler);

void WWDG_IRQHandler(void)			ALIAS(defaultHandler);
void PVD_IRQHandler(void)			ALIAS(defaultHandler);
void TAMPER_IRQHandler(void)		ALIAS(defaultHandler);
void RTC_IRQHandler(void)			ALIAS(defaultHandler);
void FLASH_IRQHandler(void)			ALIAS(defaultHandler);
void RCC_IRQHandler(void)			ALIAS(defaultHandler);
void EXTI0_IRQHandler(void)			ALIAS(defaultHandler);
void EXTI1_IRQHandler(void)			ALIAS(defaultHandler);
void EXTI2_IRQHandler(void)			ALIAS(defaultHandler);
void EXTI3_IRQHandler(void)			ALIAS(defaultHandler);
void EXTI4_IRQHandler(void)			ALIAS(defaultHandler);
void DMA1_Channel1_IRQHandler(void)	ALIAS(defaultHandler);
void DMA1_Channel2_IRQHandler(void)	ALIAS(defaultHandler);
void DMA1_Channel3_IRQHandler(void)	ALIAS(defaultHandler);
void DMA1_Channel4_IRQHandler(void)	ALIAS(defaultHandler);
void DMA1_Channel5_IRQHandler(void)	ALIAS(defaultHandler);
void DMA1_Channel6_IRQHandler(void)	ALIAS(defaultHandler);
void DMA1_Channel7_IRQHandler(void)	ALIAS(defaultHandler);
void ADC1_2_IRQHandler(void)		ALIAS(defaultHandler);
#if defined (STM32F10X_CL)
	void CAN1_TX_IRQHandler(void)	ALIAS(defaultHandler);
	void CAN1_RX0_IRQHandler(void)	ALIAS(defaultHandler);
#else
	void USB_HP_CAN1_TX_IRQHandler(void)	ALIAS(defaultHandler);
	void USB_LP_CAN1_RX0_IRQHandler(void)	ALIAS(defaultHandler);
#endif
void CAN1_RX1_IRQHandler(void)		ALIAS(defaultHandler);
void CAN1_SCE_IRQHandler(void)		ALIAS(defaultHandler);
void EXTI9_5_IRQHandler(void)		ALIAS(defaultHandler);
#if defined (STM32F10X_XL)
	void TIM1_BRK_TIM9_IRQHandler(void)			ALIAS(defaultHandler);
	void TIM1_UP_TIM10_IRQHandler(void)			ALIAS(defaultHandler);
	void TIM1_TRG_COM_TIM11_IRQHandler(void)	ALIAS(defaultHandler);
#else
	void TIM1_BRK_IRQHandler(void)		ALIAS(defaultHandler);
	void TIM1_UP_IRQHandler(void)		ALIAS(defaultHandler);
	void TIM1_TRG_COM_IRQHandler(void)	ALIAS(defaultHandler);
#endif
void TIM1_CC_IRQHandler(void)		ALIAS(defaultHandler);
void TIM2_IRQHandler(void)			ALIAS(defaultHandler);
void TIM3_IRQHandler(void)			ALIAS(defaultHandler);
void TIM4_IRQHandler(void)			ALIAS(defaultHandler);
void I2C1_EV_IRQHandler(void)		ALIAS(defaultHandler);
void I2C1_ER_IRQHandler(void)		ALIAS(defaultHandler);
void I2C2_EV_IRQHandler(void)		ALIAS(defaultHandler);
void I2C2_ER_IRQHandler(void)		ALIAS(defaultHandler);
void SPI1_IRQHandler(void)			ALIAS(defaultHandler);
void SPI2_IRQHandler(void)			ALIAS(defaultHandler);
void USART1_IRQHandler(void)		ALIAS(defaultHandler);
void USART2_IRQHandler(void)		ALIAS(defaultHandler);
void USART3_IRQHandler(void)		ALIAS(defaultHandler);
void EXTI15_10_IRQHandler(void)		ALIAS(defaultHandler);
void RTCAlarm_IRQHandler(void)		ALIAS(defaultHandler);
#if defined (STM32F10X_CL)
	void OTG_FS_WKUP_IRQHandler(void)	ALIAS(defaultHandler);
	void TIM5_IRQHandler(void)			ALIAS(defaultHandler);
	void SPI3_IRQHandler(void)			ALIAS(defaultHandler);
	void UART4_IRQHandler(void)			ALIAS(defaultHandler);
	void UART5_IRQHandler(void)			ALIAS(defaultHandler);
	void TIM6_IRQHandler(void)			ALIAS(defaultHandler);
	void TIM7_IRQHandler(void)			ALIAS(defaultHandler);
	void DMA2_Channel1_IRQHandler(void)	ALIAS(defaultHandler);
	void DMA2_Channel2_IRQHandler(void)	ALIAS(defaultHandler);
	void DMA2_Channel3_IRQHandler(void)	ALIAS(defaultHandler);
	void DMA2_Channel4_IRQHandler(void)	ALIAS(defaultHandler);
	void DMA2_Channel5_IRQHandler(void)	ALIAS(defaultHandler);
	void ETH_IRQHandler(void)			ALIAS(defaultHandler);
	void ETH_WKUP_IRQHandler(void)		ALIAS(defaultHandler);
	void CAN2_TX_IRQHandler(void)		ALIAS(defaultHandler);
	void CAN2_RX0_IRQHandler(void)		ALIAS(defaultHandler);
	void CAN2_RX1_IRQHandler(void)		ALIAS(defaultHandler);
	void CAN2_SCE_IRQHandler(void)		ALIAS(defaultHandler);
	void OTG_FS_IRQHandler(void)		ALIAS(defaultHandler);
#else
	void USBWakeUp_IRQHandler(void)		ALIAS(defaultHandler);
	
	#if defined (STM32F10X_HD) || defined (STM32F10X_XL)
		void TIM8_BRK_TIM12_IRQHandler(void)		ALIAS(defaultHandler);
		void TIM8_UP_TIM13_IRQHandler(void)			ALIAS(defaultHandler);
		void TIM8_TRG_COM_TIM14_IRQHandler(void)	ALIAS(defaultHandler);
		void TIM8_CC_IRQHandler(void)				ALIAS(defaultHandler);
		void ADC3_IRQHandler(void)		ALIAS(defaultHandler);
		void FSMC_IRQHandler(void)		ALIAS(defaultHandler);
		void SDIO_IRQHandler(void)		ALIAS(defaultHandler);
		void TIM5_IRQHandler(void)		ALIAS(defaultHandler);
		void SPI3_IRQHandler(void)		ALIAS(defaultHandler);
		void UART4_IRQHandler(void)		ALIAS(defaultHandler);
		void UART5_IRQHandler(void)		ALIAS(defaultHandler);
		void TIM6_IRQHandler(void)		ALIAS(defaultHandler);
		void TIM7_IRQHandler(void)		ALIAS(defaultHandler);
		void DMA2_Channel1_IRQHandler(void)		ALIAS(defaultHandler);
		void DMA2_Channel2_IRQHandler(void)		ALIAS(defaultHandler);
		void DMA2_Channel3_IRQHandler(void)		ALIAS(defaultHandler);
		void DMA2_Channel4_5_IRQHandler(void)	ALIAS(defaultHandler);
	#endif
#endif

// ----------------------------------------------------------------------------
// Interrupt vectors
typedef void (* const FunctionPointer)(void);

// defined in the linkerscript
extern uint32_t __stack_end;

#if CORTEX_VECTORS_RAM
// Define the vector table
FunctionPointer flashVectors[4] 
__attribute__ ((section(".reset"))) =
{
	(FunctionPointer) &__stack_end,	// stack pointer
	Reset_Handler,				// code entry point
	NMI_Handler,				// NMI handler
	HardFault_Handler,			// hard fault handler
};

FunctionPointer ramVectors[] __attribute__ ((section(".vectors"))) =
#else
FunctionPointer flashVectors[] __attribute__ ((section(".reset"))) =
#endif
{
	(FunctionPointer) &__stack_end,	// stack pointer
	Reset_Handler,				// code entry point
	NMI_Handler,				// NMI handler
	HardFault_Handler,			// hard fault handler
	MemManage_Handler,			// MPU Fault Handler
	BusFault_Handler,			// Bus Fault Handler
	UsageFault_Handler,			// Usage Fault Handler
	0,
	0,
	0,
	0,
	SVC_Handler,				// SVCall Handler
	DebugMon_Handler,			// Debug Monitor Handler
	0,
	PendSV_Handler,				// PendSV Handler
	SysTick_Handler,			// SysTick Handler
	
	// Peripheral interrupts (STM32 specific)
	WWDG_IRQHandler,			//  0: Window Watchdog
	PVD_IRQHandler,				//  1: PVD through EXTI Line detect
	TAMPER_IRQHandler,			//  2: Tamper
	RTC_IRQHandler,				//  3: RTC
	FLASH_IRQHandler,			//  4: Flash
	RCC_IRQHandler,				//  5: RCC
	EXTI0_IRQHandler,			//     EXTI Line 0
	EXTI1_IRQHandler,			//     EXTI Line 1
	EXTI2_IRQHandler,			//     EXTI Line 2
	EXTI3_IRQHandler,			//     EXTI Line 3
	EXTI4_IRQHandler,			// 10: EXTI Line 4
	DMA1_Channel1_IRQHandler,	//     DMA1 Channel 1
	DMA1_Channel2_IRQHandler,	//     DMA1 Channel 2
	DMA1_Channel3_IRQHandler,	//     DMA1 Channel 3
	DMA1_Channel4_IRQHandler,	//     DMA1 Channel 4
	DMA1_Channel5_IRQHandler,	// 15: DMA1 Channel 5
	DMA1_Channel6_IRQHandler,	//     DMA1 Channel 6
	DMA1_Channel7_IRQHandler,	//     DMA1 Channel 7
	ADC1_2_IRQHandler,			//     ADC1 & ADC2
#if defined(STM32F10X_CL)
	CAN1_TX_IRQHandler,			// 
	CAN1_RX0_IRQHandler,		// 20:
#else
	USB_HP_CAN1_TX_IRQHandler,  //     USB High Priority or CAN1 TX
	USB_LP_CAN1_RX0_IRQHandler, // 20: USB Low  Priority or CAN1 RX0
#endif
	CAN1_RX1_IRQHandler,		//     CAN1 RX1
	CAN1_SCE_IRQHandler,		//     CAN1 SCE
	EXTI9_5_IRQHandler,			//     EXTI Line 9..5
#if defined (STM32F10X_XL)
	TIM1_BRK_TIM9_IRQHandler,	//     TIM1 Break
	TIM1_UP_TIM10_IRQHandler,	// 25: TIM1 Update
	TIM1_TRG_COM_TIM11_IRQHandler,	//     TIM1 Trigger and Commutation
#else
	TIM1_BRK_IRQHandler,		//     TIM1 Break
	TIM1_UP_IRQHandler,			// 25: TIM1 Update
	TIM1_TRG_COM_IRQHandler,	//     TIM1 Trigger and Commutation
#endif
	TIM1_CC_IRQHandler,			//     TIM1 Capture Compare
	TIM2_IRQHandler,			//     TIM2
	TIM3_IRQHandler,			//     TIM3
	TIM4_IRQHandler,			// 30: TIM4
	I2C1_EV_IRQHandler,			//     I2C1 Event
	I2C1_ER_IRQHandler,			//     I2C1 Error
	I2C2_EV_IRQHandler,			//     I2C2 Event
	I2C2_ER_IRQHandler,			//     I2C2 Error
	SPI1_IRQHandler,			// 35: SPI1
	SPI2_IRQHandler,			//     SPI2
	USART1_IRQHandler,			//     USART1
	USART2_IRQHandler,			//     USART2
	USART3_IRQHandler,			//     USART3
	EXTI15_10_IRQHandler,		// 40: EXTI Line 15..10
	RTCAlarm_IRQHandler,		//     RTC Alarm through EXTI Line
#if defined(STM32F10X_CL)
	OTG_FS_WKUP_IRQHandler,
#else
	USBWakeUp_IRQHandler,		// 42: USB Wakeup from suspend
#endif
#if defined (STM32F10X_HD) || defined (STM32F10X_XL) || defined(STM32F10X_CL)
	#if defined(STM32F10X_CL)
		0,
		0,
		0,	// 45: unused
		0,
		0,
		0,
		0,	// 49: unused
	#else
		TIM8_BRK_TIM12_IRQHandler,
		TIM8_UP_TIM13_IRQHandler,
		TIM8_TRG_COM_TIM14_IRQHandler,	// 45:
		TIM8_CC_IRQHandler,
		ADC3_IRQHandler,
		FSMC_IRQHandler,
		SDIO_IRQHandler,				// 49: 
	#endif
	TIM5_IRQHandler,					// 50:
	SPI3_IRQHandler,
	UART4_IRQHandler,
	UART5_IRQHandler,
	TIM6_IRQHandler,
	TIM7_IRQHandler,					// 55:
	DMA2_Channel1_IRQHandler,
	DMA2_Channel2_IRQHandler,
	DMA2_Channel3_IRQHandler,			// 58: 
	#if defined(STM32F10X_CL)
		DMA2_Channel4_IRQHandler,
		DMA2_Channel5_IRQHandler,		// 60:
		ETH_IRQHandler,
		ETH_WKUP_IRQHandler,
		CAN2_TX_IRQHandler,
		CAN2_RX0_IRQHandler,
		CAN2_RX1_IRQHandler,			// 65:
		CAN2_SCE_IRQHandler,
		OTG_FS_IRQHandler,				// 67: 
	#else
		DMA2_Channel4_5_IRQHandler,		// 59: 
	#endif
#endif
};

// ----------------------------------------------------------------------------
// The following are constructs created by the linker, indicating where the
// the "data" and "bss" segments reside in memory.  The initializers for the
// for the "data" segment resides immediately following the "text" segment.
extern uint32_t __fastcode_load;
extern uint32_t __fastcode_start;
extern uint32_t __fastcode_end;

extern uint32_t __data_load;
extern uint32_t __data_start;
extern uint32_t __data_end;

extern uint32_t __bss_start;
extern uint32_t __bss_end;

// Application's main function
extern int main(void);
extern void __libc_init_array(void);
extern void exit(int) __attribute__ ((noreturn, weak));

// ----------------------------------------------------------------------------
// This is the code that gets called when the processor first starts execution
// following a reset event.  Only the absolutely necessary set is performed,
// after which the application supplied main() routine is called.  Any fancy
// actions (such as making decisions based on the reset cause register, and
// resetting the bits in that register) are left solely in the hands of the
// application.
void
Reset_Handler(void)
{
	// startup delay
	for (volatile unsigned long i = 0; i < 50000; i++)
	{
	}
	
	// Copy functions to RAM (.fastcode)
	uint32_t* src = &__fastcode_load;
	uint32_t* dest = &__fastcode_start;
	while (dest < &__fastcode_end)
	{
		*(dest++) = *(src++);
	}
	
	// Copy the data segment initializers from flash to RAM (.data)
	src = &__data_load;
	dest = &__data_start;
	while (dest < &__data_end)
	{
		*(dest++) = *(src++);
	}
	
	// Fill the bss segment with zero (.bss)
	dest = &__bss_start;
	while (dest < &__bss_end)
	{
		*(dest++) = 0;
	}
	
	// set 2 waitstates & enable flash prefetch
	FLASH->ACR = (FLASH->ACR & ~FLASH_ACR_LATENCY) | FLASH_WAIT_STATE_2 | FLASH_ACR_PRFTBE;
	
	// enable clock
	// GPIOA-D
	RCC->APB2ENR  |=   RCC_APB2ENR_IOPAEN   | RCC_APB2ENR_IOPBEN   | RCC_APB2ENR_IOPCEN   | RCC_APB2ENR_IOPDEN;
	RCC->APB2RSTR |=   RCC_APB2RSTR_IOPARST | RCC_APB2RSTR_IOPBRST | RCC_APB2RSTR_IOPCRST | RCC_APB2RSTR_IOPDRST;
	RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPARST | RCC_APB2RSTR_IOPBRST | RCC_APB2RSTR_IOPCRST | RCC_APB2RSTR_IOPDRST);
#if defined(STM32F10X_CL)
	// GPIOE
	RCC->APB2ENR  |=   RCC_APB2ENR_IOPEEN;
	RCC->APB2RSTR |=   RCC_APB2RSTR_IOPERST;
	RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPERST);
#elif defined (STM32F10X_HD) || defined (STM32F10X_XL)
	// GPIOE-G
	RCC->APB2ENR  |=   RCC_APB2ENR_IOPEEN   | RCC_APB2ENR_IOPFEN   | RCC_APB2ENR_IOPGEN;
	RCC->APB2RSTR |=   RCC_APB2RSTR_IOPERST | RCC_APB2RSTR_IOPFRST | RCC_APB2RSTR_IOPGRST;
	RCC->APB2RSTR &= ~(RCC_APB2RSTR_IOPERST | RCC_APB2RSTR_IOPFRST | RCC_APB2RSTR_IOPGRST);
#endif
	
	// setup NVIC
	// set vector table
	const uint32_t offset = 0;
	SCB->VTOR = 0x08000000 | (offset & 0x1FFFFF80);

	// Lower priority level for all peripheral interrupts to lowest possible
	for (uint32_t i = 0; i < NR_INTERRUPTS; i++) {
		const uint32_t priority = 0xF;
		NVIC->IP[i] = (priority & 0xF) << 4;
	}
	
	// Set the PRIGROUP[10:8] bits to
	// - 4 bits for pre-emption priority,
	// - 0 bits for subpriority
	SCB->AIRCR = 0x05FA0000 | 0x300;
	
	// enable clock for alternative functions
	RCC->APB2ENR  |=  RCC_APB2ENR_AFIOEN;
	RCC->APB2RSTR |=  RCC_APB2RSTR_AFIORST;
	RCC->APB2RSTR &= ~RCC_APB2RSTR_AFIORST;
	
	// enable fault handlers
	/*SCB->SHCSR |=
			SCB_SHCSR_BUSFAULTENA_Msk |
			SCB_SHCSR_USGFAULTENA_Msk |
			SCB_SHCSR_MEMFAULTENA_Msk;*/
	
	// Call CTORS of static objects
	__libc_init_array();
	
	// Call the application's entry point
	main();
	
	exit(1);
	
	while (1)
	{
	}
}

// ----------------------------------------------------------------------------
/**
 * @brief	Default interrupt handler
 * 
 * This functions gets called if an interrupt handler is not defines. It just
 * enters an infinite loop leaving the processor state intact for an debugger
 * to be examined.
*/
void
defaultHandler(void)
{
	while (1)
	{
	}
}
