/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [6:0] _03_;
  wire [9:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [36:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [21:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [4:0] celloutsig_0_84z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire [28:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = _00_ ? celloutsig_1_8z : celloutsig_1_6z[5];
  assign celloutsig_1_11z = ~celloutsig_1_10z[0];
  assign celloutsig_0_31z = ~celloutsig_0_2z[10];
  assign celloutsig_0_15z = ~((celloutsig_0_2z[1] | celloutsig_0_7z[2]) & (celloutsig_0_11z[13] | celloutsig_0_5z[0]));
  reg [2:0] _08_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 3'h0;
    else _08_ <= celloutsig_1_5z[3:1];
  assign { _02_[2:1], _00_ } = _08_;
  reg [6:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _09_ <= 7'h00;
    else _09_ <= celloutsig_0_12z[21:15];
  assign { _03_[6:4], _01_, _03_[2:0] } = _09_;
  assign celloutsig_0_0z = in_data[15:6] / { 1'h1, in_data[54:46] };
  assign celloutsig_0_7z = celloutsig_0_2z[8:5] / { 1'h1, celloutsig_0_1z[7:5] };
  assign celloutsig_1_1z = { in_data[162:140], celloutsig_1_0z } / { 1'h1, in_data[149:128], in_data[96] };
  assign celloutsig_0_10z = in_data[63:50] / { 1'h1, celloutsig_0_0z[8:0], celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_1z[18:7] / { 1'h1, in_data[26], celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_0z[4:0] / { 1'h1, celloutsig_0_0z[4:1] };
  assign celloutsig_0_8z = celloutsig_0_0z[7:4] / { 1'h1, celloutsig_0_7z[2:0] };
  assign celloutsig_1_0z = in_data[138:118] === in_data[145:125];
  assign celloutsig_1_4z = { celloutsig_1_2z[12], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_1z[3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_1z[5:0] && celloutsig_1_2z[28:23];
  assign celloutsig_0_18z = { _03_[5:4], _01_, _03_[2], celloutsig_0_13z } && celloutsig_0_11z[15:11];
  assign celloutsig_0_4z = celloutsig_0_0z[9:2] || celloutsig_0_0z[7:0];
  assign celloutsig_1_8z = { celloutsig_1_1z[21:10], celloutsig_1_3z, celloutsig_1_4z } || in_data[154:139];
  assign celloutsig_1_19z = { celloutsig_1_15z[3:1], celloutsig_1_11z, celloutsig_1_11z } || { celloutsig_1_16z[5:3], celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_6z = celloutsig_0_0z[9:2] % { 1'h1, in_data[90:85], celloutsig_0_4z };
  assign celloutsig_1_10z = in_data[121:119] % { 1'h1, celloutsig_1_5z[2:1] };
  assign celloutsig_0_5z = { in_data[42:41], celloutsig_0_4z } * celloutsig_0_0z[8:6];
  assign celloutsig_0_12z = { celloutsig_0_0z[9:1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z } * { celloutsig_0_11z[8:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_16z = celloutsig_1_13z ? { _02_[2:1], _00_, celloutsig_1_10z } : celloutsig_1_6z;
  assign celloutsig_0_11z = - { celloutsig_0_1z[12:1], celloutsig_0_3z };
  assign celloutsig_0_1z = - { in_data[14:13], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = - { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_1_15z = { celloutsig_1_7z[14:12], celloutsig_1_11z } | { celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_83z = | celloutsig_0_11z[7:5];
  assign celloutsig_1_13z = in_data[98] & celloutsig_1_10z[0];
  assign celloutsig_0_9z = | celloutsig_0_6z;
  assign celloutsig_0_13z = | celloutsig_0_10z;
  assign celloutsig_1_2z = in_data[128:100] >> in_data[174:146];
  assign celloutsig_1_3z = celloutsig_1_1z[22:20] >> celloutsig_1_1z[2:0];
  assign celloutsig_1_5z = { celloutsig_1_2z[2:1], celloutsig_1_4z, celloutsig_1_4z } >> in_data[131:128];
  assign celloutsig_1_7z = { celloutsig_1_1z[11:6], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z } >> { celloutsig_1_2z[20:13], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_14z = celloutsig_0_6z[5:3] >> celloutsig_0_0z[3:1];
  assign celloutsig_1_6z = celloutsig_1_1z[12:7] - { celloutsig_1_1z[17:14], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_84z = { celloutsig_0_3z[4], celloutsig_0_15z, celloutsig_0_14z } ~^ { celloutsig_0_19z[3:0], celloutsig_0_31z };
  assign _02_[0] = _00_;
  assign _03_[3] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
