{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651206426779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651206426783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 12:27:06 2022 " "Processing started: Fri Apr 29 12:27:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651206426783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206426783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rwRAM -c rwRAM " "Command: quartus_sta rwRAM -c rwRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206426783 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1651206426831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427254 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427283 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rwRAM.sdc " "Synopsys Design Constraints File file not found: 'rwRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427745 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427745 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651206427748 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427748 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~1\|datac " "Node \"inst3\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427749 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~1\|sumout " "Node \"inst3\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427749 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[31\]~14\|datae " "Node \"inst\|op1_o\[31\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427749 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[31\]~14\|combout " "Node \"inst\|op1_o\[31\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427749 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427749 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~5\|datac " "Node \"inst3\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~5\|sumout " "Node \"inst3\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[30\]~25\|dataf " "Node \"inst\|op1_o\[30\]~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[30\]~25\|combout " "Node \"inst\|op1_o\[30\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427750 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~9\|datac " "Node \"inst3\|Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~9\|sumout " "Node \"inst3\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[29\]~36\|dataf " "Node \"inst\|op1_o\[29\]~36\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[29\]~36\|combout " "Node \"inst\|op1_o\[29\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427750 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~13\|datad " "Node \"inst3\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~13\|sumout " "Node \"inst3\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[28\]~47\|dataf " "Node \"inst\|op1_o\[28\]~47\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[28\]~47\|combout " "Node \"inst\|op1_o\[28\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427750 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~17\|datac " "Node \"inst3\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~17\|sumout " "Node \"inst3\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[27\]~58\|dataf " "Node \"inst\|op1_o\[27\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[27\]~58\|combout " "Node \"inst\|op1_o\[27\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427750 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~21\|datad " "Node \"inst3\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~21\|sumout " "Node \"inst3\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[26\]~69\|dataf " "Node \"inst\|op1_o\[26\]~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[26\]~69\|combout " "Node \"inst\|op1_o\[26\]~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427750 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~25\|datac " "Node \"inst3\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~25\|sumout " "Node \"inst3\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[25\]~80\|dataf " "Node \"inst\|op1_o\[25\]~80\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[25\]~80\|combout " "Node \"inst\|op1_o\[25\]~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427750 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~29\|datac " "Node \"inst3\|Add0~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~29\|sumout " "Node \"inst3\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[24\]~91\|dataf " "Node \"inst\|op1_o\[24\]~91\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[24\]~91\|combout " "Node \"inst\|op1_o\[24\]~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427750 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427750 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~33\|datac " "Node \"inst3\|Add0~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~33\|sumout " "Node \"inst3\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[23\]~102\|dataf " "Node \"inst\|op1_o\[23\]~102\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[23\]~102\|combout " "Node \"inst\|op1_o\[23\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~37\|datad " "Node \"inst3\|Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~37\|sumout " "Node \"inst3\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[22\]~113\|dataf " "Node \"inst\|op1_o\[22\]~113\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[22\]~113\|combout " "Node \"inst\|op1_o\[22\]~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~41\|datac " "Node \"inst3\|Add0~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~41\|sumout " "Node \"inst3\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[21\]~124\|dataf " "Node \"inst\|op1_o\[21\]~124\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[21\]~124\|combout " "Node \"inst\|op1_o\[21\]~124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~45\|datad " "Node \"inst3\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~45\|sumout " "Node \"inst3\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[20\]~135\|datae " "Node \"inst\|op1_o\[20\]~135\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[20\]~135\|combout " "Node \"inst\|op1_o\[20\]~135\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~49\|datac " "Node \"inst3\|Add0~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~49\|sumout " "Node \"inst3\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[19\]~146\|dataf " "Node \"inst\|op1_o\[19\]~146\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[19\]~146\|combout " "Node \"inst\|op1_o\[19\]~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~53\|datac " "Node \"inst3\|Add0~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~53\|sumout " "Node \"inst3\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[18\]~157\|dataf " "Node \"inst\|op1_o\[18\]~157\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[18\]~157\|combout " "Node \"inst\|op1_o\[18\]~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~57\|datac " "Node \"inst3\|Add0~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~57\|sumout " "Node \"inst3\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[17\]~168\|dataf " "Node \"inst\|op1_o\[17\]~168\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[17\]~168\|combout " "Node \"inst\|op1_o\[17\]~168\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~61\|datad " "Node \"inst3\|Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~61\|sumout " "Node \"inst3\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[16\]~179\|dataf " "Node \"inst\|op1_o\[16\]~179\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[16\]~179\|combout " "Node \"inst\|op1_o\[16\]~179\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~65\|datad " "Node \"inst3\|Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~65\|sumout " "Node \"inst3\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[15\]~190\|dataf " "Node \"inst\|op1_o\[15\]~190\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[15\]~190\|combout " "Node \"inst\|op1_o\[15\]~190\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~69\|datac " "Node \"inst3\|Add0~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~69\|sumout " "Node \"inst3\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[14\]~201\|dataf " "Node \"inst\|op1_o\[14\]~201\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[14\]~201\|combout " "Node \"inst\|op1_o\[14\]~201\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~73\|datac " "Node \"inst3\|Add0~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~73\|sumout " "Node \"inst3\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[13\]~212\|dataf " "Node \"inst\|op1_o\[13\]~212\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[13\]~212\|combout " "Node \"inst\|op1_o\[13\]~212\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427751 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427751 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~77\|datac " "Node \"inst3\|Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~77\|sumout " "Node \"inst3\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[12\]~223\|dataf " "Node \"inst\|op1_o\[12\]~223\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[12\]~223\|combout " "Node \"inst\|op1_o\[12\]~223\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~81\|datac " "Node \"inst3\|Add0~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~81\|sumout " "Node \"inst3\|Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[11\]~234\|dataf " "Node \"inst\|op1_o\[11\]~234\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[11\]~234\|combout " "Node \"inst\|op1_o\[11\]~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~85\|datad " "Node \"inst3\|Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~85\|sumout " "Node \"inst3\|Add0~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[10\]~245\|dataf " "Node \"inst\|op1_o\[10\]~245\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[10\]~245\|combout " "Node \"inst\|op1_o\[10\]~245\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~89\|datac " "Node \"inst3\|Add0~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~89\|sumout " "Node \"inst3\|Add0~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[9\]~256\|datae " "Node \"inst\|op1_o\[9\]~256\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[9\]~256\|combout " "Node \"inst\|op1_o\[9\]~256\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~93\|datad " "Node \"inst3\|Add0~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~93\|sumout " "Node \"inst3\|Add0~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[8\]~267\|datae " "Node \"inst\|op1_o\[8\]~267\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[8\]~267\|combout " "Node \"inst\|op1_o\[8\]~267\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~97\|datac " "Node \"inst3\|Add0~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~97\|sumout " "Node \"inst3\|Add0~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[7\]~278\|datae " "Node \"inst\|op1_o\[7\]~278\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[7\]~278\|combout " "Node \"inst\|op1_o\[7\]~278\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~101\|datac " "Node \"inst3\|Add0~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~101\|sumout " "Node \"inst3\|Add0~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[6\]~289\|datae " "Node \"inst\|op1_o\[6\]~289\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[6\]~289\|combout " "Node \"inst\|op1_o\[6\]~289\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~105\|datac " "Node \"inst3\|Add0~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~105\|sumout " "Node \"inst3\|Add0~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[5\]~300\|datae " "Node \"inst\|op1_o\[5\]~300\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[5\]~300\|combout " "Node \"inst\|op1_o\[5\]~300\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~109\|datad " "Node \"inst3\|Add0~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~109\|sumout " "Node \"inst3\|Add0~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[4\]~311\|datae " "Node \"inst\|op1_o\[4\]~311\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[4\]~311\|combout " "Node \"inst\|op1_o\[4\]~311\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~113\|datac " "Node \"inst3\|Add0~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~113\|sumout " "Node \"inst3\|Add0~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[3\]~322\|datac " "Node \"inst\|op1_o\[3\]~322\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[3\]~322\|combout " "Node \"inst\|op1_o\[3\]~322\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~117\|datac " "Node \"inst3\|Add0~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~117\|sumout " "Node \"inst3\|Add0~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[2\]~333\|datac " "Node \"inst\|op1_o\[2\]~333\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[2\]~333\|combout " "Node \"inst\|op1_o\[2\]~333\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427752 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427752 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~121\|datac " "Node \"inst3\|Add0~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427753 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~121\|sumout " "Node \"inst3\|Add0~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427753 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[1\]~344\|datab " "Node \"inst\|op1_o\[1\]~344\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427753 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[1\]~344\|combout " "Node \"inst\|op1_o\[1\]~344\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427753 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427753 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~125\|datad " "Node \"inst3\|Add0~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427753 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Add0~125\|sumout " "Node \"inst3\|Add0~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427753 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[0\]~355\|datac " "Node \"inst\|op1_o\[0\]~355\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427753 ""} { "Warning" "WSTA_SCC_NODE" "inst\|op1_o\[0\]~355\|combout " "Node \"inst\|op1_o\[0\]~355\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651206427753 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/ex.v" 29 -1 0 } } { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/rwRAM/inst_id.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427753 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206427759 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1651206427759 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1651206427765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1651206428571 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206428571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -127.183 " "Worst-case setup slack is -127.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -127.183          -69191.253 clk  " " -127.183          -69191.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206428572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.712 " "Worst-case hold slack is 2.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.712               0.000 clk  " "    2.712               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206428579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206428580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206428581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -1106.356 clk  " "   -0.724           -1106.356 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206428582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206428582 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1651206428603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206428630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1651206430414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -126.905 " "Worst-case setup slack is -126.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -126.905          -68973.377 clk  " " -126.905          -68973.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.646 " "Worst-case hold slack is 2.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.646               0.000 clk  " "    2.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -1113.404 clk  " "   -0.724           -1113.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206430426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430426 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1651206430445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206430632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431643 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1651206431649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -60.864 " "Worst-case setup slack is -60.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.864          -33165.476 clk  " "  -60.864          -33165.476 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.090 " "Worst-case hold slack is 1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 clk  " "    1.090               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089             -81.982 clk  " "   -0.089             -81.982 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431662 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1651206431682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1651206431826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -54.350 " "Worst-case setup slack is -54.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.350          -29520.890 clk  " "  -54.350          -29520.890 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.024 " "Worst-case hold slack is 1.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024               0.000 clk  " "    1.024               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.087 " "Worst-case minimum pulse width slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087             -81.307 clk  " "   -0.087             -81.307 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651206431838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206431838 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206433880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206433961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 166 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5286 " "Peak virtual memory: 5286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651206434032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 12:27:14 2022 " "Processing ended: Fri Apr 29 12:27:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651206434032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651206434032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651206434032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1651206434032 ""}
