

================================================================
== Vitis HLS Report for 'p_sum'
================================================================
* Date:           Tue Feb  8 11:01:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 12 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 23 
18 --> 19 
19 --> 20 21 
20 --> 21 
21 --> 22 23 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %a_1_offset"   --->   Operation 24 'read' 'a_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_num2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num16_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc = alloca i64 1"   --->   Operation 27 'alloca' 'agg_result_num_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc = alloca i64 1"   --->   Operation 28 'alloca' 'agg_result_num2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc = alloca i64 1"   --->   Operation 29 'alloca' 'agg_result_num16_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc = alloca i64 1"   --->   Operation 30 'alloca' 'agg_result_num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 31 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %a_1_offset_read" [../src/ban.cpp:111]   --->   Operation 32 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_235 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %a_1_offset_read, i2 0" [../src/ban.cpp:111]   --->   Operation 33 'bitconcatenate' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%sub_ln111 = sub i6 %tmp_235, i6 %zext_ln111" [../src/ban.cpp:111]   --->   Operation 34 'sub' 'sub_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i6 %sub_ln111" [../src/ban.cpp:111]   --->   Operation 35 'zext' 'zext_ln111_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln111_4" [../src/ban.cpp:111]   --->   Operation 36 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln111 = add i6 %sub_ln111, i6 1" [../src/ban.cpp:111]   --->   Operation 37 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i6 %add_ln111" [../src/ban.cpp:111]   --->   Operation 38 'zext' 'zext_ln111_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%b_1_addr_18 = getelementptr i32 %b_1, i64 0, i64 %zext_ln111_5" [../src/ban.cpp:111]   --->   Operation 39 'getelementptr' 'b_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln111_2 = add i6 %sub_ln111, i6 2" [../src/ban.cpp:111]   --->   Operation 40 'add' 'add_ln111_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i6 %add_ln111_2" [../src/ban.cpp:111]   --->   Operation 41 'zext' 'zext_ln111_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%b_1_addr_19 = getelementptr i32 %b_1, i64 0, i64 %zext_ln111_6" [../src/ban.cpp:111]   --->   Operation 42 'getelementptr' 'b_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%b_1_load_20 = load i6 %b_1_addr" [../src/ban.cpp:111]   --->   Operation 43 'load' 'b_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%b_1_load_21 = load i6 %b_1_addr_18" [../src/ban.cpp:111]   --->   Operation 44 'load' 'b_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%b_1_load_22 = load i6 %b_1_addr_19" [../src/ban.cpp:111]   --->   Operation 45 'load' 'b_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 46 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset"   --->   Operation 47 'read' 'b_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13"   --->   Operation 48 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i4 %b_1_offset_read" [../src/ban.cpp:117]   --->   Operation 49 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_234 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0" [../src/ban.cpp:117]   --->   Operation 50 'bitconcatenate' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.78ns)   --->   "%sub_ln117_2 = sub i6 %tmp_234, i6 %zext_ln117" [../src/ban.cpp:117]   --->   Operation 51 'sub' 'sub_ln117_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln117_9 = zext i6 %sub_ln117_2" [../src/ban.cpp:117]   --->   Operation 52 'zext' 'zext_ln117_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%b_1_addr_17 = getelementptr i32 %b_1, i64 0, i64 %zext_ln117_9" [../src/ban.cpp:117]   --->   Operation 53 'getelementptr' 'b_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = trunc i2 %diff_p_read"   --->   Operation 54 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%b_1_load_20 = load i6 %b_1_addr" [../src/ban.cpp:111]   --->   Operation 55 'load' 'b_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%b_1_load_21 = load i6 %b_1_addr_18" [../src/ban.cpp:111]   --->   Operation 56 'load' 'b_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%b_1_load_22 = load i6 %b_1_addr_19" [../src/ban.cpp:111]   --->   Operation 57 'load' 'b_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 58 [1/1] (0.44ns)   --->   "%icmp_ln77 = icmp_eq  i2 %diff_p_read, i2 0" [../src/ban.cpp:77]   --->   Operation 58 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln77, void %._crit_edge, void" [../src/ban.cpp:116]   --->   Operation 59 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr_17" [../src/ban.cpp:117]   --->   Operation 60 'load' 'b_1_load' <Predicate = (icmp_ln77)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr_17" [../src/ban.cpp:117]   --->   Operation 61 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 62 [4/4] (6.43ns)   --->   "%tmp_236 = fadd i32 %b_1_load_20, i32 %b_1_load" [../src/ban.cpp:117]   --->   Operation 62 'fadd' 'tmp_236' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 63 [3/4] (6.43ns)   --->   "%tmp_236 = fadd i32 %b_1_load_20, i32 %b_1_load" [../src/ban.cpp:117]   --->   Operation 63 'fadd' 'tmp_236' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 64 [2/4] (6.43ns)   --->   "%tmp_236 = fadd i32 %b_1_load_20, i32 %b_1_load" [../src/ban.cpp:117]   --->   Operation 64 'fadd' 'tmp_236' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.86>
ST_7 : Operation 65 [1/4] (6.43ns)   --->   "%tmp_236 = fadd i32 %b_1_load_20, i32 %b_1_load" [../src/ban.cpp:117]   --->   Operation 65 'fadd' 'tmp_236' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge" [../src/ban.cpp:119]   --->   Operation 66 'br' 'br_ln119' <Predicate = (icmp_ln77)> <Delay = 0.42>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%agg_result_num_0 = phi i32 %tmp_236, void, i32 %b_1_load_20, void"   --->   Operation 67 'phi' 'agg_result_num_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_read, i32 1" [../src/ban.cpp:116]   --->   Operation 68 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_239, void, void %._crit_edge1" [../src/ban.cpp:116]   --->   Operation 69 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln117)   --->   "%xor_ln117 = xor i1 %empty, i1 1" [../src/ban.cpp:117]   --->   Operation 70 'xor' 'xor_ln117' <Predicate = (!tmp_239)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln117)   --->   "%zext_ln117_10 = zext i1 %xor_ln117" [../src/ban.cpp:117]   --->   Operation 71 'zext' 'zext_ln117_10' <Predicate = (!tmp_239)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln117 = add i6 %sub_ln117_2, i6 %zext_ln117_10" [../src/ban.cpp:117]   --->   Operation 72 'add' 'add_ln117' <Predicate = (!tmp_239)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln117_11 = zext i6 %add_ln117" [../src/ban.cpp:117]   --->   Operation 73 'zext' 'zext_ln117_11' <Predicate = (!tmp_239)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%b_1_addr_20 = getelementptr i32 %b_1, i64 0, i64 %zext_ln117_11" [../src/ban.cpp:117]   --->   Operation 74 'getelementptr' 'b_1_addr_20' <Predicate = (!tmp_239)> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (1.23ns)   --->   "%b_1_load_11 = load i6 %b_1_addr_20" [../src/ban.cpp:117]   --->   Operation 75 'load' 'b_1_load_11' <Predicate = (!tmp_239)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 76 [1/2] (1.23ns)   --->   "%b_1_load_11 = load i6 %b_1_addr_20" [../src/ban.cpp:117]   --->   Operation 76 'load' 'b_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 77 [4/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %b_1_load_21, i32 %b_1_load_11" [../src/ban.cpp:117]   --->   Operation 77 'fadd' 'tmp_237' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 78 [3/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %b_1_load_21, i32 %b_1_load_11" [../src/ban.cpp:117]   --->   Operation 78 'fadd' 'tmp_237' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 79 [2/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %b_1_load_21, i32 %b_1_load_11" [../src/ban.cpp:117]   --->   Operation 79 'fadd' 'tmp_237' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 80 [1/4] (6.43ns)   --->   "%tmp_237 = fadd i32 %b_1_load_21, i32 %b_1_load_11" [../src/ban.cpp:117]   --->   Operation 80 'fadd' 'tmp_237' <Predicate = (!tmp_239)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge1" [../src/ban.cpp:119]   --->   Operation 81 'br' 'br_ln119' <Predicate = (!tmp_239)> <Delay = 0.42>
ST_12 : Operation 82 [1/1] (0.54ns)   --->   "%sub_ln117 = sub i2 2, i2 %diff_p_read" [../src/ban.cpp:117]   --->   Operation 82 'sub' 'sub_ln117' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln117_12 = zext i2 %sub_ln117" [../src/ban.cpp:117]   --->   Operation 83 'zext' 'zext_ln117_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln117_4 = add i6 %sub_ln117_2, i6 %zext_ln117_12" [../src/ban.cpp:117]   --->   Operation 84 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln117_13 = zext i6 %add_ln117_4" [../src/ban.cpp:117]   --->   Operation 85 'zext' 'zext_ln117_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%b_1_addr_21 = getelementptr i32 %b_1, i64 0, i64 %zext_ln117_13" [../src/ban.cpp:117]   --->   Operation 86 'getelementptr' 'b_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [2/2] (1.23ns)   --->   "%b_1_load_12 = load i6 %b_1_addr_21" [../src/ban.cpp:117]   --->   Operation 87 'load' 'b_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 88 [2/2] (2.78ns)   --->   "%tmp_240 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 88 'fcmp' 'tmp_240' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.06>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%agg_result_num16_6 = phi i32 %tmp_237, void, i32 %b_1_load_21, void %._crit_edge"   --->   Operation 89 'phi' 'agg_result_num16_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/2] (1.23ns)   --->   "%b_1_load_12 = load i6 %b_1_addr_21" [../src/ban.cpp:117]   --->   Operation 90 'load' 'b_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0" [../src/ban.cpp:77]   --->   Operation 91 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 93 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.84ns)   --->   "%icmp_ln77_30 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:77]   --->   Operation 94 'icmp' 'icmp_ln77_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (1.05ns)   --->   "%icmp_ln77_31 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 95 'icmp' 'icmp_ln77_31' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_14)   --->   "%or_ln77 = or i1 %icmp_ln77_31, i1 %icmp_ln77_30" [../src/ban.cpp:77]   --->   Operation 96 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/2] (2.78ns)   --->   "%tmp_240 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 97 'fcmp' 'tmp_240' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_14)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_240" [../src/ban.cpp:77]   --->   Operation 98 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_14 = and i1 %and_ln77, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 99 'and' 'and_ln77_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 100 [4/4] (6.43ns)   --->   "%tmp_238 = fadd i32 %b_1_load_22, i32 %b_1_load_12" [../src/ban.cpp:117]   --->   Operation 100 'fadd' 'tmp_238' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 101 [3/4] (6.43ns)   --->   "%tmp_238 = fadd i32 %b_1_load_22, i32 %b_1_load_12" [../src/ban.cpp:117]   --->   Operation 101 'fadd' 'tmp_238' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 102 [2/4] (6.43ns)   --->   "%tmp_238 = fadd i32 %b_1_load_22, i32 %b_1_load_12" [../src/ban.cpp:117]   --->   Operation 102 'fadd' 'tmp_238' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 103 [1/4] (6.43ns)   --->   "%tmp_238 = fadd i32 %b_1_load_22, i32 %b_1_load_12" [../src/ban.cpp:117]   --->   Operation 103 'fadd' 'tmp_238' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [1/1] (0.47ns)   --->   "%br_ln122 = br i1 %and_ln77_14, void %.thread13, void %.preheader.preheader" [../src/ban.cpp:122]   --->   Operation 104 'br' 'br_ln122' <Predicate = true> <Delay = 0.47>
ST_17 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_238, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 105 'call' 'call_ln117' <Predicate = (and_ln77_14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.44>
ST_18 : Operation 106 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_238, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 106 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.41>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 107 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%empty_99 = trunc i32 %idx_tmp_loc_load"   --->   Operation 108 'trunc' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 109 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 110 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 111 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_99, i2 3" [../src/ban.cpp:92]   --->   Operation 111 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_238, i2 %empty_99, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 112 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.44>
ST_20 : Operation 113 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_238, i2 %empty_99, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 113 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.20>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc"   --->   Operation 114 'load' 'agg_result_num_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc_load = load i32 %agg_result_num16_0_loc"   --->   Operation 115 'load' 'agg_result_num16_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc"   --->   Operation 116 'load' 'agg_result_num2_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty_99" [../src/ban.cpp:92]   --->   Operation 117 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 118 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 118 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 119 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 120 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp = add i32 %sext_ln100, i32 %p_read" [../src/ban.cpp:100]   --->   Operation 121 'add' 'tmp' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 122 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %.thread13" [../src/ban.cpp:104]   --->   Operation 123 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 124 'phi' 'agg_result_num_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%agg_result_num16_2 = phi i32 %agg_result_num16_6, void %.preheader.preheader, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 125 'phi' 'agg_result_num16_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%agg_result_num2_2 = phi i32 %tmp_238, void %.preheader.preheader, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i"   --->   Operation 126 'phi' 'agg_result_num2_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%base_0_lcssa_i912 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 127 'phi' 'base_0_lcssa_i912' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i912" [../src/ban.cpp:104]   --->   Operation 128 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.44ns)   --->   "%icmp_ln104_31 = icmp_ne  i2 %base_0_lcssa_i912, i2 3" [../src/ban.cpp:104]   --->   Operation 129 'icmp' 'icmp_ln104_31' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 130 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_31, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 131 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 132 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i912, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 132 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.13>
ST_22 : Operation 133 [1/2] (1.13ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i912, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 133 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.47>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp, void %.lr.ph7.i"   --->   Operation 134 'phi' 'agg_result_p_0' <Predicate = (and_ln77_14 & !icmp_ln104) | (and_ln77_14 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc"   --->   Operation 135 'load' 'agg_result_num_4_loc_load' <Predicate = (and_ln77_14 & !icmp_ln104) | (and_ln77_14 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc_load = load i32 %agg_result_num16_3_loc"   --->   Operation 136 'load' 'agg_result_num16_3_loc_load' <Predicate = (and_ln77_14 & !icmp_ln104) | (and_ln77_14 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc_load = load i32 %agg_result_num2_3_loc"   --->   Operation 137 'load' 'agg_result_num2_3_loc_load' <Predicate = (and_ln77_14 & !icmp_ln104) | (and_ln77_14 & !icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.thread13"   --->   Operation 138 'br' 'br_ln0' <Predicate = (and_ln77_14 & !icmp_ln104) | (and_ln77_14 & !icmp_ln92)> <Delay = 0.47>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%agg_result_num_6 = phi i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i, i32 %agg_result_num_0, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 139 'phi' 'agg_result_num_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%agg_result_num16_5 = phi i32 %agg_result_num16_3_loc_load, void %.lr.ph.i, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i, i32 %agg_result_num16_6, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 140 'phi' 'agg_result_num16_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%agg_result_num2_5 = phi i32 %agg_result_num2_3_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i, i32 %tmp_238, void %._crit_edge1"   --->   Operation 141 'phi' 'agg_result_num2_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%agg_result_p_3 = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %tmp, void %.lr.ph7.i, i32 %p_read, void %._crit_edge1"   --->   Operation 142 'phi' 'agg_result_p_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_p_3" [../src/ban.cpp:125]   --->   Operation 143 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_6" [../src/ban.cpp:125]   --->   Operation 144 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num16_5" [../src/ban.cpp:125]   --->   Operation 145 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_5" [../src/ban.cpp:125]   --->   Operation 146 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i128 %mrv_3" [../src/ban.cpp:125]   --->   Operation 147 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.8ns
The critical path consists of the following:
	wire read operation ('a_1_offset_read') on port 'a_1_offset' [8]  (0 ns)
	'sub' operation ('sub_ln111', ../src/ban.cpp:111) [24]  (0.781 ns)
	'add' operation ('add_ln111', ../src/ban.cpp:111) [27]  (0.781 ns)
	'getelementptr' operation ('b_1_addr_18', ../src/ban.cpp:111) [29]  (0 ns)
	'load' operation ('b_1_load_21', ../src/ban.cpp:111) on array 'b_1' [35]  (1.24 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	wire read operation ('b_1_offset_read') on port 'b_1_offset' [7]  (0 ns)
	'sub' operation ('sub_ln117_2', ../src/ban.cpp:117) [19]  (0.781 ns)
	'getelementptr' operation ('b_1_addr_17', ../src/ban.cpp:117) [21]  (0 ns)
	'load' operation ('b_1_load', ../src/ban.cpp:117) on array 'b_1' [40]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_1_load', ../src/ban.cpp:117) on array 'b_1' [40]  (1.24 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [41]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [41]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [41]  (6.44 ns)

 <State 7>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [41]  (6.44 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('b_1_load_20', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) [44]  (0.427 ns)
	'phi' operation ('tmp') with incoming values : ('b_1_load_20', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) [44]  (0 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'load' operation ('b_1_load_11', ../src/ban.cpp:117) on array 'b_1' [53]  (1.24 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [54]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [54]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [54]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [54]  (6.44 ns)

 <State 13>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_240', ../src/ban.cpp:77) [71]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [72]  (0 ns)
	'and' operation ('and_ln77_14', ../src/ban.cpp:77) [73]  (0.287 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [64]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [64]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [64]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [64]  (6.44 ns)
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_84_1' [76]  (0 ns)

 <State 18>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_84_1' [76]  (0.446 ns)

 <State 19>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [77]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [79]  (0.991 ns)
	multiplexor before 'phi' operation ('agg_result_num_3', ../src/ban.cpp:117) with incoming values : ('b_1_load_20', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) ('agg_result_num_1_loc_load') [95]  (0.427 ns)

 <State 20>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_92_2' [83]  (0.446 ns)

 <State 21>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [87]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [88]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [92]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [99]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [99]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [102]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [103]  (0.208 ns)
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_104_3' [104]  (0.427 ns)

 <State 22>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to '_sum_Pipeline_VITIS_LOOP_104_3' [104]  (1.13 ns)

 <State 23>: 0.476ns
The critical path consists of the following:
	'load' operation ('agg_result_num_4_loc_load') on local variable 'agg_result_num_4_loc' [105]  (0 ns)
	multiplexor before 'phi' operation ('agg_result_num_6', ../src/ban.cpp:117) with incoming values : ('b_1_load_20', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) ('agg_result_num_1_loc_load') ('agg_result_num_4_loc_load') [110]  (0.476 ns)
	'phi' operation ('agg_result_num_6', ../src/ban.cpp:117) with incoming values : ('b_1_load_20', ../src/ban.cpp:111) ('tmp', ../src/ban.cpp:117) ('agg_result_num_1_loc_load') ('agg_result_num_4_loc_load') [110]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
