<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>TOP</TopModelName>
        <TargetClockPeriod>40.00</TargetClockPeriod>
        <ClockUncertainty>10.80</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>27.335</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>13134</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>14054</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.525 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.562 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>7558</min>
                    <max>13958</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>7558</Interval-min>
            <Interval-max>13958</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>30</BRAM_18K>
            <DSP>456</DSP>
            <FF>79068</FF>
            <LUT>187333</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>TOP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_dout</name>
            <Object>in_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_empty_n</name>
            <Object>in_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_read</name>
            <Object>in_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_din</name>
            <Object>out_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_full_n</name>
            <Object>out_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_write</name>
            <Object>out_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>SNR</name>
            <Object>SNR</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>TOP</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>166</ID>
                </Instance>
                <Instance>
                    <InstName>AES_En_De27_U0</InstName>
                    <ModuleName>AES_En_De27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>173</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_extendKey_fu_633</InstName>
                            <ModuleName>extendKey</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>633</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_extendKey_Pipeline_extendKey_label5_fu_12</InstName>
                                    <ModuleName>extendKey_Pipeline_extendKey_label5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>12</ID>
                                    <BindInstances>add_ln155_fu_114_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_extendKey_Pipeline_extendKey_label0_fu_20</InstName>
                                    <ModuleName>extendKey_Pipeline_extendKey_label0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>20</ID>
                                    <BindInstances>add_ln164_fu_194_p2 add_ln164_1_fu_205_p2 j_fu_224_p2 add_ln159_fu_387_p2 S29_U Rcon_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_aes_return_fu_643</InstName>
                            <ModuleName>aes_return</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>643</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1_fu_284</InstName>
                                    <ModuleName>aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>284</ID>
                                    <BindInstances>add_ln71_3_fu_241_p2 add_ln71_fu_259_p2 add_ln71_2_fu_265_p2 add_ln73_fu_325_p2 add_ln74_fu_379_p2 add_ln72_fu_385_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_addRoundKey_fu_322</InstName>
                                    <ModuleName>addRoundKey</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>322</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_aes_return_Pipeline_aes_return_label12_fu_332</InstName>
                                    <ModuleName>aes_return_Pipeline_aes_return_label12</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>332</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_GFMul_fu_342</InstName>
                                            <ModuleName>GFMul</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>342</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_GFMul_fu_349</InstName>
                                            <ModuleName>GFMul</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>349</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_GFMul_fu_356</InstName>
                                            <ModuleName>GFMul</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>356</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_addRoundKey_fu_369</InstName>
                                            <ModuleName>addRoundKey</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>369</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>i_11_fu_428_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_aes_return_Pipeline_subBytes_label0_subBytes_label7_fu_341</InstName>
                                    <ModuleName>aes_return_Pipeline_subBytes_label0_subBytes_label7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>341</ID>
                                    <BindInstances>add_ln187_1_fu_108_p2 add_ln187_fu_120_p2 add_ln189_fu_164_p2 add_ln188_fu_175_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>pArray_U S_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>temp_key_U w_U key_char_U i_fu_688_p2 key_V31_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Rayleigh_1_U0</InstName>
                    <ModuleName>Rayleigh_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>189</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seedInitialization_fu_452</InstName>
                            <ModuleName>seedInitialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>452</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94</InstName>
                                    <ModuleName>seedInitialization_Pipeline_SEED_INIT_LOOP</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>mul_32s_32ns_32_1_1_U66 mt_reg_V_fu_174_p2 i_V_fu_202_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mt_reg_V_fu_111_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>rngMT19937ICN_uniformRNG_mt_odd_0_V_U rngMT19937ICN_1_i_U rngMT19937ICN_uniformRNG_mt_even_0_V_U rngMT19937ICN_3_i_U i_13_fu_654_p2 addr_head_p_3_V_fu_676_p2 addr_head_p_m_p_1_V_fu_682_p2 addr_head_p_n_V_fu_1338_p2 sub_ln947_fu_1016_p2 lsb_index_fu_1022_p2 sub_ln950_fu_1052_p2 sub_ln962_fu_1126_p2 add_ln961_fu_1150_p2 m_3_fu_1186_p2 sub_ln969_fu_1214_p2 add_ln968_fu_1220_p2 dadd_64ns_64ns_64_2_no_dsp_1_U78 dmul_64ns_64ns_64_2_med_dsp_1_U90 dsub_64ns_64ns_64_2_no_dsp_1_U79 dlog_64ns_64ns_64_5_med_dsp_1_U107 dmul_64ns_64ns_64_2_med_dsp_1_U91 dsqrt_64ns_64ns_64_7_no_dsp_1_U106 dmul_64ns_64ns_64_2_med_dsp_1_U92 dadd_64ns_64ns_64_2_no_dsp_1_U80 dmul_64ns_64ns_64_2_med_dsp_1_U94 dadd_64ns_64ns_64_2_no_dsp_1_U82 dmul_64ns_64ns_64_2_med_dsp_1_U96 dadd_64ns_64ns_64_2_no_dsp_1_U84 dmul_64ns_64ns_64_2_med_dsp_1_U98 dadd_64ns_64ns_64_2_no_dsp_1_U86 dmul_64ns_64ns_64_2_med_dsp_1_U100 dadd_64ns_64ns_64_2_no_dsp_1_U88 dmul_64ns_64ns_64_2_med_dsp_1_U102 dmul_64ns_64ns_64_2_med_dsp_1_U93 dadd_64ns_64ns_64_2_no_dsp_1_U81 dmul_64ns_64ns_64_2_med_dsp_1_U95 dadd_64ns_64ns_64_2_no_dsp_1_U83 dmul_64ns_64ns_64_2_med_dsp_1_U97 dadd_64ns_64ns_64_2_no_dsp_1_U85 dmul_64ns_64ns_64_2_med_dsp_1_U99 dadd_64ns_64ns_64_2_no_dsp_1_U87 dmul_64ns_64ns_64_2_med_dsp_1_U101 dadd_64ns_64ns_64_2_no_dsp_1_U89 ddiv_64ns_64ns_64_7_no_dsp_1_U103 man_V_1_fu_2375_p2 F2_fu_2395_p2 add_ln590_fu_2407_p2 sub_ln590_fu_2413_p2 addr_head_p_3_V_1_fu_1270_p2 addr_head_p_m_p_1_V_1_fu_1276_p2 addr_head_p_n_V_1_fu_1417_p2 add_ln885_fu_1282_p2 sub_ln947_1_fu_1732_p2 lsb_index_1_fu_1738_p2 sub_ln950_1_fu_1768_p2 sub_ln962_1_fu_1842_p2 add_ln961_1_fu_1866_p2 m_7_fu_1902_p2 sub_ln969_1_fu_1930_p2 add_ln968_1_fu_1936_p2 dadd_64ns_64ns_64_2_no_dsp_1_U78 dmul_64ns_64ns_64_2_med_dsp_1_U90 dsub_64ns_64ns_64_2_no_dsp_1_U79 dlog_64ns_64ns_64_5_med_dsp_1_U107 dmul_64ns_64ns_64_2_med_dsp_1_U91 dsqrt_64ns_64ns_64_7_no_dsp_1_U106 dmul_64ns_64ns_64_2_med_dsp_1_U92 dadd_64ns_64ns_64_2_no_dsp_1_U80 dmul_64ns_64ns_64_2_med_dsp_1_U94 dadd_64ns_64ns_64_2_no_dsp_1_U82 dmul_64ns_64ns_64_2_med_dsp_1_U96 dadd_64ns_64ns_64_2_no_dsp_1_U84 dmul_64ns_64ns_64_2_med_dsp_1_U98 dadd_64ns_64ns_64_2_no_dsp_1_U86 dmul_64ns_64ns_64_2_med_dsp_1_U100 dadd_64ns_64ns_64_2_no_dsp_1_U88 dmul_64ns_64ns_64_2_med_dsp_1_U102 dmul_64ns_64ns_64_2_med_dsp_1_U93 dadd_64ns_64ns_64_2_no_dsp_1_U81 dmul_64ns_64ns_64_2_med_dsp_1_U95 dadd_64ns_64ns_64_2_no_dsp_1_U83 dmul_64ns_64ns_64_2_med_dsp_1_U97 dadd_64ns_64ns_64_2_no_dsp_1_U85 dmul_64ns_64ns_64_2_med_dsp_1_U99 dadd_64ns_64ns_64_2_no_dsp_1_U87 dmul_64ns_64ns_64_2_med_dsp_1_U101 dadd_64ns_64ns_64_2_no_dsp_1_U89 ddiv_64ns_64ns_64_7_no_dsp_1_U103 man_V_4_fu_2690_p2 F2_1_fu_2710_p2 add_ln590_1_fu_2722_p2 sub_ln590_1_fu_2728_p2 mul_mul_16s_8ns_24_4_1_U108 mul_mul_16s_8ns_24_4_1_U109</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Modulation_U0</InstName>
                    <ModuleName>Modulation</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>197</ID>
                    <BindInstances>data_idx_6_fu_100_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>split_U0</InstName>
                    <ModuleName>split</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>207</ID>
                    <BindInstances>i_4_fu_76_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>split_1_U0</InstName>
                    <ModuleName>split_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>217</ID>
                    <BindInstances>i_2_fu_76_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>QRD_U0</InstName>
                    <ModuleName>QRD</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>227</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_CHANNEL2REAL_fu_2983</InstName>
                            <ModuleName>QRD_Pipeline_CHANNEL2REAL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2983</ID>
                            <BindInstances>i_16_fu_602_p2 sub_ln712_fu_672_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_V_fu_3039</InstName>
                            <ModuleName>CORDIC_V</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3039</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_179</InstName>
                                    <ModuleName>CORDIC_V_Pipeline_VITIS_LOOP_94_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>179</ID>
                                    <BindInstances>add_ln94_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>x_V_fu_203_p2 y_V_fu_209_p2 x_V_2_fu_255_p2 y_V_9_fu_261_p2 add_ln91_fu_333_p2 x_V_4_fu_399_p2 y_V_11_fu_404_p2 z_V_2_fu_369_p2 x_V_5_fu_409_p2 y_V_12_fu_414_p2 z_V_3_fu_375_p2 mul_mul_16s_8ns_25_4_1_U175 tmp_V_fu_458_p2 sub_ln947_fu_494_p2 lsb_index_fu_500_p2 sub_ln950_fu_530_p2 sub_ln962_fu_636_p2 add_ln961_fu_660_p2 m_14_fu_696_p2 sub_ln968_fu_736_p2 add_ln968_fu_742_p2 tmp_V_7_fu_794_p2 sub_ln947_2_fu_838_p2 lsb_index_2_fu_848_p2 sub_ln950_2_fu_874_p2 add_ln952_fu_922_p2 sub_ln962_2_fu_952_p2 add_ln961_2_fu_968_p2 m_18_fu_1002_p2 sub_ln968_1_fu_1042_p2 add_ln968_2_fu_1048_p2 cordic_phase_V30_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3054</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3054</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>163</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_188_p2 x_V_fu_194_p2 add_ln1548_fu_216_p2 z_V_fu_222_p2 add_ln29_fu_274_p2 x_V_8_fu_344_p2 y_V_15_fu_349_p2 z_V_6_fu_313_p2 x_V_9_fu_354_p2 y_V_16_fu_359_p2 z_V_7_fu_319_p2 mul_mul_16s_8ns_25_4_1_U185 tmp_V_fu_403_p2 sub_ln947_fu_439_p2 lsb_index_fu_445_p2 sub_ln950_fu_475_p2 sub_ln962_fu_581_p2 add_ln961_fu_605_p2 m_25_fu_641_p2 sub_ln968_fu_681_p2 add_ln968_fu_687_p2 mul_mul_16s_8ns_25_4_1_U186 tmp_V_11_fu_740_p2 sub_ln947_3_fu_776_p2 lsb_index_3_fu_782_p2 sub_ln950_3_fu_812_p2 sub_ln962_3_fu_918_p2 add_ln961_3_fu_942_p2 m_29_fu_978_p2 sub_ln968_2_fu_1018_p2 add_ln968_3_fu_1024_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3072</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3072</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>163</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_188_p2 x_V_fu_194_p2 add_ln1548_fu_216_p2 z_V_fu_222_p2 add_ln29_fu_274_p2 x_V_8_fu_344_p2 y_V_15_fu_349_p2 z_V_6_fu_313_p2 x_V_9_fu_354_p2 y_V_16_fu_359_p2 z_V_7_fu_319_p2 mul_mul_16s_8ns_25_4_1_U185 tmp_V_fu_403_p2 sub_ln947_fu_439_p2 lsb_index_fu_445_p2 sub_ln950_fu_475_p2 sub_ln962_fu_581_p2 add_ln961_fu_605_p2 m_25_fu_641_p2 sub_ln968_fu_681_p2 add_ln968_fu_687_p2 mul_mul_16s_8ns_25_4_1_U186 tmp_V_11_fu_740_p2 sub_ln947_3_fu_776_p2 lsb_index_3_fu_782_p2 sub_ln950_3_fu_812_p2 sub_ln962_3_fu_918_p2 add_ln961_3_fu_942_p2 m_29_fu_978_p2 sub_ln968_2_fu_1018_p2 add_ln968_3_fu_1024_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3081</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3081</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>163</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_188_p2 x_V_fu_194_p2 add_ln1548_fu_216_p2 z_V_fu_222_p2 add_ln29_fu_274_p2 x_V_8_fu_344_p2 y_V_15_fu_349_p2 z_V_6_fu_313_p2 x_V_9_fu_354_p2 y_V_16_fu_359_p2 z_V_7_fu_319_p2 mul_mul_16s_8ns_25_4_1_U185 tmp_V_fu_403_p2 sub_ln947_fu_439_p2 lsb_index_fu_445_p2 sub_ln950_fu_475_p2 sub_ln962_fu_581_p2 add_ln961_fu_605_p2 m_25_fu_641_p2 sub_ln968_fu_681_p2 add_ln968_fu_687_p2 mul_mul_16s_8ns_25_4_1_U186 tmp_V_11_fu_740_p2 sub_ln947_3_fu_776_p2 lsb_index_3_fu_782_p2 sub_ln950_3_fu_812_p2 sub_ln962_3_fu_918_p2 add_ln961_3_fu_942_p2 m_29_fu_978_p2 sub_ln968_2_fu_1018_p2 add_ln968_3_fu_1024_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3090</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3090</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>163</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_188_p2 x_V_fu_194_p2 add_ln1548_fu_216_p2 z_V_fu_222_p2 add_ln29_fu_274_p2 x_V_8_fu_344_p2 y_V_15_fu_349_p2 z_V_6_fu_313_p2 x_V_9_fu_354_p2 y_V_16_fu_359_p2 z_V_7_fu_319_p2 mul_mul_16s_8ns_25_4_1_U185 tmp_V_fu_403_p2 sub_ln947_fu_439_p2 lsb_index_fu_445_p2 sub_ln950_fu_475_p2 sub_ln962_fu_581_p2 add_ln961_fu_605_p2 m_25_fu_641_p2 sub_ln968_fu_681_p2 add_ln968_fu_687_p2 mul_mul_16s_8ns_25_4_1_U186 tmp_V_11_fu_740_p2 sub_ln947_3_fu_776_p2 lsb_index_3_fu_782_p2 sub_ln950_3_fu_812_p2 sub_ln962_3_fu_918_p2 add_ln961_3_fu_942_p2 m_29_fu_978_p2 sub_ln968_2_fu_1018_p2 add_ln968_3_fu_1024_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3099</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3099</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>163</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_188_p2 x_V_fu_194_p2 add_ln1548_fu_216_p2 z_V_fu_222_p2 add_ln29_fu_274_p2 x_V_8_fu_344_p2 y_V_15_fu_349_p2 z_V_6_fu_313_p2 x_V_9_fu_354_p2 y_V_16_fu_359_p2 z_V_7_fu_319_p2 mul_mul_16s_8ns_25_4_1_U185 tmp_V_fu_403_p2 sub_ln947_fu_439_p2 lsb_index_fu_445_p2 sub_ln950_fu_475_p2 sub_ln962_fu_581_p2 add_ln961_fu_605_p2 m_25_fu_641_p2 sub_ln968_fu_681_p2 add_ln968_fu_687_p2 mul_mul_16s_8ns_25_4_1_U186 tmp_V_11_fu_740_p2 sub_ln947_3_fu_776_p2 lsb_index_3_fu_782_p2 sub_ln950_3_fu_812_p2 sub_ln962_3_fu_918_p2 add_ln961_3_fu_942_p2 m_29_fu_978_p2 sub_ln968_2_fu_1018_p2 add_ln968_3_fu_1024_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CORDIC_R_fu_3108</InstName>
                            <ModuleName>CORDIC_R</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3108</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163</InstName>
                                    <ModuleName>CORDIC_R_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>163</ID>
                                    <BindInstances>add_ln32_fu_115_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_V_fu_188_p2 x_V_fu_194_p2 add_ln1548_fu_216_p2 z_V_fu_222_p2 add_ln29_fu_274_p2 x_V_8_fu_344_p2 y_V_15_fu_349_p2 z_V_6_fu_313_p2 x_V_9_fu_354_p2 y_V_16_fu_359_p2 z_V_7_fu_319_p2 mul_mul_16s_8ns_25_4_1_U185 tmp_V_fu_403_p2 sub_ln947_fu_439_p2 lsb_index_fu_445_p2 sub_ln950_fu_475_p2 sub_ln962_fu_581_p2 add_ln961_fu_605_p2 m_25_fu_641_p2 sub_ln968_fu_681_p2 add_ln968_fu_687_p2 mul_mul_16s_8ns_25_4_1_U186 tmp_V_11_fu_740_p2 sub_ln947_3_fu_776_p2 lsb_index_3_fu_782_p2 sub_ln950_3_fu_812_p2 sub_ln962_3_fu_918_p2 add_ln961_3_fu_942_p2 m_29_fu_978_p2 sub_ln968_2_fu_1018_p2 add_ln968_3_fu_1024_p2 cordic_phase_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_LOOP_01_fu_3120</InstName>
                            <ModuleName>QRD_Pipeline_LOOP_01</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3120</ID>
                            <BindInstances>sub_ln712_fu_1238_p2 sub_ln712_1_fu_1324_p2 sub_ln712_2_fu_1410_p2 sub_ln712_3_fu_1496_p2 add_ln247_fu_1582_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6_fu_3215</InstName>
                            <ModuleName>QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3215</ID>
                            <BindInstances>add_ln259_1_fu_601_p2 add_ln259_fu_613_p2 add_ln260_fu_839_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_VITIS_LOOP_277_8_fu_3285</InstName>
                            <ModuleName>QRD_Pipeline_VITIS_LOOP_277_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3285</ID>
                            <BindInstances>mac_mulsub_16s_16s_24ns_24_4_1_U423 mac_mulsub_16s_16s_24ns_24_4_1_U423 mac_mulsub_16s_16s_24ns_24_4_1_U424 mac_mulsub_16s_16s_24ns_24_4_1_U424 mac_mulsub_16s_16s_24ns_24_4_1_U425 mac_mulsub_16s_16s_24ns_24_4_1_U425 mac_mulsub_16s_16s_24ns_24_4_1_U426 mac_mulsub_16s_16s_24ns_24_4_1_U426 mac_mulsub_16s_16s_24ns_24_4_1_U427 mac_mulsub_16s_16s_24ns_24_4_1_U427 mac_mulsub_16s_16s_24ns_24_4_1_U428 mac_mulsub_16s_16s_24ns_24_4_1_U428 mac_mulsub_16s_16s_24ns_24_4_1_U429 mac_mulsub_16s_16s_24ns_24_4_1_U429 mac_mulsub_16s_16s_24ns_24_4_1_U430 mac_mulsub_16s_16s_24ns_24_4_1_U430 mac_mulsub_16s_16s_24ns_24_4_1_U431 mac_mulsub_16s_16s_24ns_24_4_1_U431 mac_mulsub_16s_16s_24ns_24_4_1_U432 mac_mulsub_16s_16s_24ns_24_4_1_U432 mac_mulsub_16s_16s_24ns_24_4_1_U433 mac_mulsub_16s_16s_24ns_24_4_1_U433 mac_mulsub_16s_16s_24ns_24_4_1_U434 mac_mulsub_16s_16s_24ns_24_4_1_U434 mac_mulsub_16s_16s_24ns_24_4_1_U435 mac_mulsub_16s_16s_24ns_24_4_1_U435 mac_mulsub_16s_16s_24ns_24_4_1_U436 mac_mulsub_16s_16s_24ns_24_4_1_U436 mac_mulsub_16s_16s_24ns_24_4_1_U437 mac_mulsub_16s_16s_24ns_24_4_1_U437 mac_mulsub_16s_16s_24ns_24_4_1_U438 mac_mulsub_16s_16s_24ns_24_4_1_U438 add_ln277_fu_2021_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10_fu_3420</InstName>
                            <ModuleName>QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3420</ID>
                            <BindInstances>add_ln325_1_fu_1123_p2 add_ln325_fu_1135_p2 mul_mul_16s_16s_24_4_1_U590 mac_muladd_16s_16s_24ns_24_4_1_U591 mac_muladd_16s_16s_24ns_24_4_1_U591 mac_muladd_16s_16s_24ns_24_4_1_U592 mac_muladd_16s_16s_24ns_24_4_1_U592 mac_muladd_16s_16s_24ns_24_4_1_U593 mac_muladd_16s_16s_24ns_24_4_1_U593 mac_muladd_16s_16s_24ns_24_4_1_U594 mac_muladd_16s_16s_24ns_24_4_1_U594 mac_muladd_16s_16s_24ns_24_4_1_U595 mac_muladd_16s_16s_24ns_24_4_1_U595 mac_muladd_16s_16s_24ns_24_4_1_U596 mac_muladd_16s_16s_24ns_24_4_1_U596 mac_muladd_16s_16s_24ns_24_4_1_U597 mac_muladd_16s_16s_24ns_24_4_1_U597 add_ln326_fu_1215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>Y_V_U Y_V_1_U Y_V_2_U Y_V_3_U Y_V_4_U Y_V_5_U Y_V_6_U Y_V_7_U man_V_6_fu_4535_p2 grp_fu_3594_p2 grp_fu_3605_p2 grp_fu_3611_p2 grp_fu_3594_p2 grp_fu_3605_p2 grp_fu_3611_p2 grp_fu_3594_p2 grp_fu_3605_p2 grp_fu_3611_p2 man_V_210_fu_4775_p2 F2_137_fu_4795_p2 add_ln590_10_fu_4807_p2 sub_ln590_10_fu_4813_p2 man_V_286_fu_4960_p2 F2_147_fu_4980_p2 add_ln590_16_fu_4992_p2 sub_ln590_16_fu_4998_p2 man_V_355_fu_5172_p2 F2_158_fu_5192_p2 add_ln590_22_fu_5204_p2 sub_ln590_22_fu_5210_p2 man_V_379_fu_5384_p2 F2_166_fu_5404_p2 add_ln590_28_fu_5416_p2 sub_ln590_28_fu_5422_p2 man_V_404_fu_5596_p2 F2_175_fu_5616_p2 add_ln590_34_fu_5628_p2 sub_ln590_34_fu_5634_p2 man_V_422_fu_5808_p2 F2_181_fu_5828_p2 add_ln590_41_fu_5840_p2 sub_ln590_41_fu_5846_p2 man_V_440_fu_6020_p2 F2_187_fu_6040_p2 add_ln590_48_fu_6052_p2 sub_ln590_48_fu_6058_p2 man_V_277_fu_6262_p2 F2_146_fu_6282_p2 add_ln590_15_fu_6294_p2 sub_ln590_15_fu_6300_p2 man_V_352_fu_6474_p2 F2_157_fu_6494_p2 add_ln590_21_fu_6506_p2 sub_ln590_21_fu_6512_p2 man_V_376_fu_6686_p2 F2_165_fu_6706_p2 add_ln590_27_fu_6718_p2 sub_ln590_27_fu_6724_p2 man_V_401_fu_6898_p2 F2_174_fu_6918_p2 add_ln590_33_fu_6930_p2 sub_ln590_33_fu_6936_p2 man_V_419_fu_7110_p2 F2_180_fu_7130_p2 add_ln590_40_fu_7142_p2 sub_ln590_40_fu_7148_p2 man_V_437_fu_7322_p2 F2_186_fu_7342_p2 add_ln590_47_fu_7354_p2 sub_ln590_47_fu_7360_p2 man_V_268_fu_7564_p2 F2_145_fu_7584_p2 add_ln590_14_fu_7596_p2 sub_ln590_14_fu_7602_p2 man_V_349_fu_7776_p2 F2_156_fu_7796_p2 add_ln590_20_fu_7808_p2 sub_ln590_20_fu_7814_p2 man_V_373_fu_7988_p2 F2_164_fu_8008_p2 add_ln590_26_fu_8020_p2 sub_ln590_26_fu_8026_p2 man_V_398_fu_8200_p2 F2_173_fu_8220_p2 add_ln590_32_fu_8232_p2 sub_ln590_32_fu_8238_p2 man_V_416_fu_8412_p2 F2_179_fu_8432_p2 add_ln590_39_fu_8444_p2 sub_ln590_39_fu_8450_p2 man_V_434_fu_8624_p2 F2_185_fu_8644_p2 add_ln590_46_fu_8656_p2 sub_ln590_46_fu_8662_p2 man_V_259_fu_8866_p2 F2_144_fu_8886_p2 add_ln590_13_fu_8898_p2 sub_ln590_13_fu_8904_p2 man_V_346_fu_9078_p2 F2_155_fu_9098_p2 add_ln590_19_fu_9110_p2 sub_ln590_19_fu_9116_p2 man_V_370_fu_9290_p2 F2_163_fu_9310_p2 add_ln590_25_fu_9322_p2 sub_ln590_25_fu_9328_p2 man_V_395_fu_9502_p2 F2_172_fu_9522_p2 add_ln590_31_fu_9534_p2 sub_ln590_31_fu_9540_p2 man_V_413_fu_9714_p2 F2_178_fu_9734_p2 add_ln590_38_fu_9746_p2 sub_ln590_38_fu_9752_p2 man_V_431_fu_9926_p2 F2_184_fu_9946_p2 add_ln590_45_fu_9958_p2 sub_ln590_45_fu_9964_p2 add_ln139_fu_10122_p2 add_ln152_fu_10177_p2 man_V_51_fu_10317_p2 grp_fu_3692_p2 grp_fu_3703_p2 grp_fu_3709_p2 grp_fu_3692_p2 grp_fu_3703_p2 grp_fu_3709_p2 grp_fu_3692_p2 grp_fu_3703_p2 grp_fu_3709_p2 grp_fu_3692_p2 grp_fu_3703_p2 grp_fu_3709_p2 grp_fu_3692_p2 grp_fu_3703_p2 grp_fu_3709_p2 grp_fu_3692_p2 grp_fu_3703_p2 grp_fu_3709_p2 man_V_358_fu_10668_p2 F2_159_fu_10688_p2 add_ln590_30_fu_10700_p2 sub_ln590_30_fu_10706_p2 man_V_382_fu_10852_p2 grp_fu_3806_p2 grp_fu_3817_p2 grp_fu_3823_p2 man_V_410_fu_10988_p2 F2_177_fu_11008_p2 add_ln590_44_fu_11020_p2 sub_ln590_44_fu_11026_p2 man_V_428_fu_11200_p2 F2_183_fu_11220_p2 add_ln590_51_fu_11232_p2 sub_ln590_51_fu_11238_p2 man_V_446_fu_11412_p2 F2_189_fu_11432_p2 add_ln590_54_fu_11444_p2 sub_ln590_54_fu_11450_p2 man_V_452_fu_11624_p2 F2_191_fu_11644_p2 add_ln590_57_fu_11656_p2 sub_ln590_57_fu_11662_p2 man_V_458_fu_11836_p2 F2_193_fu_11856_p2 add_ln590_60_fu_11868_p2 sub_ln590_60_fu_11874_p2 man_V_464_fu_12047_p2 F2_195_fu_12067_p2 add_ln590_63_fu_12079_p2 sub_ln590_63_fu_12085_p2 man_V_470_fu_12258_p2 F2_197_fu_12278_p2 add_ln590_66_fu_12290_p2 sub_ln590_66_fu_12296_p2 man_V_476_fu_12469_p2 F2_199_fu_12489_p2 add_ln590_69_fu_12501_p2 sub_ln590_69_fu_12507_p2 man_V_482_fu_12680_p2 F2_201_fu_12700_p2 add_ln590_72_fu_12712_p2 sub_ln590_72_fu_12718_p2 man_V_488_fu_12891_p2 F2_203_fu_12911_p2 add_ln590_75_fu_12923_p2 sub_ln590_75_fu_12929_p2 man_V_494_fu_13102_p2 F2_205_fu_13122_p2 add_ln590_78_fu_13134_p2 sub_ln590_78_fu_13140_p2 grp_fu_3806_p2 grp_fu_3817_p2 grp_fu_3823_p2 man_V_407_fu_13414_p2 F2_176_fu_13434_p2 add_ln590_43_fu_13446_p2 sub_ln590_43_fu_13452_p2 man_V_425_fu_13626_p2 F2_182_fu_13646_p2 add_ln590_50_fu_13658_p2 sub_ln590_50_fu_13664_p2 man_V_443_fu_13838_p2 F2_188_fu_13858_p2 add_ln590_53_fu_13870_p2 sub_ln590_53_fu_13876_p2 man_V_449_fu_14050_p2 F2_190_fu_14070_p2 add_ln590_56_fu_14082_p2 sub_ln590_56_fu_14088_p2 man_V_455_fu_14262_p2 F2_192_fu_14282_p2 add_ln590_59_fu_14294_p2 sub_ln590_59_fu_14300_p2 man_V_461_fu_14473_p2 F2_194_fu_14493_p2 add_ln590_62_fu_14505_p2 sub_ln590_62_fu_14511_p2 man_V_467_fu_14684_p2 F2_196_fu_14704_p2 add_ln590_65_fu_14716_p2 sub_ln590_65_fu_14722_p2 man_V_473_fu_14895_p2 F2_198_fu_14915_p2 add_ln590_68_fu_14927_p2 sub_ln590_68_fu_14933_p2 man_V_479_fu_15106_p2 F2_200_fu_15126_p2 add_ln590_71_fu_15138_p2 sub_ln590_71_fu_15144_p2 man_V_485_fu_15317_p2 F2_202_fu_15337_p2 add_ln590_74_fu_15349_p2 sub_ln590_74_fu_15355_p2 man_V_491_fu_15528_p2 F2_204_fu_15548_p2 add_ln590_77_fu_15560_p2 sub_ln590_77_fu_15566_p2 man_V_9_fu_15780_p2 F2_2_fu_15800_p2 add_ln590_2_fu_15812_p2 sub_ln590_2_fu_15818_p2 man_V_12_fu_16070_p2 F2_3_fu_16090_p2 add_ln590_5_fu_16102_p2 sub_ln590_5_fu_16108_p2 man_V_15_fu_16370_p2 F2_4_fu_16390_p2 add_ln590_8_fu_16402_p2 sub_ln590_8_fu_16408_p2 man_V_18_fu_16654_p2 F2_5_fu_16674_p2 add_ln590_11_fu_16686_p2 sub_ln590_11_fu_16692_p2 man_V_21_fu_16938_p2 F2_6_fu_16958_p2 add_ln590_17_fu_16970_p2 sub_ln590_17_fu_16976_p2 man_V_24_fu_17222_p2 F2_7_fu_17242_p2 add_ln590_23_fu_17254_p2 sub_ln590_23_fu_17260_p2 man_V_27_fu_17506_p2 F2_8_fu_17526_p2 add_ln590_29_fu_17538_p2 sub_ln590_29_fu_17544_p2 man_V_30_fu_17790_p2 F2_9_fu_17810_p2 add_ln590_35_fu_17822_p2 sub_ln590_35_fu_17828_p2 man_V_33_fu_18074_p2 F2_10_fu_18094_p2 add_ln590_42_fu_18106_p2 sub_ln590_42_fu_18112_p2 man_V_36_fu_18358_p2 F2_11_fu_18378_p2 add_ln590_49_fu_18390_p2 sub_ln590_49_fu_18396_p2 man_V_39_fu_18642_p2 F2_12_fu_18662_p2 add_ln590_52_fu_18674_p2 sub_ln590_52_fu_18680_p2 man_V_42_fu_18926_p2 F2_13_fu_18946_p2 add_ln590_55_fu_18958_p2 sub_ln590_55_fu_18964_p2 man_V_45_fu_19210_p2 F2_14_fu_19230_p2 add_ln590_58_fu_19242_p2 sub_ln590_58_fu_19248_p2 man_V_48_fu_19494_p2 F2_15_fu_19514_p2 add_ln590_61_fu_19526_p2 sub_ln590_61_fu_19532_p2 man_V_116_fu_19929_p2 grp_fu_3940_p2 grp_fu_3951_p2 grp_fu_3957_p2 grp_fu_3940_p2 grp_fu_3951_p2 grp_fu_3957_p2 man_V_203_fu_20110_p2 F2_136_fu_20130_p2 add_ln590_83_fu_20142_p2 sub_ln590_83_fu_20148_p2 man_V_252_fu_20295_p2 F2_143_fu_20315_p2 add_ln590_88_fu_20327_p2 sub_ln590_88_fu_20333_p2 man_V_334_fu_20507_p2 F2_153_fu_20527_p2 add_ln590_92_fu_20539_p2 sub_ln590_92_fu_20545_p2 man_V_367_fu_20719_p2 F2_162_fu_20739_p2 add_ln590_96_fu_20751_p2 sub_ln590_96_fu_20757_p2 man_V_392_fu_20931_p2 F2_171_fu_20951_p2 add_ln590_100_fu_20963_p2 sub_ln590_100_fu_20969_p2 man_V_243_fu_21173_p2 F2_142_fu_21193_p2 add_ln590_87_fu_21205_p2 sub_ln590_87_fu_21211_p2 man_V_325_fu_21385_p2 F2_152_fu_21405_p2 add_ln590_91_fu_21417_p2 sub_ln590_91_fu_21423_p2 man_V_364_fu_21597_p2 F2_161_fu_21617_p2 add_ln590_95_fu_21629_p2 sub_ln590_95_fu_21635_p2 man_V_389_fu_21809_p2 F2_170_fu_21829_p2 add_ln590_99_fu_21841_p2 sub_ln590_99_fu_21847_p2 man_V_234_fu_22051_p2 F2_141_fu_22071_p2 add_ln590_86_fu_22083_p2 sub_ln590_86_fu_22089_p2 man_V_316_fu_22263_p2 F2_151_fu_22283_p2 add_ln590_90_fu_22295_p2 sub_ln590_90_fu_22301_p2 man_V_361_fu_22475_p2 F2_160_fu_22495_p2 add_ln590_94_fu_22507_p2 sub_ln590_94_fu_22513_p2 man_V_386_fu_22687_p2 F2_169_fu_22707_p2 add_ln590_98_fu_22719_p2 sub_ln590_98_fu_22725_p2 add_ln187_fu_22883_p2 man_V_56_fu_22945_p2 F2_17_fu_22965_p2 add_ln590_64_fu_22977_p2 sub_ln590_64_fu_22983_p2 man_V_59_fu_23233_p2 F2_18_fu_23253_p2 add_ln590_67_fu_23265_p2 sub_ln590_67_fu_23271_p2 man_V_62_fu_23518_p2 F2_19_fu_23538_p2 add_ln590_70_fu_23550_p2 sub_ln590_70_fu_23556_p2 man_V_65_fu_23803_p2 F2_20_fu_23823_p2 add_ln590_73_fu_23835_p2 sub_ln590_73_fu_23841_p2 man_V_68_fu_24087_p2 F2_21_fu_24107_p2 add_ln590_76_fu_24119_p2 sub_ln590_76_fu_24125_p2 man_V_71_fu_24372_p2 F2_22_fu_24392_p2 add_ln590_80_fu_24404_p2 sub_ln590_80_fu_24410_p2 man_V_74_fu_24656_p2 F2_23_fu_24676_p2 add_ln590_82_fu_24688_p2 sub_ln590_82_fu_24694_p2 man_V_77_fu_24941_p2 F2_24_fu_24961_p2 add_ln590_84_fu_24973_p2 sub_ln590_84_fu_24979_p2 man_V_80_fu_25225_p2 F2_25_fu_25245_p2 add_ln590_85_fu_25257_p2 sub_ln590_85_fu_25263_p2 man_V_83_fu_25510_p2 F2_26_fu_25530_p2 add_ln590_89_fu_25542_p2 sub_ln590_89_fu_25548_p2 man_V_86_fu_25800_p2 F2_27_fu_25820_p2 add_ln590_93_fu_25832_p2 sub_ln590_93_fu_25838_p2 man_V_89_fu_26088_p2 F2_28_fu_26108_p2 add_ln590_97_fu_26120_p2 sub_ln590_97_fu_26126_p2 man_V_92_fu_26387_p2 F2_29_fu_26407_p2 add_ln590_101_fu_26419_p2 sub_ln590_101_fu_26425_p2 man_V_95_fu_26671_p2 F2_30_fu_26691_p2 add_ln590_102_fu_26703_p2 sub_ln590_102_fu_26709_p2 man_V_98_fu_26955_p2 F2_31_fu_26975_p2 add_ln590_103_fu_26987_p2 sub_ln590_103_fu_26993_p2 man_V_101_fu_27239_p2 F2_32_fu_27259_p2 add_ln590_104_fu_27271_p2 sub_ln590_104_fu_27277_p2 man_V_104_fu_27523_p2 F2_33_fu_27543_p2 add_ln590_105_fu_27555_p2 sub_ln590_105_fu_27561_p2 man_V_107_fu_27807_p2 F2_34_fu_27827_p2 add_ln590_106_fu_27839_p2 sub_ln590_106_fu_27845_p2 man_V_110_fu_28091_p2 F2_35_fu_28111_p2 add_ln590_107_fu_28123_p2 sub_ln590_107_fu_28129_p2 man_V_113_fu_28375_p2 F2_36_fu_28395_p2 add_ln590_108_fu_28407_p2 sub_ln590_108_fu_28413_p2 man_V_178_fu_29064_p2 F2_130_fu_29084_p2 add_ln590_116_fu_29096_p2 sub_ln590_116_fu_29102_p2 man_V_191_fu_29246_p2 F2_134_fu_29266_p2 add_ln590_117_fu_29278_p2 sub_ln590_117_fu_29284_p2 man_V_222_fu_29439_p2 grp_fu_4062_p2 grp_fu_4073_p2 grp_fu_4079_p2 man_V_307_fu_29575_p2 F2_150_fu_29595_p2 add_ln590_121_fu_29607_p2 sub_ln590_121_fu_29613_p2 grp_fu_4062_p2 grp_fu_4073_p2 grp_fu_4079_p2 man_V_298_fu_29887_p2 F2_149_fu_29907_p2 add_ln590_120_fu_29919_p2 sub_ln590_120_fu_29925_p2 add_ln221_fu_30083_p2 man_V_125_fu_30145_p2 F2_123_fu_30165_p2 add_ln590_109_fu_30177_p2 sub_ln590_109_fu_30183_p2 man_V_134_fu_30431_p2 F2_124_fu_30451_p2 add_ln590_110_fu_30463_p2 sub_ln590_110_fu_30469_p2 man_V_141_fu_30715_p2 F2_125_fu_30735_p2 add_ln590_111_fu_30747_p2 sub_ln590_111_fu_30753_p2 man_V_146_fu_30999_p2 F2_126_fu_31019_p2 add_ln590_112_fu_31031_p2 sub_ln590_112_fu_31037_p2 man_V_153_fu_31284_p2 F2_127_fu_31304_p2 add_ln590_113_fu_31316_p2 sub_ln590_113_fu_31322_p2 man_V_160_fu_31568_p2 F2_128_fu_31588_p2 add_ln590_114_fu_31600_p2 sub_ln590_114_fu_31606_p2 man_V_169_fu_31853_p2 F2_129_fu_31873_p2 add_ln590_115_fu_31885_p2 sub_ln590_115_fu_31891_p2 add_ln276_fu_32684_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>channel_mult_U0</InstName>
                    <ModuleName>channel_mult</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>243</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_channel_mult_Pipeline_CHANNEL2REAL_fu_282</InstName>
                            <ModuleName>channel_mult_Pipeline_CHANNEL2REAL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>282</ID>
                            <BindInstances>i_10_fu_924_p2 CHANNEL_V_64_fu_969_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_channel_mult_Pipeline_VITIS_LOOP_63_1_fu_354</InstName>
                            <ModuleName>channel_mult_Pipeline_VITIS_LOOP_63_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>354</ID>
                            <BindInstances>data_idx_4_fu_865_p2 mul_mul_16s_16s_24_4_1_U815 mac_muladd_16s_16s_24ns_24_4_1_U823 mac_muladd_16s_16s_24ns_24_4_1_U823 mac_muladd_16s_16s_24ns_24_4_1_U831 mac_muladd_16s_16s_24ns_24_4_1_U831 mac_muladd_16s_16s_24ns_24_4_1_U839 mac_muladd_16s_16s_24ns_24_4_1_U839 mac_muladd_16s_16s_24ns_24_4_1_U847 mac_muladd_16s_16s_24ns_24_4_1_U847 mac_muladd_16s_16s_24ns_24_4_1_U855 mac_muladd_16s_16s_24ns_24_4_1_U855 mac_muladd_16s_16s_24ns_24_4_1_U863 mac_muladd_16s_16s_24ns_24_4_1_U863 mac_muladd_16s_16s_24ns_24_4_1_U871 mac_muladd_16s_16s_24ns_24_4_1_U871 mul_mul_16s_16s_24_4_1_U816 mac_muladd_16s_16s_24ns_24_4_1_U824 mac_muladd_16s_16s_24ns_24_4_1_U824 mac_muladd_16s_16s_24ns_24_4_1_U832 mac_muladd_16s_16s_24ns_24_4_1_U832 mac_muladd_16s_16s_24ns_24_4_1_U840 mac_muladd_16s_16s_24ns_24_4_1_U840 mac_muladd_16s_16s_24ns_24_4_1_U848 mac_muladd_16s_16s_24ns_24_4_1_U848 mac_muladd_16s_16s_24ns_24_4_1_U856 mac_muladd_16s_16s_24ns_24_4_1_U856 mac_muladd_16s_16s_24ns_24_4_1_U864 mac_muladd_16s_16s_24ns_24_4_1_U864 mac_muladd_16s_16s_24ns_24_4_1_U872 mac_muladd_16s_16s_24ns_24_4_1_U872 mul_mul_16s_16s_24_4_1_U817 mac_muladd_16s_16s_24ns_24_4_1_U825 mac_muladd_16s_16s_24ns_24_4_1_U825 mac_muladd_16s_16s_24ns_24_4_1_U833 mac_muladd_16s_16s_24ns_24_4_1_U833 mac_muladd_16s_16s_24ns_24_4_1_U841 mac_muladd_16s_16s_24ns_24_4_1_U841 mac_muladd_16s_16s_24ns_24_4_1_U849 mac_muladd_16s_16s_24ns_24_4_1_U849 mac_muladd_16s_16s_24ns_24_4_1_U857 mac_muladd_16s_16s_24ns_24_4_1_U857 mac_muladd_16s_16s_24ns_24_4_1_U865 mac_muladd_16s_16s_24ns_24_4_1_U865 mac_muladd_16s_16s_24ns_24_4_1_U873 mac_muladd_16s_16s_24ns_24_4_1_U873 mul_mul_16s_16s_24_4_1_U818 mac_muladd_16s_16s_24ns_24_4_1_U826 mac_muladd_16s_16s_24ns_24_4_1_U826 mac_muladd_16s_16s_24ns_24_4_1_U834 mac_muladd_16s_16s_24ns_24_4_1_U834 mac_muladd_16s_16s_24ns_24_4_1_U842 mac_muladd_16s_16s_24ns_24_4_1_U842 mac_muladd_16s_16s_24ns_24_4_1_U850 mac_muladd_16s_16s_24ns_24_4_1_U850 mac_muladd_16s_16s_24ns_24_4_1_U858 mac_muladd_16s_16s_24ns_24_4_1_U858 mac_muladd_16s_16s_24ns_24_4_1_U866 mac_muladd_16s_16s_24ns_24_4_1_U866 mac_muladd_16s_16s_24ns_24_4_1_U874 mac_muladd_16s_16s_24ns_24_4_1_U874 mul_mul_16s_16s_24_4_1_U819 mac_muladd_16s_16s_24ns_24_4_1_U827 mac_muladd_16s_16s_24ns_24_4_1_U827 mac_muladd_16s_16s_24ns_24_4_1_U835 mac_muladd_16s_16s_24ns_24_4_1_U835 mac_muladd_16s_16s_24ns_24_4_1_U843 mac_muladd_16s_16s_24ns_24_4_1_U843 mac_muladd_16s_16s_24ns_24_4_1_U851 mac_muladd_16s_16s_24ns_24_4_1_U851 mac_muladd_16s_16s_24ns_24_4_1_U859 mac_muladd_16s_16s_24ns_24_4_1_U859 mac_muladd_16s_16s_24ns_24_4_1_U867 mac_muladd_16s_16s_24ns_24_4_1_U867 mac_muladd_16s_16s_24ns_24_4_1_U875 mac_muladd_16s_16s_24ns_24_4_1_U875 mul_mul_16s_16s_24_4_1_U820 mac_muladd_16s_16s_24ns_24_4_1_U828 mac_muladd_16s_16s_24ns_24_4_1_U828 mac_muladd_16s_16s_24ns_24_4_1_U836 mac_muladd_16s_16s_24ns_24_4_1_U836 mac_muladd_16s_16s_24ns_24_4_1_U844 mac_muladd_16s_16s_24ns_24_4_1_U844 mac_muladd_16s_16s_24ns_24_4_1_U852 mac_muladd_16s_16s_24ns_24_4_1_U852 mac_muladd_16s_16s_24ns_24_4_1_U860 mac_muladd_16s_16s_24ns_24_4_1_U860 mac_muladd_16s_16s_24ns_24_4_1_U868 mac_muladd_16s_16s_24ns_24_4_1_U868 mac_muladd_16s_16s_24ns_24_4_1_U876 mac_muladd_16s_16s_24ns_24_4_1_U876 mul_mul_16s_16s_24_4_1_U821 mac_muladd_16s_16s_24ns_24_4_1_U829 mac_muladd_16s_16s_24ns_24_4_1_U829 mac_muladd_16s_16s_24ns_24_4_1_U837 mac_muladd_16s_16s_24ns_24_4_1_U837 mac_muladd_16s_16s_24ns_24_4_1_U845 mac_muladd_16s_16s_24ns_24_4_1_U845 mac_muladd_16s_16s_24ns_24_4_1_U853 mac_muladd_16s_16s_24ns_24_4_1_U853 mac_muladd_16s_16s_24ns_24_4_1_U861 mac_muladd_16s_16s_24ns_24_4_1_U861 mac_muladd_16s_16s_24ns_24_4_1_U869 mac_muladd_16s_16s_24ns_24_4_1_U869 mac_muladd_16s_16s_24ns_24_4_1_U877 mac_muladd_16s_16s_24ns_24_4_1_U877 mul_mul_16s_16s_24_4_1_U822 mac_muladd_16s_16s_24ns_24_4_1_U830 mac_muladd_16s_16s_24ns_24_4_1_U830 mac_muladd_16s_16s_24ns_24_4_1_U838 mac_muladd_16s_16s_24ns_24_4_1_U838 mac_muladd_16s_16s_24ns_24_4_1_U846 mac_muladd_16s_16s_24ns_24_4_1_U846 mac_muladd_16s_16s_24ns_24_4_1_U854 mac_muladd_16s_16s_24ns_24_4_1_U854 mac_muladd_16s_16s_24ns_24_4_1_U862 mac_muladd_16s_16s_24ns_24_4_1_U862 mac_muladd_16s_16s_24ns_24_4_1_U870 mac_muladd_16s_16s_24ns_24_4_1_U870 mac_muladd_16s_16s_24ns_24_4_1_U878 mac_muladd_16s_16s_24ns_24_4_1_U878</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>AWGN_1_U0</InstName>
                    <ModuleName>AWGN_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seedInitialization_fu_58</InstName>
                            <ModuleName>seedInitialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>58</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94</InstName>
                                    <ModuleName>seedInitialization_Pipeline_SEED_INIT_LOOP</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>mul_32s_32ns_32_1_1_U66 mt_reg_V_fu_174_p2 i_V_fu_202_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mt_reg_V_fu_111_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72</InstName>
                            <ModuleName>AWGN_1_Pipeline_VITIS_LOOP_15_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>72</ID>
                            <BindInstances>j_5_fu_656_p2 addr_head_p_3_V_fu_670_p2 addr_head_p_m_p_1_V_fu_676_p2 addr_head_p_n_V_fu_682_p2 sub_ln947_fu_1048_p2 lsb_index_fu_1054_p2 sub_ln950_fu_1084_p2 sub_ln962_fu_1158_p2 add_ln961_fu_1182_p2 m_35_fu_1218_p2 sub_ln969_fu_1246_p2 add_ln968_fu_1252_p2 dadd_64ns_64ns_64_2_no_dsp_1_U952 dmul_64ns_64ns_64_2_med_dsp_1_U964 dsub_64ns_64ns_64_2_no_dsp_1_U951 dlog_64ns_64ns_64_5_med_dsp_1_U980 dmul_64ns_64ns_64_2_med_dsp_1_U963 dsqrt_64ns_64ns_64_7_no_dsp_1_U979 dmul_64ns_64ns_64_2_med_dsp_1_U965 dadd_64ns_64ns_64_2_no_dsp_1_U953 dmul_64ns_64ns_64_2_med_dsp_1_U967 dadd_64ns_64ns_64_2_no_dsp_1_U955 dmul_64ns_64ns_64_2_med_dsp_1_U969 dadd_64ns_64ns_64_2_no_dsp_1_U957 dmul_64ns_64ns_64_2_med_dsp_1_U971 dadd_64ns_64ns_64_2_no_dsp_1_U959 dmul_64ns_64ns_64_2_med_dsp_1_U973 dadd_64ns_64ns_64_2_no_dsp_1_U961 dmul_64ns_64ns_64_2_med_dsp_1_U975 dmul_64ns_64ns_64_2_med_dsp_1_U966 dadd_64ns_64ns_64_2_no_dsp_1_U954 dmul_64ns_64ns_64_2_med_dsp_1_U968 dadd_64ns_64ns_64_2_no_dsp_1_U956 dmul_64ns_64ns_64_2_med_dsp_1_U970 dadd_64ns_64ns_64_2_no_dsp_1_U958 dmul_64ns_64ns_64_2_med_dsp_1_U972 dadd_64ns_64ns_64_2_no_dsp_1_U960 dmul_64ns_64ns_64_2_med_dsp_1_U974 dadd_64ns_64ns_64_2_no_dsp_1_U962 ddiv_64ns_64ns_64_7_no_dsp_1_U976 man_V_496_fu_1568_p2 F2_fu_1588_p2 add_ln590_fu_1600_p2 sub_ln590_fu_1606_p2 mac_muladd_16s_16s_24ns_24_4_1_U981 mac_muladd_16s_16s_24ns_24_4_1_U981</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>rngMT19937ICN_uniformRNG_mt_odd_0_V_U rngMT19937ICN_1_i_U rngMT19937ICN_uniformRNG_mt_even_0_V_U rngMT19937ICN_3_i_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>matrix_mult_U0</InstName>
                    <ModuleName>matrix_mult</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>266</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_matrix_mult_Pipeline_VITIS_LOOP_88_1_fu_26</InstName>
                            <ModuleName>matrix_mult_Pipeline_VITIS_LOOP_88_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>26</ID>
                            <BindInstances>i_6_fu_76_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrix_mult_Pipeline_VITIS_LOOP_94_2_fu_34</InstName>
                            <ModuleName>matrix_mult_Pipeline_VITIS_LOOP_94_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>data_idx_2_fu_879_p2 mul_mul_16s_16s_24_4_1_U997 mac_muladd_16s_16s_24ns_24_4_1_U1000 mac_muladd_16s_16s_24ns_24_4_1_U1000 mac_muladd_16s_16s_24ns_24_4_1_U1005 mac_muladd_16s_16s_24ns_24_4_1_U1005 mac_muladd_16s_16s_24ns_24_4_1_U1011 mac_muladd_16s_16s_24ns_24_4_1_U1011 mac_muladd_16s_16s_24ns_24_4_1_U1018 mac_muladd_16s_16s_24ns_24_4_1_U1018 mac_muladd_16s_16s_24ns_24_4_1_U1026 mac_muladd_16s_16s_24ns_24_4_1_U1026 mac_muladd_16s_16s_24ns_24_4_1_U1034 mac_muladd_16s_16s_24ns_24_4_1_U1034 mac_muladd_16s_16s_24ns_24_4_1_U1039 mac_muladd_16s_16s_24ns_24_4_1_U1039 mul_mul_16s_16s_24_4_1_U998 mac_muladd_16s_16s_24ns_24_4_1_U1001 mac_muladd_16s_16s_24ns_24_4_1_U1001 mac_muladd_16s_16s_24ns_24_4_1_U1006 mac_muladd_16s_16s_24ns_24_4_1_U1006 mac_muladd_16s_16s_24ns_24_4_1_U1012 mac_muladd_16s_16s_24ns_24_4_1_U1012 mac_muladd_16s_16s_24ns_24_4_1_U1019 mac_muladd_16s_16s_24ns_24_4_1_U1019 mac_muladd_16s_16s_24ns_24_4_1_U1027 mac_muladd_16s_16s_24ns_24_4_1_U1027 mac_muladd_16s_16s_24ns_24_4_1_U1035 mac_muladd_16s_16s_24ns_24_4_1_U1035 mac_muladd_16s_16s_24ns_24_4_1_U1040 mac_muladd_16s_16s_24ns_24_4_1_U1040 mul_mul_16s_16s_24_4_1_U999 mac_muladd_16s_16s_24ns_24_4_1_U1002 mac_muladd_16s_16s_24ns_24_4_1_U1002 mac_muladd_16s_16s_24ns_24_4_1_U1007 mac_muladd_16s_16s_24ns_24_4_1_U1007 mac_muladd_16s_16s_24ns_24_4_1_U1013 mac_muladd_16s_16s_24ns_24_4_1_U1013 mac_muladd_16s_16s_24ns_24_4_1_U1020 mac_muladd_16s_16s_24ns_24_4_1_U1020 mac_muladd_16s_16s_24ns_24_4_1_U1028 mac_muladd_16s_16s_24ns_24_4_1_U1028 mac_muladd_16s_16s_24ns_24_4_1_U1036 mac_muladd_16s_16s_24ns_24_4_1_U1036 mac_muladd_16s_16s_24ns_24_4_1_U1045 mac_muladd_16s_16s_24ns_24_4_1_U1045 mul_mul_16s_16s_24_4_1_U1003 mac_muladd_16s_16s_24ns_24_4_1_U1008 mac_muladd_16s_16s_24ns_24_4_1_U1008 mac_muladd_16s_16s_24ns_24_4_1_U1014 mac_muladd_16s_16s_24ns_24_4_1_U1014 mac_muladd_16s_16s_24ns_24_4_1_U1021 mac_muladd_16s_16s_24ns_24_4_1_U1021 mac_muladd_16s_16s_24ns_24_4_1_U1029 mac_muladd_16s_16s_24ns_24_4_1_U1029 mac_muladd_16s_16s_24ns_24_4_1_U1037 mac_muladd_16s_16s_24ns_24_4_1_U1037 mac_muladd_16s_16s_24ns_24_4_1_U1041 mac_muladd_16s_16s_24ns_24_4_1_U1041 mac_muladd_16s_16s_24ns_24_4_1_U1046 mac_muladd_16s_16s_24ns_24_4_1_U1046 mul_mul_16s_16s_24_4_1_U1004 mac_muladd_16s_16s_24ns_24_4_1_U1009 mac_muladd_16s_16s_24ns_24_4_1_U1009 mac_muladd_16s_16s_24ns_24_4_1_U1015 mac_muladd_16s_16s_24ns_24_4_1_U1015 mac_muladd_16s_16s_24ns_24_4_1_U1022 mac_muladd_16s_16s_24ns_24_4_1_U1022 mac_muladd_16s_16s_24ns_24_4_1_U1030 mac_muladd_16s_16s_24ns_24_4_1_U1030 mac_muladd_16s_16s_24ns_24_4_1_U1042 mac_muladd_16s_16s_24ns_24_4_1_U1042 mac_muladd_16s_16s_24ns_24_4_1_U1047 mac_muladd_16s_16s_24ns_24_4_1_U1047 mac_muladd_16s_16s_24ns_24_4_1_U1051 mac_muladd_16s_16s_24ns_24_4_1_U1051 mul_mul_16s_16s_24_4_1_U1010 mac_muladd_16s_16s_24ns_24_4_1_U1016 mac_muladd_16s_16s_24ns_24_4_1_U1016 mac_muladd_16s_16s_24ns_24_4_1_U1023 mac_muladd_16s_16s_24ns_24_4_1_U1023 mac_muladd_16s_16s_24ns_24_4_1_U1031 mac_muladd_16s_16s_24ns_24_4_1_U1031 mac_muladd_16s_16s_24ns_24_4_1_U1043 mac_muladd_16s_16s_24ns_24_4_1_U1043 mac_muladd_16s_16s_24ns_24_4_1_U1048 mac_muladd_16s_16s_24ns_24_4_1_U1048 mac_muladd_16s_16s_24ns_24_4_1_U1052 mac_muladd_16s_16s_24ns_24_4_1_U1052 mac_muladd_16s_16s_24ns_24_4_1_U1057 mac_muladd_16s_16s_24ns_24_4_1_U1057 mul_mul_16s_16s_24_4_1_U1017 mac_muladd_16s_16s_24ns_24_4_1_U1024 mac_muladd_16s_16s_24ns_24_4_1_U1024 mac_muladd_16s_16s_24ns_24_4_1_U1032 mac_muladd_16s_16s_24ns_24_4_1_U1032 mac_muladd_16s_16s_24ns_24_4_1_U1044 mac_muladd_16s_16s_24ns_24_4_1_U1044 mac_muladd_16s_16s_24ns_24_4_1_U1049 mac_muladd_16s_16s_24ns_24_4_1_U1049 mac_muladd_16s_16s_24ns_24_4_1_U1053 mac_muladd_16s_16s_24ns_24_4_1_U1053 mac_muladd_16s_16s_24ns_24_4_1_U1055 mac_muladd_16s_16s_24ns_24_4_1_U1055 mac_muladd_16s_16s_24ns_24_4_1_U1059 mac_muladd_16s_16s_24ns_24_4_1_U1059 mul_mul_16s_16s_24_4_1_U1025 mac_muladd_16s_16s_24ns_24_4_1_U1033 mac_muladd_16s_16s_24ns_24_4_1_U1033 mac_muladd_16s_16s_24ns_24_4_1_U1038 mac_muladd_16s_16s_24ns_24_4_1_U1038 mac_muladd_16s_16s_24ns_24_4_1_U1050 mac_muladd_16s_16s_24ns_24_4_1_U1050 mac_muladd_16s_16s_24ns_24_4_1_U1054 mac_muladd_16s_16s_24ns_24_4_1_U1054 mac_muladd_16s_16s_24ns_24_4_1_U1056 mac_muladd_16s_16s_24ns_24_4_1_U1056 mac_muladd_16s_16s_24ns_24_4_1_U1058 mac_muladd_16s_16s_24ns_24_4_1_U1058 mac_muladd_16s_16s_24ns_24_4_1_U1060 mac_muladd_16s_16s_24ns_24_4_1_U1060</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>Q_TEMP_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>KBEST_U0</InstName>
                    <ModuleName>KBEST</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>276</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_1_fu_840</InstName>
                            <ModuleName>KBEST_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>840</ID>
                            <BindInstances>empty_442_fu_322_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_21_1_fu_876</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_21_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>876</ID>
                            <BindInstances>i_26_fu_76_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_31_3_fu_884</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_31_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>884</ID>
                            <BindInstances>add_ln31_fu_83_p2 mul_mul_16s_9ns_24_4_1_U1102</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_48_5_fu_891</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_48_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>891</ID>
                            <BindInstances>add_ln48_fu_852_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_104_12_fu_953</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_104_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>953</ID>
                            <BindInstances>add_ln104_fu_80_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_57_7_fu_960</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_57_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>960</ID>
                            <BindInstances>add_ln712_fu_371_p2 dist_V_1_fu_476_p2 dist_V_2_fu_482_p2 add_ln57_fu_462_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9_fu_1001</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1001</ID>
                            <BindInstances>add_ln75_fu_888_p2 add_ln77_fu_916_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KBEST_Pipeline_VITIS_LOOP_94_11_fu_1070</InstName>
                            <ModuleName>KBEST_Pipeline_VITIS_LOOP_94_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1070</ID>
                            <BindInstances>add_ln94_fu_203_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>yy_V_U PED_V_U survival_path_U R_V_U data_idx_8_fu_1137_p2 add_ln55_fu_2055_p2 am_submul_16s_16s_24_4_1_U1312 am_submul_16s_16s_24_4_1_U1312 add_ln712_fu_2134_p2 add_ln36_fu_2225_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>DeModulation_U0</InstName>
                    <ModuleName>DeModulation</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>286</ID>
                    <BindInstances>data_idx_10_fu_87_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>AES_En_De_128_U0</InstName>
                    <ModuleName>AES_En_De_128</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>294</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_extendKey_fu_633</InstName>
                            <ModuleName>extendKey</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>633</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_extendKey_Pipeline_extendKey_label5_fu_12</InstName>
                                    <ModuleName>extendKey_Pipeline_extendKey_label5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>12</ID>
                                    <BindInstances>add_ln155_fu_114_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_extendKey_Pipeline_extendKey_label0_fu_20</InstName>
                                    <ModuleName>extendKey_Pipeline_extendKey_label0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>20</ID>
                                    <BindInstances>add_ln164_fu_194_p2 add_ln164_1_fu_205_p2 j_fu_224_p2 add_ln159_fu_387_p2 S29_U Rcon_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_deAes_return_fu_643</InstName>
                            <ModuleName>deAes_return</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>643</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1_fu_287</InstName>
                                    <ModuleName>deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>287</ID>
                                    <BindInstances>add_ln71_2_fu_241_p2 add_ln71_fu_259_p2 add_ln71_1_fu_265_p2 add_ln73_fu_325_p2 add_ln74_fu_379_p2 add_ln72_fu_385_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_deAes_return_Pipeline_addRoundKey_label0_fu_325</InstName>
                                    <ModuleName>deAes_return_Pipeline_addRoundKey_label0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>325</ID>
                                    <BindInstances>add_ln174_fu_124_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_deAes_return_Pipeline_deAes_return_label22_fu_332</InstName>
                                    <ModuleName>deAes_return_Pipeline_deAes_return_label22</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>332</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_deMixColumns_fu_542</InstName>
                                            <ModuleName>deMixColumns</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>542</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_197</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>197</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_205</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>205</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_213</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>213</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_221</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>221</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_229</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>229</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_deMixColumns_fu_548</InstName>
                                            <ModuleName>deMixColumns</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>548</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_197</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>197</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_205</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>205</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_213</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>213</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_221</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>221</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_GFMul_fu_229</InstName>
                                                    <ModuleName>GFMul</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>229</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln458_fu_668_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13_fu_342</InstName>
                                    <ModuleName>deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>342</ID>
                                    <BindInstances>add_ln353_1_fu_108_p2 add_ln353_fu_120_p2 add_ln355_fu_164_p2 add_ln354_fu_175_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_deAes_return_Pipeline_addRoundKey_label010_fu_349</InstName>
                                    <ModuleName>deAes_return_Pipeline_addRoundKey_label010</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>349</ID>
                                    <BindInstances>add_ln174_fu_120_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cArray_U wArray_U S2_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>temp_key_U w_U key_char_U i_fu_688_p2 key_V_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>SNR_c_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>extendKey_Pipeline_extendKey_label5</Name>
            <Loops>
                <extendKey_label5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.914</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <extendKey_label5>
                        <Name>extendKey_label5</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </extendKey_label5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>129</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="extendKey_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_114_p2" SOURCE="src/aes.cpp:155" URAM="0" VARIABLE="add_ln155"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>extendKey_Pipeline_extendKey_label0</Name>
            <Loops>
                <extendKey_label0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>242</Best-caseLatency>
                    <Average-caseLatency>242</Average-caseLatency>
                    <Worst-caseLatency>242</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>242</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <extendKey_label0>
                        <Name>extendKey_label0</Name>
                        <TripCount>40</TripCount>
                        <Latency>240</Latency>
                        <AbsoluteTimeLatency>9.600 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </extendKey_label0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>205</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="extendKey_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_194_p2" SOURCE="src/aes.cpp:164" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="extendKey_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_205_p2" SOURCE="src/aes.cpp:164" URAM="0" VARIABLE="add_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="extendKey_label0" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_224_p2" SOURCE="src/aes.cpp:162" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="extendKey_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_387_p2" SOURCE="src/aes.cpp:159" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="S29_U" SOURCE="" URAM="0" VARIABLE="S29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Rcon_U" SOURCE="" URAM="0" VARIABLE="Rcon"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>extendKey</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>255</Best-caseLatency>
                    <Average-caseLatency>255</Average-caseLatency>
                    <Worst-caseLatency>255</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>255</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>241</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>573</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>aes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1</Name>
            <Loops>
                <convertToIntArray_label0_convertToIntArray_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.419</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <convertToIntArray_label0_convertToIntArray_label1>
                        <Name>convertToIntArray_label0_convertToIntArray_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </convertToIntArray_label0_convertToIntArray_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>267</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_3_fu_241_p2" SOURCE="src/aes.cpp:71" URAM="0" VARIABLE="add_ln71_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_259_p2" SOURCE="src/aes.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_265_p2" SOURCE="src/aes.cpp:71" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_325_p2" SOURCE="src/aes.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_379_p2" SOURCE="src/aes.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_385_p2" SOURCE="src/aes.cpp:72" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>addRoundKey</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.588</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineDepth>16</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>636</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>899</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>GFMul</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.884</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>881</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>aes_return_Pipeline_aes_return_label12</Name>
            <Loops>
                <aes_return_label12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>317</Best-caseLatency>
                    <Average-caseLatency>317</Average-caseLatency>
                    <Worst-caseLatency>317</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>317</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <aes_return_label12>
                        <Name>aes_return_label12</Name>
                        <TripCount>9</TripCount>
                        <Latency>315</Latency>
                        <AbsoluteTimeLatency>12.600 us</AbsoluteTimeLatency>
                        <PipelineII>35</PipelineII>
                        <PipelineDepth>35</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_GFMul_fu_342</Instance>
                            <Instance>grp_GFMul_fu_349</Instance>
                            <Instance>grp_GFMul_fu_356</Instance>
                            <Instance>grp_addRoundKey_fu_369</Instance>
                        </InstanceList>
                    </aes_return_label12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1345</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5966</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="aes_return_label12" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_428_p2" SOURCE="src/aes.cpp:320" URAM="0" VARIABLE="i_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_return_Pipeline_subBytes_label0_subBytes_label7</Name>
            <Loops>
                <subBytes_label0_subBytes_label7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <subBytes_label0_subBytes_label7>
                        <Name>subBytes_label0_subBytes_label7</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </subBytes_label0_subBytes_label7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subBytes_label0_subBytes_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_1_fu_108_p2" SOURCE="src/aes.cpp:187" URAM="0" VARIABLE="add_ln187_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subBytes_label0_subBytes_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_120_p2" SOURCE="src/aes.cpp:187" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subBytes_label0_subBytes_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_164_p2" SOURCE="src/aes.cpp:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="subBytes_label0_subBytes_label7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_175_p2" SOURCE="src/aes.cpp:188" URAM="0" VARIABLE="add_ln188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aes_return</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>400</Best-caseLatency>
                    <Average-caseLatency>400</Average-caseLatency>
                    <Worst-caseLatency>400</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>400</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>2271</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7954</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pArray_U" SOURCE="src/aes.cpp:310" URAM="0" VARIABLE="pArray"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="S_U" SOURCE="" URAM="0" VARIABLE="S"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AES_En_De27</Name>
            <Loops>
                <VITIS_LOOP_508_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>5.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>93</Best-caseLatency>
                    <Average-caseLatency>4278</Average-caseLatency>
                    <Worst-caseLatency>10369</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.171 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.415 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>93 ~ 10369</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_508_2>
                        <Name>VITIS_LOOP_508_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>93 ~ 10368</Latency>
                        <AbsoluteTimeLatency>3.720 us ~ 0.415 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>689</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 689</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_extendKey_fu_633</Instance>
                            <Instance>grp_aes_return_fu_643</Instance>
                        </InstanceList>
                    </VITIS_LOOP_508_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>3002</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9159</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp_key_U" SOURCE="src/aes.cpp:492" URAM="0" VARIABLE="temp_key"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_U" SOURCE="src/aes.cpp:495" URAM="0" VARIABLE="w"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="key_char_U" SOURCE="src/aes.cpp:506" URAM="0" VARIABLE="key_char"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_508_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_688_p2" SOURCE="src/aes.cpp:508" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="key_V31_U" SOURCE="" URAM="0" VARIABLE="key_V31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Modulation</Name>
            <Loops>
                <VITIS_LOOP_18_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>2.600 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>204</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="data_idx_6_fu_100_p2" SOURCE="src/Modulation.cpp:18" URAM="0" VARIABLE="data_idx_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seedInitialization_Pipeline_SEED_INIT_LOOP</Name>
            <Loops>
                <SEED_INIT_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>6.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625</Best-caseLatency>
                    <Average-caseLatency>625</Average-caseLatency>
                    <Worst-caseLatency>625</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SEED_INIT_LOOP>
                        <Name>SEED_INIT_LOOP</Name>
                        <TripCount>623</TripCount>
                        <Latency>623</Latency>
                        <AbsoluteTimeLatency>24.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SEED_INIT_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>45</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U66" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1539" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mt_reg_V_fu_174_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="mt_reg_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="i_V_fu_202_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="i_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seedInitialization</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>6.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>629</Best-caseLatency>
                    <Average-caseLatency>629</Average-caseLatency>
                    <Worst-caseLatency>629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>629</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>198</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>403</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mt_reg_V_fu_111_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223" URAM="0" VARIABLE="mt_reg_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Rayleigh_1</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>27.335</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>711</Best-caseLatency>
                    <Average-caseLatency>711</Average-caseLatency>
                    <Worst-caseLatency>711</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>711</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>79</Latency>
                        <AbsoluteTimeLatency>3.160 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>145</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>12606</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>22558</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_odd_0_V_U" SOURCE="src/Rayleigh.cpp:13" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_odd_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_1_i_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_1_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_even_0_V_U" SOURCE="src/Rayleigh.cpp:13" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_even_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_3_i_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_654_p2" SOURCE="src/Rayleigh.cpp:21" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_3_V_fu_676_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_3_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_m_p_1_V_fu_682_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_m_p_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_n_V_fu_1338_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_n_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_1016_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_1022_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_1052_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_1126_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_1150_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="m_3_fu_1186_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln969_fu_1214_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969" URAM="0" VARIABLE="sub_ln969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_1220_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U78" SOURCE="src/rng.hpp:472" URAM="0" VARIABLE="z"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U90" SOURCE="src/rng.hpp:474" URAM="0" VARIABLE="r_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_2_no_dsp_1_U79" SOURCE="src/rng.hpp:449" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dlog" DSP="23" ID="" IMPL="meddsp" LATENCY="4" LOOP="VITIS_LOOP_21_1" OPTYPE="dlog" PRAGMA="yes" RTLNAME="dlog_64ns_64ns_64_5_med_dsp_1_U107" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9" URAM="0" VARIABLE="t1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U91" SOURCE="src/rng.hpp:455" URAM="0" VARIABLE="t2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_21_1" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_7_no_dsp_1_U106" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8" URAM="0" VARIABLE="z_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U92" SOURCE="src/rng.hpp:490" URAM="0" VARIABLE="t4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U80" SOURCE="src/rng.hpp:492" URAM="0" VARIABLE="t5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U94" SOURCE="src/rng.hpp:494" URAM="0" VARIABLE="t6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U82" SOURCE="src/rng.hpp:496" URAM="0" VARIABLE="t7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U96" SOURCE="src/rng.hpp:498" URAM="0" VARIABLE="t8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U84" SOURCE="src/rng.hpp:500" URAM="0" VARIABLE="t9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U98" SOURCE="src/rng.hpp:502" URAM="0" VARIABLE="t10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U86" SOURCE="src/rng.hpp:504" URAM="0" VARIABLE="t11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U100" SOURCE="src/rng.hpp:506" URAM="0" VARIABLE="t12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U88" SOURCE="src/rng.hpp:508" URAM="0" VARIABLE="f1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U102" SOURCE="src/rng.hpp:511" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U93" SOURCE="src/rng.hpp:517" URAM="0" VARIABLE="t13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U81" SOURCE="src/rng.hpp:519" URAM="0" VARIABLE="t14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U95" SOURCE="src/rng.hpp:521" URAM="0" VARIABLE="t15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U83" SOURCE="src/rng.hpp:523" URAM="0" VARIABLE="t16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U97" SOURCE="src/rng.hpp:525" URAM="0" VARIABLE="t17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U85" SOURCE="src/rng.hpp:527" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U99" SOURCE="src/rng.hpp:530" URAM="0" VARIABLE="t18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U87" SOURCE="src/rng.hpp:532" URAM="0" VARIABLE="f2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U101" SOURCE="src/rng.hpp:535" URAM="0" VARIABLE="t19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U89" SOURCE="src/rng.hpp:537" URAM="0" VARIABLE="f2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_21_1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_7_no_dsp_1_U103" SOURCE="src/rng.hpp:539" URAM="0" VARIABLE="standard_value"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_2375_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_2395_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_2407_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_2413_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_3_V_1_fu_1270_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_3_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_m_p_1_V_1_fu_1276_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_m_p_1_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_n_V_1_fu_1417_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_n_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_1282_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_1_fu_1732_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_1_fu_1738_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_1_fu_1768_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_1_fu_1842_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_1_fu_1866_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="m_7_fu_1902_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln969_1_fu_1930_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969" URAM="0" VARIABLE="sub_ln969_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_1_fu_1936_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U78" SOURCE="src/rng.hpp:472" URAM="0" VARIABLE="z_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U90" SOURCE="src/rng.hpp:474" URAM="0" VARIABLE="r_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_2_no_dsp_1_U79" SOURCE="src/rng.hpp:449" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dlog" DSP="23" ID="" IMPL="meddsp" LATENCY="4" LOOP="VITIS_LOOP_21_1" OPTYPE="dlog" PRAGMA="yes" RTLNAME="dlog_64ns_64ns_64_5_med_dsp_1_U107" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9" URAM="0" VARIABLE="t1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U91" SOURCE="src/rng.hpp:455" URAM="0" VARIABLE="t2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_21_1" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_7_no_dsp_1_U106" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8" URAM="0" VARIABLE="z_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U92" SOURCE="src/rng.hpp:490" URAM="0" VARIABLE="t4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U80" SOURCE="src/rng.hpp:492" URAM="0" VARIABLE="t5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U94" SOURCE="src/rng.hpp:494" URAM="0" VARIABLE="t6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U82" SOURCE="src/rng.hpp:496" URAM="0" VARIABLE="t7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U96" SOURCE="src/rng.hpp:498" URAM="0" VARIABLE="t8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U84" SOURCE="src/rng.hpp:500" URAM="0" VARIABLE="t9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U98" SOURCE="src/rng.hpp:502" URAM="0" VARIABLE="t10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U86" SOURCE="src/rng.hpp:504" URAM="0" VARIABLE="t11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U100" SOURCE="src/rng.hpp:506" URAM="0" VARIABLE="t12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U88" SOURCE="src/rng.hpp:508" URAM="0" VARIABLE="f1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U102" SOURCE="src/rng.hpp:511" URAM="0" VARIABLE="f1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U93" SOURCE="src/rng.hpp:517" URAM="0" VARIABLE="t13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U81" SOURCE="src/rng.hpp:519" URAM="0" VARIABLE="t14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U95" SOURCE="src/rng.hpp:521" URAM="0" VARIABLE="t15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U83" SOURCE="src/rng.hpp:523" URAM="0" VARIABLE="t16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U97" SOURCE="src/rng.hpp:525" URAM="0" VARIABLE="t17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U85" SOURCE="src/rng.hpp:527" URAM="0" VARIABLE="f2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U99" SOURCE="src/rng.hpp:530" URAM="0" VARIABLE="t18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U87" SOURCE="src/rng.hpp:532" URAM="0" VARIABLE="f2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U101" SOURCE="src/rng.hpp:535" URAM="0" VARIABLE="t19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_21_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U89" SOURCE="src/rng.hpp:537" URAM="0" VARIABLE="f2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_21_1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_7_no_dsp_1_U103" SOURCE="src/rng.hpp:539" URAM="0" VARIABLE="standard_value_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_4_fu_2690_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_1_fu_2710_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_1_fu_2722_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_1_fu_2728_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U108" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_24_4_1_U109" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split</Name>
            <Loops>
                <SPL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SPL>
                        <Name>SPL</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SPL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SPL" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_76_p2" SOURCE="src/MIMO.cpp:33" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_1</Name>
            <Loops>
                <SPL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SPL>
                        <Name>SPL</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SPL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SPL" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_76_p2" SOURCE="src/MIMO.cpp:33" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_CHANNEL2REAL</Name>
            <Loops>
                <CHANNEL2REAL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.368</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CHANNEL2REAL>
                        <Name>CHANNEL2REAL</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CHANNEL2REAL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>532</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL2REAL" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_602_p2" SOURCE="src/QRD.cpp:124" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL2REAL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_fu_672_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CORDIC_V_Pipeline_VITIS_LOOP_94_2</Name>
            <Loops>
                <VITIS_LOOP_94_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_2>
                        <Name>VITIS_LOOP_94_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>9</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 9</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_115_p2" SOURCE="src/QRD.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CORDIC_V</Name>
            <Loops>
                <VITIS_LOOP_91_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>8.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55 ~ 145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1>
                        <Name>VITIS_LOOP_91_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>50 ~ 140</Latency>
                        <AbsoluteTimeLatency>2.000 us ~ 5.600 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>14</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 14</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_179</Instance>
                        </InstanceList>
                    </VITIS_LOOP_91_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>256</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2708</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_fu_203_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_fu_209_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_2_fu_255_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_9_fu_261_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_333_p2" SOURCE="src/QRD.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_4_fu_399_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="y_V_11_fu_404_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sub" PRAGMA="" RTLNAME="z_V_2_fu_369_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="z_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="x_V_5_fu_409_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_12_fu_414_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="z_V_3_fu_375_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="z_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_25_4_1_U175" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_458_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_494_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_500_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_530_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_636_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_660_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_14_fu_696_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_fu_736_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_742_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_7_fu_794_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_2_fu_838_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_2_fu_848_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_2_fu_874_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln952_fu_922_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:952" URAM="0" VARIABLE="add_ln952"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_2_fu_952_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_2_fu_968_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_18_fu_1002_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_1_fu_1042_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_2_fu_1048_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_phase_V30_U" SOURCE="" URAM="0" VARIABLE="cordic_phase_V30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CORDIC_R_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>9</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 9</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_115_p2" SOURCE="src/QRD.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CORDIC_R</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>8.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55 ~ 145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>50 ~ 140</Latency>
                        <AbsoluteTimeLatency>2.000 us ~ 5.600 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>14</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 14</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163</Instance>
                        </InstanceList>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>272</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2846</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_fu_188_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_fu_194_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_216_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="z_V_fu_222_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1548" URAM="0" VARIABLE="z_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_274_p2" SOURCE="src/QRD.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="x_V_8_fu_344_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_15_fu_349_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="z_V_6_fu_313_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="z_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_9_fu_354_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="y_V_16_fu_359_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="sub" PRAGMA="" RTLNAME="z_V_7_fu_319_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="z_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_25_4_1_U185" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_403_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_439_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_445_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_475_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_581_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_605_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_25_fu_641_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_fu_681_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_687_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_8ns_25_4_1_U186" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_11_fu_740_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:942" URAM="0" VARIABLE="tmp_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_3_fu_776_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_3_fu_782_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_3_fu_812_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_3_fu_918_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_3_fu_942_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_29_fu_978_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln968_2_fu_1018_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="sub_ln968_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_3_fu_1024_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_phase_V_U" SOURCE="" URAM="0" VARIABLE="cordic_phase_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_LOOP_01</Name>
            <Loops>
                <LOOP_01/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.378</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_01>
                        <Name>LOOP_01</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_01>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1030</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>291</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_fu_1238_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_1_fu_1324_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_2_fu_1410_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_3_fu_1496_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_01" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_fu_1582_p2" SOURCE="src/QRD.cpp:247" URAM="0" VARIABLE="add_ln247"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6</Name>
            <Loops>
                <LOOP_02_VITIS_LOOP_260_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.554</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_02_VITIS_LOOP_260_6>
                        <Name>LOOP_02_VITIS_LOOP_260_6</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_02_VITIS_LOOP_260_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>538</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_02_VITIS_LOOP_260_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_1_fu_601_p2" SOURCE="src/QRD.cpp:259" URAM="0" VARIABLE="add_ln259_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_02_VITIS_LOOP_260_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_613_p2" SOURCE="src/QRD.cpp:259" URAM="0" VARIABLE="add_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_02_VITIS_LOOP_260_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_839_p2" SOURCE="src/QRD.cpp:260" URAM="0" VARIABLE="add_ln260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_VITIS_LOOP_277_8</Name>
            <Loops>
                <VITIS_LOOP_277_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.939</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29 ~ 218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_277_8>
                        <Name>VITIS_LOOP_277_8</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>27 ~ 216</Latency>
                        <AbsoluteTimeLatency>1.080 us ~ 8.640 us</AbsoluteTimeLatency>
                        <PipelineII>27</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_277_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>24030</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>22589</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U423" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U423" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U424" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U424" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U425" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U425" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U426" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U426" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U427" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U427" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U428" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U428" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U429" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U429" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U430" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U430" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U431" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U431" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U432" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U432" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U433" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U433" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U434" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U434" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U435" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U435" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U436" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U436" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U437" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:736" URAM="0" VARIABLE="mul_ln736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U437" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U438" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:736" URAM="0" VARIABLE="mul_ln736_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_277_8" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_24ns_24_4_1_U438" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_277_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_2021_p2" SOURCE="src/QRD.cpp:277" URAM="0" VARIABLE="add_ln277"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD_Pipeline_VITIS_LOOP_325_9_VITIS_LOOP_326_10</Name>
            <Loops>
                <VITIS_LOOP_325_9_VITIS_LOOP_326_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.483</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>75</Average-caseLatency>
                    <Worst-caseLatency>75</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_325_9_VITIS_LOOP_326_10>
                        <Name>VITIS_LOOP_325_9_VITIS_LOOP_326_10</Name>
                        <TripCount>64</TripCount>
                        <Latency>73</Latency>
                        <AbsoluteTimeLatency>2.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_325_9_VITIS_LOOP_326_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>172</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>903</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln325_1_fu_1123_p2" SOURCE="src/QRD.cpp:325" URAM="0" VARIABLE="add_ln325_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln325_fu_1135_p2" SOURCE="src/QRD.cpp:325" URAM="0" VARIABLE="add_ln325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U590" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U591" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U591" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U592" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U592" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U593" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U593" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U594" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U594" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U595" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U595" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U596" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U596" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U597" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U597" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_325_9_VITIS_LOOP_326_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln326_fu_1215_p2" SOURCE="src/QRD.cpp:326" URAM="0" VARIABLE="add_ln326"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QRD</Name>
            <Loops>
                <VITIS_LOOP_139_1/>
                <VITIS_LOOP_152_2/>
                <VITIS_LOOP_187_3/>
                <VITIS_LOOP_221_4/>
                <VITIS_LOOP_276_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>18.632</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3350</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>9452</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.134 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.378 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3350 ~ 9452</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_139_1>
                        <Name>VITIS_LOOP_139_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>920 ~ 2360</Latency>
                        <AbsoluteTimeLatency>36.800 us ~ 94.400 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>230</min>
                                <max>590</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>230 ~ 590</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_CORDIC_V_fu_3039</Instance>
                            <Instance>grp_CORDIC_R_fu_3054</Instance>
                        </InstanceList>
                    </VITIS_LOOP_139_1>
                    <VITIS_LOOP_152_2>
                        <Name>VITIS_LOOP_152_2</Name>
                        <TripCount>2</TripCount>
                        <Latency>802 ~ 2062</Latency>
                        <AbsoluteTimeLatency>32.080 us ~ 82.480 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>401</min>
                                <max>1031</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>401 ~ 1031</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_152_2>
                    <VITIS_LOOP_187_3>
                        <Name>VITIS_LOOP_187_3</Name>
                        <TripCount>3</TripCount>
                        <Latency>519 ~ 1329</Latency>
                        <AbsoluteTimeLatency>20.760 us ~ 53.160 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>173</min>
                                <max>443</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>173 ~ 443</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_187_3>
                    <VITIS_LOOP_221_4>
                        <Name>VITIS_LOOP_221_4</Name>
                        <TripCount>2</TripCount>
                        <Latency>232 ~ 592</Latency>
                        <AbsoluteTimeLatency>9.280 us ~ 23.680 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>116</min>
                                <max>296</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>116 ~ 296</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_221_4>
                    <VITIS_LOOP_276_7>
                        <Name>VITIS_LOOP_276_7</Name>
                        <TripCount>8</TripCount>
                        <Latency>248 ~ 1760</Latency>
                        <AbsoluteTimeLatency>9.920 us ~ 70.400 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>31</min>
                                <max>220</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>31 ~ 220</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_QRD_Pipeline_VITIS_LOOP_277_8_fu_3285</Instance>
                        </InstanceList>
                    </VITIS_LOOP_276_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>35354</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>108461</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Y_V_U" SOURCE="src/QRD.cpp:120" URAM="0" VARIABLE="Y_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Y_V_1_U" SOURCE="src/QRD.cpp:120" URAM="0" VARIABLE="Y_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Y_V_2_U" SOURCE="src/QRD.cpp:120" URAM="0" VARIABLE="Y_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Y_V_3_U" SOURCE="src/QRD.cpp:120" URAM="0" VARIABLE="Y_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Y_V_4_U" SOURCE="src/QRD.cpp:120" URAM="0" VARIABLE="Y_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Y_V_5_U" SOURCE="src/QRD.cpp:120" URAM="0" VARIABLE="Y_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Y_V_6_U" SOURCE="src/QRD.cpp:120" URAM="0" VARIABLE="Y_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="Y_V_7_U" SOURCE="src/QRD.cpp:120" URAM="0" VARIABLE="Y_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_6_fu_4535_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3594_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3605_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3611_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3594_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3605_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3611_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3594_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3605_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3611_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_210_fu_4775_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_137_fu_4795_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_10_fu_4807_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_10_fu_4813_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_286_fu_4960_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_147_fu_4980_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_16_fu_4992_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_16_fu_4998_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_355_fu_5172_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_158_fu_5192_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_22_fu_5204_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_22_fu_5210_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_379_fu_5384_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_166_fu_5404_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_28_fu_5416_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_28_fu_5422_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_404_fu_5596_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_175_fu_5616_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_34_fu_5628_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_34_fu_5634_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_422_fu_5808_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_181_fu_5828_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_41_fu_5840_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_41_fu_5846_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_440_fu_6020_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_187_fu_6040_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_48_fu_6052_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_48_fu_6058_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_277_fu_6262_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_146_fu_6282_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_15_fu_6294_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_15_fu_6300_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_352_fu_6474_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_157_fu_6494_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_21_fu_6506_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_21_fu_6512_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_376_fu_6686_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_165_fu_6706_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_27_fu_6718_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_27_fu_6724_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_401_fu_6898_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_174_fu_6918_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_33_fu_6930_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_33_fu_6936_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_419_fu_7110_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_180_fu_7130_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_40_fu_7142_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_40_fu_7148_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_437_fu_7322_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_186_fu_7342_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_47_fu_7354_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_47_fu_7360_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_268_fu_7564_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_145_fu_7584_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_14_fu_7596_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_14_fu_7602_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_349_fu_7776_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_156_fu_7796_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_20_fu_7808_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_20_fu_7814_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_373_fu_7988_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_164_fu_8008_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_26_fu_8020_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_26_fu_8026_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_398_fu_8200_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_173_fu_8220_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_32_fu_8232_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_32_fu_8238_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_416_fu_8412_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_179_fu_8432_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_39_fu_8444_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_39_fu_8450_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_434_fu_8624_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_185_fu_8644_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_46_fu_8656_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_46_fu_8662_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_259_fu_8866_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_144_fu_8886_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_13_fu_8898_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_13_fu_8904_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_346_fu_9078_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_155_fu_9098_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_19_fu_9110_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_19_fu_9116_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_370_fu_9290_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_163_fu_9310_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_25_fu_9322_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_25_fu_9328_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_395_fu_9502_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_172_fu_9522_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_31_fu_9534_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_31_fu_9540_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_413_fu_9714_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_178_fu_9734_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_38_fu_9746_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_38_fu_9752_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_431_fu_9926_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_184_fu_9946_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_45_fu_9958_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_45_fu_9964_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_10122_p2" SOURCE="src/QRD.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_10177_p2" SOURCE="src/QRD.cpp:152" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_51_fu_10317_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3692_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3703_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3709_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3692_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3703_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3709_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3692_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3703_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3709_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3692_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3703_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3709_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3692_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3703_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3709_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3692_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3703_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3709_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_358_fu_10668_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_159_fu_10688_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_30_fu_10700_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_30_fu_10706_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_382_fu_10852_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3806_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3817_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3823_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_410_fu_10988_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_177_fu_11008_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_44_fu_11020_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_44_fu_11026_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_428_fu_11200_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_183_fu_11220_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_51_fu_11232_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_51_fu_11238_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_446_fu_11412_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_189_fu_11432_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_54_fu_11444_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_54_fu_11450_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_452_fu_11624_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_191_fu_11644_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_57_fu_11656_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_57_fu_11662_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_458_fu_11836_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_193_fu_11856_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_60_fu_11868_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_60_fu_11874_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_464_fu_12047_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_195_fu_12067_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_63_fu_12079_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_63_fu_12085_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_470_fu_12258_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_197_fu_12278_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_66_fu_12290_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_66_fu_12296_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_476_fu_12469_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_199_fu_12489_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_69_fu_12501_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_69_fu_12507_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_482_fu_12680_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_201_fu_12700_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_72_fu_12712_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_72_fu_12718_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_488_fu_12891_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_203_fu_12911_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_75_fu_12923_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_75_fu_12929_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_494_fu_13102_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_205_fu_13122_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_78_fu_13134_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_78_fu_13140_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3806_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3817_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3823_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_407_fu_13414_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_176_fu_13434_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_43_fu_13446_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_43_fu_13452_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_425_fu_13626_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_182_fu_13646_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_50_fu_13658_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_50_fu_13664_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_443_fu_13838_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_188_fu_13858_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_53_fu_13870_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_53_fu_13876_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_449_fu_14050_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_190_fu_14070_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_56_fu_14082_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_56_fu_14088_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_455_fu_14262_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_192_fu_14282_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_59_fu_14294_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_59_fu_14300_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_461_fu_14473_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_194_fu_14493_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_62_fu_14505_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_62_fu_14511_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_467_fu_14684_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_196_fu_14704_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_65_fu_14716_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_65_fu_14722_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_473_fu_14895_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_198_fu_14915_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_68_fu_14927_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_68_fu_14933_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_479_fu_15106_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_200_fu_15126_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_71_fu_15138_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_71_fu_15144_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_485_fu_15317_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_202_fu_15337_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_74_fu_15349_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_74_fu_15355_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_491_fu_15528_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="F2_204_fu_15548_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_77_fu_15560_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_77_fu_15566_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_9_fu_15780_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_2_fu_15800_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_2_fu_15812_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_2_fu_15818_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_12_fu_16070_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_3_fu_16090_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_5_fu_16102_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_5_fu_16108_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_15_fu_16370_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_4_fu_16390_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_8_fu_16402_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_8_fu_16408_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_18_fu_16654_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_5_fu_16674_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_11_fu_16686_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_11_fu_16692_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_21_fu_16938_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_6_fu_16958_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_17_fu_16970_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_17_fu_16976_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_24_fu_17222_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_7_fu_17242_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_23_fu_17254_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_23_fu_17260_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_27_fu_17506_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_8_fu_17526_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_29_fu_17538_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_29_fu_17544_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_30_fu_17790_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_9_fu_17810_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_35_fu_17822_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_35_fu_17828_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_33_fu_18074_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_10_fu_18094_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_42_fu_18106_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_42_fu_18112_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_36_fu_18358_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_11_fu_18378_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_49_fu_18390_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_49_fu_18396_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_39_fu_18642_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_12_fu_18662_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_52_fu_18674_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_52_fu_18680_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_42_fu_18926_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_13_fu_18946_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_55_fu_18958_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_55_fu_18964_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_45_fu_19210_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_14_fu_19230_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_58_fu_19242_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_58_fu_19248_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_48_fu_19494_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_15_fu_19514_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_61_fu_19526_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_61_fu_19532_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_116_fu_19929_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3940_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3951_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3957_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3940_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3951_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3957_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_203_fu_20110_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_136_fu_20130_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_83_fu_20142_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_83_fu_20148_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_252_fu_20295_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_143_fu_20315_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_88_fu_20327_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_88_fu_20333_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_334_fu_20507_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_153_fu_20527_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_92_fu_20539_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_92_fu_20545_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_367_fu_20719_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_162_fu_20739_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_96_fu_20751_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_96_fu_20757_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_392_fu_20931_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_171_fu_20951_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_100_fu_20963_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_100_fu_20969_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_243_fu_21173_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_142_fu_21193_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_87_fu_21205_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_87_fu_21211_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_325_fu_21385_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_152_fu_21405_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_91_fu_21417_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_91_fu_21423_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_364_fu_21597_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_161_fu_21617_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_95_fu_21629_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_95_fu_21635_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_389_fu_21809_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_170_fu_21829_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_99_fu_21841_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_99_fu_21847_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_234_fu_22051_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_141_fu_22071_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_86_fu_22083_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_86_fu_22089_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_316_fu_22263_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_151_fu_22283_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_90_fu_22295_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_90_fu_22301_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_361_fu_22475_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_160_fu_22495_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_94_fu_22507_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_94_fu_22513_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_386_fu_22687_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="F2_169_fu_22707_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_98_fu_22719_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_98_fu_22725_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_22883_p2" SOURCE="src/QRD.cpp:187" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_56_fu_22945_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_17_fu_22965_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_64_fu_22977_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_64_fu_22983_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_59_fu_23233_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_18_fu_23253_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_67_fu_23265_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_67_fu_23271_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_62_fu_23518_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_19_fu_23538_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_70_fu_23550_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_70_fu_23556_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_65_fu_23803_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_20_fu_23823_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_73_fu_23835_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_73_fu_23841_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_68_fu_24087_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_21_fu_24107_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_76_fu_24119_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_76_fu_24125_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_71_fu_24372_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_22_fu_24392_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_80_fu_24404_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_80_fu_24410_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_74_fu_24656_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_23_fu_24676_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_82_fu_24688_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_82_fu_24694_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_77_fu_24941_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_24_fu_24961_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_84_fu_24973_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_84_fu_24979_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_80_fu_25225_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_25_fu_25245_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_85_fu_25257_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_85_fu_25263_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_83_fu_25510_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_26_fu_25530_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_89_fu_25542_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_89_fu_25548_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_86_fu_25800_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_27_fu_25820_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_93_fu_25832_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_93_fu_25838_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_89_fu_26088_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_28_fu_26108_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_97_fu_26120_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_97_fu_26126_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_92_fu_26387_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_29_fu_26407_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_101_fu_26419_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_101_fu_26425_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_95_fu_26671_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_30_fu_26691_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_102_fu_26703_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_102_fu_26709_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_98_fu_26955_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_31_fu_26975_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_103_fu_26987_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_103_fu_26993_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_101_fu_27239_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_32_fu_27259_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_104_fu_27271_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_104_fu_27277_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_104_fu_27523_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_33_fu_27543_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_105_fu_27555_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_105_fu_27561_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_107_fu_27807_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_34_fu_27827_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_106_fu_27839_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_106_fu_27845_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_110_fu_28091_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_35_fu_28111_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_107_fu_28123_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_107_fu_28129_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_113_fu_28375_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_36_fu_28395_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_108_fu_28407_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_108_fu_28413_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_178_fu_29064_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_130_fu_29084_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_116_fu_29096_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_116_fu_29102_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_191_fu_29246_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_134_fu_29266_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_117_fu_29278_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_117_fu_29284_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_222_fu_29439_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4062_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4073_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4079_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_307_fu_29575_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_150_fu_29595_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_121_fu_29607_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_121_fu_29613_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4062_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_4073_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_4079_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_298_fu_29887_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="F2_149_fu_29907_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_120_fu_29919_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_120_fu_29925_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_30083_p2" SOURCE="src/QRD.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_125_fu_30145_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_123_fu_30165_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_109_fu_30177_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_109_fu_30183_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_134_fu_30431_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_124_fu_30451_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_110_fu_30463_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_110_fu_30469_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_141_fu_30715_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_125_fu_30735_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_111_fu_30747_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_111_fu_30753_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_146_fu_30999_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_126_fu_31019_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_112_fu_31031_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_112_fu_31037_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_153_fu_31284_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_127_fu_31304_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_113_fu_31316_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_113_fu_31322_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_160_fu_31568_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_128_fu_31588_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_114_fu_31600_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_114_fu_31606_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_169_fu_31853_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_129_fu_31873_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="F2_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_115_fu_31885_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="add_ln590_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_115_fu_31891_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_276_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_32684_p2" SOURCE="src/QRD.cpp:276" URAM="0" VARIABLE="add_ln276"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_mult_Pipeline_CHANNEL2REAL</Name>
            <Loops>
                <CHANNEL2REAL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CHANNEL2REAL>
                        <Name>CHANNEL2REAL</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CHANNEL2REAL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1042</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL2REAL" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_924_p2" SOURCE="src/MIMO.cpp:53" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CHANNEL2REAL" OPTYPE="sub" PRAGMA="" RTLNAME="CHANNEL_V_64_fu_969_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="CHANNEL_V_64"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_mult_Pipeline_VITIS_LOOP_63_1</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.483</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>141</Best-caseLatency>
                    <Average-caseLatency>141</Average-caseLatency>
                    <Worst-caseLatency>141</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>141</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>139</Latency>
                        <AbsoluteTimeLatency>5.560 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1860</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="data_idx_4_fu_865_p2" SOURCE="src/MIMO.cpp:63" URAM="0" VARIABLE="data_idx_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U815" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U823" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U823" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U831" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U831" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U839" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U839" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U847" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U847" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U855" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U855" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U863" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U863" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U871" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U871" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U816" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U824" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U824" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U832" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U832" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U840" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U840" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U848" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U848" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U856" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U856" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U864" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U864" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U872" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U872" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U817" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U825" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U825" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U833" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U833" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U841" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U841" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U849" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U849" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U857" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U857" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U865" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U865" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U873" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U873" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U818" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U826" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U826" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U834" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U834" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U842" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U842" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U850" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U850" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U858" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U858" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U866" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U866" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U874" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U874" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U819" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U827" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U827" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U835" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U835" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U843" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U843" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U851" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U851" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U859" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U859" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U867" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U867" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U875" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U875" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U820" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U828" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U828" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U836" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U836" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U844" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U844" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U852" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U852" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U860" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U860" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U868" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U868" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U876" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U876" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U821" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U829" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U829" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U837" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U837" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U845" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U845" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U853" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U853" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U861" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U861" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U869" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U869" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U877" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U877" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U822" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U830" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U830" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U838" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U838" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U846" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U846" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U854" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U854" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U862" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U862" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U870" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U870" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U878" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U878" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_mult</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.691</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>163</Best-caseLatency>
                    <Average-caseLatency>163</Average-caseLatency>
                    <Worst-caseLatency>163</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>163</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>2910</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>414</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AWGN_1_Pipeline_VITIS_LOOP_15_1</Name>
            <Loops>
                <VITIS_LOOP_15_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>27.335</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>178</Best-caseLatency>
                    <Average-caseLatency>178</Average-caseLatency>
                    <Worst-caseLatency>178</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>178</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_1>
                        <Name>VITIS_LOOP_15_1</Name>
                        <TripCount>128</TripCount>
                        <Latency>176</Latency>
                        <AbsoluteTimeLatency>7.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_15_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>141</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>10047</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>17882</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="j_5_fu_656_p2" SOURCE="src/AWGN.cpp:15" URAM="0" VARIABLE="j_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_3_V_fu_670_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_3_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_m_p_1_V_fu_676_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_m_p_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_n_V_fu_682_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229" URAM="0" VARIABLE="addr_head_p_n_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln947_fu_1048_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="sub_ln947"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_1054_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:947" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln950_fu_1084_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:950" URAM="0" VARIABLE="sub_ln950"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln962_fu_1158_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:962" URAM="0" VARIABLE="sub_ln962"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln961_fu_1182_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:961" URAM="0" VARIABLE="add_ln961"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="m_35_fu_1218_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:964" URAM="0" VARIABLE="m_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln969_fu_1246_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:969" URAM="0" VARIABLE="sub_ln969"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln968_fu_1252_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:968" URAM="0" VARIABLE="add_ln968"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U952" SOURCE="src/rng.hpp:472" URAM="0" VARIABLE="z"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U964" SOURCE="src/rng.hpp:474" URAM="0" VARIABLE="r_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_2_no_dsp_1_U951" SOURCE="src/rng.hpp:449" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dlog" DSP="23" ID="" IMPL="meddsp" LATENCY="4" LOOP="VITIS_LOOP_15_1" OPTYPE="dlog" PRAGMA="yes" RTLNAME="dlog_64ns_64ns_64_5_med_dsp_1_U980" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9" URAM="0" VARIABLE="t1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U963" SOURCE="src/rng.hpp:455" URAM="0" VARIABLE="t2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_15_1" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_7_no_dsp_1_U979" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8" URAM="0" VARIABLE="z_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U965" SOURCE="src/rng.hpp:490" URAM="0" VARIABLE="t4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U953" SOURCE="src/rng.hpp:492" URAM="0" VARIABLE="t5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U967" SOURCE="src/rng.hpp:494" URAM="0" VARIABLE="t6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U955" SOURCE="src/rng.hpp:496" URAM="0" VARIABLE="t7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U969" SOURCE="src/rng.hpp:498" URAM="0" VARIABLE="t8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U957" SOURCE="src/rng.hpp:500" URAM="0" VARIABLE="t9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U971" SOURCE="src/rng.hpp:502" URAM="0" VARIABLE="t10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U959" SOURCE="src/rng.hpp:504" URAM="0" VARIABLE="t11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U973" SOURCE="src/rng.hpp:506" URAM="0" VARIABLE="t12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U961" SOURCE="src/rng.hpp:508" URAM="0" VARIABLE="f1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U975" SOURCE="src/rng.hpp:511" URAM="0" VARIABLE="f1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U966" SOURCE="src/rng.hpp:517" URAM="0" VARIABLE="t13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U954" SOURCE="src/rng.hpp:519" URAM="0" VARIABLE="t14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U968" SOURCE="src/rng.hpp:521" URAM="0" VARIABLE="t15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U956" SOURCE="src/rng.hpp:523" URAM="0" VARIABLE="t16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U970" SOURCE="src/rng.hpp:525" URAM="0" VARIABLE="t17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U958" SOURCE="src/rng.hpp:527" URAM="0" VARIABLE="f2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U972" SOURCE="src/rng.hpp:530" URAM="0" VARIABLE="t18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U960" SOURCE="src/rng.hpp:532" URAM="0" VARIABLE="f2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="9" ID="" IMPL="meddsp" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_2_med_dsp_1_U974" SOURCE="src/rng.hpp:535" URAM="0" VARIABLE="t19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadd_64ns_64ns_64_2_no_dsp_1_U962" SOURCE="src/rng.hpp:537" URAM="0" VARIABLE="f2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_15_1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_7_no_dsp_1_U976" SOURCE="src/rng.hpp:539" URAM="0" VARIABLE="standard_value"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_496_fu_1568_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:501" URAM="0" VARIABLE="man_V_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_1588_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:584" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_1600_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:590" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_1606_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:590" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_15_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U981" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U981" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWGN_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>27.335</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>810</Best-caseLatency>
                    <Average-caseLatency>810</Average-caseLatency>
                    <Worst-caseLatency>810</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>810</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>144</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>10397</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>18507</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_odd_0_V_U" SOURCE="src/AWGN.cpp:10" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_odd_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_1_i_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_1_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_even_0_V_U" SOURCE="src/AWGN.cpp:10" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_even_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_3_i_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_3_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_mult_Pipeline_VITIS_LOOP_88_1</Name>
            <Loops>
                <VITIS_LOOP_88_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_1>
                        <Name>VITIS_LOOP_88_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_88_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_76_p2" SOURCE="src/MIMO.cpp:88" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_mult_Pipeline_VITIS_LOOP_94_2</Name>
            <Loops>
                <VITIS_LOOP_94_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.834</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>142</Best-caseLatency>
                    <Average-caseLatency>142</Average-caseLatency>
                    <Worst-caseLatency>142</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>142</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_2>
                        <Name>VITIS_LOOP_94_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>140</Latency>
                        <AbsoluteTimeLatency>5.600 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>780</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>744</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="data_idx_2_fu_879_p2" SOURCE="src/MIMO.cpp:94" URAM="0" VARIABLE="data_idx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U997" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1000" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1000" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1005" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1005" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1011" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1011" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1018" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1018" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1026" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1026" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1034" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1034" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1039" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1039" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U998" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1001" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1001" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1006" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1006" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1012" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1012" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1019" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1019" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1027" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1027" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1035" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1035" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1040" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1040" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U999" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1002" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1002" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1007" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1007" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1013" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1013" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1020" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1020" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1028" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1028" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1036" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1036" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1045" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1045" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U1003" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1008" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1008" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1014" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1014" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1021" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1021" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1029" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1029" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1037" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1037" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1041" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1041" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1046" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1046" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U1004" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1009" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1009" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1015" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1015" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1022" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1022" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1030" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1030" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1042" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1042" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1047" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1047" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1051" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1051" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U1010" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1016" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1016" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1023" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1023" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1031" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1031" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1043" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1043" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1048" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1048" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1052" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1052" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1057" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1057" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U1017" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1024" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1024" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1032" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1032" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1044" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1044" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1049" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1049" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1053" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1053" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1055" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1055" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1059" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1059" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_24_4_1_U1025" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:717" URAM="0" VARIABLE="mul_ln717_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1033" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1033" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1038" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1038" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1050" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1050" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1054" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1054" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1056" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1056" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1058" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1058" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1060" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_94_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24ns_24_4_1_U1060" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_mult</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>212</Best-caseLatency>
                    <Average-caseLatency>212</Average-caseLatency>
                    <Worst-caseLatency>212</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>212</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>804</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>987</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="7" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Q_TEMP_V_U" SOURCE="src/MIMO.cpp:84" URAM="0" VARIABLE="Q_TEMP_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.212</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_442_fu_322_p2" SOURCE="" URAM="0" VARIABLE="empty_442"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_21_1</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="i_26_fu_76_p2" SOURCE="src/KBEST.cpp:21" URAM="0" VARIABLE="i_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_31_3</Name>
            <Loops>
                <VITIS_LOOP_31_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_3>
                        <Name>VITIS_LOOP_31_3</Name>
                        <TripCount>8</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>81</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_83_p2" SOURCE="src/KBEST.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_31_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_9ns_24_4_1_U1102" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_48_5</Name>
            <Loops>
                <VITIS_LOOP_48_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_5>
                        <Name>VITIS_LOOP_48_5</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>7</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 7</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_48_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>969</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>395</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_852_p2" SOURCE="src/KBEST.cpp:48" URAM="0" VARIABLE="add_ln48"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_57_7</Name>
            <Loops>
                <VITIS_LOOP_57_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.874</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_57_7>
                        <Name>VITIS_LOOP_57_7</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 8</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_57_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>434</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_371_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_7" OPTYPE="add" PRAGMA="" RTLNAME="dist_V_1_fu_476_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="dist_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_7" OPTYPE="sub" PRAGMA="" RTLNAME="dist_V_2_fu_482_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="dist_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_462_p2" SOURCE="src/KBEST.cpp:57" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9</Name>
            <Loops>
                <VITIS_LOOP_75_8_VITIS_LOOP_76_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.456</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.560 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.560 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_8_VITIS_LOOP_76_9>
                        <Name>VITIS_LOOP_75_8_VITIS_LOOP_76_9</Name>
                        <TripCount>6</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_8_VITIS_LOOP_76_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>915</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2871</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_8_VITIS_LOOP_76_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_888_p2" SOURCE="src/KBEST.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_8_VITIS_LOOP_76_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_916_p2" SOURCE="src/KBEST.cpp:77" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_94_11</Name>
            <Loops>
                <VITIS_LOOP_94_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_11>
                        <Name>VITIS_LOOP_94_11</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_94_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_203_p2" SOURCE="src/KBEST.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST_Pipeline_VITIS_LOOP_104_12</Name>
            <Loops>
                <VITIS_LOOP_104_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.515</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_104_12>
                        <Name>VITIS_LOOP_104_12</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_104_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_80_p2" SOURCE="src/KBEST.cpp:104" URAM="0" VARIABLE="add_ln104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KBEST</Name>
            <Loops>
                <VITIS_LOOP_27_2>
                    <VITIS_LOOP_36_4>
                        <VITIS_LOOP_55_6/>
                    </VITIS_LOOP_36_4>
                </VITIS_LOOP_27_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7557</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>13957</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.302 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.558 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7557 ~ 13957</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>7488 ~ 13888</Latency>
                        <AbsoluteTimeLatency>0.300 ms ~ 0.556 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>468</min>
                                <max>868</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>468 ~ 868</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_KBEST_Pipeline_VITIS_LOOP_31_3_fu_884</Instance>
                            <Instance>grp_KBEST_Pipeline_VITIS_LOOP_104_12_fu_953</Instance>
                        </InstanceList>
                        <VITIS_LOOP_36_4>
                            <Name>VITIS_LOOP_36_4</Name>
                            <TripCount>8</TripCount>
                            <Latency>440 ~ 840</Latency>
                            <AbsoluteTimeLatency>17.600 us ~ 33.600 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>55</min>
                                    <max>105</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>55 ~ 105</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_KBEST_Pipeline_VITIS_LOOP_48_5_fu_891</Instance>
                                <Instance>grp_KBEST_Pipeline_VITIS_LOOP_75_8_VITIS_LOOP_76_9_fu_1001</Instance>
                                <Instance>grp_KBEST_Pipeline_VITIS_LOOP_94_11_fu_1070</Instance>
                            </InstanceList>
                            <VITIS_LOOP_55_6>
                                <Name>VITIS_LOOP_55_6</Name>
                                <TripCount>4</TripCount>
                                <Latency>36 ~ 64</Latency>
                                <AbsoluteTimeLatency>1.440 us ~ 2.560 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>9</min>
                                        <max>16</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>9 ~ 16</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_KBEST_Pipeline_VITIS_LOOP_57_7_fu_960</Instance>
                                </InstanceList>
                            </VITIS_LOOP_55_6>
                        </VITIS_LOOP_36_4>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5337</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7847</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="yy_V_U" SOURCE="src/KBEST.cpp:11" URAM="0" VARIABLE="yy_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="PED_V_U" SOURCE="src/KBEST.cpp:12" URAM="0" VARIABLE="PED_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="survival_path_U" SOURCE="src/KBEST.cpp:15" URAM="0" VARIABLE="survival_path"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="R_V_U" SOURCE="src/KBEST.cpp:20" URAM="0" VARIABLE="R_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="data_idx_8_fu_1137_p2" SOURCE="src/KBEST.cpp:27" URAM="0" VARIABLE="data_idx_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_2055_p2" SOURCE="src/KBEST.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_55_6" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_16s_16s_24_4_1_U1312" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_55_6" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_16s_16s_24_4_1_U1312" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_2134_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_2225_p2" SOURCE="src/KBEST.cpp:36" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DeModulation</Name>
            <Loops>
                <VITIS_LOOP_14_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>5.269</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_14_1>
                        <Name>VITIS_LOOP_14_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>5.120 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_14_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="data_idx_10_fu_87_p2" SOURCE="src/DeModulation.cpp:14" URAM="0" VARIABLE="data_idx_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>deAes_return_Pipeline_convertToIntArray_label0_convertToIntArray_label1</Name>
            <Loops>
                <convertToIntArray_label0_convertToIntArray_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.419</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <convertToIntArray_label0_convertToIntArray_label1>
                        <Name>convertToIntArray_label0_convertToIntArray_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </convertToIntArray_label0_convertToIntArray_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>267</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_241_p2" SOURCE="src/aes.cpp:71" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_259_p2" SOURCE="src/aes.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_265_p2" SOURCE="src/aes.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_325_p2" SOURCE="src/aes.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_379_p2" SOURCE="src/aes.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="convertToIntArray_label0_convertToIntArray_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_385_p2" SOURCE="src/aes.cpp:72" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>deAes_return_Pipeline_addRoundKey_label0</Name>
            <Loops>
                <addRoundKey_label0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.588</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <addRoundKey_label0>
                        <Name>addRoundKey_label0</Name>
                        <TripCount>4</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </addRoundKey_label0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="addRoundKey_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_124_p2" SOURCE="src/aes.cpp:174" URAM="0" VARIABLE="add_ln174"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>deMixColumns</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineDepth>16</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2000</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6609</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>deAes_return_Pipeline_deAes_return_label22</Name>
            <Loops>
                <deAes_return_label22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>452</Best-caseLatency>
                    <Average-caseLatency>452</Average-caseLatency>
                    <Worst-caseLatency>452</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>452</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <deAes_return_label22>
                        <Name>deAes_return_label22</Name>
                        <TripCount>9</TripCount>
                        <Latency>450</Latency>
                        <AbsoluteTimeLatency>18.000 us</AbsoluteTimeLatency>
                        <PipelineII>50</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_deMixColumns_fu_542</Instance>
                            <Instance>grp_deMixColumns_fu_548</Instance>
                        </InstanceList>
                    </deAes_return_label22>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5285</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14770</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="deAes_return_label22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln458_fu_668_p2" SOURCE="src/aes.cpp:458" URAM="0" VARIABLE="add_ln458"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>deAes_return_Pipeline_deSubBytes_label1_deSubBytes_label13</Name>
            <Loops>
                <deSubBytes_label1_deSubBytes_label13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <deSubBytes_label1_deSubBytes_label13>
                        <Name>deSubBytes_label1_deSubBytes_label13</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </deSubBytes_label1_deSubBytes_label13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="deSubBytes_label1_deSubBytes_label13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_1_fu_108_p2" SOURCE="src/aes.cpp:353" URAM="0" VARIABLE="add_ln353_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="deSubBytes_label1_deSubBytes_label13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_120_p2" SOURCE="src/aes.cpp:353" URAM="0" VARIABLE="add_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="deSubBytes_label1_deSubBytes_label13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln355_fu_164_p2" SOURCE="src/aes.cpp:355" URAM="0" VARIABLE="add_ln355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="deSubBytes_label1_deSubBytes_label13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_175_p2" SOURCE="src/aes.cpp:354" URAM="0" VARIABLE="add_ln354"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>deAes_return_Pipeline_addRoundKey_label010</Name>
            <Loops>
                <addRoundKey_label0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.588</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <addRoundKey_label0>
                        <Name>addRoundKey_label0</Name>
                        <TripCount>4</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </addRoundKey_label0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="addRoundKey_label0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_120_p2" SOURCE="src/aes.cpp:174" URAM="0" VARIABLE="add_ln174"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>deAes_return</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>543</Best-caseLatency>
                    <Average-caseLatency>543</Average-caseLatency>
                    <Worst-caseLatency>543</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>543</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>5954</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>16318</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="cArray_U" SOURCE="src/aes.cpp:447" URAM="0" VARIABLE="cArray"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="wArray_U" SOURCE="src/aes.cpp:453" URAM="0" VARIABLE="wArray"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="S2_U" SOURCE="" URAM="0" VARIABLE="S2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AES_En_De_128</Name>
            <Loops>
                <VITIS_LOOP_508_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>93</Best-caseLatency>
                    <Average-caseLatency>5358</Average-caseLatency>
                    <Worst-caseLatency>12514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.214 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.501 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>93 ~ 12514</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_508_2>
                        <Name>VITIS_LOOP_508_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>93 ~ 12513</Latency>
                        <AbsoluteTimeLatency>3.720 us ~ 0.501 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>832</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 832</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_extendKey_fu_633</Instance>
                            <Instance>grp_deAes_return_fu_643</Instance>
                        </InstanceList>
                    </VITIS_LOOP_508_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>6684</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>17514</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="temp_key_U" SOURCE="src/aes.cpp:492" URAM="0" VARIABLE="temp_key"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_U" SOURCE="src/aes.cpp:495" URAM="0" VARIABLE="w"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="key_char_U" SOURCE="src/aes.cpp:506" URAM="0" VARIABLE="key_char"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_508_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_688_p2" SOURCE="src/aes.cpp:508" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="key_V_U" SOURCE="" URAM="0" VARIABLE="key_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TOP</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>40.00</TargetClockPeriod>
                    <ClockUncertainty>10.80</ClockUncertainty>
                    <EstimatedClockPeriod>27.335</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13134</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>14054</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.525 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.562 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>7558</min>
                            <max>13958</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>7558 ~ 13958</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>456</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>18</UTIL_DSP>
                    <FF>79068</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>187333</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>68</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SNR_c_U" SOURCE="" URAM="0" VARIABLE="SNR_c"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>AES_EN_out_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>xi_U</Name>
            <ParentInst/>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>xr_U</Name>
            <ParentInst/>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>H_real_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>H_imag_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>H_real_spl0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>H_real_spl1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>H_imag_spl0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>H_imag_spl1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>R_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>Q_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>channel_out_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>noise_out_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>MULQ_out_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>KB_out_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demod_out_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_data" index="0" direction="in" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="in_data" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_data" index="1" direction="out" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="out_data" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="SNR" index="2" direction="in" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="SNR" name="SNR" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_data" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="8" portPrefix="in_data_">
            <portMaps>
                <portMap portMapName="in_data_dout">RD_DATA</portMap>
                <portMap portMapName="in_data_empty_n">EMPTY_N</portMap>
                <portMap portMapName="in_data_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>in_data_dout</port>
                <port>in_data_empty_n</port>
                <port>in_data_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="8" portPrefix="out_data_">
            <portMaps>
                <portMap portMapName="out_data_din">WR_DATA</portMap>
                <portMap portMapName="out_data_full_n">FULL_N</portMap>
                <portMap portMapName="out_data_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>out_data_din</port>
                <port>out_data_full_n</port>
                <port>out_data_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="SNR" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="SNR">DATA</portMap>
            </portMaps>
            <ports>
                <port>SNR</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="SNR"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table isCollapsed="0">
                    <keys size="2">Interface, Data Width</keys>
                    <column name="in_data">8</column>
                    <column name="out_data">8</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="SNR">ap_none, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_data">in, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="out_data">out, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="SNR">in, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_data">in_data, interface</column>
                    <column name="out_data">out_data, interface</column>
                    <column name="SNR">SNR, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="src/aes.cpp:497" status="valid" parentFunction="aes_en_de" variable="bit128in_buffer" isDirective="0" options="variable=bit128in_buffer cyclic factor=16 dim=1"/>
        <Pragma type="unroll" location="src/aes.cpp:500" status="valid" parentFunction="aes_en_de" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/aes.cpp:510" status="valid" parentFunction="aes_en_de" variable="" isDirective="0" options="rewind"/>
        <Pragma type="unroll" location="src/aes.cpp:537" status="valid" parentFunction="aes_en_de" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/KBEST.cpp:25" status="valid" parentFunction="kbest" variable="x_guess" isDirective="0" options="variable=x_guess type=complete dim=0"/>
        <Pragma type="pipeline" location="src/MIMO.cpp:34" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src/MIMO.cpp:52" status="valid" parentFunction="channel_mult" variable="CHANNEL" isDirective="0" options="variable=CHANNEL type=complete dim=0"/>
        <Pragma type="array_partition" location="src/MIMO.cpp:87" status="valid" parentFunction="matrix_mult" variable="DATA_TEMP" isDirective="0" options="variable=DATA_TEMP type=complete dim=0"/>
        <Pragma type="stream" location="src/MIMO.cpp:117" status="valid" parentFunction="top" variable="" isDirective="0" options="variable= xr depth=128"/>
        <Pragma type="stream" location="src/MIMO.cpp:119" status="valid" parentFunction="top" variable="" isDirective="0" options="variable= xi depth=128"/>
        <Pragma type="stream" location="src/MIMO.cpp:123" status="valid" parentFunction="top" variable="" isDirective="0" options="variable= Q depth=4"/>
        <Pragma type="stream" location="src/MIMO.cpp:125" status="valid" parentFunction="top" variable="" isDirective="0" options="variable= R depth=4"/>
        <Pragma type="stream" location="src/MIMO.cpp:148" status="warning" parentFunction="top" variable="" isDirective="0" options="variable= in_data depth=64">
            <Msg msg_id="214-191" msg_severity="WARNING" msg_body="The stream pragma on function argument, in 'call' is unsupported"/>
        </Pragma>
        <Pragma type="stream" location="src/MIMO.cpp:149" status="valid" parentFunction="top" variable="" isDirective="0" options="variable= out_data depth=64"/>
        <Pragma type="dataflow" location="src/MIMO.cpp:150" status="valid" parentFunction="top" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/Modulation.cpp:13" status="valid" parentFunction="modulation" variable="" isDirective="0" options="variable = xr inter false"/>
        <Pragma type="dependence" location="src/Modulation.cpp:14" status="valid" parentFunction="modulation" variable="" isDirective="0" options="variable = xi inter false"/>
        <Pragma type="dependence" location="src/Modulation.cpp:15" status="valid" parentFunction="modulation" variable="" isDirective="0" options="variable = xr intra false"/>
        <Pragma type="dependence" location="src/Modulation.cpp:16" status="valid" parentFunction="modulation" variable="" isDirective="0" options="variable = xi intra false"/>
        <Pragma type="pipeline" location="src/normal_rng.cpp:25" status="valid" parentFunction="normal_rng" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src/QRD.cpp:243" status="valid" parentFunction="qrd" variable="HH" isDirective="0" options="variable=HH type=complete dim=0"/>
        <Pragma type="array_partition" location="src/QRD.cpp:244" status="valid" parentFunction="qrd" variable="H" isDirective="0" options="variable=H type=complete dim=0"/>
        <Pragma type="array_partition" location="src/QRD.cpp:274" status="valid" parentFunction="qrd" variable="R_I" isDirective="0" options="variable=R_I type=complete dim=0"/>
        <Pragma type="array_partition" location="src/QRD.cpp:323" status="valid" parentFunction="qrd" variable="" isDirective="0" options="variable = Y dim=1"/>
        <Pragma type="array_partition" location="src/rng.hpp:55" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = a dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:56" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = b dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:57" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = c dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:58" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = d dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:75" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = para_num dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:76" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = para_den dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:98" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = x_num_add dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:99" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = x_num_mul dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:100" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = x_den_add dim = 1 complete"/>
        <Pragma type="array_partition" location="src/rng.hpp:101" status="valid" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = x_den_mul dim = 1 complete"/>
        <Pragma type="resource" location="src/rng.hpp:106" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = xsq core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:123" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = tmp_x_num_mul_0 core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:134" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = local_x_num_add core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:141" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = local_x_num_mul core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:148" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = local_x_den_add core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:155" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = local_x_den_mul core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:183" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = xnum core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:189" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = xden core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:203" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = temp core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:228" status="warning" parentFunction="cumulativenormal" variable="" isDirective="0" options="variable = result core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:360" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fa2 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:363" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fa4 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:366" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fa6 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:370" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fb2 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:373" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fb4 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:379" status="warning" parentFunction="inversecumulativenormalppnd7" variable="" isDirective="0" options="variable = fb6 core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:448" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = tmp core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:452" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t1 core = DLog_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:454" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t2 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:471" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = z core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:473" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = r core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:489" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t4 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:491" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t5 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:493" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t6 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:495" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t7 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:497" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t8 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:499" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t9 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:501" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t10 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:503" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t11 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:505" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t12 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:507" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f1_1 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:510" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f1 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:516" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t13 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:518" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t14 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:520" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t15 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:522" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t16 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:524" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t17 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:526" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f2 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:529" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t18 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:531" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f2 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:534" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = t19 core = DMul_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:536" status="warning" parentFunction="inversecumulativenormalacklam" variable="" isDirective="0" options="variable = f2 core = DAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/rng.hpp:603" status="valid" parentFunction="seedinitialization" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/rng.hpp:620" status="valid" parentFunction="seedinitialization" variable="" isDirective="0" options="II = 3"/>
        <Pragma type="inline" location="src/rng.hpp:643" status="valid" parentFunction="mt19937" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:657" status="valid" parentFunction="mt19937" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:695" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/rng.hpp:696" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_even_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:697" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_even_1 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:698" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_odd_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:699" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_odd_1 inter false"/>
        <Pragma type="inline" location="src/rng.hpp:762" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/rng.hpp:763" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options="variable = mt_odd_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:764" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options="variable = mt_odd_1 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:765" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options="variable = mt_even_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:766" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options="variable = mt_even_1 inter false"/>
        <Pragma type="inline" location="src/rng.hpp:912" status="valid" parentFunction="seedinitialization" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/rng.hpp:924" status="valid" parentFunction="seedinitialization" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="inline" location="src/rng.hpp:957" status="valid" parentFunction="mt2203" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="src/rng.hpp:958" status="warning" parentFunction="mt2203" variable="" isDirective="0" options="variable = mt core = RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:959" status="warning" parentFunction="mt2203" variable="" isDirective="0" options="variable = mt_1 core = RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/rng.hpp:968" status="valid" parentFunction="mt2203" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="src/rng.hpp:969" status="warning" parentFunction="mt2203" variable="" isDirective="0" options="variable = mt core = RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/rng.hpp:970" status="warning" parentFunction="mt2203" variable="" isDirective="0" options="variable = mt_1 core = RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/rng.hpp:998" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/rng.hpp:999" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:1000" status="valid" parentFunction="next" variable="" isDirective="0" options="variable = mt_1 inter false"/>
        <Pragma type="inline" location="src/rng.hpp:1064" status="valid" parentFunction="mt19937icnrng&lt;mtype&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1073" status="valid" parentFunction="mt19937icnrng&lt;mtype&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1133" status="valid" parentFunction="mt19937icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1137" status="valid" parentFunction="mt19937icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1160" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1176" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1190" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1201" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1220" status="valid" parentFunction="mt19937icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1224" status="valid" parentFunction="mt19937icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1247" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1263" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1277" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1288" status="valid" parentFunction="nexttwo" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1329" status="valid" parentFunction="mt19937boxmullernormalrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1334" status="valid" parentFunction="mt19937boxmullernormalrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1367" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1395" status="valid" parentFunction="mt2203icnrng&lt;mtype&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1404" status="valid" parentFunction="mt2203icnrng&lt;mtype&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1464" status="valid" parentFunction="mt2203icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1468" status="valid" parentFunction="mt2203icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1499" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1514" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1528" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1542" status="valid" parentFunction="mt2203icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1546" status="valid" parentFunction="mt2203icnrng" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1578" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1593" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1607" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/rng.hpp:1664" status="valid" parentFunction="setupltm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="src/rng.hpp:1679" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/rng.hpp:1680" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = buff_0 inter false"/>
        <Pragma type="dependence" location="src/rng.hpp:1681" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = buff_1 inter false"/>
        <Pragma type="array_partition" location="src/rng.hpp:1690" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = tmp_buff dim = 0"/>
        <Pragma type="array_partition" location="src/rng.hpp:1692" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = tmp_mul dim = 0"/>
        <Pragma type="array_partition" location="src/rng.hpp:1694" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = tmp_add dim = 0"/>
        <Pragma type="array_partition" location="src/rng.hpp:1696" status="valid" parentFunction="calc" variable="" isDirective="0" options="variable = tmp_buff_dup dim = 0"/>
        <Pragma type="unroll" location="src/rng.hpp:1699" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/rng.hpp:1724" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/rng.hpp:1735" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/rng.hpp:1744" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/rng.hpp:1756" status="valid" parentFunction="calc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1790" status="valid" parentFunction="multivariatenormalrng&lt;_dt, _variatepairnum, _buffdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/rng.hpp:1791" status="valid" parentFunction="multivariatenormalrng&lt;_dt, _variatepairnum, _buffdepth&gt;" variable="" isDirective="0" options="variable = ltm dim = 1"/>
        <Pragma type="array_partition" location="src/rng.hpp:1792" status="valid" parentFunction="multivariatenormalrng&lt;_dt, _variatepairnum, _buffdepth&gt;" variable="" isDirective="0" options="variable = buff_0 dim = 1"/>
        <Pragma type="array_partition" location="src/rng.hpp:1793" status="valid" parentFunction="multivariatenormalrng&lt;_dt, _variatepairnum, _buffdepth&gt;" variable="" isDirective="0" options="variable = buff_1 dim = 1"/>
        <Pragma type="pipeline" location="src/rng.hpp:1809" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/rng.hpp:1827" status="valid" parentFunction="next" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="src/utils.hpp:72" status="warning" parentFunction="fptwoadd" variable="" isDirective="0" options="variable = r core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/utils.hpp:83" status="warning" parentFunction="fptwosub" variable="" isDirective="0" options="variable = r core = FAddSub_nodsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/utils.hpp:94" status="warning" parentFunction="fptwomul" variable="" isDirective="0" options="variable = r core = FMul_fulldsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/utils.hpp:105" status="warning" parentFunction="fpexp" variable="" isDirective="0" options="variable = r core = FExp_meddsp">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="src/utils.hpp:145" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/utils.hpp:154" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

