// Seed: 3399212190
module module_0 #(
    parameter id_16 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  input wire _id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [id_16 : 1] id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_9 = 32'd84
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire _id_9;
  wire id_10, id_11, id_12, id_13, id_14;
  logic [1 'd0 : id_1] id_15 = id_3;
  parameter id_16 = 1 != 1;
  wire [id_9 : -1] id_17;
  assign id_9 = id_17;
  module_0 modCall_1 (
      id_17,
      id_12,
      id_16,
      id_5,
      id_11,
      id_3,
      id_13,
      id_14,
      id_16,
      id_17,
      id_14,
      id_10,
      id_15,
      id_12,
      id_11,
      id_9,
      id_10,
      id_3
  );
  wire id_18;
  wire id_19;
endmodule
