# 👋 Hi, I'm Majid Ali  

## 🌟 About Me  
Electrical Engineer passionate about **RISC-V, SoC, and ASIC Design** with a focus on **hardware design and verification**.  
Skilled in **Verilog, SystemVerilog (UVM), C/C++, Python, and RISC-V Assembly**.  
Hands-on with **FPGA prototyping** (Vivado, QuestaSim, Verilator, Icarus Verilog) and **UVM-based verification environments**.  
Committed to bridging **research and real-world hardware implementations**.  

---

## 💻 Skills & Expertise  
- **Hardware Design:** RISC-V, Digital Logic, SoC, FPGA  
- **Verification:** SystemVerilog UVM, Testbenches, Functional Verification  
- **Programming:** C/C++, Python, RISC-V Assembly  
- **EDA Tools:** Vivado, QuestaSim, Verilator, GTKWave, SymbiFlow  
- **Others:** Git, Linux, Shell Scripting  

---

## 🛠️ Tools & Technologies  
<p align="center">
  <img src="https://img.shields.io/badge/-Verilog-0A192F?logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/-SystemVerilog-3C873A?logo=systemverilog&logoColor=white" />
  <img src="https://img.shields.io/badge/-C++-00599C?logo=cplusplus&logoColor=white" />
  <img src="https://img.shields.io/badge/-Python-3776AB?logo=python&logoColor=white" />
  <img src="https://img.shields.io/badge/-RISC--V-283593?logo=riscv&logoColor=white" />
  <img src="https://img.shields.io/badge/-Vivado-148F77?logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/-QuestaSim-FF6F00?logo=mentor&logoColor=white" />
</p>  

---

## 🚀 Featured Projects  
🔹 [RISC-V Single Cycle Processor](#) – Designed and verified a single-cycle RISC-V core.  
🔹 [Pipeline Processor Design](#) – Step-by-step pipeline processor series with simulation.  
🔹 [Cache Integration in SweRV EH1](#) – Research work on L1 Data Cache verification.  

---

## 📚 Research & Publications  
- *Integration and Verification of L1 Data Cache in SweRV EH1* – **ICECT 2024**  

---

## 🎥 Content Creation  
I share knowledge on my YouTube channel:  
📺 [Semi Edge](https://www.youtube.com/@SemiEdge) – Focused on RISC-V, digital design, and verification.  

---

## 📈 GitHub Stats  
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=MajidAli-Dev&show_icons=true&theme=tokyonight" height="160" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=MajidAli-Dev&theme=tokyonight" height="160" />
</p>  

---

## 🏆 Achievements & Certifications  
- Certificate of Appreciation – IEEE Marketing Head  
- Udemy: *Verilog HDL Fundamentals for Digital Design and Verification*  
- ICECT 2024 Research Publication  

---

## 🤝 Connect With Me  
<p align="center">
  <a href="https://www.linkedin.com/in/majid-ali-EE"><img src="https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&logoColor=white" /></a>  
  <a href="https://www.youtube.com/@SemiEdge"><img src="https://img.shields.io/badge/YouTube-red?logo=youtube&logoColor=white" /></a>  
  <a href="https://github.com/MajidAli-Dev"><img src="https://img.shields.io/badge/GitHub-black?logo=github&logoColor=white" /></a>  
  <a href="mailto:majidali.ee@example.com"><img src="https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white" /></a>
</p>  

---
✨ *Always open to collaborations on hardware design, verification, and RISC-V projects!*  
