// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_scale_and_twoNormSquared_Scaled (
        m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY,
        m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY,
        m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST,
        m_axi_gmem8_WID,
        m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST,
        m_axi_gmem8_RID,
        m_axi_gmem8_RFIFONUM,
        m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID,
        m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP,
        m_axi_gmem8_BID,
        m_axi_gmem8_BUSER,
        rowScale,
        primalInfeasBound_fifo_dout,
        primalInfeasBound_fifo_empty_n,
        primalInfeasBound_fifo_read,
        pConstrResSq,
        n,
        ap_clk,
        ap_rst,
        rowScale_ap_vld,
        n_ap_vld,
        ap_start,
        primalInfeasBound_fifo_num_data_valid,
        primalInfeasBound_fifo_fifo_cap,
        pConstrResSq_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem8_AWVALID;
input   m_axi_gmem8_AWREADY;
output  [63:0] m_axi_gmem8_AWADDR;
output  [0:0] m_axi_gmem8_AWID;
output  [31:0] m_axi_gmem8_AWLEN;
output  [2:0] m_axi_gmem8_AWSIZE;
output  [1:0] m_axi_gmem8_AWBURST;
output  [1:0] m_axi_gmem8_AWLOCK;
output  [3:0] m_axi_gmem8_AWCACHE;
output  [2:0] m_axi_gmem8_AWPROT;
output  [3:0] m_axi_gmem8_AWQOS;
output  [3:0] m_axi_gmem8_AWREGION;
output  [0:0] m_axi_gmem8_AWUSER;
output   m_axi_gmem8_WVALID;
input   m_axi_gmem8_WREADY;
output  [511:0] m_axi_gmem8_WDATA;
output  [63:0] m_axi_gmem8_WSTRB;
output   m_axi_gmem8_WLAST;
output  [0:0] m_axi_gmem8_WID;
output  [0:0] m_axi_gmem8_WUSER;
output   m_axi_gmem8_ARVALID;
input   m_axi_gmem8_ARREADY;
output  [63:0] m_axi_gmem8_ARADDR;
output  [0:0] m_axi_gmem8_ARID;
output  [31:0] m_axi_gmem8_ARLEN;
output  [2:0] m_axi_gmem8_ARSIZE;
output  [1:0] m_axi_gmem8_ARBURST;
output  [1:0] m_axi_gmem8_ARLOCK;
output  [3:0] m_axi_gmem8_ARCACHE;
output  [2:0] m_axi_gmem8_ARPROT;
output  [3:0] m_axi_gmem8_ARQOS;
output  [3:0] m_axi_gmem8_ARREGION;
output  [0:0] m_axi_gmem8_ARUSER;
input   m_axi_gmem8_RVALID;
output   m_axi_gmem8_RREADY;
input  [511:0] m_axi_gmem8_RDATA;
input   m_axi_gmem8_RLAST;
input  [0:0] m_axi_gmem8_RID;
input  [12:0] m_axi_gmem8_RFIFONUM;
input  [0:0] m_axi_gmem8_RUSER;
input  [1:0] m_axi_gmem8_RRESP;
input   m_axi_gmem8_BVALID;
output   m_axi_gmem8_BREADY;
input  [1:0] m_axi_gmem8_BRESP;
input  [0:0] m_axi_gmem8_BID;
input  [0:0] m_axi_gmem8_BUSER;
input  [63:0] rowScale;
input  [511:0] primalInfeasBound_fifo_dout;
input   primalInfeasBound_fifo_empty_n;
output   primalInfeasBound_fifo_read;
output  [63:0] pConstrResSq;
input  [31:0] n;
input   ap_clk;
input   ap_rst;
input   rowScale_ap_vld;
input   n_ap_vld;
input   ap_start;
input  [2:0] primalInfeasBound_fifo_num_data_valid;
input  [2:0] primalInfeasBound_fifo_fifo_cap;
output   pConstrResSq_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    loadDDR_data_24_U0_ap_start;
wire    loadDDR_data_24_U0_ap_done;
wire    loadDDR_data_24_U0_ap_continue;
wire    loadDDR_data_24_U0_ap_idle;
wire    loadDDR_data_24_U0_ap_ready;
wire    loadDDR_data_24_U0_start_out;
wire    loadDDR_data_24_U0_start_write;
wire    loadDDR_data_24_U0_m_axi_gmem8_AWVALID;
wire   [63:0] loadDDR_data_24_U0_m_axi_gmem8_AWADDR;
wire   [0:0] loadDDR_data_24_U0_m_axi_gmem8_AWID;
wire   [31:0] loadDDR_data_24_U0_m_axi_gmem8_AWLEN;
wire   [2:0] loadDDR_data_24_U0_m_axi_gmem8_AWSIZE;
wire   [1:0] loadDDR_data_24_U0_m_axi_gmem8_AWBURST;
wire   [1:0] loadDDR_data_24_U0_m_axi_gmem8_AWLOCK;
wire   [3:0] loadDDR_data_24_U0_m_axi_gmem8_AWCACHE;
wire   [2:0] loadDDR_data_24_U0_m_axi_gmem8_AWPROT;
wire   [3:0] loadDDR_data_24_U0_m_axi_gmem8_AWQOS;
wire   [3:0] loadDDR_data_24_U0_m_axi_gmem8_AWREGION;
wire   [0:0] loadDDR_data_24_U0_m_axi_gmem8_AWUSER;
wire    loadDDR_data_24_U0_m_axi_gmem8_WVALID;
wire   [511:0] loadDDR_data_24_U0_m_axi_gmem8_WDATA;
wire   [63:0] loadDDR_data_24_U0_m_axi_gmem8_WSTRB;
wire    loadDDR_data_24_U0_m_axi_gmem8_WLAST;
wire   [0:0] loadDDR_data_24_U0_m_axi_gmem8_WID;
wire   [0:0] loadDDR_data_24_U0_m_axi_gmem8_WUSER;
wire    loadDDR_data_24_U0_m_axi_gmem8_ARVALID;
wire   [63:0] loadDDR_data_24_U0_m_axi_gmem8_ARADDR;
wire   [0:0] loadDDR_data_24_U0_m_axi_gmem8_ARID;
wire   [31:0] loadDDR_data_24_U0_m_axi_gmem8_ARLEN;
wire   [2:0] loadDDR_data_24_U0_m_axi_gmem8_ARSIZE;
wire   [1:0] loadDDR_data_24_U0_m_axi_gmem8_ARBURST;
wire   [1:0] loadDDR_data_24_U0_m_axi_gmem8_ARLOCK;
wire   [3:0] loadDDR_data_24_U0_m_axi_gmem8_ARCACHE;
wire   [2:0] loadDDR_data_24_U0_m_axi_gmem8_ARPROT;
wire   [3:0] loadDDR_data_24_U0_m_axi_gmem8_ARQOS;
wire   [3:0] loadDDR_data_24_U0_m_axi_gmem8_ARREGION;
wire   [0:0] loadDDR_data_24_U0_m_axi_gmem8_ARUSER;
wire    loadDDR_data_24_U0_m_axi_gmem8_RREADY;
wire    loadDDR_data_24_U0_m_axi_gmem8_BREADY;
wire   [511:0] loadDDR_data_24_U0_rowScale_fifo_din;
wire    loadDDR_data_24_U0_rowScale_fifo_write;
wire   [31:0] loadDDR_data_24_U0_n_c1_din;
wire    loadDDR_data_24_U0_n_c1_write;
wire    edot_11_U0_ap_start;
wire    edot_11_U0_ap_done;
wire    edot_11_U0_ap_continue;
wire    edot_11_U0_ap_idle;
wire    edot_11_U0_ap_ready;
wire    edot_11_U0_start_out;
wire    edot_11_U0_start_write;
wire    edot_11_U0_primalInfeasBound_fifo_read;
wire    edot_11_U0_rowScale_fifo_read;
wire   [511:0] edot_11_U0_temp_din;
wire    edot_11_U0_temp_write;
wire    edot_11_U0_n_read;
wire   [31:0] edot_11_U0_n_c_din;
wire    edot_11_U0_n_c_write;
wire    twoNormSquared_U0_ap_start;
wire    twoNormSquared_U0_ap_done;
wire    twoNormSquared_U0_ap_continue;
wire    twoNormSquared_U0_ap_idle;
wire    twoNormSquared_U0_ap_ready;
wire    twoNormSquared_U0_temp_read;
wire    twoNormSquared_U0_n_read;
wire   [63:0] twoNormSquared_U0_res;
wire    twoNormSquared_U0_res_ap_vld;
wire    rowScale_fifo_full_n;
wire   [511:0] rowScale_fifo_dout;
wire   [2:0] rowScale_fifo_num_data_valid;
wire   [2:0] rowScale_fifo_fifo_cap;
wire    rowScale_fifo_empty_n;
wire    n_c1_full_n;
wire   [31:0] n_c1_dout;
wire   [2:0] n_c1_num_data_valid;
wire   [2:0] n_c1_fifo_cap;
wire    n_c1_empty_n;
wire    temp_full_n;
wire   [511:0] temp_dout;
wire   [2:0] temp_num_data_valid;
wire   [2:0] temp_fifo_cap;
wire    temp_empty_n;
wire    n_c_full_n;
wire   [31:0] n_c_dout;
wire   [2:0] n_c_num_data_valid;
wire   [2:0] n_c_fifo_cap;
wire    n_c_empty_n;
wire   [0:0] start_for_edot_11_U0_din;
wire    start_for_edot_11_U0_full_n;
wire   [0:0] start_for_edot_11_U0_dout;
wire    start_for_edot_11_U0_empty_n;
wire   [0:0] start_for_twoNormSquared_U0_din;
wire    start_for_twoNormSquared_U0_full_n;
wire   [0:0] start_for_twoNormSquared_U0_dout;
wire    start_for_twoNormSquared_U0_empty_n;

Infeasi_Res_S2_loadDDR_data_24 loadDDR_data_24_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_24_U0_ap_start),
    .start_full_n(start_for_edot_11_U0_full_n),
    .ap_done(loadDDR_data_24_U0_ap_done),
    .ap_continue(loadDDR_data_24_U0_ap_continue),
    .ap_idle(loadDDR_data_24_U0_ap_idle),
    .ap_ready(loadDDR_data_24_U0_ap_ready),
    .start_out(loadDDR_data_24_U0_start_out),
    .start_write(loadDDR_data_24_U0_start_write),
    .m_axi_gmem8_AWVALID(loadDDR_data_24_U0_m_axi_gmem8_AWVALID),
    .m_axi_gmem8_AWREADY(1'b0),
    .m_axi_gmem8_AWADDR(loadDDR_data_24_U0_m_axi_gmem8_AWADDR),
    .m_axi_gmem8_AWID(loadDDR_data_24_U0_m_axi_gmem8_AWID),
    .m_axi_gmem8_AWLEN(loadDDR_data_24_U0_m_axi_gmem8_AWLEN),
    .m_axi_gmem8_AWSIZE(loadDDR_data_24_U0_m_axi_gmem8_AWSIZE),
    .m_axi_gmem8_AWBURST(loadDDR_data_24_U0_m_axi_gmem8_AWBURST),
    .m_axi_gmem8_AWLOCK(loadDDR_data_24_U0_m_axi_gmem8_AWLOCK),
    .m_axi_gmem8_AWCACHE(loadDDR_data_24_U0_m_axi_gmem8_AWCACHE),
    .m_axi_gmem8_AWPROT(loadDDR_data_24_U0_m_axi_gmem8_AWPROT),
    .m_axi_gmem8_AWQOS(loadDDR_data_24_U0_m_axi_gmem8_AWQOS),
    .m_axi_gmem8_AWREGION(loadDDR_data_24_U0_m_axi_gmem8_AWREGION),
    .m_axi_gmem8_AWUSER(loadDDR_data_24_U0_m_axi_gmem8_AWUSER),
    .m_axi_gmem8_WVALID(loadDDR_data_24_U0_m_axi_gmem8_WVALID),
    .m_axi_gmem8_WREADY(1'b0),
    .m_axi_gmem8_WDATA(loadDDR_data_24_U0_m_axi_gmem8_WDATA),
    .m_axi_gmem8_WSTRB(loadDDR_data_24_U0_m_axi_gmem8_WSTRB),
    .m_axi_gmem8_WLAST(loadDDR_data_24_U0_m_axi_gmem8_WLAST),
    .m_axi_gmem8_WID(loadDDR_data_24_U0_m_axi_gmem8_WID),
    .m_axi_gmem8_WUSER(loadDDR_data_24_U0_m_axi_gmem8_WUSER),
    .m_axi_gmem8_ARVALID(loadDDR_data_24_U0_m_axi_gmem8_ARVALID),
    .m_axi_gmem8_ARREADY(m_axi_gmem8_ARREADY),
    .m_axi_gmem8_ARADDR(loadDDR_data_24_U0_m_axi_gmem8_ARADDR),
    .m_axi_gmem8_ARID(loadDDR_data_24_U0_m_axi_gmem8_ARID),
    .m_axi_gmem8_ARLEN(loadDDR_data_24_U0_m_axi_gmem8_ARLEN),
    .m_axi_gmem8_ARSIZE(loadDDR_data_24_U0_m_axi_gmem8_ARSIZE),
    .m_axi_gmem8_ARBURST(loadDDR_data_24_U0_m_axi_gmem8_ARBURST),
    .m_axi_gmem8_ARLOCK(loadDDR_data_24_U0_m_axi_gmem8_ARLOCK),
    .m_axi_gmem8_ARCACHE(loadDDR_data_24_U0_m_axi_gmem8_ARCACHE),
    .m_axi_gmem8_ARPROT(loadDDR_data_24_U0_m_axi_gmem8_ARPROT),
    .m_axi_gmem8_ARQOS(loadDDR_data_24_U0_m_axi_gmem8_ARQOS),
    .m_axi_gmem8_ARREGION(loadDDR_data_24_U0_m_axi_gmem8_ARREGION),
    .m_axi_gmem8_ARUSER(loadDDR_data_24_U0_m_axi_gmem8_ARUSER),
    .m_axi_gmem8_RVALID(m_axi_gmem8_RVALID),
    .m_axi_gmem8_RREADY(loadDDR_data_24_U0_m_axi_gmem8_RREADY),
    .m_axi_gmem8_RDATA(m_axi_gmem8_RDATA),
    .m_axi_gmem8_RLAST(m_axi_gmem8_RLAST),
    .m_axi_gmem8_RID(m_axi_gmem8_RID),
    .m_axi_gmem8_RFIFONUM(m_axi_gmem8_RFIFONUM),
    .m_axi_gmem8_RUSER(m_axi_gmem8_RUSER),
    .m_axi_gmem8_RRESP(m_axi_gmem8_RRESP),
    .m_axi_gmem8_BVALID(1'b0),
    .m_axi_gmem8_BREADY(loadDDR_data_24_U0_m_axi_gmem8_BREADY),
    .m_axi_gmem8_BRESP(2'd0),
    .m_axi_gmem8_BID(1'd0),
    .m_axi_gmem8_BUSER(1'd0),
    .mem(rowScale),
    .rowScale_fifo_din(loadDDR_data_24_U0_rowScale_fifo_din),
    .rowScale_fifo_num_data_valid(rowScale_fifo_num_data_valid),
    .rowScale_fifo_fifo_cap(rowScale_fifo_fifo_cap),
    .rowScale_fifo_full_n(rowScale_fifo_full_n),
    .rowScale_fifo_write(loadDDR_data_24_U0_rowScale_fifo_write),
    .len(n),
    .n_c1_din(loadDDR_data_24_U0_n_c1_din),
    .n_c1_num_data_valid(n_c1_num_data_valid),
    .n_c1_fifo_cap(n_c1_fifo_cap),
    .n_c1_full_n(n_c1_full_n),
    .n_c1_write(loadDDR_data_24_U0_n_c1_write)
);

Infeasi_Res_S2_edot_11 edot_11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(edot_11_U0_ap_start),
    .start_full_n(start_for_twoNormSquared_U0_full_n),
    .ap_done(edot_11_U0_ap_done),
    .ap_continue(edot_11_U0_ap_continue),
    .ap_idle(edot_11_U0_ap_idle),
    .ap_ready(edot_11_U0_ap_ready),
    .start_out(edot_11_U0_start_out),
    .start_write(edot_11_U0_start_write),
    .primalInfeasBound_fifo_dout(primalInfeasBound_fifo_dout),
    .primalInfeasBound_fifo_num_data_valid(primalInfeasBound_fifo_num_data_valid),
    .primalInfeasBound_fifo_fifo_cap(primalInfeasBound_fifo_fifo_cap),
    .primalInfeasBound_fifo_empty_n(primalInfeasBound_fifo_empty_n),
    .primalInfeasBound_fifo_read(edot_11_U0_primalInfeasBound_fifo_read),
    .rowScale_fifo_dout(rowScale_fifo_dout),
    .rowScale_fifo_num_data_valid(rowScale_fifo_num_data_valid),
    .rowScale_fifo_fifo_cap(rowScale_fifo_fifo_cap),
    .rowScale_fifo_empty_n(rowScale_fifo_empty_n),
    .rowScale_fifo_read(edot_11_U0_rowScale_fifo_read),
    .temp_din(edot_11_U0_temp_din),
    .temp_num_data_valid(temp_num_data_valid),
    .temp_fifo_cap(temp_fifo_cap),
    .temp_full_n(temp_full_n),
    .temp_write(edot_11_U0_temp_write),
    .n_dout(n_c1_dout),
    .n_num_data_valid(n_c1_num_data_valid),
    .n_fifo_cap(n_c1_fifo_cap),
    .n_empty_n(n_c1_empty_n),
    .n_read(edot_11_U0_n_read),
    .n_c_din(edot_11_U0_n_c_din),
    .n_c_num_data_valid(n_c_num_data_valid),
    .n_c_fifo_cap(n_c_fifo_cap),
    .n_c_full_n(n_c_full_n),
    .n_c_write(edot_11_U0_n_c_write)
);

Infeasi_Res_S2_twoNormSquared twoNormSquared_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(twoNormSquared_U0_ap_start),
    .ap_done(twoNormSquared_U0_ap_done),
    .ap_continue(twoNormSquared_U0_ap_continue),
    .ap_idle(twoNormSquared_U0_ap_idle),
    .ap_ready(twoNormSquared_U0_ap_ready),
    .temp_dout(temp_dout),
    .temp_num_data_valid(temp_num_data_valid),
    .temp_fifo_cap(temp_fifo_cap),
    .temp_empty_n(temp_empty_n),
    .temp_read(twoNormSquared_U0_temp_read),
    .n_dout(n_c_dout),
    .n_num_data_valid(n_c_num_data_valid),
    .n_fifo_cap(n_c_fifo_cap),
    .n_empty_n(n_c_empty_n),
    .n_read(twoNormSquared_U0_n_read),
    .res(twoNormSquared_U0_res),
    .res_ap_vld(twoNormSquared_U0_res_ap_vld)
);

Infeasi_Res_S2_fifo_w512_d3_S_x0 rowScale_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_24_U0_rowScale_fifo_din),
    .if_full_n(rowScale_fifo_full_n),
    .if_write(loadDDR_data_24_U0_rowScale_fifo_write),
    .if_dout(rowScale_fifo_dout),
    .if_num_data_valid(rowScale_fifo_num_data_valid),
    .if_fifo_cap(rowScale_fifo_fifo_cap),
    .if_empty_n(rowScale_fifo_empty_n),
    .if_read(edot_11_U0_rowScale_fifo_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x0 n_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_24_U0_n_c1_din),
    .if_full_n(n_c1_full_n),
    .if_write(loadDDR_data_24_U0_n_c1_write),
    .if_dout(n_c1_dout),
    .if_num_data_valid(n_c1_num_data_valid),
    .if_fifo_cap(n_c1_fifo_cap),
    .if_empty_n(n_c1_empty_n),
    .if_read(edot_11_U0_n_read)
);

Infeasi_Res_S2_fifo_w512_d3_S_x0 temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(edot_11_U0_temp_din),
    .if_full_n(temp_full_n),
    .if_write(edot_11_U0_temp_write),
    .if_dout(temp_dout),
    .if_num_data_valid(temp_num_data_valid),
    .if_fifo_cap(temp_fifo_cap),
    .if_empty_n(temp_empty_n),
    .if_read(twoNormSquared_U0_temp_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x0 n_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(edot_11_U0_n_c_din),
    .if_full_n(n_c_full_n),
    .if_write(edot_11_U0_n_c_write),
    .if_dout(n_c_dout),
    .if_num_data_valid(n_c_num_data_valid),
    .if_fifo_cap(n_c_fifo_cap),
    .if_empty_n(n_c_empty_n),
    .if_read(twoNormSquared_U0_n_read)
);

Infeasi_Res_S2_start_for_edot_11_U0 start_for_edot_11_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_edot_11_U0_din),
    .if_full_n(start_for_edot_11_U0_full_n),
    .if_write(loadDDR_data_24_U0_start_write),
    .if_dout(start_for_edot_11_U0_dout),
    .if_empty_n(start_for_edot_11_U0_empty_n),
    .if_read(edot_11_U0_ap_ready)
);

Infeasi_Res_S2_start_for_twoNormSquared_U0 start_for_twoNormSquared_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_twoNormSquared_U0_din),
    .if_full_n(start_for_twoNormSquared_U0_full_n),
    .if_write(edot_11_U0_start_write),
    .if_dout(start_for_twoNormSquared_U0_dout),
    .if_empty_n(start_for_twoNormSquared_U0_empty_n),
    .if_read(twoNormSquared_U0_ap_ready)
);

assign ap_done = twoNormSquared_U0_ap_done;

assign ap_idle = (twoNormSquared_U0_ap_idle & loadDDR_data_24_U0_ap_idle & edot_11_U0_ap_idle);

assign ap_ready = loadDDR_data_24_U0_ap_ready;

assign edot_11_U0_ap_continue = 1'b1;

assign edot_11_U0_ap_start = start_for_edot_11_U0_empty_n;

assign loadDDR_data_24_U0_ap_continue = 1'b1;

assign loadDDR_data_24_U0_ap_start = ap_start;

assign m_axi_gmem8_ARADDR = loadDDR_data_24_U0_m_axi_gmem8_ARADDR;

assign m_axi_gmem8_ARBURST = loadDDR_data_24_U0_m_axi_gmem8_ARBURST;

assign m_axi_gmem8_ARCACHE = loadDDR_data_24_U0_m_axi_gmem8_ARCACHE;

assign m_axi_gmem8_ARID = loadDDR_data_24_U0_m_axi_gmem8_ARID;

assign m_axi_gmem8_ARLEN = loadDDR_data_24_U0_m_axi_gmem8_ARLEN;

assign m_axi_gmem8_ARLOCK = loadDDR_data_24_U0_m_axi_gmem8_ARLOCK;

assign m_axi_gmem8_ARPROT = loadDDR_data_24_U0_m_axi_gmem8_ARPROT;

assign m_axi_gmem8_ARQOS = loadDDR_data_24_U0_m_axi_gmem8_ARQOS;

assign m_axi_gmem8_ARREGION = loadDDR_data_24_U0_m_axi_gmem8_ARREGION;

assign m_axi_gmem8_ARSIZE = loadDDR_data_24_U0_m_axi_gmem8_ARSIZE;

assign m_axi_gmem8_ARUSER = loadDDR_data_24_U0_m_axi_gmem8_ARUSER;

assign m_axi_gmem8_ARVALID = loadDDR_data_24_U0_m_axi_gmem8_ARVALID;

assign m_axi_gmem8_AWADDR = 64'd0;

assign m_axi_gmem8_AWBURST = 2'd0;

assign m_axi_gmem8_AWCACHE = 4'd0;

assign m_axi_gmem8_AWID = 1'd0;

assign m_axi_gmem8_AWLEN = 32'd0;

assign m_axi_gmem8_AWLOCK = 2'd0;

assign m_axi_gmem8_AWPROT = 3'd0;

assign m_axi_gmem8_AWQOS = 4'd0;

assign m_axi_gmem8_AWREGION = 4'd0;

assign m_axi_gmem8_AWSIZE = 3'd0;

assign m_axi_gmem8_AWUSER = 1'd0;

assign m_axi_gmem8_AWVALID = 1'b0;

assign m_axi_gmem8_BREADY = 1'b0;

assign m_axi_gmem8_RREADY = loadDDR_data_24_U0_m_axi_gmem8_RREADY;

assign m_axi_gmem8_WDATA = 512'd0;

assign m_axi_gmem8_WID = 1'd0;

assign m_axi_gmem8_WLAST = 1'b0;

assign m_axi_gmem8_WSTRB = 64'd0;

assign m_axi_gmem8_WUSER = 1'd0;

assign m_axi_gmem8_WVALID = 1'b0;

assign pConstrResSq = twoNormSquared_U0_res;

assign pConstrResSq_ap_vld = twoNormSquared_U0_res_ap_vld;

assign primalInfeasBound_fifo_read = edot_11_U0_primalInfeasBound_fifo_read;

assign start_for_edot_11_U0_din = 1'b1;

assign start_for_twoNormSquared_U0_din = 1'b1;

assign twoNormSquared_U0_ap_continue = ap_continue;

assign twoNormSquared_U0_ap_start = start_for_twoNormSquared_U0_empty_n;

endmodule //Infeasi_Res_S2_scale_and_twoNormSquared_Scaled
