        lw      0       1       base
        lw      1       2       -1      load from mem[reg1 - 1]
        halt
base    .fill   addr
addr    .fill   99
