Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4784f49b04a74197ae213227ad963dee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot unitTestCpu_behav xil_defaultlib.unitTestCpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/cpu.v" Line 2. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/control_unit.v" Line 2. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/state_machine.v" Line 2. Module state_machine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/decode_unit.v" Line 2. Module decode_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/signal_generation_unit.v" Line 2. Module signal_generation_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/reg_file_interface_unit.v" Line 2. Module reg_file_interface_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/bus_interface_unit.v" Line 2. Module bus_interface_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/alu.v" Line 2. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/rom.v" Line 1. Module rom(ADDR_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/register_file.v" Line 5. Module dual_port_sram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andreea/Desktop/lab04_skel/sram.v" Line 2. Module sram(ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.decode_unit
Compiling module xil_defaultlib.signal_generation_unit
Compiling module xil_defaultlib.reg_file_interface_unit
Compiling module xil_defaultlib.bus_interface_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=10)
Compiling module xil_defaultlib.dual_port_sram
Compiling module xil_defaultlib.sram(ADDR_WIDTH=7)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.unitTest
Compiling module xil_defaultlib.unitTestCpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot unitTestCpu_behav
