// Seed: 580051107
module module_0 ();
  wire id_1;
  module_3 modCall_1 ();
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  tri1 id_2;
  assign id_1 = id_2;
  wire id_3;
endmodule
module module_2 (
    input  tri   id_0,
    input  uwire id_1,
    output wand  id_2
);
  wire id_4;
  always @(1) $display(id_0, id_1, 1);
  module_0 modCall_1 ();
  assign id_4 = id_4 ==? 1;
endmodule
module module_3;
  id_1 :
  assert property (@(posedge 1'h0) 1)
  else $display;
  wire id_2;
  wire id_3;
  tri1 id_4;
  assign id_3 = 1 | id_4;
endmodule
