
*** Running vivado
    with args -log calc_lab10.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source calc_lab10.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source calc_lab10.tcl -notrace
Command: link_design -top calc_lab10 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/School/Desktop/led.xdc]
Finished Parsing XDC File [C:/Users/School/Desktop/led.xdc]
Parsing XDC File [C:/Users/School/Desktop/sseg.xdc]
Finished Parsing XDC File [C:/Users/School/Desktop/sseg.xdc]
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/btnC.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/btnC.xdc]
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/btnD.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/btnD.xdc]
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/btnU.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/btnU.xdc]
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/clock.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 569.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 573.547 ; gain = 321.480
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 581.891 ; gain = 8.344

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14edeedc2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1124.320 ; gain = 542.430

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d0f11100

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d0f11100

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12395509e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12395509e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 23b86018e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23b86018e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1219.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23b86018e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1219.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23b86018e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1219.129 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23b86018e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.129 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.129 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23b86018e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1219.129 ; gain = 645.582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1219.129 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.runs/impl_1/calc_lab10_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file calc_lab10_drc_opted.rpt -pb calc_lab10_drc_opted.pb -rpx calc_lab10_drc_opted.rpx
Command: report_drc -file calc_lab10_drc_opted.rpt -pb calc_lab10_drc_opted.pb -rpx calc_lab10_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab10_7seg/Lab10_7seg.runs/impl_1/calc_lab10_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.129 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.129 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18b60af53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1219.129 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.129 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (14) is greater than number of available sites (12).
The following are banks with available pins: 
 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 2  has only 12 sites available on device, but needs 14 sites.
	Term: sw[0]
	Term: sw[1]
	Term: sw[2]
	Term: sw[3]
	Term: sw[4]
	Term: sw[5]
	Term: sw[6]
	Term: sw[7]
	Term: sw[8]
	Term: sw[9]
	Term: sw[10]
	Term: sw[11]
	Term: sw[14]
	Term: sw[15]


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (14) is greater than number of available sites (12).
The following are banks with available pins: 
 IO Group: 1 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 2  has only 12 sites available on device, but needs 14 sites.
	Term: sw[0]
	Term: sw[1]
	Term: sw[2]
	Term: sw[3]
	Term: sw[4]
	Term: sw[5]
	Term: sw[6]
	Term: sw[7]
	Term: sw[8]
	Term: sw[9]
	Term: sw[10]
	Term: sw[11]
	Term: sw[14]
	Term: sw[15]


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 14 |    50 |    12 | LVCMOS33(12)                                                           |                                          |        |  +3.30 |    YES |     |
| 16 |    12 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    24 |    16 | LVCMOS33(16)                                                           |                                          |        |  +3.30 |    YES |     |
| 35 |    20 |     4 | LVCMOS33(4)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   106 |    32 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 14     | btnC                 | LVCMOS33        | IOB_X0Y13            | U18                  |                      |
|        | btnD                 | LVCMOS33        | IOB_X0Y14            | U17                  |                      |
|        | btnU                 | LVCMOS33        | IOB_X0Y15            | T18                  |                      |
|        | led[0]               | LVCMOS33        | IOB_X0Y3             | U16                  |                      |
|        | led[1]               | LVCMOS33        | IOB_X0Y43            | E19                  |                      |
|        | led[2]               | LVCMOS33        | IOB_X0Y20            | U19                  |                      |
|        | led[3]               | LVCMOS33        | IOB_X0Y19            | V19                  |                      |
|        | led[4]               | LVCMOS33        | IOB_X0Y18            | W18                  |                      |
|        | led[5]               | LVCMOS33        | IOB_X0Y4             | U15                  |                      |
|        | led[6]               | LVCMOS33        | IOB_X0Y0             | U14                  |                      |
|        | led[7]               | LVCMOS33        | IOB_X0Y1             | V14                  |                      |
|        | led[8]               | LVCMOS33        | IOB_X0Y2             | V13                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | an[0]                | LVCMOS33        | IOB_X1Y31            | U2                   |                      |
|        | an[1]                | LVCMOS33        | IOB_X1Y28            | U4                   |                      |
|        | an[2]                | LVCMOS33        | IOB_X1Y27            | V4                   |                      |
|        | an[3]                | LVCMOS33        | IOB_X1Y25            | W4                   |                      |
|        | clk                  | LVCMOS33        | IOB_X1Y26            | W5                   |                      |
|        | dp                   | LVCMOS33        | IOB_X1Y11            | V7                   | *                    |
|        | led[10]              | LVCMOS33        | IOB_X1Y37            | W3                   | *                    |
|        | led[11]              | LVCMOS33        | IOB_X1Y32            | U3                   |                      |
|        | led[9]               | LVCMOS33        | IOB_X1Y38            | V3                   |                      |
|        | seg[0]               | LVCMOS33        | IOB_X1Y24            | W7                   |                      |
|        | seg[1]               | LVCMOS33        | IOB_X1Y23            | W6                   |                      |
|        | seg[2]               | LVCMOS33        | IOB_X1Y22            | U8                   |                      |
|        | seg[3]               | LVCMOS33        | IOB_X1Y21            | V8                   |                      |
|        | seg[4]               | LVCMOS33        | IOB_X1Y18            | U5                   |                      |
|        | seg[5]               | LVCMOS33        | IOB_X1Y17            | V5                   |                      |
|        | seg[6]               | LVCMOS33        | IOB_X1Y12            | U7                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | led[12]              | LVCMOS33        | IOB_X1Y75            | P3                   |                      |
|        | led[13]              | LVCMOS33        | IOB_X1Y76            | N3                   |                      |
|        | led[14]              | LVCMOS33        | IOB_X1Y61            | P1                   | *                    |
|        | led[15]              | LVCMOS33        | IOB_X1Y87            | L1                   | *                    |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

WARNING: [Place 30-568] A LUT 'disp_unit/timer/Q_reg[1]_i_2' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	disp_unit/counter2/Q_reg_reg[0] {FDCE}
	disp_unit/counter2/Q_reg_reg[1] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd14865c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1219.129 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: dd14865c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1219.129 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: dd14865c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1219.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Apr  9 11:39:31 2020...
