#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 17 18:28:25 2022
# Process ID: 55520
# Current directory: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57976 D:\Study\LOONGSON\cpu_project\cpu_design_proj\cpu_design\CPU_CDE\mycpu_verify\run_vivado\mycpu_prj1\mycpu_prj1.xpr
# Log file: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_bus}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/to_ms_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_bus}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_bus}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/es_to_ms_bus_r}} 
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_to_ms_bus}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/debug_wb_pc}} {{/tb_top/debug_wb_rf_wnum}} {{/tb_top/debug_wb_rf_wdata}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/rf_wdata}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_inst_mfc0}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_final_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_final_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_res_from_mem}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_alu_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/mf_mt}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_inst_mtc0}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_alu_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_alu_src1}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_alu_src2}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/inst_addu}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_src1_is_sa}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_src1_is_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_rs_value}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rs_value}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rs_wait}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rf_rdata1}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/src1_no_rs}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/no_rs_rt}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rs}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/EXE_dest}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/MEM_dest}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/WB_dest}} 
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_inst_mfc0}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_final_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_res_from_mem}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/mem_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_mem_control}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/data_sram_rdata}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/inst_lw}} {{/tb_top/soc_lite/cpu/id_stage/inst_lb}} {{/tb_top/soc_lite/cpu/id_stage/inst_lbu}} {{/tb_top/soc_lite/cpu/id_stage/inst_lh}} {{/tb_top/soc_lite/cpu/id_stage/inst_lhu}} {{/tb_top/soc_lite/cpu/id_stage/inst_lwl}} {{/tb_top/soc_lite/cpu/id_stage/inst_lwr}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/mem_word}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/es_to_ms_data}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/es_to_ms_data}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/es_to_ms_data_ok}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_data_buff_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/data_sram_data_ok}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_req}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_wr}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_wstrb}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_addr}} {{/tb_top/soc_lite/cpu/exe_stage/data_sram_addr_ok}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_rdata}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_wr}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_wdata}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/inst_is_lwl}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/inst_is_swl}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_alu_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_data_ok}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_wstrb}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_addr_ok}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/ms_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_addr_ok_r}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ready_go}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/mult_div}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_valid}} 
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/ds_to_es_bus_r}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/inst_addiu}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/br_taken}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/br_target}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_ready_go}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/es_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_to_es_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/fs_to_ds_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/inst_add}} {{/tb_top/soc_lite/cpu/id_stage/inst_addu}} {{/tb_top/soc_lite/cpu/id_stage/inst_sub}} {{/tb_top/soc_lite/cpu/id_stage/inst_subu}} {{/tb_top/soc_lite/cpu/id_stage/inst_slt}} {{/tb_top/soc_lite/cpu/id_stage/inst_slti}} {{/tb_top/soc_lite/cpu/id_stage/inst_sltu}} {{/tb_top/soc_lite/cpu/id_stage/inst_sltiu}} {{/tb_top/soc_lite/cpu/id_stage/inst_and}} {{/tb_top/soc_lite/cpu/id_stage/inst_andi}} {{/tb_top/soc_lite/cpu/id_stage/inst_or}} {{/tb_top/soc_lite/cpu/id_stage/inst_ori}} {{/tb_top/soc_lite/cpu/id_stage/inst_xor}} {{/tb_top/soc_lite/cpu/id_stage/inst_xori}} {{/tb_top/soc_lite/cpu/id_stage/inst_nor}} {{/tb_top/soc_lite/cpu/id_stage/inst_sll}} {{/tb_top/soc_lite/cpu/id_stage/inst_sllv}} {{/tb_top/soc_lite/cpu/id_stage/inst_srl}} {{/tb_top/soc_lite/cpu/id_stage/inst_srlv}} {{/tb_top/soc_lite/cpu/id_stage/inst_sra}} {{/tb_top/soc_lite/cpu/id_stage/inst_srav}} {{/tb_top/soc_lite/cpu/id_stage/inst_addi}} {{/tb_top/soc_lite/cpu/id_stage/inst_addiu}} {{/tb_top/soc_lite/cpu/id_stage/inst_lui}} {{/tb_top/soc_lite/cpu/id_stage/inst_lw}} {{/tb_top/soc_lite/cpu/id_stage/inst_sw}} {{/tb_top/soc_lite/cpu/id_stage/inst_beq}} {{/tb_top/soc_lite/cpu/id_stage/inst_bne}} {{/tb_top/soc_lite/cpu/id_stage/inst_jal}} {{/tb_top/soc_lite/cpu/id_stage/inst_jr}} {{/tb_top/soc_lite/cpu/id_stage/inst_mult}} {{/tb_top/soc_lite/cpu/id_stage/inst_multu}} {{/tb_top/soc_lite/cpu/id_stage/inst_div}} {{/tb_top/soc_lite/cpu/id_stage/inst_divu}} {{/tb_top/soc_lite/cpu/id_stage/inst_mfhi}} {{/tb_top/soc_lite/cpu/id_stage/inst_mflo}} {{/tb_top/soc_lite/cpu/id_stage/inst_mthi}} {{/tb_top/soc_lite/cpu/id_stage/inst_mtlo}} {{/tb_top/soc_lite/cpu/id_stage/inst_bgez}} {{/tb_top/soc_lite/cpu/id_stage/inst_bgtz}} {{/tb_top/soc_lite/cpu/id_stage/inst_blez}} {{/tb_top/soc_lite/cpu/id_stage/inst_bltz}} {{/tb_top/soc_lite/cpu/id_stage/inst_bgezal}} {{/tb_top/soc_lite/cpu/id_stage/inst_bltzal}} {{/tb_top/soc_lite/cpu/id_stage/inst_j}} {{/tb_top/soc_lite/cpu/id_stage/inst_jalr}} {{/tb_top/soc_lite/cpu/id_stage/inst_lb}} {{/tb_top/soc_lite/cpu/id_stage/inst_lbu}} {{/tb_top/soc_lite/cpu/id_stage/inst_lh}} {{/tb_top/soc_lite/cpu/id_stage/inst_lhu}} {{/tb_top/soc_lite/cpu/id_stage/inst_lwl}} {{/tb_top/soc_lite/cpu/id_stage/inst_lwr}} {{/tb_top/soc_lite/cpu/id_stage/inst_sb}} {{/tb_top/soc_lite/cpu/id_stage/inst_sh}} {{/tb_top/soc_lite/cpu/id_stage/inst_swl}} {{/tb_top/soc_lite/cpu/id_stage/inst_swr}} {{/tb_top/soc_lite/cpu/id_stage/inst_mfc0}} {{/tb_top/soc_lite/cpu/id_stage/inst_mtc0}} {{/tb_top/soc_lite/cpu/id_stage/inst_syscall}} {{/tb_top/soc_lite/cpu/id_stage/inst_eret}} {{/tb_top/soc_lite/cpu/id_stage/inst_break}} {{/tb_top/soc_lite/cpu/id_stage/overflow_inst}} {{/tb_top/soc_lite/cpu/id_stage/inst_no_dest}} {{/tb_top/soc_lite/cpu/id_stage/other_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/fs_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/fs_to_ds_bus}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rs_wait}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rt_wait}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/fs_to_ds_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/fs_to_ds_bus}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/fs_to_ds_bus_r}} 
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/pfs_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_ready_go}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_to_es_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ws_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/es_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ready_go}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/ws_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_mem_we}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_addr_ok}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/data_sram_req}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_addr_ok_r}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/no_store}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_wait_mem}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/inst_syscall}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/pfs_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_to_ds_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/ds_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/es_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_to_es_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/ms_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_to_ms_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ws_allowin}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_to_ws_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_valid}} 
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_res_from_mem}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_alu_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_alu_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/mf_mt}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/lo}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/hi}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/ws_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/mult_div}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ready_go}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/mult_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_valid}} 
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/mem_stage/ms_dest}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_dest}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/dest}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/dst_is_r31}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/dst_is_rt}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rd}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/inst_add}} {{/tb_top/soc_lite/cpu/id_stage/inst_addu}} {{/tb_top/soc_lite/cpu/id_stage/inst_sub}} {{/tb_top/soc_lite/cpu/id_stage/inst_subu}} {{/tb_top/soc_lite/cpu/id_stage/inst_slt}} {{/tb_top/soc_lite/cpu/id_stage/inst_slti}} {{/tb_top/soc_lite/cpu/id_stage/inst_sltu}} {{/tb_top/soc_lite/cpu/id_stage/inst_sltiu}} {{/tb_top/soc_lite/cpu/id_stage/inst_and}} {{/tb_top/soc_lite/cpu/id_stage/inst_andi}} {{/tb_top/soc_lite/cpu/id_stage/inst_or}} {{/tb_top/soc_lite/cpu/id_stage/inst_ori}} {{/tb_top/soc_lite/cpu/id_stage/inst_xor}} {{/tb_top/soc_lite/cpu/id_stage/inst_xori}} {{/tb_top/soc_lite/cpu/id_stage/inst_nor}} {{/tb_top/soc_lite/cpu/id_stage/inst_sll}} {{/tb_top/soc_lite/cpu/id_stage/inst_sllv}} {{/tb_top/soc_lite/cpu/id_stage/inst_srl}} {{/tb_top/soc_lite/cpu/id_stage/inst_srlv}} {{/tb_top/soc_lite/cpu/id_stage/inst_sra}} {{/tb_top/soc_lite/cpu/id_stage/inst_srav}} {{/tb_top/soc_lite/cpu/id_stage/inst_addi}} {{/tb_top/soc_lite/cpu/id_stage/inst_addiu}} {{/tb_top/soc_lite/cpu/id_stage/inst_lui}} {{/tb_top/soc_lite/cpu/id_stage/inst_lw}} {{/tb_top/soc_lite/cpu/id_stage/inst_sw}} {{/tb_top/soc_lite/cpu/id_stage/inst_beq}} {{/tb_top/soc_lite/cpu/id_stage/inst_bne}} {{/tb_top/soc_lite/cpu/id_stage/inst_jal}} {{/tb_top/soc_lite/cpu/id_stage/inst_jr}} {{/tb_top/soc_lite/cpu/id_stage/inst_mult}} {{/tb_top/soc_lite/cpu/id_stage/inst_multu}} {{/tb_top/soc_lite/cpu/id_stage/inst_div}} {{/tb_top/soc_lite/cpu/id_stage/inst_divu}} {{/tb_top/soc_lite/cpu/id_stage/inst_mfhi}} {{/tb_top/soc_lite/cpu/id_stage/inst_mflo}} {{/tb_top/soc_lite/cpu/id_stage/inst_mthi}} {{/tb_top/soc_lite/cpu/id_stage/inst_mtlo}} {{/tb_top/soc_lite/cpu/id_stage/inst_bgez}} {{/tb_top/soc_lite/cpu/id_stage/inst_bgtz}} {{/tb_top/soc_lite/cpu/id_stage/inst_blez}} {{/tb_top/soc_lite/cpu/id_stage/inst_bltz}} {{/tb_top/soc_lite/cpu/id_stage/inst_bgezal}} {{/tb_top/soc_lite/cpu/id_stage/inst_bltzal}} {{/tb_top/soc_lite/cpu/id_stage/inst_j}} {{/tb_top/soc_lite/cpu/id_stage/inst_jalr}} {{/tb_top/soc_lite/cpu/id_stage/inst_lb}} {{/tb_top/soc_lite/cpu/id_stage/inst_lbu}} {{/tb_top/soc_lite/cpu/id_stage/inst_lh}} {{/tb_top/soc_lite/cpu/id_stage/inst_lhu}} {{/tb_top/soc_lite/cpu/id_stage/inst_lwl}} {{/tb_top/soc_lite/cpu/id_stage/inst_lwr}} {{/tb_top/soc_lite/cpu/id_stage/inst_sb}} {{/tb_top/soc_lite/cpu/id_stage/inst_sh}} {{/tb_top/soc_lite/cpu/id_stage/inst_swl}} {{/tb_top/soc_lite/cpu/id_stage/inst_swr}} {{/tb_top/soc_lite/cpu/id_stage/inst_mfc0}} {{/tb_top/soc_lite/cpu/id_stage/inst_mtc0}} {{/tb_top/soc_lite/cpu/id_stage/inst_syscall}} {{/tb_top/soc_lite/cpu/id_stage/inst_eret}} {{/tb_top/soc_lite/cpu/id_stage/inst_break}} {{/tb_top/soc_lite/cpu/id_stage/overflow_inst}} {{/tb_top/soc_lite/cpu/id_stage/inst_no_dest}} {{/tb_top/soc_lite/cpu/id_stage/other_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/inst_lhu}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/load_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/debug_wb_err}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/pfs_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/pfs_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/pfs_inst_ok}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/fs_inst_unable}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/br_taken}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/br_target}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/seq_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/inst_is_lhu}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_alu_result}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_ready_go}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/exe_stage/es_mem_re}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/wb_stage/ws_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/pfs_to_fs_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/pre_if_stage/pfs_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_pc}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_inst}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rf_raddr1}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rf_rdata1}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rf_raddr2}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rf_rdata2}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/ds_valid}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/br_taken}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/inst_bne}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rf_we}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rf_waddr}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/br_stall}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rs_wait}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rt_wait}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/WB_dest}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/MEM_dest}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/EXE_dest}} 
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_ex}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/fs_to_ds_ex}} 
relaunch_sim
run all
save_wave_config {D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
save_wave_config {D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
relaunch_sim
run all
close_sim
