	component top_level is
		port (
			clk_clk                       : in    std_logic                     := 'X';             -- clk
			gpio_export                   : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			memory_addr                   : out   std_logic_vector(12 downto 0);                    -- addr
			memory_ba                     : out   std_logic_vector(1 downto 0);                     -- ba
			memory_cas_n                  : out   std_logic;                                        -- cas_n
			memory_cke                    : out   std_logic;                                        -- cke
			memory_cs_n                   : out   std_logic;                                        -- cs_n
			memory_dq                     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			memory_dqm                    : out   std_logic_vector(1 downto 0);                     -- dqm
			memory_ras_n                  : out   std_logic;                                        -- ras_n
			memory_we_n                   : out   std_logic;                                        -- we_n
			sdram_clk_clk                 : out   std_logic;                                        -- clk
			sine_wave_output_readdata     : out   std_logic_vector(6 downto 0);                     -- readdata
			sw_external_connection_export : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			vga_conduit_CLK               : out   std_logic;                                        -- CLK
			vga_conduit_HS                : out   std_logic;                                        -- HS
			vga_conduit_VS                : out   std_logic;                                        -- VS
			vga_conduit_BLANK             : out   std_logic;                                        -- BLANK
			vga_conduit_SYNC              : out   std_logic;                                        -- SYNC
			vga_conduit_R                 : out   std_logic_vector(3 downto 0);                     -- R
			vga_conduit_G                 : out   std_logic_vector(3 downto 0);                     -- G
			vga_conduit_B                 : out   std_logic_vector(3 downto 0)                      -- B
		);
	end component top_level;

