

================================================================
== Vivado HLS Report for 'get_random'
================================================================
* Date:           Wed Apr 26 21:02:35 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.808|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.80>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%lfsr32_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lfsr32_read)"   --->   Operation 2 'read' 'lfsr32_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%lfsr31_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lfsr31_read)"   --->   Operation 3 'read' 'lfsr31_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%feedback = trunc i32 %lfsr32_read_1 to i1" [S1/grouperPE.hpp:40->S1/grouperPE.hpp:80]   --->   Operation 4 'trunc' 'feedback' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node lfsr32_val)   --->   "%tmp_i_cast = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lfsr32_read_1, i32 1, i32 31)" [S1/grouperPE.hpp:43->S1/grouperPE.hpp:80]   --->   Operation 5 'partselect' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node lfsr32_val)   --->   "%tmp_2_i_cast_cast_ca = select i1 %feedback, i31 166, i31 0" [S1/grouperPE.hpp:43->S1/grouperPE.hpp:80]   --->   Operation 6 'select' 'tmp_2_i_cast_cast_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast)   --->   "%tmp_s = call i12 @_ssdm_op_PartSelect.i12.i32.i32.i32(i32 %lfsr32_read_1, i32 1, i32 12)"   --->   Operation 7 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast)   --->   "%p_cast2_cast = select i1 %feedback, i12 166, i12 0" [S1/grouperPE.hpp:40->S1/grouperPE.hpp:80]   --->   Operation 8 'select' 'p_cast2_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.80ns) (out node of the LUT)   --->   "%lfsr32_val = xor i31 %tmp_2_i_cast_cast_ca, %tmp_i_cast" [S1/grouperPE.hpp:43->S1/grouperPE.hpp:80]   --->   Operation 9 'xor' 'lfsr32_val' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lfsr_write_assign_i_s = zext i31 %lfsr32_val to i32" [S1/grouperPE.hpp:43->S1/grouperPE.hpp:80]   --->   Operation 10 'zext' 'lfsr_write_assign_i_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%feedback_1 = trunc i32 %lfsr31_read_1 to i1" [S1/grouperPE.hpp:40->S1/grouperPE.hpp:81]   --->   Operation 11 'trunc' 'feedback_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node lfsr31_val)   --->   "%tmp_i2_cast = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lfsr31_read_1, i32 1, i32 31)" [S1/grouperPE.hpp:43->S1/grouperPE.hpp:81]   --->   Operation 12 'partselect' 'tmp_i2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node lfsr31_val)   --->   "%tmp_2_i4_cast_cast_c = select i1 %feedback_1, i31 105, i31 0" [S1/grouperPE.hpp:43->S1/grouperPE.hpp:81]   --->   Operation 13 'select' 'tmp_2_i4_cast_cast_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast)   --->   "%tmp_22 = call i12 @_ssdm_op_PartSelect.i12.i32.i32.i32(i32 %lfsr31_read_1, i32 1, i32 12)"   --->   Operation 14 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast)   --->   "%p_cast_cast = select i1 %feedback_1, i12 105, i12 0" [S1/grouperPE.hpp:40->S1/grouperPE.hpp:81]   --->   Operation 15 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.80ns) (out node of the LUT)   --->   "%lfsr31_val = xor i31 %tmp_2_i4_cast_cast_c, %tmp_i2_cast" [S1/grouperPE.hpp:43->S1/grouperPE.hpp:81]   --->   Operation 16 'xor' 'lfsr31_val' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lfsr_write_assign_i5 = zext i31 %lfsr31_val to i32" [S1/grouperPE.hpp:43->S1/grouperPE.hpp:81]   --->   Operation 17 'zext' 'lfsr_write_assign_i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast)   --->   "%tmp = xor i12 %p_cast_cast, %tmp_22" [S1/grouperPE.hpp:84]   --->   Operation 18 'xor' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast)   --->   "%tmp1 = xor i12 %tmp_s, %p_cast2_cast" [S1/grouperPE.hpp:84]   --->   Operation 19 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_cast = xor i12 %tmp1, %tmp" [S1/grouperPE.hpp:84]   --->   Operation 20 'xor' 'tmp_cast' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_cast_31 = zext i12 %tmp_cast to i32" [S1/grouperPE.hpp:84]   --->   Operation 21 'zext' 'tmp_cast_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32 } undef, i32 %tmp_cast_31, 0" [S1/grouperPE.hpp:84]   --->   Operation 22 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32 } %mrv, i32 %lfsr_write_assign_i5, 1" [S1/grouperPE.hpp:84]   --->   Operation 23 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32 } %mrv_1, i32 %lfsr_write_assign_i_s, 2" [S1/grouperPE.hpp:84]   --->   Operation 24 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "ret { i32, i32, i32 } %mrv_2" [S1/grouperPE.hpp:84]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lfsr31_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lfsr32_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lfsr32_read_1         (read       ) [ 00]
lfsr31_read_1         (read       ) [ 00]
feedback              (trunc      ) [ 00]
tmp_i_cast            (partselect ) [ 00]
tmp_2_i_cast_cast_ca  (select     ) [ 00]
tmp_s                 (partselect ) [ 00]
p_cast2_cast          (select     ) [ 00]
lfsr32_val            (xor        ) [ 00]
lfsr_write_assign_i_s (zext       ) [ 00]
feedback_1            (trunc      ) [ 00]
tmp_i2_cast           (partselect ) [ 00]
tmp_2_i4_cast_cast_c  (select     ) [ 00]
tmp_22                (partselect ) [ 00]
p_cast_cast           (select     ) [ 00]
lfsr31_val            (xor        ) [ 00]
lfsr_write_assign_i5  (zext       ) [ 00]
tmp                   (xor        ) [ 00]
tmp1                  (xor        ) [ 00]
tmp_cast              (xor        ) [ 00]
tmp_cast_31           (zext       ) [ 00]
mrv                   (insertvalue) [ 00]
mrv_1                 (insertvalue) [ 00]
mrv_2                 (insertvalue) [ 00]
StgValue_25           (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lfsr31_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr31_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lfsr32_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr32_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="lfsr32_read_1_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lfsr32_read_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="lfsr31_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lfsr31_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="feedback_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="feedback/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_i_cast_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="31" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="0" index="3" bw="6" slack="0"/>
<pin id="51" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i_cast/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_2_i_cast_cast_ca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="9" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_i_cast_cast_ca/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="5" slack="0"/>
<pin id="69" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_cast2_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast2_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="lfsr32_val_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lfsr32_val/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lfsr_write_assign_i_s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lfsr_write_assign_i_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="feedback_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="feedback_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_i2_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i2_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_2_i4_cast_cast_c_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_i4_cast_cast_c/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_22_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="5" slack="0"/>
<pin id="119" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_cast_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="lfsr31_val_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="31" slack="0"/>
<pin id="135" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lfsr31_val/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="lfsr_write_assign_i5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lfsr_write_assign_i5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="12" slack="0"/>
<pin id="145" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="12" slack="0"/>
<pin id="157" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_cast_31_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_31/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mrv_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="96" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mrv_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="96" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="0"/>
<pin id="173" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mrv_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="96" slack="0"/>
<pin id="178" dir="0" index="1" bw="31" slack="0"/>
<pin id="179" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="30" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="30" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="46" pin=3"/></net>

<net id="61"><net_src comp="42" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="30" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="79"><net_src comp="42" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="56" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="46" pin="4"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="36" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="36" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="111"><net_src comp="92" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="129"><net_src comp="92" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="106" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="96" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="124" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="114" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="64" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="74" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="142" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="138" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="88" pin="1"/><net_sink comp="176" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: get_random : lfsr31_read | {1 }
	Port: get_random : lfsr32_read | {1 }
  - Chain level:
	State 1
		tmp_2_i_cast_cast_ca : 1
		p_cast2_cast : 1
		lfsr32_val : 2
		lfsr_write_assign_i_s : 2
		tmp_2_i4_cast_cast_c : 1
		p_cast_cast : 1
		lfsr31_val : 2
		lfsr_write_assign_i5 : 2
		tmp : 2
		tmp1 : 2
		tmp_cast : 2
		tmp_cast_31 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		StgValue_25 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       lfsr32_val_fu_82      |    0    |    31   |
|          |      lfsr31_val_fu_132      |    0    |    31   |
|    xor   |          tmp_fu_142         |    0    |    12   |
|          |         tmp1_fu_148         |    0    |    12   |
|          |       tmp_cast_fu_154       |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |  tmp_2_i_cast_cast_ca_fu_56 |    0    |    9    |
|  select  |      p_cast2_cast_fu_74     |    0    |    9    |
|          | tmp_2_i4_cast_cast_c_fu_106 |    0    |    8    |
|          |      p_cast_cast_fu_124     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|   read   |   lfsr32_read_1_read_fu_30  |    0    |    0    |
|          |   lfsr31_read_1_read_fu_36  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        feedback_fu_42       |    0    |    0    |
|          |       feedback_1_fu_92      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       tmp_i_cast_fu_46      |    0    |    0    |
|partselect|         tmp_s_fu_64         |    0    |    0    |
|          |      tmp_i2_cast_fu_96      |    0    |    0    |
|          |        tmp_22_fu_114        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          | lfsr_write_assign_i_s_fu_88 |    0    |    0    |
|   zext   | lfsr_write_assign_i5_fu_138 |    0    |    0    |
|          |      tmp_cast_31_fu_160     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          mrv_fu_164         |    0    |    0    |
|insertvalue|         mrv_1_fu_170        |    0    |    0    |
|          |         mrv_2_fu_176        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   132   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   132  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   132  |
+-----------+--------+--------+
