<profile>

<section name = "Vivado HLS Report for 'Conv1DMac_new398'" level="0">
<item name = "Date">Sat May 13 19:59:17 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.198, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8388613, 8388613, 8388613, 8388613, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_ofmChannels_loop_neuronFold_loop_synapseFold">8388611, 8388611, 5, 1, 1, 8388608, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 590</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 580</column>
<column name="Memory">8, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">0, -, 376, 96</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="computeS2_mux_325yd2_U43">computeS2_mux_325yd2, 0, 0, 0, 145</column>
<column name="computeS2_mux_325yd2_U44">computeS2_mux_325yd2, 0, 0, 0, 145</column>
<column name="computeS2_mux_325yd2_U45">computeS2_mux_325yd2, 0, 0, 0, 145</column>
<column name="computeS2_mux_325yd2_U46">computeS2_mux_325yd2, 0, 0, 0, 145</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights6_m_weights_V_U">Conv1DMac_new398_udo, 2, 0, 0, 4096, 6, 1, 24576</column>
<column name="weights6_m_weights_V_1_U">Conv1DMac_new398_vdy, 2, 0, 0, 4096, 7, 1, 28672</column>
<column name="weights6_m_weights_V_2_U">Conv1DMac_new398_wdI, 2, 0, 0, 4096, 7, 1, 28672</column>
<column name="weights6_m_weights_V_3_U">Conv1DMac_new398_xdS, 2, 0, 0, 4096, 7, 1, 28672</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_1_fu_512_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_2_fu_582_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_3_fu_652_p2">*, 0, 0, 41, 7, 8</column>
<column name="p_Val2_s_fu_442_p2">*, 0, 0, 41, 6, 8</column>
<column name="indvar_flatten_next5_fu_277_p2">+, 0, 0, 31, 1, 24</column>
<column name="indvar_flatten_op_fu_409_p2">+, 0, 0, 21, 14, 1</column>
<column name="macRegisters_0_V_fu_747_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_1_V_fu_767_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_2_V_fu_786_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_3_V_fu_805_p2">+, 0, 0, 8, 8, 8</column>
<column name="nm_1_fu_331_p2">+, 0, 0, 15, 1, 6</column>
<column name="p_Val2_20_1_fu_974_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_20_2_fu_1049_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_20_3_fu_1124_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_7_fu_899_p2">+, 0, 0, 15, 8, 8</column>
<column name="sf_1_fu_403_p2">+, 0, 0, 15, 8, 1</column>
<column name="tmp1_fu_741_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp2_fu_761_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp3_fu_780_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp4_fu_799_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_70_fu_391_p2">+, 0, 0, 19, 12, 12</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_1_fu_753_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_2_fu_772_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_3_fu_791_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_1_fu_733_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_68_mid_fu_325_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten5_fu_271_p2">icmp, 0, 0, 18, 24, 25</column>
<column name="exitcond_flatten_fu_283_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="tmp_203_1_fu_572_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_203_2_fu_642_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_203_3_fu_712_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_291_fu_319_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="tmp_76_fu_502_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_82_fu_397_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_272_fu_337_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_73_fu_478_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_79_fu_548_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_84_fu_618_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_88_fu_688_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_415_p3">select, 0, 0, 14, 1, 1</column>
<column name="nm_mid2_fu_379_p3">select, 0, 0, 6, 1, 6</column>
<column name="nm_mid_fu_289_p3">select, 0, 0, 6, 1, 1</column>
<column name="nm_t_mid2_fu_371_p3">select, 0, 0, 5, 1, 5</column>
<column name="nm_t_mid_fu_305_p3">select, 0, 0, 5, 1, 1</column>
<column name="sf_mid2_fu_343_p3">select, 0, 0, 8, 1, 1</column>
<column name="tmp_67_mid2_fu_363_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_67_mid_fu_297_p3">select, 0, 0, 12, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_313_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten5_reg_195">9, 2, 24, 48</column>
<column name="indvar_flatten_reg_206">9, 2, 14, 28</column>
<column name="macRegisters_0_V_3_fu_114">9, 2, 8, 16</column>
<column name="macRegisters_1_V_3_fu_118">9, 2, 8, 16</column>
<column name="macRegisters_2_V_3_fu_122">9, 2, 8, 16</column>
<column name="macRegisters_3_V_3_fu_126">9, 2, 8, 16</column>
<column name="nm_reg_217">9, 2, 6, 12</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_reg_228">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="exitcond_flatten5_reg_1167">1, 0, 1, 0</column>
<column name="indvar_flatten5_reg_195">24, 0, 24, 0</column>
<column name="indvar_flatten_reg_206">14, 0, 14, 0</column>
<column name="macRegisters_0_V_3_fu_114">8, 0, 8, 0</column>
<column name="macRegisters_1_V_3_fu_118">8, 0, 8, 0</column>
<column name="macRegisters_2_V_3_fu_122">8, 0, 8, 0</column>
<column name="macRegisters_3_V_3_fu_126">8, 0, 8, 0</column>
<column name="nm_reg_217">6, 0, 6, 0</column>
<column name="nm_t_mid2_reg_1176">5, 0, 5, 0</column>
<column name="p_Val2_20_1_reg_1293">8, 0, 8, 0</column>
<column name="p_Val2_20_2_reg_1298">8, 0, 8, 0</column>
<column name="p_Val2_20_3_reg_1303">8, 0, 8, 0</column>
<column name="p_Val2_7_reg_1288">8, 0, 8, 0</column>
<column name="sf_reg_228">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_203_1_reg_1253">1, 0, 1, 0</column>
<column name="tmp_203_2_reg_1268">1, 0, 1, 0</column>
<column name="tmp_203_3_reg_1283">1, 0, 1, 0</column>
<column name="tmp_340_reg_1233">1, 0, 1, 0</column>
<column name="tmp_343_reg_1248">1, 0, 1, 0</column>
<column name="tmp_346_reg_1263">1, 0, 1, 0</column>
<column name="tmp_349_reg_1278">1, 0, 1, 0</column>
<column name="tmp_70_reg_1189">12, 0, 12, 0</column>
<column name="tmp_76_reg_1238">1, 0, 1, 0</column>
<column name="tmp_82_reg_1194">1, 0, 1, 0</column>
<column name="tmp_92_reg_1243">8, 0, 8, 0</column>
<column name="tmp_93_reg_1258">8, 0, 8, 0</column>
<column name="tmp_94_reg_1273">8, 0, 8, 0</column>
<column name="tmp_s_reg_1228">7, 0, 7, 0</column>
<column name="exitcond_flatten5_reg_1167">64, 32, 1, 0</column>
<column name="nm_t_mid2_reg_1176">64, 32, 5, 0</column>
<column name="tmp_82_reg_1194">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DMac_new398, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
