// Seed: 2660149581
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri1 id_4
    , id_12,
    output wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wire id_10
);
  assign id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wire id_2,
    input tri0 id_3,
    input wand id_4,
    output supply0 id_5,
    output wand id_6,
    output logic id_7,
    output wire id_8,
    input wand id_9,
    input tri0 id_10,
    input wor id_11,
    inout wand id_12,
    input uwire id_13,
    input supply1 id_14
);
  always #1 id_7 <= 1'h0;
  module_0(
      id_8, id_6, id_12, id_4, id_2, id_2, id_2, id_4, id_4, id_12, id_9
  );
endmodule
