// Seed: 1366980783
module module_0;
  id_1(
      1
  );
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
endmodule
macromodule module_1 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    output logic id_2,
    input wire id_3,
    output tri1 id_4,
    output wand id_5,
    output uwire id_6,
    output wor id_7
    , id_17,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input supply0 id_12
    , id_18,
    input supply1 id_13,
    input supply0 id_14,
    output supply0 id_15
    , id_19
);
  always_comb id_2 <= (1'b0);
  module_0 modCall_1 ();
  wire id_20;
endmodule
