
ubuntu-preinstalled/lslocks:     file format elf32-littlearm


Disassembly of section .init:

0000125c <.init>:
    125c:	push	{r3, lr}
    1260:	bl	2124 <__assert_fail@plt+0xab4>
    1264:	pop	{r3, pc}

Disassembly of section .plt:

00001268 <fdopen@plt-0x14>:
    1268:	push	{lr}		; (str lr, [sp, #-4]!)
    126c:	ldr	lr, [pc, #4]	; 1278 <fdopen@plt-0x4>
    1270:	add	lr, pc, lr
    1274:	ldr	pc, [lr, #8]!
    1278:	strdeq	r4, [r1], -ip

0000127c <fdopen@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #20, 20	; 0x14000
    1284:	ldr	pc, [ip, #3068]!	; 0xbfc

00001288 <scols_column_set_json_type@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #20, 20	; 0x14000
    1290:	ldr	pc, [ip, #3060]!	; 0xbf4

00001294 <calloc@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #20, 20	; 0x14000
    129c:	ldr	pc, [ip, #3052]!	; 0xbec

000012a0 <raise@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #20, 20	; 0x14000
    12a8:	ldr	pc, [ip, #3044]!	; 0xbe4

000012ac <mnt_unref_table@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #20, 20	; 0x14000
    12b4:	ldr	pc, [ip, #3036]!	; 0xbdc

000012b8 <scols_line_refer_data@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #20, 20	; 0x14000
    12c0:	ldr	pc, [ip, #3028]!	; 0xbd4

000012c4 <strcmp@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #20, 20	; 0x14000
    12cc:	ldr	pc, [ip, #3020]!	; 0xbcc

000012d0 <__cxa_finalize@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #20, 20	; 0x14000
    12d8:	ldr	pc, [ip, #3012]!	; 0xbc4

000012dc <mnt_new_table_from_file@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #20, 20	; 0x14000
    12e4:	ldr	pc, [ip, #3004]!	; 0xbbc

000012e8 <strtol@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #20, 20	; 0x14000
    12f0:	ldr	pc, [ip, #2996]!	; 0xbb4

000012f4 <strcspn@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #20, 20	; 0x14000
    12fc:	ldr	pc, [ip, #2988]!	; 0xbac

00001300 <scols_table_set_name@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #20, 20	; 0x14000
    1308:	ldr	pc, [ip, #2980]!	; 0xba4

0000130c <scols_table_enable_noheadings@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #20, 20	; 0x14000
    1314:	ldr	pc, [ip, #2972]!	; 0xb9c

00001318 <read@plt>:
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #20, 20	; 0x14000
    1320:	ldr	pc, [ip, #2964]!	; 0xb94

00001324 <scols_table_new_column@plt>:
    1324:	add	ip, pc, #0, 12
    1328:	add	ip, ip, #20, 20	; 0x14000
    132c:	ldr	pc, [ip, #2956]!	; 0xb8c

00001330 <free@plt>:
    1330:			; <UNDEFINED> instruction: 0xe7fd4778
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #20, 20	; 0x14000
    133c:	ldr	pc, [ip, #2944]!	; 0xb80

00001340 <fgets@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #20, 20	; 0x14000
    1348:	ldr	pc, [ip, #2936]!	; 0xb78

0000134c <nanosleep@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #20, 20	; 0x14000
    1354:	ldr	pc, [ip, #2928]!	; 0xb70

00001358 <scols_table_enable_raw@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #20, 20	; 0x14000
    1360:	ldr	pc, [ip, #2920]!	; 0xb68

00001364 <ferror@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #20, 20	; 0x14000
    136c:	ldr	pc, [ip, #2912]!	; 0xb60

00001370 <strndup@plt>:
    1370:			; <UNDEFINED> instruction: 0xe7fd4778
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #20, 20	; 0x14000
    137c:	ldr	pc, [ip, #2900]!	; 0xb54

00001380 <_exit@plt>:
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #20, 20	; 0x14000
    1388:	ldr	pc, [ip, #2892]!	; 0xb4c

0000138c <memcpy@plt>:
    138c:	add	ip, pc, #0, 12
    1390:	add	ip, ip, #20, 20	; 0x14000
    1394:	ldr	pc, [ip, #2884]!	; 0xb44

00001398 <mnt_table_find_devno@plt>:
    1398:	add	ip, pc, #0, 12
    139c:	add	ip, ip, #20, 20	; 0x14000
    13a0:	ldr	pc, [ip, #2876]!	; 0xb3c

000013a4 <__strtoull_internal@plt>:
    13a4:	add	ip, pc, #0, 12
    13a8:	add	ip, ip, #20, 20	; 0x14000
    13ac:	ldr	pc, [ip, #2868]!	; 0xb34

000013b0 <dcgettext@plt>:
    13b0:	add	ip, pc, #0, 12
    13b4:	add	ip, ip, #20, 20	; 0x14000
    13b8:	ldr	pc, [ip, #2860]!	; 0xb2c

000013bc <strdup@plt>:
    13bc:			; <UNDEFINED> instruction: 0xe7fd4778
    13c0:	add	ip, pc, #0, 12
    13c4:	add	ip, ip, #20, 20	; 0x14000
    13c8:	ldr	pc, [ip, #2848]!	; 0xb20

000013cc <__stack_chk_fail@plt>:
    13cc:	add	ip, pc, #0, 12
    13d0:	add	ip, ip, #20, 20	; 0x14000
    13d4:	ldr	pc, [ip, #2840]!	; 0xb18

000013d8 <textdomain@plt>:
    13d8:	add	ip, pc, #0, 12
    13dc:	add	ip, ip, #20, 20	; 0x14000
    13e0:	ldr	pc, [ip, #2832]!	; 0xb10

000013e4 <err@plt>:
    13e4:	add	ip, pc, #0, 12
    13e8:	add	ip, ip, #20, 20	; 0x14000
    13ec:	ldr	pc, [ip, #2824]!	; 0xb08

000013f0 <__fxstatat64@plt>:
    13f0:	add	ip, pc, #0, 12
    13f4:	add	ip, ip, #20, 20	; 0x14000
    13f8:	ldr	pc, [ip, #2816]!	; 0xb00

000013fc <scols_new_table@plt>:
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #20, 20	; 0x14000
    1404:	ldr	pc, [ip, #2808]!	; 0xaf8

00001408 <__fpending@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #20, 20	; 0x14000
    1410:	ldr	pc, [ip, #2800]!	; 0xaf0

00001414 <opendir@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #20, 20	; 0x14000
    141c:	ldr	pc, [ip, #2792]!	; 0xae8

00001420 <mnt_fs_get_target@plt>:
    1420:	add	ip, pc, #0, 12
    1424:	add	ip, ip, #20, 20	; 0x14000
    1428:	ldr	pc, [ip, #2784]!	; 0xae0

0000142c <open64@plt>:
    142c:	add	ip, pc, #0, 12
    1430:	add	ip, ip, #20, 20	; 0x14000
    1434:	ldr	pc, [ip, #2776]!	; 0xad8

00001438 <malloc@plt>:
    1438:	add	ip, pc, #0, 12
    143c:	add	ip, ip, #20, 20	; 0x14000
    1440:	ldr	pc, [ip, #2768]!	; 0xad0

00001444 <__libc_start_main@plt>:
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #20, 20	; 0x14000
    144c:	ldr	pc, [ip, #2760]!	; 0xac8

00001450 <readlinkat@plt>:
    1450:	add	ip, pc, #0, 12
    1454:	add	ip, ip, #20, 20	; 0x14000
    1458:	ldr	pc, [ip, #2752]!	; 0xac0

0000145c <scols_table_new_line@plt>:
    145c:	add	ip, pc, #0, 12
    1460:	add	ip, ip, #20, 20	; 0x14000
    1464:	ldr	pc, [ip, #2744]!	; 0xab8

00001468 <scols_unref_table@plt>:
    1468:	add	ip, pc, #0, 12
    146c:	add	ip, ip, #20, 20	; 0x14000
    1470:	ldr	pc, [ip, #2736]!	; 0xab0

00001474 <__gmon_start__@plt>:
    1474:	add	ip, pc, #0, 12
    1478:	add	ip, ip, #20, 20	; 0x14000
    147c:	ldr	pc, [ip, #2728]!	; 0xaa8

00001480 <getopt_long@plt>:
    1480:	add	ip, pc, #0, 12
    1484:	add	ip, ip, #20, 20	; 0x14000
    1488:	ldr	pc, [ip, #2720]!	; 0xaa0

0000148c <__ctype_b_loc@plt>:
    148c:	add	ip, pc, #0, 12
    1490:	add	ip, ip, #20, 20	; 0x14000
    1494:	ldr	pc, [ip, #2712]!	; 0xa98

00001498 <exit@plt>:
    1498:	add	ip, pc, #0, 12
    149c:	add	ip, ip, #20, 20	; 0x14000
    14a0:	ldr	pc, [ip, #2704]!	; 0xa90

000014a4 <strtoul@plt>:
    14a4:	add	ip, pc, #0, 12
    14a8:	add	ip, ip, #20, 20	; 0x14000
    14ac:	ldr	pc, [ip, #2696]!	; 0xa88

000014b0 <strlen@plt>:
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #20, 20	; 0x14000
    14b8:	ldr	pc, [ip, #2688]!	; 0xa80

000014bc <strchr@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #20, 20	; 0x14000
    14c4:	ldr	pc, [ip, #2680]!	; 0xa78

000014c8 <openat64@plt>:
    14c8:	add	ip, pc, #0, 12
    14cc:	add	ip, ip, #20, 20	; 0x14000
    14d0:	ldr	pc, [ip, #2672]!	; 0xa70

000014d4 <warnx@plt>:
    14d4:	add	ip, pc, #0, 12
    14d8:	add	ip, ip, #20, 20	; 0x14000
    14dc:	ldr	pc, [ip, #2664]!	; 0xa68

000014e0 <__errno_location@plt>:
    14e0:	add	ip, pc, #0, 12
    14e4:	add	ip, ip, #20, 20	; 0x14000
    14e8:	ldr	pc, [ip, #2656]!	; 0xa60

000014ec <strncasecmp@plt>:
    14ec:	add	ip, pc, #0, 12
    14f0:	add	ip, ip, #20, 20	; 0x14000
    14f4:	ldr	pc, [ip, #2648]!	; 0xa58

000014f8 <__sprintf_chk@plt>:
    14f8:	add	ip, pc, #0, 12
    14fc:	add	ip, ip, #20, 20	; 0x14000
    1500:	ldr	pc, [ip, #2640]!	; 0xa50

00001504 <__cxa_atexit@plt>:
    1504:			; <UNDEFINED> instruction: 0xe7fd4778
    1508:	add	ip, pc, #0, 12
    150c:	add	ip, ip, #20, 20	; 0x14000
    1510:	ldr	pc, [ip, #2628]!	; 0xa44

00001514 <__isoc99_sscanf@plt>:
    1514:	add	ip, pc, #0, 12
    1518:	add	ip, ip, #20, 20	; 0x14000
    151c:	ldr	pc, [ip, #2620]!	; 0xa3c

00001520 <__vasprintf_chk@plt>:
    1520:	add	ip, pc, #0, 12
    1524:	add	ip, ip, #20, 20	; 0x14000
    1528:	ldr	pc, [ip, #2612]!	; 0xa34

0000152c <memset@plt>:
    152c:	add	ip, pc, #0, 12
    1530:	add	ip, ip, #20, 20	; 0x14000
    1534:	ldr	pc, [ip, #2604]!	; 0xa2c

00001538 <fgetc@plt>:
    1538:	add	ip, pc, #0, 12
    153c:	add	ip, ip, #20, 20	; 0x14000
    1540:	ldr	pc, [ip, #2596]!	; 0xa24

00001544 <__printf_chk@plt>:
    1544:	add	ip, pc, #0, 12
    1548:	add	ip, ip, #20, 20	; 0x14000
    154c:	ldr	pc, [ip, #2588]!	; 0xa1c

00001550 <strtod@plt>:
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #20, 20	; 0x14000
    1558:	ldr	pc, [ip, #2580]!	; 0xa14

0000155c <scols_table_enable_json@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #20, 20	; 0x14000
    1564:	ldr	pc, [ip, #2572]!	; 0xa0c

00001568 <__fprintf_chk@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #20, 20	; 0x14000
    1570:	ldr	pc, [ip, #2564]!	; 0xa04

00001574 <fclose@plt>:
    1574:	add	ip, pc, #0, 12
    1578:	add	ip, ip, #20, 20	; 0x14000
    157c:	ldr	pc, [ip, #2556]!	; 0x9fc

00001580 <strtok@plt>:
    1580:	add	ip, pc, #0, 12
    1584:	add	ip, ip, #20, 20	; 0x14000
    1588:	ldr	pc, [ip, #2548]!	; 0x9f4

0000158c <setlocale@plt>:
    158c:	add	ip, pc, #0, 12
    1590:	add	ip, ip, #20, 20	; 0x14000
    1594:	ldr	pc, [ip, #2540]!	; 0x9ec

00001598 <errx@plt>:
    1598:	add	ip, pc, #0, 12
    159c:	add	ip, ip, #20, 20	; 0x14000
    15a0:	ldr	pc, [ip, #2532]!	; 0x9e4

000015a4 <warn@plt>:
    15a4:	add	ip, pc, #0, 12
    15a8:	add	ip, ip, #20, 20	; 0x14000
    15ac:	ldr	pc, [ip, #2524]!	; 0x9dc

000015b0 <scols_print_table@plt>:
    15b0:	add	ip, pc, #0, 12
    15b4:	add	ip, ip, #20, 20	; 0x14000
    15b8:	ldr	pc, [ip, #2516]!	; 0x9d4

000015bc <fputc@plt>:
    15bc:	add	ip, pc, #0, 12
    15c0:	add	ip, ip, #20, 20	; 0x14000
    15c4:	ldr	pc, [ip, #2508]!	; 0x9cc

000015c8 <localeconv@plt>:
    15c8:	add	ip, pc, #0, 12
    15cc:	add	ip, ip, #20, 20	; 0x14000
    15d0:	ldr	pc, [ip, #2500]!	; 0x9c4

000015d4 <readdir64@plt>:
    15d4:	add	ip, pc, #0, 12
    15d8:	add	ip, ip, #20, 20	; 0x14000
    15dc:	ldr	pc, [ip, #2492]!	; 0x9bc

000015e0 <dirfd@plt>:
    15e0:	add	ip, pc, #0, 12
    15e4:	add	ip, ip, #20, 20	; 0x14000
    15e8:	ldr	pc, [ip, #2484]!	; 0x9b4

000015ec <__strtoll_internal@plt>:
    15ec:	add	ip, pc, #0, 12
    15f0:	add	ip, ip, #20, 20	; 0x14000
    15f4:	ldr	pc, [ip, #2476]!	; 0x9ac

000015f8 <fopen64@plt>:
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #20, 20	; 0x14000
    1600:	ldr	pc, [ip, #2468]!	; 0x9a4

00001604 <bindtextdomain@plt>:
    1604:	add	ip, pc, #0, 12
    1608:	add	ip, ip, #20, 20	; 0x14000
    160c:	ldr	pc, [ip, #2460]!	; 0x99c

00001610 <fputs@plt>:
    1610:	add	ip, pc, #0, 12
    1614:	add	ip, ip, #20, 20	; 0x14000
    1618:	ldr	pc, [ip, #2452]!	; 0x994

0000161c <strncmp@plt>:
    161c:	add	ip, pc, #0, 12
    1620:	add	ip, ip, #20, 20	; 0x14000
    1624:	ldr	pc, [ip, #2444]!	; 0x98c

00001628 <abort@plt>:
    1628:	add	ip, pc, #0, 12
    162c:	add	ip, ip, #20, 20	; 0x14000
    1630:	ldr	pc, [ip, #2436]!	; 0x984

00001634 <close@plt>:
    1634:	add	ip, pc, #0, 12
    1638:	add	ip, ip, #20, 20	; 0x14000
    163c:	ldr	pc, [ip, #2428]!	; 0x97c

00001640 <closedir@plt>:
    1640:	add	ip, pc, #0, 12
    1644:	add	ip, ip, #20, 20	; 0x14000
    1648:	ldr	pc, [ip, #2420]!	; 0x974

0000164c <__snprintf_chk@plt>:
    164c:	add	ip, pc, #0, 12
    1650:	add	ip, ip, #20, 20	; 0x14000
    1654:	ldr	pc, [ip, #2412]!	; 0x96c

00001658 <scols_init_debug@plt>:
    1658:	add	ip, pc, #0, 12
    165c:	add	ip, ip, #20, 20	; 0x14000
    1660:	ldr	pc, [ip, #2404]!	; 0x964

00001664 <strspn@plt>:
    1664:	add	ip, pc, #0, 12
    1668:	add	ip, ip, #20, 20	; 0x14000
    166c:	ldr	pc, [ip, #2396]!	; 0x95c

00001670 <__assert_fail@plt>:
    1670:	add	ip, pc, #0, 12
    1674:	add	ip, ip, #20, 20	; 0x14000
    1678:	ldr	pc, [ip, #2388]!	; 0x954

Disassembly of section .text:

00001680 <.text>:
    1680:	stmiacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1684:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1688:	push	{r1, r3, r4, r5, r6, sl, lr}
    168c:			; <UNDEFINED> instruction: 0x460c4ff0
    1690:	ldrdlt	r5, [sp], r3
    1694:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1698:			; <UNDEFINED> instruction: 0xf8df4605
    169c:	ldmdavs	fp, {r2, r4, r5, r7, fp, sp, lr}
    16a0:			; <UNDEFINED> instruction: 0xf04f930b
    16a4:	ldrbtmi	r0, [r9], #-768	; 0xfffffd00
    16a8:	andcs	r2, r6, r0, lsl #6
    16ac:	movwls	r4, #42649	; 0xa699
    16b0:	movwls	r4, #38014	; 0x947e
    16b4:	svc	0x006af7ff
    16b8:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    16bc:			; <UNDEFINED> instruction: 0xf8df4630
    16c0:	ldrbtmi	sl, [r9], #-2200	; 0xfffff768
    16c4:	ldmvc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    16c8:	svc	0x009cf7ff
    16cc:			; <UNDEFINED> instruction: 0xf7ff4630
    16d0:			; <UNDEFINED> instruction: 0xf8dfee84
    16d4:			; <UNDEFINED> instruction: 0xf8df088c
    16d8:	ldrbtmi	r6, [sl], #2188	; 0x88c
    16dc:			; <UNDEFINED> instruction: 0xf8df4478
    16e0:			; <UNDEFINED> instruction: 0xf0028888
    16e4:	ldrbtmi	pc, [lr], #-4031	; 0xfffff041	; <UNPREDICTABLE>
    16e8:	ldrbtmi	r4, [r8], #1151	; 0x47f
    16ec:	ldrbmi	r2, [r3], -r0, lsl #4
    16f0:	strtmi	r9, [r1], -r0, lsl #4
    16f4:			; <UNDEFINED> instruction: 0x46284632
    16f8:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    16fc:			; <UNDEFINED> instruction: 0xf0001c43
    1700:	stmdacs	r9, {r3, r8, pc}^
    1704:			; <UNDEFINED> instruction: 0xf107bfc4
    1708:	movtcs	r0, #41492	; 0xa214
    170c:	addsmi	sp, r8, #832	; 0x340
    1710:	adcshi	pc, r6, r0
    1714:	svccc	0x0004f852
    1718:	svclt	0x00b44298
    171c:	mrscs	r2, (UNDEF: 17)
    1720:	svclt	0x00082b00
    1724:	stmdbcs	r0, {r8, sp}
    1728:	stmdacc	sl, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    172c:	vtst.8	d2, d0, d22
    1730:	ldm	pc, {r0, r1, r3, r4, r5, r7, r8, pc}^	; <UNPREDICTABLE>
    1734:	addseq	pc, pc, r0, lsl r0	; <UNPREDICTABLE>
    1738:			; <UNDEFINED> instruction: 0x01b901b9
    173c:			; <UNDEFINED> instruction: 0x01b901b9
    1740:			; <UNDEFINED> instruction: 0x01b901b9
    1744:			; <UNDEFINED> instruction: 0x01b901b9
    1748:			; <UNDEFINED> instruction: 0x01b901b9
    174c:			; <UNDEFINED> instruction: 0x008901b9
    1750:			; <UNDEFINED> instruction: 0x01b901b9
    1754:			; <UNDEFINED> instruction: 0x01b901b9
    1758:			; <UNDEFINED> instruction: 0x01b901b9
    175c:			; <UNDEFINED> instruction: 0x01b901b9
    1760:			; <UNDEFINED> instruction: 0x01b901b9
    1764:			; <UNDEFINED> instruction: 0x008301b9
    1768:			; <UNDEFINED> instruction: 0x01b901b9
    176c:			; <UNDEFINED> instruction: 0x01b901b9
    1770:	ldrheq	r0, [r2, #25]
    1774:			; <UNDEFINED> instruction: 0x01b9007d
    1778:			; <UNDEFINED> instruction: 0x01b901b9
    177c:	ldrhteq	r0, [r7], #-25	; 0xffffffe7
    1780:	subseq	r0, sl, r0, ror r0
    1784:	ldrheq	r0, [r4], #-25	; 0xffffffe7
    1788:			; <UNDEFINED> instruction: 0x01b901b9
    178c:			; <UNDEFINED> instruction: 0x01b90046
    1790:			; <UNDEFINED> instruction: 0x01b901b9
    1794:			; <UNDEFINED> instruction: 0x01b901b9
    1798:			; <UNDEFINED> instruction: 0x01b901b9
    179c:			; <UNDEFINED> instruction: 0x01b901b9
    17a0:	ldrhteq	r0, [r7], -r9
    17a4:			; <UNDEFINED> instruction: 0x27c4f8df
    17a8:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    17ac:			; <UNDEFINED> instruction: 0xf8423210
    17b0:	movwcc	r3, #7940	; 0x1f04
    17b4:	mvnsle	r2, sl, lsl #22
    17b8:	sbfxcs	pc, pc, #17, #21
    17bc:			; <UNDEFINED> instruction: 0x66d3447a
    17c0:			; <UNDEFINED> instruction: 0xf8dfe794
    17c4:	ldrbtmi	r3, [fp], #-1968	; 0xfffff850
    17c8:	mvnseq	pc, r3, lsl #2
    17cc:	tstcc	r8, #425984	; 0x68000
    17d0:	andeq	pc, r1, #34	; 0x22
    17d4:	stccs	8, cr15, [r8], {67}	; 0x43
    17d8:	mvnsle	r4, fp, lsl #5
    17dc:			; <UNDEFINED> instruction: 0xf8dfe786
    17e0:	andcs	r3, r1, #152, 14	; 0x2600000
    17e4:			; <UNDEFINED> instruction: 0x669a447b
    17e8:			; <UNDEFINED> instruction: 0xf8dfe780
    17ec:	andcs	r3, r5, #144, 14	; 0x2400000
    17f0:			; <UNDEFINED> instruction: 0x178cf8df
    17f4:			; <UNDEFINED> instruction: 0xf8582000
    17f8:	ldrbtmi	r3, [r9], #-3
    17fc:	ldrdlt	pc, [r0], -r3
    1800:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    1804:	ldrbmi	r4, [r8], -r1, lsl #12
    1808:	ldc2	0, cr15, [sl, #-4]!
    180c:			; <UNDEFINED> instruction: 0x3774f8df
    1810:	tstvs	r8, fp, ror r4
    1814:			; <UNDEFINED> instruction: 0xf8dfe76a
    1818:			; <UNDEFINED> instruction: 0xf8583764
    181c:			; <UNDEFINED> instruction: 0xf8d33003
    1820:	strb	r9, [r3, -r0]!
    1824:			; <UNDEFINED> instruction: 0x3760f8df
    1828:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    182c:			; <UNDEFINED> instruction: 0xe75d665a
    1830:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    1834:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1838:	smmla	r7, sl, r0, r6
    183c:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
    1840:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1844:			; <UNDEFINED> instruction: 0xe751609a
    1848:			; <UNDEFINED> instruction: 0x1748f8df
    184c:	andcs	r2, r0, r5, lsl #4
    1850:			; <UNDEFINED> instruction: 0xf7ff4479
    1854:			; <UNDEFINED> instruction: 0xf8dfedae
    1858:			; <UNDEFINED> instruction: 0xf8df2740
    185c:			; <UNDEFINED> instruction: 0xf8583740
    1860:	ldrbtmi	r2, [fp], #-2
    1864:			; <UNDEFINED> instruction: 0x46016812
    1868:			; <UNDEFINED> instruction: 0xf7ff2001
    186c:	andcs	lr, r0, ip, ror #28
    1870:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    1874:			; <UNDEFINED> instruction: 0x3728f8df
    1878:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    187c:			; <UNDEFINED> instruction: 0xe73560da
    1880:	stmdblt	fp, {r0, r3, r8, r9, fp, ip, pc}
    1884:	ldrb	r9, [r0, -r9]
    1888:			; <UNDEFINED> instruction: 0xf43f4298
    188c:			; <UNDEFINED> instruction: 0xf8dfaf4e
    1890:	andcs	r3, r5, #20, 14	; 0x500000
    1894:			; <UNDEFINED> instruction: 0x1710f8df
    1898:			; <UNDEFINED> instruction: 0xf8df2000
    189c:	strcs	r7, [pc], #-1808	; 18a4 <__assert_fail@plt+0x234>
    18a0:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    18a4:			; <UNDEFINED> instruction: 0xf8df4479
    18a8:	ldrbtmi	r9, [pc], #-1800	; 18b0 <__assert_fail@plt+0x240>
    18ac:			; <UNDEFINED> instruction: 0xf7ff6835
    18b0:			; <UNDEFINED> instruction: 0xf8dfed80
    18b4:	smlattcs	r1, r4, r6, r3
    18b8:			; <UNDEFINED> instruction: 0xf85844f9
    18bc:			; <UNDEFINED> instruction: 0xf8df3003
    18c0:	ldmdavs	fp, {r2, r4, r5, r6, r7, r9, sl, pc}
    18c4:			; <UNDEFINED> instruction: 0x460244f8
    18c8:			; <UNDEFINED> instruction: 0xf7ff4628
    18cc:			; <UNDEFINED> instruction: 0xf8dfee4e
    18d0:	ldrbtmi	r5, [sp], #-1768	; 0xfffff918
    18d4:			; <UNDEFINED> instruction: 0xf8553514
    18d8:	orrslt	r0, r8, r4, lsl #22
    18dc:			; <UNDEFINED> instruction: 0x26dcf8df
    18e0:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
    18e4:			; <UNDEFINED> instruction: 0xf852e004
    18e8:	blcs	11530 <__assert_fail@plt+0xfec0>
    18ec:	mvnhi	pc, r0
    18f0:	addmi	r6, r8, #13697024	; 0xd10000
    18f4:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    18f8:	tstcs	r1, r2, asr #12
    18fc:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
    1900:	mvnle	r3, r1, lsl #24
    1904:	andcs	r6, sl, r1, lsr r8
    1908:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
    190c:			; <UNDEFINED> instruction: 0xf7ff2001
    1910:			; <UNDEFINED> instruction: 0xf8dfedc4
    1914:			; <UNDEFINED> instruction: 0xf10d36ac
    1918:	stmib	sp, {r2, r3, r4, fp}^
    191c:	ldrbtmi	r8, [fp], #-2055	; 0xfffff7f9
    1920:	ldmiblt	r2, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr}
    1924:	cmpvs	sl, r1, lsl #2
    1928:	stmib	r3, {r1, r9, sp}^
    192c:	tstcs	r3, r6, lsl #4
    1930:	stmib	r3, {r2, r9, sp}^
    1934:	tstcs	r5, r8, lsl #4
    1938:	stmib	r3, {r1, r2, r9, sp}^
    193c:	andcs	r1, r9, #-1610612736	; 0xa0000000
    1940:	ldrbvs	r2, [sl], r7, lsl #2
    1944:	tstvs	r9, #8, 4	; 0x80000000
    1948:			; <UNDEFINED> instruction: 0xf1b9635a
    194c:	andsle	r0, r0, r0, lsl #30
    1950:			; <UNDEFINED> instruction: 0x1670f8df
    1954:			; <UNDEFINED> instruction: 0xf8df2214
    1958:			; <UNDEFINED> instruction: 0x46483670
    195c:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    1960:			; <UNDEFINED> instruction: 0xf1019300
    1964:	ldrmi	r0, [r1], #-876	; 0xfffffc94
    1968:			; <UNDEFINED> instruction: 0xf854f002
    196c:	vmlal.s8	q9, d0, d0
    1970:	andcs	r8, r0, r3, lsr #5
    1974:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
    1978:			; <UNDEFINED> instruction: 0xf0004640
    197c:			; <UNDEFINED> instruction: 0x4682fcbf
    1980:	cmnle	ip, r0, lsl #16
    1984:	strbmi	r9, [r3, #-2823]	; 0xfffff4f9
    1988:			; <UNDEFINED> instruction: 0xf7ffd079
    198c:			; <UNDEFINED> instruction: 0x4681ed38
    1990:			; <UNDEFINED> instruction: 0xf0002800
    1994:			; <UNDEFINED> instruction: 0xf8df82c3
    1998:	ldrbtmi	r4, [ip], #-1588	; 0xfffff9cc
    199c:			; <UNDEFINED> instruction: 0xf7ff6ea1
    19a0:	stmiavs	r1!, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    19a4:			; <UNDEFINED> instruction: 0xf7ff4648
    19a8:	mcrvs	13, 3, lr, cr1, cr10, {6}
    19ac:			; <UNDEFINED> instruction: 0xf7ff4648
    19b0:	stmiavs	r3!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}^
    19b4:			; <UNDEFINED> instruction: 0xf0402b00
    19b8:			; <UNDEFINED> instruction: 0xf8df8282
    19bc:	ldrbtmi	r7, [pc], #-1556	; 19c4 <__assert_fail@plt+0x354>
    19c0:	blcs	1d5b4 <__assert_fail@plt+0x1bf44>
    19c4:	orrhi	pc, sl, r0
    19c8:			; <UNDEFINED> instruction: 0x5608f8df
    19cc:	bleq	3db10 <__assert_fail@plt+0x3c4a0>
    19d0:			; <UNDEFINED> instruction: 0x6604f8df
    19d4:	ldrbtmi	r4, [sp], #-1628	; 0xfffff9a4
    19d8:	and	r4, ip, lr, ror r4
    19dc:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    19e0:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
    19e4:	addsmi	r6, ip, #3504	; 0xdb0
    19e8:	cmnhi	r8, r0, lsl #1	; <UNPREDICTABLE>
    19ec:	svcmi	0x0000f1b4
    19f0:			; <UNDEFINED> instruction: 0xf00046a3
    19f4:	bl	1e2134 <__assert_fail@plt+0x1e0ac4>
    19f8:			; <UNDEFINED> instruction: 0xf8db0b8b
    19fc:	bcs	249a54 <__assert_fail@plt+0x2483e4>
    1a00:	rsbhi	pc, r3, #0, 6
    1a04:			; <UNDEFINED> instruction: 0x46482318
    1a08:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    1a0c:			; <UNDEFINED> instruction: 0x0c03eb05
    1a10:			; <UNDEFINED> instruction: 0xf8dc58e9
    1a14:	ldc	0, cr2, [ip, #64]	; 0x40
    1a18:			; <UNDEFINED> instruction: 0xf7ff0b02
    1a1c:	strmi	lr, [r2], -r4, lsl #25
    1a20:			; <UNDEFINED> instruction: 0xf0002800
    1a24:	ldmvs	fp!, {r1, r4, r5, r6, r9, pc}^
    1a28:	sbcsle	r2, r7, r0, lsl #22
    1a2c:	adcmi	r6, r3, #4016	; 0xfb0
    1a30:	rsbshi	pc, sp, #64, 4
    1a34:			; <UNDEFINED> instruction: 0x3014f8db
    1a38:	vqrdmulh.s<illegal width 8>	d2, d0, d9
    1a3c:	blcc	6235c <__assert_fail@plt+0x60cec>
    1a40:	vqdmulh.s<illegal width 8>	d2, d0, d8
    1a44:	ldm	pc, {r0, r1, r2, r4, r5, r8, pc}^	; <UNPREDICTABLE>
    1a48:	teqeq	r0, r3, lsl r0	; <UNPREDICTABLE>
    1a4c:			; <UNDEFINED> instruction: 0x012c0135
    1a50:	teqeq	r9, r5, lsr r1
    1a54:	teqeq	r0, r0, lsr r1
    1a58:	teqeq	r0, r5, lsr r1
    1a5c:			; <UNDEFINED> instruction: 0xf8dd9807
    1a60:	stmdavs	r4, {r4, sp, pc}
    1a64:			; <UNDEFINED> instruction: 0xf000e003
    1a68:			; <UNDEFINED> instruction: 0x4620fc31
    1a6c:	strbmi	r6, [r0, #-2084]	; 0xfffff7dc
    1a70:			; <UNDEFINED> instruction: 0x4648d1f9
    1a74:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    1a78:			; <UNDEFINED> instruction: 0xf7ff4648
    1a7c:			; <UNDEFINED> instruction: 0xf8dfecf6
    1a80:	ldrbtmi	r3, [fp], #-1376	; 0xfffffaa0
    1a84:			; <UNDEFINED> instruction: 0xf7ff6858
    1a88:			; <UNDEFINED> instruction: 0xf8dfec12
    1a8c:			; <UNDEFINED> instruction: 0xf8df2558
    1a90:	ldrbtmi	r3, [sl], #-1208	; 0xfffffb48
    1a94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a98:	subsmi	r9, sl, fp, lsl #22
    1a9c:	eorshi	pc, r3, #64	; 0x40
    1aa0:	andlt	r4, sp, r0, asr r6
    1aa4:	svchi	0x00f0e8bd
    1aa8:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1aac:			; <UNDEFINED> instruction: 0xf8df2205
    1ab0:	andcs	r1, r0, r8, lsr r5
    1ab4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1ab8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1abc:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1ac0:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1ac4:			; <UNDEFINED> instruction: 0xf8582101
    1ac8:	ldmdavs	fp, {r0, r1, ip, sp}
    1acc:	strtmi	r4, [r0], -r2, lsl #12
    1ad0:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1ad4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ad8:			; <UNDEFINED> instruction: 0xf8dfece0
    1adc:	andcs	r3, r5, #16, 10	; 0x4000000
    1ae0:	strne	pc, [ip, #-2271]	; 0xfffff721
    1ae4:	strmi	r2, [r6], -r0
    1ae8:	strpl	pc, [r8, #-2271]	; 0xfffff721
    1aec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1af0:			; <UNDEFINED> instruction: 0xf8df4479
    1af4:	ldrbtmi	r7, [sp], #-1284	; 0xfffffafc
    1af8:			; <UNDEFINED> instruction: 0xf7ff681c
    1afc:	ldrbtmi	lr, [pc], #-3162	; 1b04 <__assert_fail@plt+0x494>
    1b00:			; <UNDEFINED> instruction: 0xf7ff4621
    1b04:			; <UNDEFINED> instruction: 0xf8dfed86
    1b08:	andcs	r1, r5, #244, 8	; 0xf4000000
    1b0c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1b10:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1b14:	strcc	pc, [r0], #2271	; 0x8df
    1b18:			; <UNDEFINED> instruction: 0xf8582101
    1b1c:	ldmdavs	fp, {r0, r1, ip, sp}
    1b20:	strtmi	r4, [r0], -r2, lsl #12
    1b24:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1b28:	andcs	r4, sl, r1, lsr #12
    1b2c:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    1b30:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1b34:	ldrtmi	r2, [r0], -r5, lsl #4
    1b38:			; <UNDEFINED> instruction: 0xf7ff4479
    1b3c:			; <UNDEFINED> instruction: 0x4621ec3a
    1b40:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1b44:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1b48:	ldrtmi	r2, [r0], -r5, lsl #4
    1b4c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b50:			; <UNDEFINED> instruction: 0x4621ec30
    1b54:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1b58:	strtne	pc, [ip], #2271	; 0x8df
    1b5c:	ldrtmi	r2, [r0], -r5, lsl #4
    1b60:			; <UNDEFINED> instruction: 0xf7ff4479
    1b64:	strtmi	lr, [r1], -r6, lsr #24
    1b68:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1b6c:	ldrne	pc, [ip], #2271	; 0x8df
    1b70:	ldrtmi	r2, [r0], -r5, lsl #4
    1b74:			; <UNDEFINED> instruction: 0xf7ff4479
    1b78:			; <UNDEFINED> instruction: 0x4621ec1c
    1b7c:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1b80:	strne	pc, [ip], #2271	; 0x8df
    1b84:	ldrtmi	r2, [r0], -r5, lsl #4
    1b88:			; <UNDEFINED> instruction: 0xf7ff4479
    1b8c:			; <UNDEFINED> instruction: 0x4621ec12
    1b90:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1b94:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1b98:	ldrtmi	r2, [r0], -r5, lsl #4
    1b9c:			; <UNDEFINED> instruction: 0xf7ff4479
    1ba0:	strtmi	lr, [r1], -r8, lsl #24
    1ba4:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1ba8:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1bac:	ldrtmi	r2, [r0], -r5, lsl #4
    1bb0:			; <UNDEFINED> instruction: 0xf7ff4479
    1bb4:			; <UNDEFINED> instruction: 0x4621ebfe
    1bb8:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1bbc:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1bc0:	ldrtmi	r2, [r0], -r5, lsl #4
    1bc4:			; <UNDEFINED> instruction: 0xf7ff4479
    1bc8:			; <UNDEFINED> instruction: 0x4621ebf4
    1bcc:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1bd0:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1bd4:	ldrtmi	r2, [r0], -r5, lsl #4
    1bd8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bdc:	strtmi	lr, [r1], -sl, ror #23
    1be0:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1be4:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1be8:	ldrtmi	r2, [r0], -r5, lsl #4
    1bec:			; <UNDEFINED> instruction: 0xf7ff4479
    1bf0:	strtmi	lr, [r1], -r0, ror #23
    1bf4:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
    1bf8:	strtne	pc, [ip], #-2271	; 0xfffff721
    1bfc:	ldrtmi	r2, [r0], -r5, lsl #4
    1c00:			; <UNDEFINED> instruction: 0xf7ff4479
    1c04:			; <UNDEFINED> instruction: 0x4621ebd6
    1c08:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1c0c:	andcs	r4, sl, r1, lsr #12
    1c10:	ldcl	7, cr15, [r4], {255}	; 0xff
    1c14:	ldrne	pc, [r4], #-2271	; 0xfffff721
    1c18:	ldrtmi	r2, [r0], -r5, lsl #4
    1c1c:			; <UNDEFINED> instruction: 0xf7ff4479
    1c20:			; <UNDEFINED> instruction: 0xf8dfebc8
    1c24:	andcs	r1, r5, #12, 8	; 0xc000000
    1c28:			; <UNDEFINED> instruction: 0x46034479
    1c2c:	movwls	r4, #13872	; 0x3630
    1c30:	bl	fefbfc34 <__assert_fail@plt+0xfefbe5c4>
    1c34:			; <UNDEFINED> instruction: 0xf8df49ff
    1c38:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    1c3c:	ldmibmi	pc!, {r8, ip, pc}^	; <UNPREDICTABLE>
    1c40:	blls	d2e30 <__assert_fail@plt+0xd17c0>
    1c44:	andls	r4, r1, r9, ror r4
    1c48:			; <UNDEFINED> instruction: 0xf7ff2001
    1c4c:	ldmibmi	ip!, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    1c50:	ldrtmi	r2, [r0], -r5, lsl #4
    1c54:			; <UNDEFINED> instruction: 0xf7ff4479
    1c58:	strtmi	lr, [r1], -ip, lsr #23
    1c5c:	ldcl	7, cr15, [r8], {255}	; 0xff
    1c60:	andcs	r6, r5, #2818048	; 0x2b0000
    1c64:	andcs	r6, r0, r9, ror #18
    1c68:	ldrcc	r3, [r8, #-1537]	; 0xfffff9ff
    1c6c:			; <UNDEFINED> instruction: 0xf7ff9303
    1c70:	blls	fcaf8 <__assert_fail@plt+0xfb488>
    1c74:	tstcs	r1, sl, lsr r6
    1c78:	strtmi	r9, [r0], -r0
    1c7c:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1c80:	mvnle	r2, sl, lsl #28
    1c84:	andcs	r4, r5, #3915776	; 0x3bc000
    1c88:	ldrbtmi	r2, [r9], #-0
    1c8c:	bl	fe43fc90 <__assert_fail@plt+0xfe43e620>
    1c90:	ldrbtmi	r4, [sl], #-2797	; 0xfffff513
    1c94:	andcs	r4, r1, r1, lsl #12
    1c98:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1c9c:			; <UNDEFINED> instruction: 0xf7ff2000
    1ca0:	ldmvs	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1ca4:			; <UNDEFINED> instruction: 0xf43f2b00
    1ca8:			; <UNDEFINED> instruction: 0x4610ae99
    1cac:			; <UNDEFINED> instruction: 0xf7ff2101
    1cb0:	ldr	lr, [r3], ip, ror #21
    1cb4:			; <UNDEFINED> instruction: 0xf7ff2100
    1cb8:	str	lr, [pc], r8, ror #21
    1cbc:			; <UNDEFINED> instruction: 0xf7ff2102
    1cc0:	str	lr, [fp], r4, ror #21
    1cc4:	msreq	CPSR_c, #160, 2	; 0x28
    1cc8:			; <UNDEFINED> instruction: 0xf63f2b5d
    1ccc:			; <UNDEFINED> instruction: 0x4603ae19
    1cd0:	ldmdavs	r0!, {r1, r3, r6, r9, sl, lr}
    1cd4:			; <UNDEFINED> instruction: 0xf7ff2101
    1cd8:	ldr	lr, [r1], -r8, asr #24
    1cdc:			; <UNDEFINED> instruction: 0xf8df4bdb
    1ce0:	ldrbtmi	fp, [fp], #-880	; 0xfffffc90
    1ce4:	blmi	ff6e68f8 <__assert_fail@plt+0xff6e5288>
    1ce8:	cfstrsls	mvf4, [r7, #-1004]	; 0xfffffc14
    1cec:	bmi	ff692ee0 <__assert_fail@plt+0xff691870>
    1cf0:	andsge	pc, r0, sp, asr #17
    1cf4:	ldrbtmi	r4, [sl], #-1690	; 0xfffff966
    1cf8:	strbmi	r9, [r5, #-517]	; 0xfffffdfb
    1cfc:	mcrge	4, 5, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    1d00:	ldmdbvs	fp, {r0, r1, r8, r9, fp, ip, pc}
    1d04:			; <UNDEFINED> instruction: 0xf0002b00
    1d08:	stmiavs	sl!, {r0, r3, r5, r7, pc}^
    1d0c:			; <UNDEFINED> instruction: 0xf0404293
    1d10:	smlatbcs	r0, r0, r0, r8
    1d14:			; <UNDEFINED> instruction: 0xf7ff4648
    1d18:	strmi	lr, [r7], -r2, lsr #23
    1d1c:			; <UNDEFINED> instruction: 0xf0002800
    1d20:			; <UNDEFINED> instruction: 0xf8da80e9
    1d24:	blcs	dedc <__assert_fail@plt+0xc86c>
    1d28:	addshi	pc, r3, r0
    1d2c:	andcs	r4, r0, #3248	; 0xcb0
    1d30:			; <UNDEFINED> instruction: 0x46144613
    1d34:	andls	r4, r6, #2113929216	; 0x7e000000
    1d38:	orreq	lr, r3, #6144	; 0x1800
    1d3c:	blcs	25c2b0 <__assert_fail@plt+0x25ac40>
    1d40:	sbchi	pc, r3, r0, lsl #6
    1d44:	stmdale	lr, {r0, r3, r8, r9, fp, sp}
    1d48:			; <UNDEFINED> instruction: 0xf003e8df
    1d4c:	stclmi	12, cr7, [sp, #-464]!	; 0xfffffe30
    1d50:	strvs	r3, [lr, #-1600]!	; 0xfffff9c0
    1d54:			; <UNDEFINED> instruction: 0xf895055d
    1d58:			; <UNDEFINED> instruction: 0x07993030
    1d5c:	cfstr32vs	mvfx13, [r9], #-12
    1d60:			; <UNDEFINED> instruction: 0xf0402900
    1d64:	bls	1a1fb8 <__assert_fail@plt+0x1a0948>
    1d68:			; <UNDEFINED> instruction: 0x4621b132
    1d6c:			; <UNDEFINED> instruction: 0xf7ff4638
    1d70:	stmdacs	r0, {r2, r5, r7, r9, fp, sp, lr, pc}
    1d74:	adcshi	pc, r4, r0, asr #32
    1d78:	strcc	r4, [r1], #-3001	; 0xfffff447
    1d7c:	mrcvs	4, 6, r4, cr11, cr11, {3}
    1d80:	rsble	r4, r6, #156, 4	; 0xc0000009
    1d84:	svcmi	0x0000f1b4
    1d88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1d8c:	strtmi	r9, [r3], -r6, lsl #6
    1d90:	blmi	fed364e0 <__assert_fail@plt+0xfed34e70>
    1d94:	adcvc	pc, pc, #1325400064	; 0x4f000000
    1d98:	ldmmi	r4!, {r0, r1, r4, r5, r7, r8, fp, lr}
    1d9c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1da0:	ldrbtmi	r3, [r8], #-916	; 0xfffffc6c
    1da4:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1da8:	stmdage	r6, {r0, r4, r5, r7, r8, fp, lr}
    1dac:	movwcs	lr, #35285	; 0x89d5
    1db0:			; <UNDEFINED> instruction: 0xf0004479
    1db4:	bfi	pc, fp, #20, #3	; <UNPREDICTABLE>
    1db8:	mlascs	r0, r5, r8, pc	; <UNPREDICTABLE>
    1dbc:	stmibmi	sp!, {r1, r2, fp, sp, pc}
    1dc0:	andeq	pc, r1, #2
    1dc4:			; <UNDEFINED> instruction: 0xf0004479
    1dc8:	bfi	pc, r1, (invalid: 20:12)	; <UNPREDICTABLE>
    1dcc:	mlascc	r0, r5, r8, pc	; <UNPREDICTABLE>
    1dd0:	ldreq	r6, [r8, sl, lsr #19]
    1dd4:	blmi	fea36ed8 <__assert_fail@plt+0xfea35868>
    1dd8:	stmibmi	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
    1ddc:	ldrbtmi	sl, [r9], #-2054	; 0xfffff7fa
    1de0:	blx	13dde8 <__assert_fail@plt+0x13c778>
    1de4:	ldmib	r5, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    1de8:	b	148aa28 <__assert_fail@plt+0x14893b8>
    1dec:	adcsle	r0, sl, r3, lsl #2
    1df0:	ldrbtmi	r4, [r9], #-2467	; 0xfffff65d
    1df4:	stmdacs	r0, {r3, r7, fp, sp, lr}
    1df8:	stmibmi	r2!, {r2, r6, ip, lr, pc}
    1dfc:	ldrbtmi	sl, [r9], #-2054	; 0xfffff7fa
    1e00:			; <UNDEFINED> instruction: 0xf9f4f000
    1e04:	stmdbvs	sl!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1e08:	eorsle	r2, r8, r0, lsl #20
    1e0c:	ldrbmi	sl, [r9], -r6, lsl #16
    1e10:			; <UNDEFINED> instruction: 0xf9ecf000
    1e14:	ldmibmi	ip, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    1e18:	ldmib	r5, {r1, r2, fp, sp, pc}^
    1e1c:	ldrbtmi	r2, [r9], #-778	; 0xfffffcf6
    1e20:			; <UNDEFINED> instruction: 0xf9e4f000
    1e24:	ldmibmi	r9, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    1e28:	stmdbvs	sl!, {r1, r2, fp, sp, pc}^
    1e2c:			; <UNDEFINED> instruction: 0xf0004479
    1e30:			; <UNDEFINED> instruction: 0xe798f9dd
    1e34:	mvnslt	r6, sl, lsr #17
    1e38:	stmdage	r6, {r0, r2, r4, r7, r8, fp, lr}
    1e3c:			; <UNDEFINED> instruction: 0xf0004479
    1e40:			; <UNDEFINED> instruction: 0xe790f9d5
    1e44:	stmdage	r6, {r0, r1, r4, r7, r8, fp, lr}
    1e48:	ldrbtmi	r6, [r9], #-2282	; 0xfffff716
    1e4c:			; <UNDEFINED> instruction: 0xf9cef000
    1e50:	stmdavs	sp!, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
    1e54:	blmi	fe43bba0 <__assert_fail@plt+0xfe43a530>
    1e58:			; <UNDEFINED> instruction: 0xe7be447b
    1e5c:			; <UNDEFINED> instruction: 0xf47f2d00
    1e60:	blmi	fe3adbc8 <__assert_fail@plt+0xfe3ac558>
    1e64:	sbcvc	pc, r2, #1325400064	; 0x4f000000
    1e68:	stmmi	lr, {r0, r2, r3, r7, r8, fp, lr}
    1e6c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1e70:	ldrbtmi	r3, [r8], #-932	; 0xfffffc5c
    1e74:	bl	fff3fe78 <__assert_fail@plt+0xfff3e808>
    1e78:	ldrbtmi	r4, [sl], #-2699	; 0xfffff575
    1e7c:	bmi	fe2fbdf4 <__assert_fail@plt+0xfe2fa784>
    1e80:			; <UNDEFINED> instruction: 0xe7c3447a
    1e84:	stc2l	0, cr15, [r4], #-4
    1e88:	strb	r9, [ip, -r6]!
    1e8c:	and	r9, r0, r7, lsl #22
    1e90:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
    1e94:	svcge	0x0067f43f
    1e98:	addsmi	r6, r1, #6656	; 0x1a00
    1e9c:			; <UNDEFINED> instruction: 0xf893d1f8
    1ea0:			; <UNDEFINED> instruction: 0x07922030
    1ea4:	ldmvs	sl, {r2, r4, r5, r6, r7, sl, ip, lr, pc}^
    1ea8:			; <UNDEFINED> instruction: 0xf43f2a00
    1eac:	stmdbls	r5, {r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    1eb0:			; <UNDEFINED> instruction: 0xf000a806
    1eb4:			; <UNDEFINED> instruction: 0xe756f99b
    1eb8:	beq	7dffc <__assert_fail@plt+0x7c98c>
    1ebc:	ldmdbmi	ip!, {r0, r2, r5, r6, r7, r8, sl, sp, lr, pc}^
    1ec0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    1ec4:	b	73fec8 <__assert_fail@plt+0x73e858>
    1ec8:	blmi	1ebb4ac <__assert_fail@plt+0x1eb9e3c>
    1ecc:	adcsvc	pc, r0, #1325400064	; 0x4f000000
    1ed0:	ldmdami	sl!, {r0, r3, r4, r5, r6, r8, fp, lr}^
    1ed4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1ed8:	ldrbtmi	r3, [r8], #-916	; 0xfffffc6c
    1edc:	bl	ff23fee0 <__assert_fail@plt+0xff23e870>
    1ee0:	andcs	r4, r5, #1949696	; 0x1dc000
    1ee4:	ldrbtmi	r2, [r9], #-0
    1ee8:	b	18bfeec <__assert_fail@plt+0x18be87c>
    1eec:	andcs	r4, r1, r1, lsl #12
    1ef0:	b	1e3fef4 <__assert_fail@plt+0x1e3e884>
    1ef4:	andcs	r4, r5, #1884160	; 0x1cc000
    1ef8:			; <UNDEFINED> instruction: 0xf7ff4479
    1efc:			; <UNDEFINED> instruction: 0x4601ea5a
    1f00:			; <UNDEFINED> instruction: 0xf7ff2001
    1f04:			; <UNDEFINED> instruction: 0xf7ffea70
    1f08:	stmdbmi	pc!, {r1, r5, r6, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1f0c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f10:	b	13bff14 <__assert_fail@plt+0x13be8a4>
    1f14:	andcs	r4, r1, r1, lsl #12
    1f18:	b	193ff1c <__assert_fail@plt+0x193e8ac>
    1f1c:	andcs	r4, r5, #1753088	; 0x1ac000
    1f20:			; <UNDEFINED> instruction: 0xf7ff4479
    1f24:	strmi	lr, [r1], -r6, asr #20
    1f28:			; <UNDEFINED> instruction: 0xf7ff2001
    1f2c:	blmi	1a3c8a4 <__assert_fail@plt+0x1a3b234>
    1f30:	subsne	pc, pc, #64, 4
    1f34:	stmdami	r8!, {r0, r1, r2, r5, r6, r8, fp, lr}^
    1f38:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1f3c:	ldrbtmi	r3, [r8], #-916	; 0xfffffc6c
    1f40:	bl	fe5bff44 <__assert_fail@plt+0xfe5be8d4>
    1f44:	andeq	r4, r1, r8, ror #15
    1f48:	andeq	r0, r0, r8, ror #2
    1f4c:			; <UNDEFINED> instruction: 0x000031b6
    1f50:	andeq	r3, r0, r8, lsr r1
    1f54:	andeq	r3, r0, r2, lsl r1
    1f58:	andeq	r4, r1, r6, asr #11
    1f5c:	andeq	r3, r0, r4, asr r7
    1f60:	strdeq	r1, [r0], -r9
    1f64:	andeq	r3, r0, sl, lsl #9
    1f68:	andeq	r4, r1, r6, lsl #15
    1f6c:	andeq	r4, r1, r2, asr r9
    1f70:	andeq	r4, r1, r0, asr #18
    1f74:	andeq	r4, r1, lr, lsr r8
    1f78:	andeq	r4, r1, r8, lsl r9
    1f7c:	andeq	r0, r0, r8, lsl #3
    1f80:	andeq	r3, r0, r6, lsr #32
    1f84:	andeq	r4, r1, ip, ror #17
    1f88:	ldrdeq	r4, [r1], -r2
    1f8c:	andeq	r4, r1, r6, asr #17
    1f90:			; <UNDEFINED> instruction: 0x000148ba
    1f94:	andeq	r2, r0, r8, ror #31
    1f98:	andeq	r0, r0, r0, lsl #3
    1f9c:	andeq	r2, r0, r2, ror #31
    1fa0:	andeq	r4, r1, r2, lsl #17
    1fa4:	andeq	r0, r0, ip, ror #2
    1fa8:	andeq	r2, r0, r0, asr pc
    1fac:	andeq	r2, r0, r2, asr #28
    1fb0:	andeq	r2, r0, r0, ror #30
    1fb4:	andeq	r3, r0, r8, lsr #7
    1fb8:	andeq	r3, r0, sl, ror #10
    1fbc:			; <UNDEFINED> instruction: 0x000143be
    1fc0:	ldrdeq	r4, [r1], -lr
    1fc4:	andeq	r4, r1, r0, lsr #15
    1fc8:	strdeq	r0, [r0], -r7
    1fcc:	andeq	r4, r1, r2, ror #14
    1fd0:	andeq	r4, r1, lr, lsr r7
    1fd4:	andeq	r4, r1, lr, lsr #12
    1fd8:	andeq	r4, r1, r4, lsr #14
    1fdc:	andeq	r4, r1, sl, lsl r7
    1fe0:	andeq	r4, r1, sl, ror r6
    1fe4:	ldrdeq	r4, [r1], -lr
    1fe8:	muleq	r0, r0, r0
    1fec:	andeq	r0, r0, r8, ror r1
    1ff0:	andeq	r2, r0, r4, ror #26
    1ff4:	andeq	r4, r1, lr, lsl #10
    1ff8:	andeq	r3, r0, r6, lsl r0
    1ffc:	andeq	r2, r0, r2, asr sp
    2000:	andeq	r2, r0, r8, lsr sp
    2004:	andeq	r2, r0, r0, asr #26
    2008:	andeq	r2, r0, r8, lsr sp
    200c:	andeq	r2, r0, r8, ror sp
    2010:	muleq	r0, r4, sp
    2014:	andeq	r2, r0, r0, asr #27
    2018:	ldrdeq	r2, [r0], -ip
    201c:	andeq	r2, r0, r4, lsl #28
    2020:	andeq	r2, r0, ip, lsl lr
    2024:	andeq	r2, r0, ip, asr #28
    2028:	andeq	r2, r0, ip, ror #28
    202c:	andeq	r2, r0, r8, lsl #29
    2030:	muleq	r0, r0, lr
    2034:	andeq	r2, r0, lr, lsr #29
    2038:	andeq	r2, r0, r8, lsl #29
    203c:	muleq	r0, r0, lr
    2040:	andeq	r2, r0, r4, lsr #29
    2044:	muleq	r0, r6, lr
    2048:	andeq	r2, r0, sl, lsr #29
    204c:	andeq	r4, r1, sl, lsl r4
    2050:	ldrdeq	r2, [r0], -ip
    2054:	andeq	r4, r1, r0, lsl r4
    2058:	andeq	r2, r0, r6, asr #30
    205c:	andeq	r4, r1, r8, asr #7
    2060:	andeq	r4, r1, r0, lsl #7
    2064:	andeq	r3, r0, r0, lsr #1
    2068:	strdeq	r2, [r0], -r6
    206c:	andeq	r2, r0, r6, lsl #28
    2070:	muleq	r0, ip, lr
    2074:	andeq	r2, r0, r8, ror lr
    2078:	andeq	r2, r0, r4, lsl #21
    207c:	andeq	r2, r0, r6, ror #28
    2080:	andeq	r4, r1, sl, lsl #6
    2084:	andeq	r2, r0, r2, asr #28
    2088:	andeq	r2, r0, lr, lsr #28
    208c:	muleq	r0, r8, r8
    2090:	andeq	r2, r0, r8, lsl #17
    2094:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2098:	andeq	r2, r0, r8, ror r9
    209c:	ldrdeq	r2, [r0], -r0
    20a0:	andeq	r2, r0, r6, lsr #16
    20a4:	andeq	r2, r0, r6, lsr #27
    20a8:	andeq	r2, r0, r2, ror #19
    20ac:	ldrdeq	r2, [r0], -ip
    20b0:	ldrdeq	r2, [r0], -lr
    20b4:	andeq	r2, r0, r8, ror #30
    20b8:			; <UNDEFINED> instruction: 0x000027be
    20bc:	ldrdeq	r2, [r0], -sl
    20c0:	andeq	r2, r0, sl, ror #26
    20c4:	andeq	r2, r0, r4, lsr #26
    20c8:	andeq	r2, r0, lr, asr #25
    20cc:	andeq	r2, r0, r0, ror #24
    20d0:	andeq	r2, r0, r4, lsl #30
    20d4:	andeq	r2, r0, sl, asr r7
    20d8:	andeq	r2, r0, r2, asr #25
    20dc:	bleq	3e220 <__assert_fail@plt+0x3cbb0>
    20e0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    20e4:	strbtmi	fp, [sl], -r2, lsl #24
    20e8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    20ec:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    20f0:	ldrmi	sl, [sl], #776	; 0x308
    20f4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    20f8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    20fc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2100:			; <UNDEFINED> instruction: 0xf85a4b06
    2104:	stmdami	r6, {r0, r1, ip, sp}
    2108:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    210c:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2110:	b	fe2c0114 <__assert_fail@plt+0xfe2beaa4>
    2114:	andeq	r3, r1, r0, ror #26
    2118:	andeq	r0, r0, ip, asr r1
    211c:	andeq	r0, r0, r4, ror r1
    2120:	andeq	r0, r0, ip, ror r1
    2124:	ldr	r3, [pc, #20]	; 2140 <__assert_fail@plt+0xad0>
    2128:	ldr	r2, [pc, #20]	; 2144 <__assert_fail@plt+0xad4>
    212c:	add	r3, pc, r3
    2130:	ldr	r2, [r3, r2]
    2134:	cmp	r2, #0
    2138:	bxeq	lr
    213c:	b	1474 <__gmon_start__@plt>
    2140:	andeq	r3, r1, r0, asr #26
    2144:	andeq	r0, r0, r0, ror r1
    2148:	blmi	1d4168 <__assert_fail@plt+0x1d2af8>
    214c:	bmi	1d3334 <__assert_fail@plt+0x1d1cc4>
    2150:	addmi	r4, r3, #2063597568	; 0x7b000000
    2154:	andle	r4, r3, sl, ror r4
    2158:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    215c:	ldrmi	fp, [r8, -r3, lsl #2]
    2160:	svclt	0x00004770
    2164:	andeq	r3, r1, ip, lsr #31
    2168:	andeq	r3, r1, r8, lsr #31
    216c:	andeq	r3, r1, ip, lsl sp
    2170:	andeq	r0, r0, r4, ror #2
    2174:	stmdbmi	r9, {r3, fp, lr}
    2178:	bmi	253360 <__assert_fail@plt+0x251cf0>
    217c:	bne	253368 <__assert_fail@plt+0x251cf8>
    2180:	svceq	0x00cb447a
    2184:			; <UNDEFINED> instruction: 0x01a1eb03
    2188:	andle	r1, r3, r9, asr #32
    218c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2190:	ldrmi	fp, [r8, -r3, lsl #2]
    2194:	svclt	0x00004770
    2198:	andeq	r3, r1, r0, lsl #31
    219c:	andeq	r3, r1, ip, ror pc
    21a0:	strdeq	r3, [r1], -r0
    21a4:	andeq	r0, r0, r4, lsl #3
    21a8:	blmi	2af5d0 <__assert_fail@plt+0x2adf60>
    21ac:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    21b0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    21b4:	blmi	270768 <__assert_fail@plt+0x26f0f8>
    21b8:	ldrdlt	r5, [r3, -r3]!
    21bc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    21c0:			; <UNDEFINED> instruction: 0xf7ff6818
    21c4:			; <UNDEFINED> instruction: 0xf7ffe886
    21c8:	blmi	1c20cc <__assert_fail@plt+0x1c0a5c>
    21cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    21d0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    21d4:	andeq	r3, r1, sl, asr #30
    21d8:	andeq	r3, r1, r0, asr #25
    21dc:	andeq	r0, r0, r0, ror #2
    21e0:	andeq	r3, r1, r2, asr #28
    21e4:	andeq	r3, r1, sl, lsr #30
    21e8:	svclt	0x0000e7c4
    21ec:	tstcs	r1, lr, lsl #8
    21f0:	addlt	fp, r2, r0, lsl #10
    21f4:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    21f8:			; <UNDEFINED> instruction: 0xf8dfab03
    21fc:	ldrbtmi	ip, [lr], #80	; 0x50
    2200:	blcs	140354 <__assert_fail@plt+0x13ece4>
    2204:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2208:	ldrdgt	pc, [r0], -ip
    220c:	andgt	pc, r4, sp, asr #17
    2210:	stceq	0, cr15, [r0], {79}	; 0x4f
    2214:			; <UNDEFINED> instruction: 0xf7ff9300
    2218:	stmdacs	r0, {r2, r7, r8, fp, sp, lr, pc}
    221c:	bmi	338e54 <__assert_fail@plt+0x3377e4>
    2220:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    2224:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2228:	subsmi	r9, sl, r1, lsl #22
    222c:	andlt	sp, r2, r9, lsl #2
    2230:	bl	1403ac <__assert_fail@plt+0x13ed3c>
    2234:	ldrbmi	fp, [r0, -r3]!
    2238:	andcs	r4, r1, r6, lsl #18
    223c:			; <UNDEFINED> instruction: 0xf7ff4479
    2240:			; <UNDEFINED> instruction: 0xf7ffe8d2
    2244:	svclt	0x0000e8c4
    2248:	andeq	r3, r1, r2, ror ip
    224c:	andeq	r0, r0, r8, ror #2
    2250:	andeq	r3, r1, lr, asr #24
    2254:	andeq	r2, r0, r0, asr #8
    2258:	mvnsmi	lr, sp, lsr #18
    225c:	ldcmi	3, cr11, [r6, #-32]	; 0xffffffe0
    2260:	strmi	r4, [r0], pc, lsl #12
    2264:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
    2268:	ldrtmi	r6, [sl], -lr, lsr #16
    226c:	ldrtmi	r4, [r1], -r0, asr #12
    2270:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2274:	ldrbpl	fp, [r3, r8, lsl #18]!
    2278:	strcc	fp, [r1], #-387	; 0xfffffe7d
    227c:	cfstr32cs	mvfx3, [sl], {24}
    2280:	stmdbmi	lr, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    2284:	andcs	r2, r0, r5, lsl #4
    2288:			; <UNDEFINED> instruction: 0xf7ff4479
    228c:			; <UNDEFINED> instruction: 0x4641e892
    2290:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2294:	rscscc	pc, pc, pc, asr #32
    2298:	ldrhhi	lr, [r0, #141]!	; 0x8d
    229c:	pop	{r5, r9, sl, lr}
    22a0:	blmi	1e2a68 <__assert_fail@plt+0x1e13f8>
    22a4:	adcvc	pc, r8, #1325400064	; 0x4f000000
    22a8:	stmdami	r7, {r1, r2, r8, fp, lr}
    22ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    22b0:			; <UNDEFINED> instruction: 0xf7ff4478
    22b4:	svclt	0x0000e9de
    22b8:	muleq	r1, lr, sp
    22bc:	andeq	r2, r0, ip, lsr #8
    22c0:	muleq	r0, r0, fp
    22c4:	andeq	r2, r0, r6, ror #7
    22c8:	strdeq	r2, [r0], -ip
    22cc:			; <UNDEFINED> instruction: 0x4604b510
    22d0:			; <UNDEFINED> instruction: 0xf7ff6900
    22d4:	stmibvs	r0!, {r4, r5, fp, sp, lr, pc}
    22d8:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22dc:			; <UNDEFINED> instruction: 0xf7ff68a0
    22e0:	stmdbvs	r0!, {r1, r3, r5, fp, sp, lr, pc}^
    22e4:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22e8:	movwcs	lr, #2516	; 0x9d4
    22ec:	pop	{r5, r9, sl, lr}
    22f0:	subsvs	r4, r3, r0, lsl r0
    22f4:			; <UNDEFINED> instruction: 0xf7ff601a
    22f8:	svclt	0x0000b81b
    22fc:	svcmi	0x00f0e92d
    2300:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
    2304:			; <UNDEFINED> instruction: 0xf8df8b02
    2308:			; <UNDEFINED> instruction: 0xf8df4548
    230c:	ldrbtmi	r2, [ip], #-1352	; 0xfffffab8
    2310:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2314:	cfstr64pl	mvdx15, [r2, #-692]	; 0xfffffd4c
    2318:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    231c:	stmiapl	r2!, {r0, r3, r7, ip, sp, pc}
    2320:	movtpl	pc, #9485	; 0x250d	; <UNPREDICTABLE>
    2324:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2328:	ldmdavs	r2, {r2, r3, r4, r8, r9, ip, sp}
    232c:			; <UNDEFINED> instruction: 0xf04f601a
    2330:			; <UNDEFINED> instruction: 0xf7ff0200
    2334:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
    2338:	rsbshi	pc, r2, #0
    233c:	strcs	r2, [r0], #-768	; 0xfffffd00
    2340:	strcc	lr, [r2], #-2509	; 0xfffff633
    2344:	ldmeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    2348:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    234c:			; <UNDEFINED> instruction: 0xf04f4606
    2350:			; <UNDEFINED> instruction: 0xf8cd0a00
    2354:	ldrbtmi	sl, [fp], #-24	; 0xffffffe8
    2358:			; <UNDEFINED> instruction: 0xf8df9305
    235c:	ldrbtmi	r3, [fp], #-1288	; 0xfffffaf8
    2360:			; <UNDEFINED> instruction: 0xf8df9307
    2364:	ldrbtmi	r3, [fp], #-1284	; 0xfffffafc
    2368:	ldrtmi	r9, [r2], -r8, lsl #6
    236c:	orrpl	pc, r0, pc, asr #8
    2370:			; <UNDEFINED> instruction: 0xf7fe4640
    2374:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2378:	bichi	pc, r7, r0
    237c:	andcs	r2, r1, r8, asr #2
    2380:	svc	0x0088f7fe
    2384:	ldmdblt	r0!, {r2, r9, sl, lr}
    2388:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    238c:	andcs	r2, r1, r8, asr #4
    2390:			; <UNDEFINED> instruction: 0xf7ff4479
    2394:	andvs	lr, r0, r8, lsr #16
    2398:	strbmi	r6, [r0], -r0, asr #32
    239c:			; <UNDEFINED> instruction: 0xf7ff9905
    23a0:			; <UNDEFINED> instruction: 0x4605e8f0
    23a4:			; <UNDEFINED> instruction: 0xf0002800
    23a8:	mcr	0, 0, r8, cr8, cr5, {7}
    23ac:	smladcs	r0, r0, sl, r6
    23b0:	vmax.f32	d2, d0, d7
    23b4:	ldm	pc, {r0, r1, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    23b8:	andcs	pc, r4, #7
    23bc:	mrrcvc	14, 3, r4, pc, cr7	; <UNPREDICTABLE>
    23c0:			; <UNDEFINED> instruction: 0x4628c8b5
    23c4:			; <UNDEFINED> instruction: 0xf7ff2700
    23c8:			; <UNDEFINED> instruction: 0xf8dfe874
    23cc:	andcs	r1, r5, #164, 8	; 0xa4000000
    23d0:	stmdane	fp!, {r0, r3, r4, r5, r6, sl, lr}
    23d4:			; <UNDEFINED> instruction: 0xf8034638
    23d8:			; <UNDEFINED> instruction: 0xf7fe7c01
    23dc:	strmi	lr, [r1], -sl, ror #31
    23e0:			; <UNDEFINED> instruction: 0xf0004628
    23e4:			; <UNDEFINED> instruction: 0xf8dfff4d
    23e8:	ldrbtmi	r1, [r9], #-1164	; 0xfffffb74
    23ec:	ldrtmi	r4, [r8], -r3, lsl #12
    23f0:			; <UNDEFINED> instruction: 0xf7ff6423
    23f4:	strmi	lr, [r5], -r6, asr #17
    23f8:			; <UNDEFINED> instruction: 0xf0002800
    23fc:	stmdavc	fp!, {r0, r3, r6, r7, pc}
    2400:			; <UNDEFINED> instruction: 0xf0002b2d
    2404:			; <UNDEFINED> instruction: 0x46288199
    2408:	svc	0x00daf7fe
    240c:			; <UNDEFINED> instruction: 0xf0002800
    2410:			; <UNDEFINED> instruction: 0xf8df8210
    2414:	cmnvs	r0, r4, ror #8
    2418:	ldrbtmi	r2, [r9], #-0
    241c:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2420:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2424:	adcshi	pc, r4, r0
    2428:	mulcc	r0, r5, r9
    242c:			; <UNDEFINED> instruction: 0xf8942000
    2430:			; <UNDEFINED> instruction: 0xf1a32030
    2434:			; <UNDEFINED> instruction: 0xf8df034d
    2438:	blx	fecc7550 <__assert_fail@plt+0xfecc5ee0>
    243c:	ldrbtmi	pc, [r9], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
    2440:	vmul.p32	q8, <illegal reg q1.5>, <illegal reg q5.5>
    2444:			; <UNDEFINED> instruction: 0xf8840200
    2448:			; <UNDEFINED> instruction: 0xf7ff2030
    244c:			; <UNDEFINED> instruction: 0x4605e89a
    2450:			; <UNDEFINED> instruction: 0xf0002800
    2454:			; <UNDEFINED> instruction: 0x4628809d
    2458:	svc	0x00b2f7fe
    245c:			; <UNDEFINED> instruction: 0xf0002800
    2460:			; <UNDEFINED> instruction: 0xf8df81e8
    2464:	lslvs	r1, ip, r4
    2468:	ldrbtmi	r2, [r9], #-0
    246c:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2470:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2474:	addhi	pc, ip, r0
    2478:	strne	pc, [r8], #-2271	; 0xfffff721
    247c:	andcs	r2, r0, r5, lsl #4
    2480:			; <UNDEFINED> instruction: 0xf7fe4479
    2484:			; <UNDEFINED> instruction: 0x4601ef96
    2488:			; <UNDEFINED> instruction: 0xf0004628
    248c:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2490:	vhadd.u8	q11, q8, q8
    2494:			; <UNDEFINED> instruction: 0xf0018167
    2498:	strhtvs	pc, [r0], r5	; <UNPREDICTABLE>
    249c:			; <UNDEFINED> instruction: 0xf0002800
    24a0:	ldmibmi	r9!, {r0, r1, r2, r5, r7, r8, pc}^
    24a4:	ldrbtmi	r2, [r9], #-0
    24a8:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    24b0:	ldmibmi	r6!, {r1, r2, r3, r5, r6, ip, lr, pc}^
    24b4:	bge	32e11c <__assert_fail@plt+0x32caac>
    24b8:	ldrbtmi	sl, [r9], #-2827	; 0xfffff4f5
    24bc:	andls	r4, r0, #40, 12	; 0x2800000
    24c0:	strcs	sl, [r0, #-2570]	; 0xfffff5f6
    24c4:	stmib	sp, {r9, sl, sp}^
    24c8:	strcs	r5, [r0], -ip, lsl #12
    24cc:	strvs	lr, [sl], -sp, asr #19
    24d0:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24d4:	ldccc	8, cr15, [r8], #-348	; 0xfffffea4
    24d8:	ldrbmi	pc, [pc, #-1103]!	; 2091 <__assert_fail@plt+0xa21>	; <UNPREDICTABLE>
    24dc:	ldccs	8, cr15, [r4], #-348	; 0xfffffea4
    24e0:	streq	pc, [pc, #-704]	; 2228 <__assert_fail@plt+0xbb8>
    24e4:			; <UNDEFINED> instruction: 0xf6cf4631
    24e8:	b	15ecb0 <__assert_fail@plt+0x15d640>
    24ec:	vld3.8	{d2,d4,d6}, [r3], r3
    24f0:	blx	17db2f4 <__assert_fail@plt+0x17d9c84>
    24f4:			; <UNDEFINED> instruction: 0xf023fa82
    24f8:	b	128313c <__assert_fail@plt+0x1281acc>
    24fc:	b	10c4d18 <__assert_fail@plt+0x10c36a8>
    2500:	b	57150 <__assert_fail@plt+0x55ae0>
    2504:	movwls	r3, #25858	; 0x6502
    2508:	ldrtmi	r4, [r0], -r1, ror #19
    250c:	movwcs	lr, #51543	; 0xc957
    2510:	beq	2bce2c <__assert_fail@plt+0x2bb7bc>
    2514:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2518:			; <UNDEFINED> instruction: 0xf7ff2302
    251c:			; <UNDEFINED> instruction: 0x4605e832
    2520:	eorsle	r2, r5, r0, lsl #16
    2524:			; <UNDEFINED> instruction: 0x462849db
    2528:			; <UNDEFINED> instruction: 0xf7fe4479
    252c:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    2530:	teqhi	r0, r0, asr #32	; <UNPREDICTABLE>
    2534:	strmi	r2, [r1], -r0
    2538:	ldmibmi	r7, {r0, r5, r6, r9, sp, lr}^
    253c:	andcs	r6, r0, r0, lsr #4
    2540:			; <UNDEFINED> instruction: 0xf7ff4479
    2544:			; <UNDEFINED> instruction: 0x4605e81e
    2548:			; <UNDEFINED> instruction: 0x4628b310
    254c:			; <UNDEFINED> instruction: 0xf7fe2700
    2550:	stmdbls	r7, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2554:	strtmi	r1, [r8], -fp, lsr #16
    2558:	stcvc	8, cr15, [r1], {3}
    255c:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    2560:			; <UNDEFINED> instruction: 0xf0402800
    2564:	andcs	r8, r0, r2, lsr #2
    2568:	rscvs	r4, r1, #1048576	; 0x100000
    256c:	adcvs	r4, r0, #3325952	; 0x32c000
    2570:	ldrbtmi	r2, [r9], #-0
    2574:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2578:	smlsdcs	r8, r0, r1, fp
    257c:	andcs	r4, r0, r8, asr #19
    2580:	ldrbtmi	r3, [r9], #-1793	; 0xfffff8ff
    2584:	svc	0x00fcf7fe
    2588:	stmdacs	r0, {r0, r2, r9, sl, lr}
    258c:	svcge	0x0010f47f
    2590:	bvs	43ddf8 <__assert_fail@plt+0x43c788>
    2594:	strpl	pc, [r4, sp, lsl #10]
    2598:	stmdbpl	r2, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    259c:			; <UNDEFINED> instruction: 0xf109371c
    25a0:	vst2.8	{d16,d18}, [pc :64], ip
    25a4:	smlabbcs	r0, r0, r2, r5
    25a8:	stmiavs	r5!, {r3, r4, r5, r9, sl, lr}^
    25ac:	svc	0x00bef7fe
    25b0:	addpl	pc, r0, #1325400064	; 0x4f000000
    25b4:	strbmi	r2, [r8], -r0, lsl #2
    25b8:	svc	0x00b8f7fe
    25bc:			; <UNDEFINED> instruction: 0xf44f4bb9
    25c0:	smlabbcs	r1, r0, r2, r5
    25c4:	strls	r4, [r0, #-1147]	; 0xfffffb85
    25c8:			; <UNDEFINED> instruction: 0xf7fe4638
    25cc:	shadd8mi	lr, r8, r6
    25d0:	svc	0x0020f7fe
    25d4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    25d8:	msrhi	CPSR_, r0
    25dc:			; <UNDEFINED> instruction: 0xf7fe4638
    25e0:			; <UNDEFINED> instruction: 0xf640ef68
    25e4:	addsmi	r7, r8, #-201326589	; 0xf4000003
    25e8:	stmdble	sl!, {r3, r5, r9, sl, lr}
    25ec:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    25f0:			; <UNDEFINED> instruction: 0x61232300
    25f4:	ldrbtmi	r4, [pc], #-4012	; 25fc <__assert_fail@plt+0xf8c>
    25f8:	bcs	1c6e8 <__assert_fail@plt+0x1b078>
    25fc:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    2600:	stcge	8, cr6, [ip, #-492]	; 0xfffffe14
    2604:	blcs	26e3c <__assert_fail@plt+0x257cc>
    2608:	tsthi	r8, r0	; <UNPREDICTABLE>
    260c:	movwcs	r4, #6567	; 0x19a7
    2610:	movwls	r4, #1618	; 0x652
    2614:	blls	193800 <__assert_fail@plt+0x192190>
    2618:			; <UNDEFINED> instruction: 0xf7fe6848
    261c:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2620:	tsthi	r4, r0	; <UNPREDICTABLE>
    2624:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    2628:	ldrbtmi	r4, [r9], #-2465	; 0xfffff65f
    262c:	strtmi	r4, [r8], -r2, lsl #12
    2630:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    2634:	andcs	r6, r0, #2818048	; 0x2b0000
    2638:	movwcs	r6, #291	; 0x123
    263c:	movwcs	lr, #59844	; 0xe9c4
    2640:			; <UNDEFINED> instruction: 0xf7fee053
    2644:	cdpne	15, 0, cr14, cr3, cr14, {6}
    2648:	bcc	43de70 <__assert_fail@plt+0x43c800>
    264c:	sbchi	pc, lr, r0, asr #5
    2650:	movwls	sl, #39692	; 0x9b0c
    2654:			; <UNDEFINED> instruction: 0xf7fe4628
    2658:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    265c:	adcshi	pc, lr, r0
    2660:			; <UNDEFINED> instruction: 0xf1007cc3
    2664:	blcs	b842b8 <__assert_fail@plt+0xb82c48>
    2668:	adchi	pc, sl, r0
    266c:	blcs	ba1980 <__assert_fail@plt+0xba0310>
    2670:	adchi	pc, fp, r0
    2674:	tstcs	r0, sl, lsl #4
    2678:			; <UNDEFINED> instruction: 0xf7fe4638
    267c:	stmdacs	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    2680:	andcs	sp, r0, #232	; 0xe8
    2684:	bne	43deec <__assert_fail@plt+0x43c87c>
    2688:	andcs	r9, r3, r0, lsl #4
    268c:	ldrtmi	r9, [sl], -r9, lsl #22
    2690:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2694:	blls	270b9c <__assert_fail@plt+0x26f52c>
    2698:	ldrdeq	lr, [r2, -sp]
    269c:	tstcs	r8, #3457024	; 0x34c000
    26a0:	svclt	0x00084299
    26a4:			; <UNDEFINED> instruction: 0xd1d54290
    26a8:	mvnsvc	pc, #64, 12	; 0x4000000
    26ac:	beq	43df14 <__assert_fail@plt+0x43c8a4>
    26b0:			; <UNDEFINED> instruction: 0x464a4639
    26b4:	mcr	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    26b8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    26bc:	addhi	pc, pc, r0
    26c0:	strbmi	r9, [r8], -r9, lsl #20
    26c4:			; <UNDEFINED> instruction: 0xf8092700
    26c8:	blvs	49e6dc <__assert_fail@plt+0x49d06c>
    26cc:			; <UNDEFINED> instruction: 0xf7fe9209
    26d0:			; <UNDEFINED> instruction: 0x4681ee78
    26d4:			; <UNDEFINED> instruction: 0xf0002800
    26d8:	strtmi	r8, [r8], -ip, lsr #1
    26dc:	svc	0x00b0f7fe
    26e0:			; <UNDEFINED> instruction: 0xf8c49b09
    26e4:	stmib	r4, {r4, ip, pc}^
    26e8:			; <UNDEFINED> instruction: 0xf8db370e
    26ec:	ldrtmi	r3, [r2], -r0
    26f0:	orrpl	pc, r0, pc, asr #8
    26f4:	subsvs	r4, ip, r0, asr #12
    26f8:	blcc	3ce10 <__assert_fail@plt+0x3b7a0>
    26fc:	andmi	pc, r0, fp, asr #17
    2700:	mrc	7, 0, APSR_nzcv, cr14, cr14, {7}
    2704:			; <UNDEFINED> instruction: 0xf47f2800
    2708:			; <UNDEFINED> instruction: 0x4604ae39
    270c:			; <UNDEFINED> instruction: 0xf7fe4630
    2710:	qasxmi	lr, r0, r2
    2714:			; <UNDEFINED> instruction: 0xf50d4967
    2718:	bmi	1397428 <__assert_fail@plt+0x1395db8>
    271c:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    2720:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2724:	subsmi	r6, r1, sl, lsl r8
    2728:			; <UNDEFINED> instruction: 0xf50dd17d
    272c:	andlt	r5, r9, r2, asr #26
    2730:	blhi	bda2c <__assert_fail@plt+0xbc3bc>
    2734:	svchi	0x00f0e8bd
    2738:	blcs	fa08ec <__assert_fail@plt+0xf9f27c>
    273c:	mcrge	4, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    2740:	stmdacs	r0, {r3, r5, r7, fp, ip, sp, lr}
    2744:	mrcge	4, 2, APSR_nzcv, cr15, cr15, {3}
    2748:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    274c:			; <UNDEFINED> instruction: 0xf0439908
    2750:			; <UNDEFINED> instruction: 0xf8840302
    2754:			; <UNDEFINED> instruction: 0xf7fe3030
    2758:			; <UNDEFINED> instruction: 0x4605ef14
    275c:			; <UNDEFINED> instruction: 0xf47f2800
    2760:	ldr	sl, [r5, -lr, asr #28]
    2764:	andcs	r4, r5, #84, 18	; 0x150000
    2768:	ldrbtmi	r2, [r9], #-0
    276c:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2770:			; <UNDEFINED> instruction: 0xb1204603
    2774:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2778:	stmdacs	r0, {r0, r1, r9, sl, lr}
    277c:	stmdbmi	pc, {r0, r3, r4, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    2780:	adcvs	r2, r3, r0
    2784:			; <UNDEFINED> instruction: 0xf7fe4479
    2788:			; <UNDEFINED> instruction: 0x4605eefc
    278c:			; <UNDEFINED> instruction: 0xf47f2800
    2790:	usat	sl, #29, r0, lsl #29
    2794:	andcs	r4, r5, #1212416	; 0x128000
    2798:	ldrbtmi	r2, [r9], #-0
    279c:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    27a0:	strtmi	r4, [r8], -r1, lsl #12
    27a4:	stc2	0, cr15, [sl]
    27a8:	stmdbmi	r6, {r1, r2, r6, r7, r9, sl, sp, lr, pc}^
    27ac:	andcs	r4, r5, #56, 12	; 0x3800000
    27b0:			; <UNDEFINED> instruction: 0xf7fe4479
    27b4:			; <UNDEFINED> instruction: 0x4601edfe
    27b8:			; <UNDEFINED> instruction: 0xf0004628
    27bc:			; <UNDEFINED> instruction: 0xe6d4fd9f
    27c0:	blcs	209b4 <__assert_fail@plt+0x1f344>
    27c4:	svcge	0x0046f43f
    27c8:	ldmdavc	fp!, {r4, r6, r8, r9, sl, sp, lr, pc}^
    27cc:			; <UNDEFINED> instruction: 0xf47f2b2e
    27d0:	ldmvc	fp!, {r0, r4, r6, r8, r9, sl, fp, sp, pc}
    27d4:			; <UNDEFINED> instruction: 0xf43f2b00
    27d8:	smlaldx	sl, fp, sp, pc	; <UNPREDICTABLE>
    27dc:	strtmi	r4, [r8], -r3, lsl #12
    27e0:			; <UNDEFINED> instruction: 0xf7fe9309
    27e4:	blls	27e4a4 <__assert_fail@plt+0x27ce34>
    27e8:	str	r6, [r3, -r3, lsr #2]
    27ec:	ldrbt	r4, [sp], r8, lsr #12
    27f0:	andcs	r4, r5, #868352	; 0xd4000
    27f4:			; <UNDEFINED> instruction: 0xf7fe4479
    27f8:			; <UNDEFINED> instruction: 0x4603eddc
    27fc:			; <UNDEFINED> instruction: 0xf7feb118
    2800:	strmi	lr, [r3], -r0, ror #27
    2804:	ldmdbmi	r1!, {r3, r5, r7, r8, ip, sp, pc}
    2808:	adcvs	r2, r3, r0
    280c:			; <UNDEFINED> instruction: 0xf7fe4479
    2810:			; <UNDEFINED> instruction: 0x4605eeb8
    2814:			; <UNDEFINED> instruction: 0xf47f2800
    2818:	ldrt	sl, [r9], ip, asr #28
    281c:	strbt	r6, [r9], r0, lsr #2
    2820:	rscscc	pc, pc, pc, asr #32
    2824:			; <UNDEFINED> instruction: 0xf7fee776
    2828:			; <UNDEFINED> instruction: 0x4620edd2
    282c:	stc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    2830:	stmdbmi	r7!, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}
    2834:	ldrbtmi	r2, [r9], #-1
    2838:	ldcl	7, cr15, [r4, #1016]	; 0x3f8
    283c:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    2840:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    2844:	stmdacs	r0, {r3, r4, r5, r6, sp, lr}
    2848:	mcrge	4, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    284c:	ldrbt	r2, [r2], r0, lsl #6
    2850:	andeq	r3, r1, r2, ror #22
    2854:	andeq	r0, r0, r8, ror #2
    2858:	andeq	r2, r0, r4, lsr #7
    285c:	andeq	r2, r0, r6, lsr #7
    2860:	muleq	r0, lr, r3
    2864:	andeq	r2, r0, r2, lsl #8
    2868:	andeq	r2, r0, lr, lsl #7
    286c:	andeq	r2, r0, r8, asr #6
    2870:	andeq	r2, r0, r8, lsr #6
    2874:	andeq	r2, r0, sl, lsl #6
    2878:	ldrdeq	r2, [r0], -sl
    287c:			; <UNDEFINED> instruction: 0x000022b6
    2880:	andeq	r2, r0, sl, lsl #5
    2884:	andeq	r2, r0, r4, lsr #5
    2888:	andeq	r2, r0, lr, asr #4
    288c:	muleq	r0, r6, r2
    2890:	andeq	r2, r0, r0, ror #3
    2894:	andeq	r2, r0, r8, lsr r2
    2898:			; <UNDEFINED> instruction: 0x000021b4
    289c:	andeq	r2, r0, r2, lsl #3
    28a0:	andeq	r2, r0, r2, ror r1
    28a4:	andeq	r2, r0, ip, asr #3
    28a8:	andeq	r3, r1, r6, lsl #22
    28ac:	andeq	r3, r1, r8, ror #21
    28b0:	muleq	r0, r2, r1
    28b4:	andeq	r3, r1, r2, asr r7
    28b8:	ldrdeq	r1, [r0], -sl
    28bc:	andeq	r1, r0, r0, ror pc
    28c0:	andeq	r1, r0, sl, asr #31
    28c4:	andeq	r1, r0, ip, asr #31
    28c8:	andeq	r1, r0, r4, asr #30
    28cc:	andeq	r1, r0, r8, ror #29
    28d0:	ldrdeq	r1, [r0], -r6
    28d4:	andeq	r1, r0, r6, ror #30
    28d8:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    28dc:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    28e0:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    28e4:			; <UNDEFINED> instruction: 0xf7fe4620
    28e8:			; <UNDEFINED> instruction: 0x4607ed90
    28ec:			; <UNDEFINED> instruction: 0xf7fe4620
    28f0:			; <UNDEFINED> instruction: 0x4606ed3a
    28f4:			; <UNDEFINED> instruction: 0xf7fe4620
    28f8:			; <UNDEFINED> instruction: 0x4604ee3e
    28fc:			; <UNDEFINED> instruction: 0xb128bb66
    2900:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    2904:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    2908:	tstle	r7, r9, lsl #22
    290c:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    2910:			; <UNDEFINED> instruction: 0x4620681c
    2914:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2918:	strtmi	r4, [r0], -r6, lsl #12
    291c:	stc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2920:	strtmi	r4, [r0], -r5, lsl #12
    2924:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2928:	bllt	f54140 <__assert_fail@plt+0xf52ad0>
    292c:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    2930:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    2934:	blcs	25c948 <__assert_fail@plt+0x25b2d8>
    2938:	ldfltp	f5, [r8, #44]!	; 0x2c
    293c:	rscle	r2, r5, r0, lsr #22
    2940:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    2944:	andcs	r2, r0, r5, lsl #4
    2948:			; <UNDEFINED> instruction: 0xf7fe4479
    294c:			; <UNDEFINED> instruction: 0xf7feed32
    2950:	andcs	lr, r1, sl, lsr #28
    2954:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2958:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    295c:	stccs	8, cr6, [r0], {3}
    2960:	blcs	837118 <__assert_fail@plt+0x835aa8>
    2964:	andvs	fp, r4, r8, lsl pc
    2968:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    296c:	andcs	r2, r0, r5, lsl #4
    2970:			; <UNDEFINED> instruction: 0xf7fe4479
    2974:			; <UNDEFINED> instruction: 0xf7feed1e
    2978:	strb	lr, [sl, lr, lsr #27]!
    297c:	mvnle	r2, r0, lsl #16
    2980:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    2984:	blcs	81c998 <__assert_fail@plt+0x81b328>
    2988:	andvs	fp, r4, r8, lsl pc
    298c:	svclt	0x0000e7e1
    2990:	muleq	r1, r2, r5
    2994:	andeq	r0, r0, r8, ror r1
    2998:	andeq	r0, r0, ip, ror #2
    299c:	andeq	r1, r0, ip, ror lr
    29a0:	andeq	r1, r0, r4, asr lr
    29a4:	andeq	r0, r0, r0
    29a8:	andvs	r2, fp, r0, lsl #6
    29ac:			; <UNDEFINED> instruction: 0xb328b410
    29b0:	mulmi	r0, r0, r9
    29b4:	tstle	ip, pc, lsr #24
    29b8:	mulcc	r1, r0, r9
    29bc:	andcc	r4, r1, r4, lsl #12
    29c0:	rscsle	r2, r9, pc, lsr #22
    29c4:	andvs	r2, fp, r1, lsl #6
    29c8:	mulcc	r1, r4, r9
    29cc:	svclt	0x00182b2f
    29d0:	andle	r2, sl, r0, lsl #22
    29d4:			; <UNDEFINED> instruction: 0xf1c04603
    29d8:	ldmdane	sl, {r1}
    29dc:			; <UNDEFINED> instruction: 0xf913600a
    29e0:	bcs	e5ec <__assert_fail@plt+0xcf7c>
    29e4:	bcs	bf264c <__assert_fail@plt+0xbf0fdc>
    29e8:			; <UNDEFINED> instruction: 0x4620d1f7
    29ec:	blmi	140b68 <__assert_fail@plt+0x13f4f8>
    29f0:	stccs	7, cr4, [r0], {112}	; 0x70
    29f4:			; <UNDEFINED> instruction: 0x4604d0f9
    29f8:	strb	r3, [r3, r1]!
    29fc:	ldrb	r4, [r4, r4, lsl #12]!
    2a00:			; <UNDEFINED> instruction: 0x460eb570
    2a04:	mulne	r0, r0, r9
    2a08:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    2a0c:	cmplt	r1, r8, lsl #12
    2a10:			; <UNDEFINED> instruction: 0x4630295c
    2a14:			; <UNDEFINED> instruction: 0xf7fed008
    2a18:	ldmdblt	r8!, {r1, r4, r6, r8, sl, fp, sp, lr, pc}^
    2a1c:	strpl	r3, [r9, -r1, lsl #8]!
    2a20:	stmdbcs	r0, {r5, r9, sl, lr}
    2a24:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    2a28:			; <UNDEFINED> instruction: 0xf993192b
    2a2c:			; <UNDEFINED> instruction: 0xb12b3001
    2a30:	strpl	r3, [r9, -r2, lsl #8]!
    2a34:	stmdbcs	r0, {r5, r9, sl, lr}
    2a38:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    2a3c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2a40:	mvnsmi	lr, sp, lsr #18
    2a44:	bmi	8d42a4 <__assert_fail@plt+0x8d2c34>
    2a48:	blmi	8eec58 <__assert_fail@plt+0x8ed5e8>
    2a4c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    2a50:	strmi	r4, [r8], r4, lsl #12
    2a54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a58:			; <UNDEFINED> instruction: 0xf04f9301
    2a5c:	strls	r0, [r0, -r0, lsl #6]
    2a60:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2a64:	tstlt	r4, r7
    2a68:	mulcc	r0, r4, r9
    2a6c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    2a70:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    2a74:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    2a78:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2a7c:	stc	7, cr15, [ip, #1016]	; 0x3f8
    2a80:	ldrtmi	r4, [fp], -r5, lsl #12
    2a84:			; <UNDEFINED> instruction: 0x46694632
    2a88:			; <UNDEFINED> instruction: 0xf7fe4620
    2a8c:	stmdavs	fp!, {r2, r3, r7, sl, fp, sp, lr, pc}
    2a90:	blls	310e4 <__assert_fail@plt+0x2fa74>
    2a94:	rscle	r4, sl, r3, lsr #5
    2a98:			; <UNDEFINED> instruction: 0xf993b11b
    2a9c:	blcs	eaa4 <__assert_fail@plt+0xd434>
    2aa0:	bmi	43723c <__assert_fail@plt+0x435bcc>
    2aa4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2aa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2aac:	subsmi	r9, sl, r1, lsl #22
    2ab0:	andlt	sp, r2, sp, lsl #2
    2ab4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2ab8:	blcs	8952ec <__assert_fail@plt+0x893c7c>
    2abc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2ac0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    2ac4:	strbmi	r4, [r2], -r3, lsr #12
    2ac8:			; <UNDEFINED> instruction: 0xf7fe4479
    2acc:			; <UNDEFINED> instruction: 0xf7feec8c
    2ad0:	svclt	0x0000ec7e
    2ad4:	andeq	r3, r1, r2, lsr #8
    2ad8:	andeq	r0, r0, r8, ror #2
    2adc:	andeq	r3, r1, lr, ror r6
    2ae0:	andeq	r2, r0, r8, ror r4
    2ae4:	andeq	r3, r1, sl, asr #7
    2ae8:	andeq	r3, r1, r8, lsr r6
    2aec:	andeq	r2, r0, r8, lsr #8
    2af0:	addlt	fp, r3, r0, lsl #10
    2af4:	tstls	r0, r7, lsl #24
    2af8:			; <UNDEFINED> instruction: 0xf7fe9001
    2afc:	ldrbtmi	lr, [ip], #-3314	; 0xfffff30e
    2b00:	ldmib	sp, {r1, r5, r8, sp}^
    2b04:	andvs	r2, r1, r0, lsl #6
    2b08:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    2b0c:			; <UNDEFINED> instruction: 0xf7fe4479
    2b10:	svclt	0x0000ec6a
    2b14:	strdeq	r3, [r1], -r6
    2b18:	andeq	r2, r0, r4, ror #7
    2b1c:			; <UNDEFINED> instruction: 0x4604b538
    2b20:			; <UNDEFINED> instruction: 0xf7ff460d
    2b24:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2b28:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    2b2c:	lfmlt	f5, 1, [r8, #-0]
    2b30:	strtmi	r4, [r0], -r9, lsr #12
    2b34:			; <UNDEFINED> instruction: 0xffdcf7ff
    2b38:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    2b3c:			; <UNDEFINED> instruction: 0x47706018
    2b40:			; <UNDEFINED> instruction: 0x000135ba
    2b44:	svcmi	0x00f0e92d
    2b48:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    2b4c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    2b50:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2b54:			; <UNDEFINED> instruction: 0xf8df2500
    2b58:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    2b5c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2b60:	movwls	r6, #55323	; 0xd81b
    2b64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b68:	strmi	lr, [r0, #-2505]	; 0xfffff637
    2b6c:	strmi	r9, [r5], -r2, lsl #4
    2b70:	ldc	7, cr15, [r6], #1016	; 0x3f8
    2b74:	stccs	6, cr4, [r0, #-16]
    2b78:	adchi	pc, r9, r0
    2b7c:	mulvs	r0, r5, r9
    2b80:			; <UNDEFINED> instruction: 0xf0002e00
    2b84:			; <UNDEFINED> instruction: 0xf7fe80a4
    2b88:	strtmi	lr, [sl], -r2, lsl #25
    2b8c:	strmi	r6, [r2], r1, lsl #16
    2b90:			; <UNDEFINED> instruction: 0xf912e001
    2b94:	rscslt	r6, r3, #1, 30
    2b98:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    2b9c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    2ba0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    2ba4:	addshi	pc, r3, r0
    2ba8:	bleq	c3efe4 <__assert_fail@plt+0xc3d974>
    2bac:	ldrmi	r4, [sl], -r8, lsr #12
    2bb0:	ldrbmi	r6, [r9], -r3, lsr #32
    2bb4:			; <UNDEFINED> instruction: 0xf7fe930c
    2bb8:	vmovls.16	d28[1], lr
    2bbc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    2bc0:	smlabteq	r0, sp, r9, lr
    2bc4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    2bc8:			; <UNDEFINED> instruction: 0xf0402d00
    2bcc:	mcrcs	0, 0, r8, cr0, cr3, {4}
    2bd0:	tsthi	r6, r0	; <UNPREDICTABLE>
    2bd4:	mulpl	r0, r6, r9
    2bd8:			; <UNDEFINED> instruction: 0xf0002d00
    2bdc:	andcs	r8, r0, #12, 2
    2be0:	cdp	3, 0, cr2, cr8, cr0, {0}
    2be4:			; <UNDEFINED> instruction: 0x4657ba10
    2be8:	andsls	pc, r8, sp, asr #17
    2bec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2bf0:			; <UNDEFINED> instruction: 0x469246b1
    2bf4:			; <UNDEFINED> instruction: 0xf999469b
    2bf8:	bcs	1a4ac04 <__assert_fail@plt+0x1a49594>
    2bfc:	addhi	pc, sp, r0
    2c00:	msreq	CPSR_, r2, lsr #32
    2c04:			; <UNDEFINED> instruction: 0xf0402942
    2c08:			; <UNDEFINED> instruction: 0xf99980e9
    2c0c:	bcs	ac1c <__assert_fail@plt+0x95ac>
    2c10:	bicshi	pc, r3, r0
    2c14:	ldcl	7, cr15, [r8], {254}	; 0xfe
    2c18:	subsle	r2, r8, r0, lsl #16
    2c1c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    2c20:			; <UNDEFINED> instruction: 0x4630d055
    2c24:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2c28:	movweq	lr, #47706	; 0xba5a
    2c2c:	cmple	lr, r5, lsl #12
    2c30:	mulne	r0, r9, r9
    2c34:	suble	r2, sl, r0, lsl #18
    2c38:			; <UNDEFINED> instruction: 0x462a4630
    2c3c:			; <UNDEFINED> instruction: 0xf7fe4649
    2c40:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    2c44:			; <UNDEFINED> instruction: 0xf919d143
    2c48:	strbmi	ip, [sp], #-5
    2c4c:	svceq	0x0030f1bc
    2c50:			; <UNDEFINED> instruction: 0xf108d10a
    2c54:	bl	fea04c60 <__assert_fail@plt+0xfea035f0>
    2c58:	bl	143874 <__assert_fail@plt+0x142204>
    2c5c:			; <UNDEFINED> instruction: 0xf9150803
    2c60:			; <UNDEFINED> instruction: 0xf1bccf01
    2c64:	rscsle	r0, r8, r0, lsr pc
    2c68:			; <UNDEFINED> instruction: 0xf833683b
    2c6c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2c70:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    2c74:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2c78:	strtmi	r2, [r8], -r0, lsl #6
    2c7c:	bne	43e4e4 <__assert_fail@plt+0x43ce74>
    2c80:	eorvs	r4, r3, sl, lsl r6
    2c84:			; <UNDEFINED> instruction: 0xf7fe930c
    2c88:			; <UNDEFINED> instruction: 0xf8ddeb8e
    2c8c:	strmi	r9, [r9, #48]!	; 0x30
    2c90:	strmi	r6, [r2], r5, lsr #16
    2c94:			; <UNDEFINED> instruction: 0xf000468b
    2c98:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    2c9c:	adchi	pc, r6, r0
    2ca0:	mvnscc	pc, #16, 2
    2ca4:			; <UNDEFINED> instruction: 0xf1419304
    2ca8:	movwls	r3, #21503	; 0x53ff
    2cac:	ldrdeq	lr, [r4, -sp]
    2cb0:	mvnscc	pc, #79	; 0x4f
    2cb4:	andeq	pc, r2, #111	; 0x6f
    2cb8:	svclt	0x0008428b
    2cbc:			; <UNDEFINED> instruction: 0xd3274282
    2cc0:	svceq	0x0000f1b9
    2cc4:			; <UNDEFINED> instruction: 0xf999d003
    2cc8:	bcs	acd0 <__assert_fail@plt+0x9660>
    2ccc:	tstcs	r6, #-1073741788	; 0xc0000024
    2cd0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    2cd4:	bmi	ff49ad68 <__assert_fail@plt+0xff4996f8>
    2cd8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    2cdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ce0:	subsmi	r9, sl, sp, lsl #22
    2ce4:	orrshi	pc, r6, r0, asr #32
    2ce8:	andlt	r4, pc, r8, lsr #12
    2cec:	blhi	bdfe8 <__assert_fail@plt+0xbc978>
    2cf0:	svchi	0x00f0e8bd
    2cf4:			; <UNDEFINED> instruction: 0xf1109b01
    2cf8:			; <UNDEFINED> instruction: 0xf04f37ff
    2cfc:			; <UNDEFINED> instruction: 0xf06f31ff
    2d00:			; <UNDEFINED> instruction: 0xf1430002
    2d04:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    2d08:	adcsmi	fp, r8, #8, 30
    2d0c:	svcge	0x005ff4bf
    2d10:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    2d14:	rsbmi	sp, fp, #913408	; 0xdf000
    2d18:			; <UNDEFINED> instruction: 0xf999e7dc
    2d1c:			; <UNDEFINED> instruction: 0xf0222002
    2d20:	bcs	10835a8 <__assert_fail@plt+0x1081f38>
    2d24:	svcge	0x0076f47f
    2d28:	mulcs	r3, r9, r9
    2d2c:			; <UNDEFINED> instruction: 0xf47f2a00
    2d30:			; <UNDEFINED> instruction: 0x464eaf71
    2d34:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2d38:			; <UNDEFINED> instruction: 0x9018f8dd
    2d3c:	blge	13d478 <__assert_fail@plt+0x13be08>
    2d40:	ldcmi	3, cr9, [r8, #24]!
    2d44:	mulne	r0, r6, r9
    2d48:			; <UNDEFINED> instruction: 0x4628447d
    2d4c:			; <UNDEFINED> instruction: 0xf7fe9109
    2d50:	stmdbls	r9, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2d54:			; <UNDEFINED> instruction: 0xf0002800
    2d58:	blne	10e3244 <__assert_fail@plt+0x10e1bd4>
    2d5c:			; <UNDEFINED> instruction: 0xf1039309
    2d60:			; <UNDEFINED> instruction: 0xf1be0e01
    2d64:			; <UNDEFINED> instruction: 0xf0000f00
    2d68:	blls	1a3298 <__assert_fail@plt+0x1a1c28>
    2d6c:	mrscs	r2, (UNDEF: 0)
    2d70:	blvc	ff8fd6b4 <__assert_fail@plt+0xff8fc044>
    2d74:	blls	547e4 <__assert_fail@plt+0x53174>
    2d78:			; <UNDEFINED> instruction: 0xf0402b00
    2d7c:	b	1423244 <__assert_fail@plt+0x1421bd4>
    2d80:	cmple	r7, r1, lsl #6
    2d84:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2d88:	rdfnee	f0, f5, f0
    2d8c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2d90:	and	r4, r4, ip, lsr #13
    2d94:	movweq	lr, #23124	; 0x5a54
    2d98:	ldfccp	f7, [pc], #48	; 2dd0 <__assert_fail@plt+0x1760>
    2d9c:	blx	3727e <__assert_fail@plt+0x35c0e>
    2da0:			; <UNDEFINED> instruction: 0xf1bcf20b
    2da4:	blx	292daa <__assert_fail@plt+0x29173a>
    2da8:	blx	fe80b5b6 <__assert_fail@plt+0xfe809f46>
    2dac:	strmi	r0, [sl], #-266	; 0xfffffef6
    2db0:			; <UNDEFINED> instruction: 0xf0004611
    2db4:	strcs	r8, [r0], #-252	; 0xffffff04
    2db8:	bcs	c1c0 <__assert_fail@plt+0xab50>
    2dbc:	blx	fe83716e <__assert_fail@plt+0xfe835afe>
    2dc0:			; <UNDEFINED> instruction: 0xf04f670a
    2dc4:	blx	fea865ce <__assert_fail@plt+0xfea84f5e>
    2dc8:	ldrtmi	r2, [lr], -r2, lsl #6
    2dcc:	bl	10c942c <__assert_fail@plt+0x10c7dbc>
    2dd0:	blcs	3a10 <__assert_fail@plt+0x23a0>
    2dd4:	strcs	sp, [r1], #-222	; 0xffffff22
    2dd8:	ldrb	r2, [fp, r0, lsl #10]
    2ddc:			; <UNDEFINED> instruction: 0xf47f2a00
    2de0:			; <UNDEFINED> instruction: 0xe7a6af19
    2de4:			; <UNDEFINED> instruction: 0xf43f2d00
    2de8:			; <UNDEFINED> instruction: 0xe791af72
    2dec:	movweq	lr, #47706	; 0xba5a
    2df0:	svcge	0x0066f47f
    2df4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    2df8:	stmib	r9, {sl, ip, sp}^
    2dfc:	strb	r3, [sl, -r0, lsl #8]!
    2e00:	strcc	lr, [r0], #-2525	; 0xfffff623
    2e04:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    2e08:	strb	r3, [r4, -r0, lsl #8]!
    2e0c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2e10:	smlabteq	r0, sp, r9, lr
    2e14:	streq	pc, [r1, #-111]!	; 0xffffff91
    2e18:	tstlt	r3, r2, lsl #22
    2e1c:			; <UNDEFINED> instruction: 0xf8c39b02
    2e20:	ldmib	sp, {sp, lr, pc}^
    2e24:	strmi	r1, [fp], -r4, lsl #4
    2e28:	svclt	0x00144313
    2e2c:	movwcs	r2, #769	; 0x301
    2e30:	svceq	0x0000f1be
    2e34:	movwcs	fp, #3848	; 0xf08
    2e38:			; <UNDEFINED> instruction: 0xf0002b00
    2e3c:	blls	263110 <__assert_fail@plt+0x261aa0>
    2e40:			; <UNDEFINED> instruction: 0xf8cd2001
    2e44:	tstcs	r0, r4, lsr #32
    2e48:	ldfccp	f7, [pc], #12	; 2e5c <__assert_fail@plt+0x17ec>
    2e4c:	strtmi	r9, [r8], r6, lsl #22
    2e50:	b	13e7e60 <__assert_fail@plt+0x13e67f0>
    2e54:	ldrmi	r7, [sl], r3, ror #23
    2e58:	b	153ae70 <__assert_fail@plt+0x1539800>
    2e5c:			; <UNDEFINED> instruction: 0xf10c0305
    2e60:			; <UNDEFINED> instruction: 0xd11d3cff
    2e64:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2e68:	svccc	0x00fff1bc
    2e6c:	andcs	pc, r1, #10240	; 0x2800
    2e70:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    2e74:	ldrmi	r4, [r1], -sl, lsl #8
    2e78:	strcs	sp, [r0], #-18	; 0xffffffee
    2e7c:	bcs	c284 <__assert_fail@plt+0xac14>
    2e80:	blx	fe837236 <__assert_fail@plt+0xfe835bc6>
    2e84:			; <UNDEFINED> instruction: 0xf04f670a
    2e88:	blx	fea86692 <__assert_fail@plt+0xfea85022>
    2e8c:	ldrtmi	r2, [lr], -r2, lsl #6
    2e90:	bl	10c94f0 <__assert_fail@plt+0x10c7e80>
    2e94:	blcs	3ad4 <__assert_fail@plt+0x2464>
    2e98:	strcs	sp, [r1], #-223	; 0xffffff21
    2e9c:	ldrb	r2, [ip, r0, lsl #10]
    2ea0:	smlabteq	r6, sp, r9, lr
    2ea4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2ea8:			; <UNDEFINED> instruction: 0xf04f0104
    2eac:			; <UNDEFINED> instruction: 0x9c020a0a
    2eb0:	bleq	3eff4 <__assert_fail@plt+0x3d984>
    2eb4:			; <UNDEFINED> instruction: 0xf8dd2900
    2eb8:	svclt	0x00088024
    2ebc:	tstle	r1, #720896	; 0xb0000
    2ec0:	movweq	lr, #43802	; 0xab1a
    2ec4:	andeq	lr, fp, #76800	; 0x12c00
    2ec8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2ecc:	movweq	lr, #43795	; 0xab13
    2ed0:	andeq	lr, fp, #67584	; 0x10800
    2ed4:	beq	fdb28 <__assert_fail@plt+0xfc4b8>
    2ed8:	bleq	bdbe8 <__assert_fail@plt+0xbc578>
    2edc:	svclt	0x0008458b
    2ee0:	mvnle	r4, #545259520	; 0x20800000
    2ee4:	svceq	0x0000f1b8
    2ee8:	tstcs	r0, r2, lsl r0
    2eec:	movweq	lr, #43802	; 0xab1a
    2ef0:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    2ef4:	andeq	lr, fp, #76800	; 0x12c00
    2ef8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2efc:	movweq	lr, #43795	; 0xab13
    2f00:	andeq	lr, fp, #67584	; 0x10800
    2f04:	beq	fdb58 <__assert_fail@plt+0xfc4e8>
    2f08:	bleq	bdc18 <__assert_fail@plt+0xbc5a8>
    2f0c:	mvnle	r4, r8, lsl #11
    2f10:	strcs	r2, [r0, -r1, lsl #12]
    2f14:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2f18:	strmi	lr, [r4, #-2525]	; 0xfffff623
    2f1c:	andsls	pc, r0, sp, asr #17
    2f20:	strtmi	r4, [r9], -r0, lsr #12
    2f24:	movwcs	r2, #522	; 0x20a
    2f28:	blx	ff3bef34 <__assert_fail@plt+0xff3bd8c4>
    2f2c:	strtmi	r4, [r9], -r0, lsr #12
    2f30:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2f34:			; <UNDEFINED> instruction: 0x46994690
    2f38:	movwcs	r2, #522	; 0x20a
    2f3c:	blx	ff13ef48 <__assert_fail@plt+0xff13d8d8>
    2f40:	bl	11c9614 <__assert_fail@plt+0x11c7fa4>
    2f44:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2f48:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2f4c:	bl	13095c0 <__assert_fail@plt+0x1307f50>
    2f50:	ldrtmi	r0, [r2], -r7, lsl #24
    2f54:			; <UNDEFINED> instruction: 0x463b18de
    2f58:	streq	lr, [ip, -ip, asr #22]
    2f5c:	strmi	r4, [sp], -r4, lsl #12
    2f60:	svceq	0x0000f1b8
    2f64:			; <UNDEFINED> instruction: 0x4650d014
    2f68:			; <UNDEFINED> instruction: 0xf0014659
    2f6c:	strbmi	pc, [r2], -sp, lsr #21	; <UNPREDICTABLE>
    2f70:			; <UNDEFINED> instruction: 0xf001464b
    2f74:	strmi	pc, [fp], -r9, lsr #21
    2f78:	ldmib	sp, {r1, r9, sl, lr}^
    2f7c:			; <UNDEFINED> instruction: 0xf0010106
    2f80:	blls	41a14 <__assert_fail@plt+0x403a4>
    2f84:	movwls	r1, #2075	; 0x81b
    2f88:	bl	1069b94 <__assert_fail@plt+0x1068524>
    2f8c:	movwls	r0, #4867	; 0x1303
    2f90:	movwcs	lr, #10717	; 0x29dd
    2f94:	svclt	0x00082b00
    2f98:	sbcle	r2, r1, #40960	; 0xa000
    2f9c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2fa0:			; <UNDEFINED> instruction: 0x9010f8dd
    2fa4:	movwcs	lr, #2525	; 0x9dd
    2fa8:	movwcs	lr, #2505	; 0x9c9
    2fac:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2fb0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2fb4:	smlabteq	r0, sp, r9, lr
    2fb8:	strbmi	lr, [lr], -lr, lsr #14
    2fbc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2fc0:			; <UNDEFINED> instruction: 0x9018f8dd
    2fc4:	blge	13d700 <__assert_fail@plt+0x13c090>
    2fc8:	ldrt	r9, [sl], r6, lsl #6
    2fcc:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2fd0:			; <UNDEFINED> instruction: 0xf7fe4628
    2fd4:	stmdacs	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    2fd8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2fdc:	blls	3c9c0 <__assert_fail@plt+0x3b350>
    2fe0:	stcls	7, cr2, [r6, #-0]
    2fe4:	blx	fe894856 <__assert_fail@plt+0xfe8931e6>
    2fe8:	ldrmi	r2, [lr], -r5, lsl #6
    2fec:	blx	ff8e9bfa <__assert_fail@plt+0xff8e858a>
    2ff0:	svccs	0x00006705
    2ff4:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2ff8:	tstcs	r0, r1
    2ffc:	blls	bcb00 <__assert_fail@plt+0xbb490>
    3000:	blcs	149dc <__assert_fail@plt+0x1336c>
    3004:	svcge	0x000af47f
    3008:	strcc	lr, [r0], #-2525	; 0xfffff623
    300c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    3010:	strbt	r3, [r0], -r0, lsl #8
    3014:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3018:	andeq	r3, r1, r6, lsl r3
    301c:	andeq	r0, r0, r8, ror #2
    3020:	muleq	r1, r6, r1
    3024:			; <UNDEFINED> instruction: 0x000021b4
    3028:	andeq	r1, r0, sl, lsr pc
    302c:			; <UNDEFINED> instruction: 0xf7ff2200
    3030:	svclt	0x0000bd89
    3034:	mvnsmi	lr, sp, lsr #18
    3038:	strmi	r4, [r7], -r8, lsl #13
    303c:			; <UNDEFINED> instruction: 0x4605b1d8
    3040:			; <UNDEFINED> instruction: 0xf7fee007
    3044:	rsclt	lr, r4, #36, 20	; 0x24000
    3048:			; <UNDEFINED> instruction: 0xf8336803
    304c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    3050:	strtmi	sp, [lr], -r4, lsl #10
    3054:	blmi	814b0 <__assert_fail@plt+0x7fe40>
    3058:	mvnsle	r2, r0, lsl #24
    305c:	svceq	0x0000f1b8
    3060:			; <UNDEFINED> instruction: 0xf8c8d001
    3064:	adcsmi	r6, lr, #0
    3068:			; <UNDEFINED> instruction: 0xf996d908
    306c:	andcs	r3, r1, r0
    3070:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3074:	strdlt	r8, [r9, -r0]
    3078:	andeq	pc, r0, r8, asr #17
    307c:	ldmfd	sp!, {sp}
    3080:	svclt	0x000081f0
    3084:	mvnsmi	lr, sp, lsr #18
    3088:	strmi	r4, [r7], -r8, lsl #13
    308c:			; <UNDEFINED> instruction: 0x4605b1d8
    3090:			; <UNDEFINED> instruction: 0xf7fee007
    3094:	rsclt	lr, r4, #252, 18	; 0x3f0000
    3098:			; <UNDEFINED> instruction: 0xf8336803
    309c:	ldrbeq	r3, [fp], #20
    30a0:	strtmi	sp, [lr], -r4, lsl #10
    30a4:	blmi	81500 <__assert_fail@plt+0x7fe90>
    30a8:	mvnsle	r2, r0, lsl #24
    30ac:	svceq	0x0000f1b8
    30b0:			; <UNDEFINED> instruction: 0xf8c8d001
    30b4:	adcsmi	r6, lr, #0
    30b8:			; <UNDEFINED> instruction: 0xf996d908
    30bc:	andcs	r3, r1, r0
    30c0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    30c4:	strdlt	r8, [r9, -r0]
    30c8:	andeq	pc, r0, r8, asr #17
    30cc:	ldmfd	sp!, {sp}
    30d0:	svclt	0x000081f0
    30d4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    30d8:	strdlt	fp, [r2], r0
    30dc:	bmi	76dd00 <__assert_fail@plt+0x76c690>
    30e0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    30e4:	blvc	141238 <__assert_fail@plt+0x13fbc8>
    30e8:	stmpl	sl, {r1, r2, r9, sl, lr}
    30ec:	andls	r6, r1, #1179648	; 0x120000
    30f0:	andeq	pc, r0, #79	; 0x4f
    30f4:	and	r9, r5, r0, lsl #6
    30f8:	ldrtmi	r4, [r0], -r9, lsr #12
    30fc:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3100:	cmnlt	r0, r8, lsl #8
    3104:	stcne	8, cr15, [r8], {84}	; 0x54
    3108:			; <UNDEFINED> instruction: 0xf854b1b1
    310c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    3110:			; <UNDEFINED> instruction: 0x4630b195
    3114:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3118:	mvnle	r2, r0, lsl #16
    311c:	bmi	38b128 <__assert_fail@plt+0x389ab8>
    3120:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3124:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3128:	subsmi	r9, sl, r1, lsl #22
    312c:	andlt	sp, r2, sp, lsl #2
    3130:	ldrhtmi	lr, [r0], #141	; 0x8d
    3134:	ldrbmi	fp, [r0, -r3]!
    3138:	ldrtmi	r4, [r3], -r8, lsl #16
    313c:	ldrtmi	r4, [sl], -r8, lsl #18
    3140:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    3144:			; <UNDEFINED> instruction: 0xf7fe6800
    3148:			; <UNDEFINED> instruction: 0xf7feea28
    314c:	svclt	0x0000e940
    3150:	muleq	r1, r0, sp
    3154:	andeq	r0, r0, r8, ror #2
    3158:	andeq	r2, r1, lr, asr #26
    315c:			; <UNDEFINED> instruction: 0x00012fb4
    3160:	andeq	r1, r0, lr, lsr #27
    3164:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    3168:	subslt	r4, r4, #16777216	; 0x1000000
    316c:	and	r4, r3, r3, lsl #12
    3170:	mulle	r8, r4, r2
    3174:	andle	r4, r5, fp, lsl #5
    3178:	mulcs	r0, r3, r9
    317c:	movwcc	r4, #5656	; 0x1618
    3180:	mvnsle	r2, r0, lsl #20
    3184:			; <UNDEFINED> instruction: 0xf85d2000
    3188:	ldrbmi	r4, [r0, -r4, lsl #22]!
    318c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    3190:	andcs	fp, sl, #56, 10	; 0xe000000
    3194:	strmi	r4, [sp], -r4, lsl #12
    3198:	stc2l	7, cr15, [r0], {255}	; 0xff
    319c:	svccc	0x0080f5b0
    31a0:	addlt	sp, r0, #268435456	; 0x10000000
    31a4:			; <UNDEFINED> instruction: 0x4629bd38
    31a8:			; <UNDEFINED> instruction: 0xf7ff4620
    31ac:	svclt	0x0000fca1
    31b0:	andscs	fp, r0, #56, 10	; 0xe000000
    31b4:	strmi	r4, [sp], -r4, lsl #12
    31b8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    31bc:	svccc	0x0080f5b0
    31c0:	addlt	sp, r0, #268435456	; 0x10000000
    31c4:			; <UNDEFINED> instruction: 0x4629bd38
    31c8:			; <UNDEFINED> instruction: 0xf7ff4620
    31cc:	svclt	0x0000fc91
    31d0:	strt	r2, [r3], #522	; 0x20a
    31d4:	strt	r2, [r1], #528	; 0x210
    31d8:	blmi	8d5a68 <__assert_fail@plt+0x8d43f8>
    31dc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    31e0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    31e4:	strmi	r2, [r4], -r0, lsl #12
    31e8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    31ec:			; <UNDEFINED> instruction: 0xf04f9301
    31f0:	strls	r0, [r0], -r0, lsl #6
    31f4:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31f8:	tstlt	r4, r6
    31fc:	mulcc	r0, r4, r9
    3200:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3204:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3208:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    320c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3210:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3214:	ldrtmi	r4, [r3], -r5, lsl #12
    3218:	strbtmi	r2, [r9], -sl, lsl #4
    321c:			; <UNDEFINED> instruction: 0xf7fe4620
    3220:	stmdavs	fp!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    3224:	blls	31858 <__assert_fail@plt+0x301e8>
    3228:	rscle	r4, sl, r3, lsr #5
    322c:			; <UNDEFINED> instruction: 0xf993b11b
    3230:	blcs	f238 <__assert_fail@plt+0xdbc8>
    3234:	bmi	3f79d0 <__assert_fail@plt+0x3f6360>
    3238:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    323c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3240:	subsmi	r9, sl, r1, lsl #22
    3244:	andlt	sp, r3, ip, lsl #2
    3248:	bmi	2f2a10 <__assert_fail@plt+0x2f13a0>
    324c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3250:	bicsle	r6, r6, r0, lsl r8
    3254:	strtmi	r4, [r3], -r9, lsl #18
    3258:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    325c:	stmia	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3260:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3264:	muleq	r1, r4, ip
    3268:	andeq	r0, r0, r8, ror #2
    326c:	andeq	r2, r1, sl, ror #29
    3270:	andeq	r1, r0, r4, ror #25
    3274:	andeq	r2, r1, r6, lsr ip
    3278:	andeq	r2, r1, r6, lsr #29
    327c:	muleq	r0, r6, ip
    3280:			; <UNDEFINED> instruction: 0x4606b5f8
    3284:			; <UNDEFINED> instruction: 0xf7ff460f
    3288:			; <UNDEFINED> instruction: 0xf110ffa7
    328c:			; <UNDEFINED> instruction: 0xf1414400
    3290:	cfstr32cs	mvfx0, [r1, #-0]
    3294:	stccs	15, cr11, [r0], {8}
    3298:	lfmlt	f5, 3, [r8]
    329c:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32a0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    32a4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    32a8:	andvs	r4, r4, sl, lsr r6
    32ac:	stmdbmi	r3, {r3, fp, sp, lr}
    32b0:			; <UNDEFINED> instruction: 0xf7fe4479
    32b4:	svclt	0x0000e898
    32b8:	andeq	r2, r1, lr, asr #28
    32bc:	andeq	r1, r0, r0, asr #24
    32c0:			; <UNDEFINED> instruction: 0x4605b538
    32c4:			; <UNDEFINED> instruction: 0xf7ff460c
    32c8:			; <UNDEFINED> instruction: 0xf500ffdb
    32cc:			; <UNDEFINED> instruction: 0xf5b34300
    32d0:	andle	r3, r1, #128, 30	; 0x200
    32d4:	lfmlt	f3, 1, [r8, #-0]
    32d8:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32dc:	strtmi	r4, [r2], -r5, lsl #18
    32e0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    32e4:	andvs	r4, r4, fp, lsr #12
    32e8:	stmdbmi	r3, {r3, fp, sp, lr}
    32ec:			; <UNDEFINED> instruction: 0xf7fe4479
    32f0:	svclt	0x0000e87a
    32f4:	andeq	r2, r1, r2, lsl lr
    32f8:	andeq	r1, r0, r4, lsl #24
    32fc:			; <UNDEFINED> instruction: 0xf7ff220a
    3300:	svclt	0x0000bb9f
    3304:			; <UNDEFINED> instruction: 0xf7ff2210
    3308:	svclt	0x0000bb9b
    330c:	blmi	895b98 <__assert_fail@plt+0x894528>
    3310:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3314:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3318:	strmi	r2, [r4], -r0, lsl #12
    331c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3320:			; <UNDEFINED> instruction: 0xf04f9301
    3324:	strls	r0, [r0], -r0, lsl #6
    3328:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    332c:	tstlt	r4, r6
    3330:	mulcc	r0, r4, r9
    3334:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    3338:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    333c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3340:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3344:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3348:	strbtmi	r4, [r9], -r5, lsl #12
    334c:			; <UNDEFINED> instruction: 0xf7fe4620
    3350:	stmdavs	fp!, {r8, fp, sp, lr, pc}
    3354:	blls	31988 <__assert_fail@plt+0x30318>
    3358:	rscle	r4, ip, r3, lsr #5
    335c:			; <UNDEFINED> instruction: 0xf993b11b
    3360:	blcs	f368 <__assert_fail@plt+0xdcf8>
    3364:	bmi	3f7b08 <__assert_fail@plt+0x3f6498>
    3368:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    336c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3370:	subsmi	r9, sl, r1, lsl #22
    3374:	andlt	sp, r3, ip, lsl #2
    3378:	bmi	2f2b40 <__assert_fail@plt+0x2f14d0>
    337c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3380:	bicsle	r6, r8, r0, lsl r8
    3384:	strtmi	r4, [r3], -r9, lsl #18
    3388:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    338c:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3390:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3394:	andeq	r2, r1, r0, ror #22
    3398:	andeq	r0, r0, r8, ror #2
    339c:			; <UNDEFINED> instruction: 0x00012db6
    33a0:			; <UNDEFINED> instruction: 0x00001bb0
    33a4:	andeq	r2, r1, r6, lsl #22
    33a8:	andeq	r2, r1, r6, ror sp
    33ac:	andeq	r1, r0, r6, ror #22
    33b0:	blmi	8d5c40 <__assert_fail@plt+0x8d45d0>
    33b4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    33b8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    33bc:	strmi	r2, [r4], -r0, lsl #12
    33c0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    33c4:			; <UNDEFINED> instruction: 0xf04f9301
    33c8:	strls	r0, [r0], -r0, lsl #6
    33cc:	stm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33d0:	tstlt	r4, r6
    33d4:	mulcc	r0, r4, r9
    33d8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    33dc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    33e0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    33e4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    33e8:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33ec:	andcs	r4, sl, #5242880	; 0x500000
    33f0:	strtmi	r4, [r0], -r9, ror #12
    33f4:	svc	0x0078f7fd
    33f8:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    33fc:	adcmi	r9, r3, #0, 22
    3400:	tstlt	fp, fp, ror #1
    3404:	mulcc	r0, r3, r9
    3408:	mvnle	r2, r0, lsl #22
    340c:	blmi	315c50 <__assert_fail@plt+0x3145e0>
    3410:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3414:	blls	5d484 <__assert_fail@plt+0x5be14>
    3418:	qaddle	r4, sl, ip
    341c:	ldcllt	0, cr11, [r0, #12]!
    3420:	blcs	895c54 <__assert_fail@plt+0x8945e4>
    3424:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3428:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    342c:	ldrtmi	r4, [sl], -r3, lsr #12
    3430:			; <UNDEFINED> instruction: 0xf7fd4479
    3434:			; <UNDEFINED> instruction: 0xf7fdefd8
    3438:	svclt	0x0000efca
    343c:			; <UNDEFINED> instruction: 0x00012abc
    3440:	andeq	r0, r0, r8, ror #2
    3444:	andeq	r2, r1, r2, lsl sp
    3448:	andeq	r1, r0, ip, lsl #22
    344c:	andeq	r2, r1, r0, ror #20
    3450:	ldrdeq	r2, [r1], -r0
    3454:	andeq	r1, r0, r0, asr #21
    3458:	blmi	8d5ce8 <__assert_fail@plt+0x8d4678>
    345c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3460:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3464:	strmi	r2, [r4], -r0, lsl #12
    3468:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    346c:			; <UNDEFINED> instruction: 0xf04f9301
    3470:	strls	r0, [r0], -r0, lsl #6
    3474:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3478:	tstlt	r4, r6
    347c:	mulcc	r0, r4, r9
    3480:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3484:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3488:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    348c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3490:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3494:	andcs	r4, sl, #5242880	; 0x500000
    3498:	strtmi	r4, [r0], -r9, ror #12
    349c:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34a0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    34a4:	adcmi	r9, r3, #0, 22
    34a8:	tstlt	fp, fp, ror #1
    34ac:	mulcc	r0, r3, r9
    34b0:	mvnle	r2, r0, lsl #22
    34b4:	blmi	315cf8 <__assert_fail@plt+0x314688>
    34b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    34bc:	blls	5d52c <__assert_fail@plt+0x5bebc>
    34c0:	qaddle	r4, sl, ip
    34c4:	ldcllt	0, cr11, [r0, #12]!
    34c8:	blcs	895cfc <__assert_fail@plt+0x89468c>
    34cc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    34d0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    34d4:	ldrtmi	r4, [sl], -r3, lsr #12
    34d8:			; <UNDEFINED> instruction: 0xf7fd4479
    34dc:			; <UNDEFINED> instruction: 0xf7fdef84
    34e0:	svclt	0x0000ef76
    34e4:	andeq	r2, r1, r4, lsl sl
    34e8:	andeq	r0, r0, r8, ror #2
    34ec:	andeq	r2, r1, sl, ror #24
    34f0:	andeq	r1, r0, r4, ror #20
    34f4:			; <UNDEFINED> instruction: 0x000129b8
    34f8:	andeq	r2, r1, r8, lsr #24
    34fc:	andeq	r1, r0, r8, lsl sl
    3500:	blmi	655d68 <__assert_fail@plt+0x6546f8>
    3504:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3508:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    350c:	strbtmi	r4, [r9], -ip, lsl #12
    3510:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    3514:			; <UNDEFINED> instruction: 0xf04f9303
    3518:			; <UNDEFINED> instruction: 0xf7ff0300
    351c:	orrslt	pc, r0, r7, lsl #27
    3520:	svc	0x00def7fd
    3524:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    3528:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    352c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    3530:	strtmi	r4, [r2], -fp, lsr #12
    3534:			; <UNDEFINED> instruction: 0xf7fd4479
    3538:	stmdbmi	lr, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    353c:	strtmi	r4, [r2], -fp, lsr #12
    3540:			; <UNDEFINED> instruction: 0xf7fe4479
    3544:	bmi	33d5f4 <__assert_fail@plt+0x33bf84>
    3548:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    354c:	ldrdeq	lr, [r0, -sp]
    3550:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3554:	subsmi	r9, sl, r3, lsl #22
    3558:	andlt	sp, r5, r1, lsl #2
    355c:			; <UNDEFINED> instruction: 0xf7fdbd30
    3560:	svclt	0x0000ef36
    3564:	andeq	r2, r1, ip, ror #18
    3568:	andeq	r0, r0, r8, ror #2
    356c:	andeq	r2, r1, lr, asr #23
    3570:			; <UNDEFINED> instruction: 0x000019bc
    3574:			; <UNDEFINED> instruction: 0x000019b0
    3578:	andeq	r2, r1, r6, lsr #18
    357c:			; <UNDEFINED> instruction: 0x460cb510
    3580:			; <UNDEFINED> instruction: 0xf7ff4611
    3584:	ldc	14, cr15, [pc, #780]	; 3898 <__assert_fail@plt+0x2228>
    3588:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    358c:	vcvt.f64.s32	d7, s0
    3590:	vstr	d21, [r4, #924]	; 0x39c
    3594:	vadd.f32	s14, s0, s0
    3598:	vnmul.f64	d0, d0, d5
    359c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    35a0:	vstr	d0, [r4, #768]	; 0x300
    35a4:	vldrlt	s0, [r0, #-4]
    35a8:	andeq	r0, r0, r0
    35ac:	smlawbmi	lr, r0, r4, r8
    35b0:	rsbsmi	pc, r0, #0, 8
    35b4:			; <UNDEFINED> instruction: 0xf5b24603
    35b8:			; <UNDEFINED> instruction: 0xf1014f80
    35bc:	push	{r2, sl, fp}
    35c0:	svclt	0x00044ff0
    35c4:			; <UNDEFINED> instruction: 0xf04f460a
    35c8:			; <UNDEFINED> instruction: 0xf1010a64
    35cc:			; <UNDEFINED> instruction: 0xf1010901
    35d0:			; <UNDEFINED> instruction: 0xf1010802
    35d4:			; <UNDEFINED> instruction: 0xf1010e03
    35d8:			; <UNDEFINED> instruction: 0xf1010705
    35dc:			; <UNDEFINED> instruction: 0xf1010606
    35e0:			; <UNDEFINED> instruction: 0xf1010507
    35e4:			; <UNDEFINED> instruction: 0xf1010408
    35e8:	svclt	0x00080009
    35ec:	blge	2c15fc <__assert_fail@plt+0x2bff8c>
    35f0:			; <UNDEFINED> instruction: 0xf5b2d03f
    35f4:	svclt	0x00024f20
    35f8:			; <UNDEFINED> instruction: 0xf04f460a
    35fc:			; <UNDEFINED> instruction: 0xf8020a6c
    3600:	eorsle	sl, r6, sl, lsl #22
    3604:	svcpl	0x0000f5b2
    3608:	strmi	fp, [sl], -r2, lsl #30
    360c:	beq	18ff750 <__assert_fail@plt+0x18fe0e0>
    3610:	blge	2c1620 <__assert_fail@plt+0x2bffb0>
    3614:			; <UNDEFINED> instruction: 0xf5b2d02d
    3618:	svclt	0x00024fc0
    361c:			; <UNDEFINED> instruction: 0xf04f460a
    3620:			; <UNDEFINED> instruction: 0xf8020a62
    3624:	eorle	sl, r4, sl, lsl #22
    3628:	svcmi	0x0040f5b2
    362c:	strmi	fp, [sl], -r2, lsl #30
    3630:	beq	1cff774 <__assert_fail@plt+0x1cfe104>
    3634:	blge	2c1644 <__assert_fail@plt+0x2bffd4>
    3638:			; <UNDEFINED> instruction: 0xf5b2d01b
    363c:	svclt	0x00025f80
    3640:			; <UNDEFINED> instruction: 0xf04f460a
    3644:			; <UNDEFINED> instruction: 0xf8020a70
    3648:	andsle	sl, r2, sl, lsl #22
    364c:	svcmi	0x0000f5b2
    3650:	strmi	fp, [sl], -r2, lsl #30
    3654:	beq	b7f798 <__assert_fail@plt+0xb7e128>
    3658:	blge	2c1668 <__assert_fail@plt+0x2bfff8>
    365c:	strmi	sp, [r2], -r9
    3660:	strtmi	r4, [ip], -r0, lsr #12
    3664:			; <UNDEFINED> instruction: 0x463e4635
    3668:	ldrbtmi	r4, [r4], r7, ror #12
    366c:	strbmi	r4, [r8], r6, asr #13
    3670:			; <UNDEFINED> instruction: 0xf4134689
    3674:			; <UNDEFINED> instruction: 0xf0037f80
    3678:	svclt	0x00140a40
    367c:	bleq	1cbf7c0 <__assert_fail@plt+0x1cbe150>
    3680:	bleq	b7f7c4 <__assert_fail@plt+0xb7e154>
    3684:	svceq	0x0080f013
    3688:	andlt	pc, r0, r9, lsl #17
    368c:			; <UNDEFINED> instruction: 0xf04fbf14
    3690:			; <UNDEFINED> instruction: 0xf04f0977
    3694:			; <UNDEFINED> instruction: 0xf413092d
    3698:			; <UNDEFINED> instruction: 0xf8886f00
    369c:	eorsle	r9, pc, r0
    36a0:	svceq	0x0000f1ba
    36a4:			; <UNDEFINED> instruction: 0xf04fbf14
    36a8:			; <UNDEFINED> instruction: 0xf04f0873
    36ac:			; <UNDEFINED> instruction: 0xf0130853
    36b0:			; <UNDEFINED> instruction: 0xf88e0f20
    36b4:	svclt	0x00148000
    36b8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    36bc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    36c0:	svceq	0x0010f013
    36c4:	and	pc, r0, ip, lsl #17
    36c8:	stceq	0, cr15, [r8], {3}
    36cc:			; <UNDEFINED> instruction: 0xf04fbf14
    36d0:			; <UNDEFINED> instruction: 0xf04f0e77
    36d4:			; <UNDEFINED> instruction: 0xf4130e2d
    36d8:			; <UNDEFINED> instruction: 0xf8876f80
    36dc:	eorsle	lr, r1, r0
    36e0:	svceq	0x0000f1bc
    36e4:			; <UNDEFINED> instruction: 0x2773bf14
    36e8:			; <UNDEFINED> instruction: 0xf0132753
    36ec:	eorsvc	r0, r7, r4, lsl #30
    36f0:	uhadd16cs	fp, r2, r4
    36f4:			; <UNDEFINED> instruction: 0xf013262d
    36f8:	eorvc	r0, lr, r2, lsl #30
    36fc:	streq	pc, [r1, #-3]
    3700:	uhadd16cs	fp, r7, r4
    3704:	eorvc	r2, r6, sp, lsr #12
    3708:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    370c:	svclt	0x00142d00
    3710:	cmpcs	r4, #116, 6	; 0xd0000001
    3714:	movwcs	r7, #3
    3718:	andsvc	r4, r3, r8, lsl #12
    371c:	svchi	0x00f0e8bd
    3720:	svceq	0x0000f1ba
    3724:			; <UNDEFINED> instruction: 0xf04fbf14
    3728:			; <UNDEFINED> instruction: 0xf04f0878
    372c:	ldr	r0, [lr, sp, lsr #16]!
    3730:	svclt	0x00142d00
    3734:			; <UNDEFINED> instruction: 0x232d2378
    3738:	movwcs	r7, #3
    373c:	andsvc	r4, r3, r8, lsl #12
    3740:	svchi	0x00f0e8bd
    3744:	svceq	0x0000f1bc
    3748:			; <UNDEFINED> instruction: 0x2778bf14
    374c:	strb	r2, [ip, sp, lsr #14]
    3750:	svcmi	0x00f0e92d
    3754:			; <UNDEFINED> instruction: 0xf04fb097
    3758:	stmib	sp, {r0, sl, fp}^
    375c:	bmi	1f8c384 <__assert_fail@plt+0x1f8ad14>
    3760:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    3764:			; <UNDEFINED> instruction: 0x078258d3
    3768:			; <UNDEFINED> instruction: 0xf10dbf54
    376c:			; <UNDEFINED> instruction: 0xf10d082c
    3770:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    3774:			; <UNDEFINED> instruction: 0xf04f9315
    3778:	svclt	0x00450300
    377c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3780:	strbmi	r2, [r6], r0, lsr #6
    3784:	eorcc	pc, ip, sp, lsl #17
    3788:			; <UNDEFINED> instruction: 0xf1a3230a
    378c:			; <UNDEFINED> instruction: 0xf1c30120
    3790:	blx	b04018 <__assert_fail@plt+0xb029a8>
    3794:	blx	33ffa4 <__assert_fail@plt+0x33e934>
    3798:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    379c:	andne	lr, r8, #3620864	; 0x374000
    37a0:	vst1.8	{d15-d16}, [r3], ip
    37a4:	svclt	0x000842aa
    37a8:			; <UNDEFINED> instruction: 0xf0c042a1
    37ac:	movwcc	r8, #41099	; 0xa08b
    37b0:	mvnle	r2, r6, asr #22
    37b4:			; <UNDEFINED> instruction: 0xf64c223c
    37b8:			; <UNDEFINED> instruction: 0xf6cc45cd
    37bc:			; <UNDEFINED> instruction: 0xf04f45cc
    37c0:			; <UNDEFINED> instruction: 0xf1a231ff
    37c4:	blx	fe945c4e <__assert_fail@plt+0xfe9445de>
    37c8:	blx	5cbd8 <__assert_fail@plt+0x5b568>
    37cc:	blx	827dc <__assert_fail@plt+0x8116c>
    37d0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    37d4:			; <UNDEFINED> instruction: 0x0c09ea4c
    37d8:			; <UNDEFINED> instruction: 0xf1c24c61
    37dc:	svcls	0x00090920
    37e0:			; <UNDEFINED> instruction: 0xf909fa21
    37e4:	b	13149dc <__assert_fail@plt+0x131336c>
    37e8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    37ec:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    37f0:	blx	193a3c <__assert_fail@plt+0x1923cc>
    37f4:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    37f8:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    37fc:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    3800:	streq	lr, [r1], #-2598	; 0xfffff5da
    3804:			; <UNDEFINED> instruction: 0xf1ba40d6
    3808:	svclt	0x000c0f42
    380c:			; <UNDEFINED> instruction: 0xf0002100
    3810:	bcc	803c1c <__assert_fail@plt+0x8025ac>
    3814:	streq	lr, [r9], -r6, asr #20
    3818:	vpmax.s8	d15, d2, d23
    381c:	andge	pc, r0, lr, lsl #17
    3820:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    3824:	addhi	pc, r4, r0
    3828:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    382c:			; <UNDEFINED> instruction: 0xf88e2269
    3830:	subcs	r2, r2, #1
    3834:	andcs	pc, r2, lr, lsl #17
    3838:	andvc	r2, sl, r0, lsl #4
    383c:	andeq	lr, r5, #84, 20	; 0x54000
    3840:			; <UNDEFINED> instruction: 0xf1a3d04a
    3844:			; <UNDEFINED> instruction: 0xf1c30114
    3848:	blx	905520 <__assert_fail@plt+0x903eb0>
    384c:	blx	180058 <__assert_fail@plt+0x17e9e8>
    3850:	blcc	d41474 <__assert_fail@plt+0xd3fe04>
    3854:	blx	954544 <__assert_fail@plt+0x952ed4>
    3858:	blx	98046c <__assert_fail@plt+0x97edfc>
    385c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    3860:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    3864:			; <UNDEFINED> instruction: 0xf04f1d50
    3868:			; <UNDEFINED> instruction: 0xf1410300
    386c:	andcs	r0, sl, #0, 2
    3870:	cdp2	0, 2, cr15, cr10, cr0, {0}
    3874:	movwcs	r2, #522	; 0x20a
    3878:	strmi	r4, [fp], r2, lsl #13
    387c:	cdp2	0, 2, cr15, cr4, cr0, {0}
    3880:	subsle	r4, r8, r3, lsl r3
    3884:	movweq	lr, #47706	; 0xba5a
    3888:			; <UNDEFINED> instruction: 0xf7fdd026
    388c:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    3890:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    3894:	subsle	r2, r7, r0, lsl #20
    3898:	mulcc	r0, r2, r9
    389c:	bmi	c71cd0 <__assert_fail@plt+0xc70660>
    38a0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    38a4:			; <UNDEFINED> instruction: 0x23204d30
    38a8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    38ac:	ldrmi	r4, [r9], -r0, lsr #12
    38b0:			; <UNDEFINED> instruction: 0xf8cd2201
    38b4:	stmib	sp, {r3, r4, pc}^
    38b8:	strls	sl, [r1], -r4, lsl #22
    38bc:			; <UNDEFINED> instruction: 0xf7fd9500
    38c0:	ands	lr, r5, r6, asr #29
    38c4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    38c8:	svcge	0x0075f47f
    38cc:	movtcs	r9, #11784	; 0x2e08
    38d0:	andcs	pc, r1, lr, lsl #17
    38d4:	andcc	pc, r0, lr, lsl #17
    38d8:			; <UNDEFINED> instruction: 0xac0d4a24
    38dc:	stmib	sp, {r5, r8, r9, sp}^
    38e0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    38e4:	andls	r4, r0, #32, 12	; 0x2000000
    38e8:	andcs	r4, r1, #26214400	; 0x1900000
    38ec:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    38f0:			; <UNDEFINED> instruction: 0xf7fd4620
    38f4:	bmi	7bee94 <__assert_fail@plt+0x7bd824>
    38f8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    38fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3900:	subsmi	r9, sl, r5, lsl fp
    3904:	andslt	sp, r7, r6, lsr #2
    3908:	svchi	0x00f0e8bd
    390c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    3910:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3914:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3918:			; <UNDEFINED> instruction: 0xf0002264
    391c:	stmdbcs	r0, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3920:	svclt	0x00084682
    3924:	strmi	r2, [fp], sl, lsl #16
    3928:	strcc	fp, [r1], -r8, lsl #30
    392c:	ldrb	sp, [r3, sl, lsr #3]
    3930:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    3934:	ldrbmi	lr, [r0], -r0, lsl #15
    3938:	andcs	r4, sl, #93323264	; 0x5900000
    393c:			; <UNDEFINED> instruction: 0xf0002300
    3940:	strmi	pc, [r2], r3, asr #27
    3944:	ldr	r4, [sp, fp, lsl #13]
    3948:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    394c:	bmi	2bd7f8 <__assert_fail@plt+0x2bc188>
    3950:			; <UNDEFINED> instruction: 0xe7a6447a
    3954:	ldc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    3958:	andeq	r2, r1, lr, lsl #14
    395c:	andeq	r0, r0, r8, ror #2
    3960:	andeq	r1, r0, r0, lsr r7
    3964:	andeq	r0, r0, r0, lsr #30
    3968:	andeq	r1, r0, r2, ror r6
    396c:	andeq	r1, r0, r6, asr #12
    3970:	andeq	r2, r1, r6, ror r5
    3974:	andeq	r0, r0, r6, ror lr
    3978:	andeq	r0, r0, r0, ror lr
    397c:	suble	r2, r5, r0, lsl #16
    3980:	mvnsmi	lr, #737280	; 0xb4000
    3984:			; <UNDEFINED> instruction: 0xf9904698
    3988:	orrlt	r3, r3, #0
    398c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    3990:	ldrmi	r4, [r7], -r9, lsl #13
    3994:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    3998:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    399c:	svceq	0x0000f1b8
    39a0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    39a4:			; <UNDEFINED> instruction: 0x4605bb1c
    39a8:	strtmi	r2, [lr], -ip, lsr #22
    39ac:	svccs	0x0001f915
    39b0:	bllt	b7a18 <__assert_fail@plt+0xb63a8>
    39b4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    39b8:	bne	c78224 <__assert_fail@plt+0xc76bb4>
    39bc:	mcrrne	7, 12, r4, r3, cr0
    39c0:			; <UNDEFINED> instruction: 0xf849d015
    39c4:	strcc	r0, [r1], #-36	; 0xffffffdc
    39c8:	mulcc	r0, r6, r9
    39cc:			; <UNDEFINED> instruction: 0xf995b1bb
    39d0:			; <UNDEFINED> instruction: 0xb1a33000
    39d4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    39d8:	strtmi	r2, [r8], -ip, lsr #22
    39dc:			; <UNDEFINED> instruction: 0xf915462e
    39e0:	mvnle	r2, r1, lsl #30
    39e4:	svclt	0x00082a00
    39e8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    39ec:			; <UNDEFINED> instruction: 0xf04fd3e5
    39f0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    39f4:	adcmi	r8, r7, #248, 6	; 0xe0000003
    39f8:	ldrmi	sp, [r3], -r4, lsl #18
    39fc:			; <UNDEFINED> instruction: 0x4620e7d4
    3a00:	mvnshi	lr, #12386304	; 0xbd0000
    3a04:	andeq	pc, r1, pc, rrx
    3a08:	mvnshi	lr, #12386304	; 0xbd0000
    3a0c:	rscscc	pc, pc, pc, asr #32
    3a10:	svclt	0x00004770
    3a14:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    3a18:			; <UNDEFINED> instruction: 0xf990461c
    3a1c:	blx	fed57a24 <__assert_fail@plt+0xfed563b4>
    3a20:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    3a24:	svclt	0x00082c00
    3a28:	ldmiblt	r3, {r0, r8, r9, sp}
    3a2c:	addsmi	r6, r6, #2490368	; 0x260000
    3a30:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    3a34:	eorvs	fp, r3, r1, lsl pc
    3a38:	bl	4fa44 <__assert_fail@plt+0x4e3d4>
    3a3c:	blne	fe48405c <__assert_fail@plt+0xfe4829ec>
    3a40:			; <UNDEFINED> instruction: 0xf7ff9b04
    3a44:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3a48:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    3a4c:	eorvs	r4, r3, r3, lsl #8
    3a50:			; <UNDEFINED> instruction: 0xf04fbd70
    3a54:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    3a58:	rscscc	pc, pc, pc, asr #32
    3a5c:	svclt	0x00004770
    3a60:	mvnsmi	lr, #737280	; 0xb4000
    3a64:			; <UNDEFINED> instruction: 0xf381fab1
    3a68:	bcs	5fdc <__assert_fail@plt+0x496c>
    3a6c:	movwcs	fp, #7944	; 0x1f08
    3a70:	svclt	0x00082800
    3a74:	blcs	c680 <__assert_fail@plt+0xb010>
    3a78:			; <UNDEFINED> instruction: 0xf990d13d
    3a7c:	strmi	r3, [r0], r0
    3a80:	pkhbtmi	r4, r9, r6, lsl #12
    3a84:	strcs	r4, [r1, -r4, lsl #12]
    3a88:			; <UNDEFINED> instruction: 0x4625b31b
    3a8c:			; <UNDEFINED> instruction: 0xf1042b2c
    3a90:	strbmi	r0, [r0], -r1, lsl #8
    3a94:	mulcs	r0, r4, r9
    3a98:	eorle	r4, r1, r0, lsr #13
    3a9c:	strtmi	fp, [r5], -r2, ror #19
    3aa0:	bl	fe954548 <__assert_fail@plt+0xfe952ed8>
    3aa4:	eorle	r0, r2, #0, 2
    3aa8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    3aac:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    3ab0:	rsceq	lr, r0, #323584	; 0x4f000
    3ab4:	vpmax.u8	d15, d3, d7
    3ab8:			; <UNDEFINED> instruction: 0xf819db0c
    3abc:	movwmi	r1, #45058	; 0xb002
    3ac0:	andcc	pc, r2, r9, lsl #16
    3ac4:	mulcc	r0, r5, r9
    3ac8:			; <UNDEFINED> instruction: 0xf994b11b
    3acc:	blcs	fad4 <__assert_fail@plt+0xe464>
    3ad0:	ldrdcs	sp, [r0], -fp
    3ad4:	mvnshi	lr, #12386304	; 0xbd0000
    3ad8:	ldrmi	r1, [r3], -ip, ror #24
    3adc:	ldrb	r4, [r4, r0, lsl #13]
    3ae0:	svclt	0x00082a00
    3ae4:	adcmi	r4, r8, #38797312	; 0x2500000
    3ae8:	smlatbeq	r0, r5, fp, lr
    3aec:			; <UNDEFINED> instruction: 0xf04fd3dc
    3af0:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3af4:			; <UNDEFINED> instruction: 0xf06f83f8
    3af8:			; <UNDEFINED> instruction: 0xe7eb0015
    3afc:			; <UNDEFINED> instruction: 0xf381fab1
    3b00:	bcs	6074 <__assert_fail@plt+0x4a04>
    3b04:	movwcs	fp, #7944	; 0x1f08
    3b08:	svclt	0x00082800
    3b0c:	bllt	ff0cc718 <__assert_fail@plt+0xff0cb0a8>
    3b10:	mvnsmi	lr, sp, lsr #18
    3b14:			; <UNDEFINED> instruction: 0xf9904606
    3b18:	ldrmi	r3, [r7], -r0
    3b1c:	strmi	r4, [r4], -r8, lsl #13
    3b20:	strtmi	fp, [r5], -fp, ror #3
    3b24:			; <UNDEFINED> instruction: 0xf1042b2c
    3b28:	ldrtmi	r0, [r0], -r1, lsl #8
    3b2c:	mulcs	r0, r4, r9
    3b30:	andsle	r4, fp, r6, lsr #12
    3b34:			; <UNDEFINED> instruction: 0x4625b9b2
    3b38:	bl	fe9545e0 <__assert_fail@plt+0xfe952f70>
    3b3c:	andsle	r0, ip, #0, 2
    3b40:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    3b44:			; <UNDEFINED> instruction: 0xf8d8db0c
    3b48:	tstmi	r8, #0
    3b4c:	andeq	pc, r0, r8, asr #17
    3b50:	mulcc	r0, r5, r9
    3b54:			; <UNDEFINED> instruction: 0xf994b11b
    3b58:	blcs	fb60 <__assert_fail@plt+0xe4f0>
    3b5c:	andcs	sp, r0, r1, ror #3
    3b60:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3b64:	ldrmi	r1, [r3], -ip, ror #24
    3b68:	ldrb	r4, [sl, r6, lsl #12]
    3b6c:	svclt	0x00082a00
    3b70:	adcmi	r4, r8, #38797312	; 0x2500000
    3b74:	smlatbeq	r0, r5, fp, lr
    3b78:			; <UNDEFINED> instruction: 0xf04fd3e2
    3b7c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3b80:			; <UNDEFINED> instruction: 0xf06f81f0
    3b84:			; <UNDEFINED> instruction: 0x47700015
    3b88:	mvnsmi	lr, #737280	; 0xb4000
    3b8c:	bmi	f553e8 <__assert_fail@plt+0xf53d78>
    3b90:	blmi	f55410 <__assert_fail@plt+0xf53da0>
    3b94:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3b98:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3b9c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ba0:			; <UNDEFINED> instruction: 0xf04f9303
    3ba4:			; <UNDEFINED> instruction: 0xf8cd0300
    3ba8:	tstlt	r8, #8
    3bac:	strmi	r6, [r4], -lr
    3bb0:	strmi	r6, [r8], lr, lsr #32
    3bb4:	ldc	7, cr15, [r4], {253}	; 0xfd
    3bb8:	andls	pc, r0, r0, asr #17
    3bbc:			; <UNDEFINED> instruction: 0xf9944607
    3bc0:	blcs	e8fbc8 <__assert_fail@plt+0xe8e558>
    3bc4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    3bc8:	strtmi	r2, [r0], -sl, lsl #4
    3bcc:			; <UNDEFINED> instruction: 0xf7fd9101
    3bd0:			; <UNDEFINED> instruction: 0xf8c8eb8c
    3bd4:	eorvs	r0, r8, r0
    3bd8:	bllt	1a1dcc0 <__assert_fail@plt+0x1a1c650>
    3bdc:	blcs	2a7ec <__assert_fail@plt+0x2917c>
    3be0:	adcmi	fp, r3, #24, 30	; 0x60
    3be4:			; <UNDEFINED> instruction: 0xf993d028
    3be8:	stmdbls	r1, {sp}
    3bec:	eorle	r2, r6, sl, lsr sl
    3bf0:	eorle	r2, r9, sp, lsr #20
    3bf4:	bmi	94bbfc <__assert_fail@plt+0x94a58c>
    3bf8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    3bfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c00:	subsmi	r9, sl, r3, lsl #22
    3c04:	andlt	sp, r5, fp, lsr r1
    3c08:	mvnshi	lr, #12386304	; 0xbd0000
    3c0c:	stmdbge	r2, {r0, sl, ip, sp}
    3c10:	strtmi	r2, [r0], -sl, lsl #4
    3c14:	bl	1a41c10 <__assert_fail@plt+0x1a405a0>
    3c18:	ldmdavs	fp!, {r3, r5, sp, lr}
    3c1c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    3c20:			; <UNDEFINED> instruction: 0xf990b150
    3c24:	blne	fc2c <__assert_fail@plt+0xe5bc>
    3c28:			; <UNDEFINED> instruction: 0xf080fab0
    3c2c:	blcs	6134 <__assert_fail@plt+0x4ac4>
    3c30:	andcs	fp, r1, r8, lsl pc
    3c34:	sbcsle	r2, sp, r0, lsl #16
    3c38:	rscscc	pc, pc, pc, asr #32
    3c3c:			; <UNDEFINED> instruction: 0xf993e7db
    3c40:	stmdblt	sl, {r0, sp}
    3c44:	ldrb	r6, [r6, lr, lsr #32]
    3c48:	andcs	r1, sl, #92, 24	; 0x5c00
    3c4c:	eorsvs	r2, fp, r0, lsl #6
    3c50:	movwls	r4, #9760	; 0x2620
    3c54:	bl	1241c50 <__assert_fail@plt+0x12405e0>
    3c58:	ldmdavs	fp!, {r3, r5, sp, lr}
    3c5c:	mvnle	r2, r0, lsl #22
    3c60:	blcs	2a870 <__assert_fail@plt+0x29200>
    3c64:			; <UNDEFINED> instruction: 0xf993d0e8
    3c68:	blne	6cbc70 <__assert_fail@plt+0x6ca600>
    3c6c:			; <UNDEFINED> instruction: 0xf383fab3
    3c70:	bcs	61e4 <__assert_fail@plt+0x4b74>
    3c74:	movwcs	fp, #7960	; 0x1f18
    3c78:	adcsle	r2, fp, r0, lsl #22
    3c7c:			; <UNDEFINED> instruction: 0xf7fde7dc
    3c80:	svclt	0x0000eba6
    3c84:	ldrdeq	r2, [r1], -sl
    3c88:	andeq	r0, r0, r8, ror #2
    3c8c:	andeq	r2, r1, r6, ror r2
    3c90:	mvnsmi	lr, #737280	; 0xb4000
    3c94:	stcmi	14, cr1, [sl], #-12
    3c98:	bmi	aafeb4 <__assert_fail@plt+0xaae844>
    3c9c:	movwcs	fp, #7960	; 0x1f18
    3ca0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    3ca4:	movwcs	fp, #3848	; 0xf08
    3ca8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    3cac:			; <UNDEFINED> instruction: 0xf04f9203
    3cb0:	blcs	44b8 <__assert_fail@plt+0x2e48>
    3cb4:	svcge	0x0001d03f
    3cb8:	strmi	sl, [sp], -r2, lsl #28
    3cbc:	blx	fed7bd10 <__assert_fail@plt+0xfed7a6a0>
    3cc0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    3cc4:	svclt	0x00082c00
    3cc8:	strbmi	r2, [r1, #769]	; 0x301
    3ccc:			; <UNDEFINED> instruction: 0xf043bf18
    3cd0:	bllt	8c48dc <__assert_fail@plt+0x8c326c>
    3cd4:	strtmi	r4, [r9], -sl, asr #12
    3cd8:			; <UNDEFINED> instruction: 0xf7fd4620
    3cdc:	ldmiblt	r0!, {r5, r7, sl, fp, sp, lr, pc}^
    3ce0:	andeq	lr, r9, r4, lsl #22
    3ce4:	ldrtmi	r4, [r9], -r5, asr #8
    3ce8:	mrc2	7, 2, pc, cr14, cr14, {7}
    3cec:			; <UNDEFINED> instruction: 0x46044631
    3cf0:			; <UNDEFINED> instruction: 0xf7fe4628
    3cf4:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    3cf8:	bl	669d04 <__assert_fail@plt+0x668694>
    3cfc:	strmi	r0, [r5], -r8, lsl #6
    3d00:	blcs	77d34 <__assert_fail@plt+0x766c4>
    3d04:			; <UNDEFINED> instruction: 0xb11cd1db
    3d08:	mulcc	r0, r4, r9
    3d0c:	andle	r2, r4, pc, lsr #22
    3d10:			; <UNDEFINED> instruction: 0xf995b12d
    3d14:	blcs	bcfd1c <__assert_fail@plt+0xbce6ac>
    3d18:	ldrdcs	sp, [r1], -r1
    3d1c:	andcs	lr, r0, r0
    3d20:	blmi	21654c <__assert_fail@plt+0x214edc>
    3d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d28:	blls	ddd98 <__assert_fail@plt+0xdc728>
    3d2c:	qaddle	r4, sl, r4
    3d30:	pop	{r0, r2, ip, sp, pc}
    3d34:			; <UNDEFINED> instruction: 0x461883f0
    3d38:			; <UNDEFINED> instruction: 0xf7fde7f2
    3d3c:	svclt	0x0000eb48
    3d40:	ldrdeq	r2, [r1], -r0
    3d44:	andeq	r0, r0, r8, ror #2
    3d48:	andeq	r2, r1, ip, asr #2
    3d4c:	mvnsmi	lr, #737280	; 0xb4000
    3d50:	movweq	lr, #6736	; 0x1a50
    3d54:	strmi	sp, [ip], -r5, lsr #32
    3d58:			; <UNDEFINED> instruction: 0x46054616
    3d5c:	cmnlt	r1, #56, 6	; 0xe0000000
    3d60:	bl	fe9c1d5c <__assert_fail@plt+0xfe9c06ec>
    3d64:	addsmi	r4, lr, #201326595	; 0xc000003
    3d68:	svclt	0x00884607
    3d6c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3d70:	bl	1b9dc8 <__assert_fail@plt+0x1b8758>
    3d74:			; <UNDEFINED> instruction: 0xf1090900
    3d78:			; <UNDEFINED> instruction: 0xf7fd0001
    3d7c:	pkhtbmi	lr, r0, lr, asr #22
    3d80:	strtmi	fp, [r9], -r0, ror #2
    3d84:			; <UNDEFINED> instruction: 0xf7fd463a
    3d88:	bl	23e998 <__assert_fail@plt+0x23d328>
    3d8c:	ldrtmi	r0, [r2], -r7
    3d90:			; <UNDEFINED> instruction: 0xf7fd4621
    3d94:	movwcs	lr, #2812	; 0xafc
    3d98:	andcc	pc, r9, r8, lsl #16
    3d9c:	pop	{r6, r9, sl, lr}
    3da0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    3da4:	mvnsmi	lr, #12386304	; 0xbd0000
    3da8:			; <UNDEFINED> instruction: 0xf7fd4478
    3dac:	strtmi	fp, [r0], -r7, lsl #22
    3db0:	pop	{r0, r4, r9, sl, lr}
    3db4:			; <UNDEFINED> instruction: 0xf7fd43f8
    3db8:	pop	{r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, pc}
    3dbc:			; <UNDEFINED> instruction: 0xf7fd43f8
    3dc0:	svclt	0x0000bafd
    3dc4:			; <UNDEFINED> instruction: 0x00000ab4
    3dc8:			; <UNDEFINED> instruction: 0x460ab538
    3dcc:	strmi	r4, [ip], -r5, lsl #12
    3dd0:			; <UNDEFINED> instruction: 0x4608b119
    3dd4:	bl	1b41dd0 <__assert_fail@plt+0x1b40760>
    3dd8:	strtmi	r4, [r1], -r2, lsl #12
    3ddc:	pop	{r3, r5, r9, sl, lr}
    3de0:			; <UNDEFINED> instruction: 0xf7ff4038
    3de4:	svclt	0x0000bfb3
    3de8:	tstcs	r1, lr, lsl #8
    3dec:	addlt	fp, r5, r0, lsl r5
    3df0:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3df4:			; <UNDEFINED> instruction: 0xf8dfab07
    3df8:	strmi	ip, [r4], -r0, rrx
    3dfc:			; <UNDEFINED> instruction: 0xf85344fe
    3e00:	stmdage	r2, {r2, r8, r9, fp, sp}
    3e04:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3e08:	ldrdgt	pc, [r0], -ip
    3e0c:	andgt	pc, ip, sp, asr #17
    3e10:	stceq	0, cr15, [r0], {79}	; 0x4f
    3e14:			; <UNDEFINED> instruction: 0xf7fd9301
    3e18:	vmlane.f64	d14, d18, d4
    3e1c:	strcs	fp, [r0], #-4024	; 0xfffff048
    3e20:	strtmi	sp, [r0], -r7, lsl #22
    3e24:			; <UNDEFINED> instruction: 0xf7ff9902
    3e28:			; <UNDEFINED> instruction: 0x4604ff91
    3e2c:			; <UNDEFINED> instruction: 0xf7fd9802
    3e30:	bmi	2be840 <__assert_fail@plt+0x2bd1d0>
    3e34:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3e38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e3c:	subsmi	r9, sl, r3, lsl #22
    3e40:	strtmi	sp, [r0], -r5, lsl #2
    3e44:	pop	{r0, r2, ip, sp, pc}
    3e48:	andlt	r4, r3, r0, lsl r0
    3e4c:			; <UNDEFINED> instruction: 0xf7fd4770
    3e50:	svclt	0x0000eabe
    3e54:	andeq	r2, r1, r4, ror r0
    3e58:	andeq	r0, r0, r8, ror #2
    3e5c:	andeq	r2, r1, sl, lsr r0
    3e60:	mvnsmi	lr, #737280	; 0xb4000
    3e64:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3e68:	bmi	d558d4 <__assert_fail@plt+0xd54264>
    3e6c:	blmi	d70080 <__assert_fail@plt+0xd6ea10>
    3e70:			; <UNDEFINED> instruction: 0xf996447a
    3e74:	ldmpl	r3, {lr}^
    3e78:	movwls	r6, #6171	; 0x181b
    3e7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3e80:	eorsle	r2, r4, r0, lsl #24
    3e84:	strmi	r4, [r8], r5, lsl #12
    3e88:			; <UNDEFINED> instruction: 0x46394630
    3e8c:	bl	ffac1e88 <__assert_fail@plt+0xffac0818>
    3e90:			; <UNDEFINED> instruction: 0x56361834
    3e94:	suble	r2, ip, r0, lsl #28
    3e98:	svceq	0x0000f1b9
    3e9c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3ea0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3ea4:	bl	2c1ea0 <__assert_fail@plt+0x2c0830>
    3ea8:	eorsle	r2, r5, r0, lsl #16
    3eac:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3eb0:	movwcs	r4, #1641	; 0x669
    3eb4:	andvs	pc, r0, sp, lsl #17
    3eb8:			; <UNDEFINED> instruction: 0xf88d4648
    3ebc:			; <UNDEFINED> instruction: 0xf7fe3001
    3ec0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3ec4:	andeq	pc, r0, r8, asr #17
    3ec8:	mulcc	r1, r3, r9
    3ecc:	svclt	0x00181af6
    3ed0:	blcs	d6dc <__assert_fail@plt+0xc06c>
    3ed4:	strcs	fp, [r1], -r8, lsl #30
    3ed8:	andcc	fp, r2, lr, asr fp
    3edc:	strtpl	r1, [r1], -r6, lsr #16
    3ee0:			; <UNDEFINED> instruction: 0x4638b119
    3ee4:	b	ffac1ee0 <__assert_fail@plt+0xffac0870>
    3ee8:			; <UNDEFINED> instruction: 0x464cb318
    3eec:	bmi	5dbfac <__assert_fail@plt+0x5da93c>
    3ef0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3ef4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ef8:	subsmi	r9, sl, r1, lsl #22
    3efc:			; <UNDEFINED> instruction: 0x4620d11e
    3f00:	pop	{r0, r1, ip, sp, pc}
    3f04:			; <UNDEFINED> instruction: 0x463983f0
    3f08:			; <UNDEFINED> instruction: 0xf7fd4620
    3f0c:			; <UNDEFINED> instruction: 0xf8c8e9f4
    3f10:	strtmi	r0, [r0], #-0
    3f14:	strb	r6, [sl, r8, lsr #32]!
    3f18:			; <UNDEFINED> instruction: 0x46204639
    3f1c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3f20:	andeq	pc, r0, r8, asr #17
    3f24:	strtpl	r1, [r1], -r6, lsr #16
    3f28:			; <UNDEFINED> instruction: 0x4638b131
    3f2c:	b	ff1c1f28 <__assert_fail@plt+0xff1c08b8>
    3f30:	eorvs	fp, ip, r0, lsl r9
    3f34:	ldrb	r2, [sl, r0, lsl #8]
    3f38:	ldrb	r6, [r8, lr, lsr #32]
    3f3c:	b	11c1f38 <__assert_fail@plt+0x11c08c8>
    3f40:	andeq	r2, r1, r0
    3f44:	andeq	r0, r0, r8, ror #2
    3f48:	andeq	r1, r0, lr, lsl #1
    3f4c:	andeq	r1, r1, lr, ror pc
    3f50:			; <UNDEFINED> instruction: 0x4604b510
    3f54:	stmdacs	sl, {r0, sp, lr, pc}
    3f58:	strtmi	sp, [r0], -r6
    3f5c:	b	ffb41f58 <__assert_fail@plt+0xffb408e8>
    3f60:	mvnsle	r1, r3, asr #24
    3f64:	ldclt	0, cr2, [r0, #-4]
    3f68:	ldclt	0, cr2, [r0, #-0]
    3f6c:			; <UNDEFINED> instruction: 0xc118f8df
    3f70:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3f74:	svcmi	0x00f0e92d
    3f78:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    3f7c:	addlt	r4, fp, r3, asr #28
    3f80:	bmi	10d5378 <__assert_fail@plt+0x10d3d08>
    3f84:	andls	sl, r1, sl, lsl #24
    3f88:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    3f8c:	andls	r1, r0, #39, 30	; 0x9c
    3f90:	strpl	pc, [r0, #-1293]	; 0xfffffaf3
    3f94:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    3f98:	andcs	r4, r1, #26214400	; 0x1900000
    3f9c:	rsbvs	r6, lr, #3538944	; 0x360000
    3fa0:	streq	pc, [r0], -pc, asr #32
    3fa4:			; <UNDEFINED> instruction: 0xf7fd4638
    3fa8:			; <UNDEFINED> instruction: 0x4638eb52
    3fac:	strcc	r2, [r4, #-256]!	; 0xffffff00
    3fb0:	b	f41fac <__assert_fail@plt+0xf4093c>
    3fb4:	svclt	0x00b81e06
    3fb8:	blle	120d3c0 <__assert_fail@plt+0x120bd50>
    3fbc:	vrhadd.s8	d18, d11, d0
    3fc0:	strmi	r2, [sp], -r0, lsl #19
    3fc4:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    3fc8:	andpl	pc, r0, #1325400064	; 0x4f000000
    3fcc:			; <UNDEFINED> instruction: 0x46a84638
    3fd0:	bpl	41114 <__assert_fail@plt+0x3faa4>
    3fd4:			; <UNDEFINED> instruction: 0xf7fd46bb
    3fd8:			; <UNDEFINED> instruction: 0xf1a4eaaa
    3fdc:	movwls	r0, #21260	; 0x530c
    3fe0:			; <UNDEFINED> instruction: 0x46594652
    3fe4:			; <UNDEFINED> instruction: 0xf7fd4630
    3fe8:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
    3fec:	bl	feebb428 <__assert_fail@plt+0xfeeb9db8>
    3ff0:	strmi	r0, [r3], #2560	; 0xa00
    3ff4:	andsle	r4, r4, r5, lsl #8
    3ff8:			; <UNDEFINED> instruction: 0x46594652
    3ffc:			; <UNDEFINED> instruction: 0xf04f4630
    4000:			; <UNDEFINED> instruction: 0xf7fd0800
    4004:	stmdacs	r0, {r1, r3, r7, r8, fp, sp, lr, pc}
    4008:	strdle	sp, [r9], -r1
    400c:	b	1a42008 <__assert_fail@plt+0x1a40998>
    4010:	blcs	11e024 <__assert_fail@plt+0x11c9b4>
    4014:	blcs	2f3c7c <__assert_fail@plt+0x2f260c>
    4018:			; <UNDEFINED> instruction: 0xf1b8d102
    401c:	stcle	15, cr0, [r7, #-16]!
    4020:	svcne	0x0062b195
    4024:	ldrmi	r2, [r3], -r0, lsr #32
    4028:	svcne	0x0001f912
    402c:	andsvc	fp, r0, r1, lsl #18
    4030:	blne	ff6d0c40 <__assert_fail@plt+0xff6cf5d0>
    4034:	mvnsle	r4, #-1342177270	; 0xb000000a
    4038:			; <UNDEFINED> instruction: 0x4638443d
    403c:			; <UNDEFINED> instruction: 0xf8052300
    4040:			; <UNDEFINED> instruction: 0xf7fd3c01
    4044:			; <UNDEFINED> instruction: 0x4605e9be
    4048:			; <UNDEFINED> instruction: 0xf7fd4630
    404c:	ldmdbmi	r1, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    4050:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    4054:			; <UNDEFINED> instruction: 0x33244a0d
    4058:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    405c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4060:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    4064:			; <UNDEFINED> instruction: 0xf50d4628
    4068:	andlt	r5, fp, r0, lsl #26
    406c:	svchi	0x00f0e8bd
    4070:	tstcs	r0, r5, lsl #22
    4074:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4078:	stmib	r3, {r3, r4, r9, sl, lr}^
    407c:			; <UNDEFINED> instruction: 0xf7fd1900
    4080:	str	lr, [sp, r6, ror #18]!
    4084:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4088:	strdeq	r1, [r1], -r0
    408c:	andeq	r0, r0, r8, ror #2
    4090:	andeq	r0, r0, sl, lsr #31
    4094:	andeq	r1, r1, r8, lsl lr
    4098:			; <UNDEFINED> instruction: 0xf5adb530
    409c:			; <UNDEFINED> instruction: 0xf8df5d80
    40a0:	addlt	lr, r5, r8, ror r0
    40a4:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    40a8:	strpl	pc, [r0], #1293	; 0x50d
    40ac:	strdls	r4, [r0], -lr
    40b0:	vstrge	d4, [r3, #-108]	; 0xffffff94
    40b4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    40b8:	addpl	pc, r0, #1325400064	; 0x4f000000
    40bc:	tstcs	r1, fp, ror r4
    40c0:	ldrdgt	pc, [r0], -ip
    40c4:	andgt	pc, ip, r4, asr #17
    40c8:	stceq	0, cr15, [r0], {79}	; 0x4f
    40cc:			; <UNDEFINED> instruction: 0xf7fd4628
    40d0:	andcs	lr, r4, r4, lsl sl
    40d4:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40d8:	strmi	r3, [r4], -ip, lsl #8
    40dc:	strtmi	fp, [r8], -r0, lsr #3
    40e0:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40e4:	cmnlt	r8, r0, lsr #32
    40e8:			; <UNDEFINED> instruction: 0xf50d490e
    40ec:	bmi	2d8ef4 <__assert_fail@plt+0x2d7884>
    40f0:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    40f4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    40f8:	subsmi	r6, r1, sl, lsl r8
    40fc:	strtmi	sp, [r0], -r9, lsl #2
    4100:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    4104:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4108:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    410c:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4110:			; <UNDEFINED> instruction: 0xf7fde7ea
    4114:	svclt	0x0000e95c
    4118:	andeq	r1, r1, r4, asr #27
    411c:	andeq	r0, r0, r8, ror #2
    4120:	andeq	r0, r0, r4, lsl #29
    4124:	andeq	r1, r1, lr, ror sp
    4128:			; <UNDEFINED> instruction: 0x4604b510
    412c:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    4130:			; <UNDEFINED> instruction: 0xf7fdb108
    4134:	strtmi	lr, [r0], -r6, lsl #21
    4138:			; <UNDEFINED> instruction: 0x4010e8bd
    413c:	ldmlt	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4140:	push	{r1, r3, r5, r9, fp, lr}
    4144:	blx	fec5510c <__assert_fail@plt+0xfec53a9c>
    4148:	blmi	a81354 <__assert_fail@plt+0xa7fce4>
    414c:	stmdbeq	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    4150:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
    4154:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    4158:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    415c:			; <UNDEFINED> instruction: 0xf04f9301
    4160:	stccs	3, cr0, [r0], {-0}
    4164:	andvs	sp, ip, sp, lsr r1
    4168:	strmi	r4, [sp], -r6, lsl #12
    416c:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4170:	strtmi	r4, [r0], r9, ror #13
    4174:	andvs	r4, r4, r7, lsl #12
    4178:			; <UNDEFINED> instruction: 0xf7fd6830
    417c:	strmi	lr, [r4], -ip, lsr #20
    4180:			; <UNDEFINED> instruction: 0xf7fdb1f8
    4184:			; <UNDEFINED> instruction: 0x7ce2e984
    4188:			; <UNDEFINED> instruction: 0xf8336803
    418c:	ldreq	r3, [fp, #-18]	; 0xffffffee
    4190:	stmdavs	r8!, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    4194:	ldrcc	sp, [r3], #-1297	; 0xfffffaef
    4198:	strbmi	r2, [r9], -sl, lsl #4
    419c:	andhi	pc, r0, r7, asr #17
    41a0:			; <UNDEFINED> instruction: 0xf7fd4620
    41a4:	eorvs	lr, r8, r2, lsr #17
    41a8:	stmdblt	fp!, {r0, r1, r3, r4, r5, fp, sp, lr}^
    41ac:	addsmi	r9, ip, #0, 22
    41b0:	tstlt	r3, sl
    41b4:	mulcc	r0, r3, r9
    41b8:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
    41bc:	ldrdcs	sp, [r0], -ip
    41c0:	ldmdavs	fp!, {r2, sp, lr, pc}
    41c4:	tstlt	fp, r1
    41c8:	rscscc	pc, pc, pc, asr #32
    41cc:	blmi	2169f8 <__assert_fail@plt+0x215388>
    41d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    41d4:	blls	5e244 <__assert_fail@plt+0x5cbd4>
    41d8:	qaddle	r4, sl, r5
    41dc:	pop	{r0, r1, ip, sp, pc}
    41e0:			; <UNDEFINED> instruction: 0xf06f83f0
    41e4:			; <UNDEFINED> instruction: 0xe7f10015
    41e8:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41ec:	andeq	r1, r1, r4, lsr #26
    41f0:	andeq	r0, r0, r8, ror #2
    41f4:	andeq	r1, r1, r0, lsr #25
    41f8:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    41fc:	svclt	0x0000e6b6
    4200:	andeq	r0, r0, r6, asr sp
    4204:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    4208:	svclt	0x0000e6b0
    420c:	andeq	r0, r0, r2, asr sp
    4210:	tstcs	r0, r0, lsl r5
    4214:			; <UNDEFINED> instruction: 0xf7fd2001
    4218:			; <UNDEFINED> instruction: 0x4604e83e
    421c:	stmdami	r7, {r3, r4, r5, r8, ip, sp, pc}
    4220:			; <UNDEFINED> instruction: 0xf7fd4478
    4224:	strdvs	lr, [r0], -r8	; <UNPREDICTABLE>
    4228:	strtmi	fp, [r0], -r8, lsl #2
    422c:			; <UNDEFINED> instruction: 0x4620bd10
    4230:			; <UNDEFINED> instruction: 0xf7fd2400
    4234:	strtmi	lr, [r0], -r0, lsl #17
    4238:	svclt	0x0000bd10
    423c:	andeq	r0, r0, r0, asr #26
    4240:			; <UNDEFINED> instruction: 0x4604b510
    4244:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    4248:			; <UNDEFINED> instruction: 0xf7fdb108
    424c:			; <UNDEFINED> instruction: 0x4620e9fa
    4250:			; <UNDEFINED> instruction: 0x4010e8bd
    4254:	stmdalt	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4258:	vmlane.f64	d7, d10, d3
    425c:	svclt	0x00186041
    4260:	vhsub.u32	d18, d2, d1
    4264:	movwvc	r0, #13056	; 0x3300
    4268:	svclt	0x00004770
    426c:	addvs	r7, r1, r3, lsl #22
    4270:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    4274:	ldrbmi	r7, [r0, -r3, lsl #6]!
    4278:	svcmi	0x00f0e92d
    427c:			; <UNDEFINED> instruction: 0xf381fab1
    4280:			; <UNDEFINED> instruction: 0xf5ad4d63
    4284:	stclmi	13, cr5, [r3], #-24	; 0xffffffe8
    4288:	ldrbtmi	fp, [sp], #-129	; 0xffffff7f
    428c:			; <UNDEFINED> instruction: 0xf50d095b
    4290:	stmdacs	r0, {r0, r2, r9, ip, lr}
    4294:	movwcs	fp, #7944	; 0x1f08
    4298:	eorscc	r5, ip, #44, 18	; 0xb0000
    429c:	andsvs	r6, r4, r4, lsr #16
    42a0:	streq	pc, [r0], #-79	; 0xffffffb1
    42a4:			; <UNDEFINED> instruction: 0xf0402b00
    42a8:	andvs	r8, fp, sp, lsr #1
    42ac:	strmi	r4, [r9], r5, lsl #12
    42b0:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42b4:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    42b8:	ldrbtmi	sl, [sl], #3935	; 0xf5f
    42bc:	stmdavs	r8!, {r7, r9, sl, lr}
    42c0:			; <UNDEFINED> instruction: 0xf8c82600
    42c4:			; <UNDEFINED> instruction: 0xf7fd6000
    42c8:	strmi	lr, [r4], -r6, lsl #19
    42cc:			; <UNDEFINED> instruction: 0xf0002800
    42d0:			; <UNDEFINED> instruction: 0xf7fd8091
    42d4:	stclvc	8, cr14, [r2], #880	; 0x370
    42d8:			; <UNDEFINED> instruction: 0xf8336803
    42dc:	ldreq	r3, [r9, #-18]	; 0xffffffee
    42e0:	blvc	af9a9c <__assert_fail@plt+0xaf842c>
    42e4:			; <UNDEFINED> instruction: 0x079a3413
    42e8:			; <UNDEFINED> instruction: 0x07dbd458
    42ec:	vst3.16	{d29,d31,d33}, [pc :128]!
    42f0:	andcs	r5, r1, #0, 6
    42f4:			; <UNDEFINED> instruction: 0x46384619
    42f8:	strge	lr, [r0], #-2509	; 0xfffff633
    42fc:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4300:			; <UNDEFINED> instruction: 0xf7fd6828
    4304:	vst2.16	{d30,d32}, [pc :128], lr
    4308:	ldrtmi	r2, [r9], -r0, lsl #4
    430c:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4310:	blle	ff50e318 <__assert_fail@plt+0xff50cca8>
    4314:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    4318:	svc	0x00b0f7fc
    431c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    4320:	strmi	sp, [r2], -sp, asr #1
    4324:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    4328:	mrcge	6, 0, r4, cr0, cr8, {1}
    432c:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4330:	ldrbmi	r4, [r8], -r3, lsl #12
    4334:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    4338:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    433c:	ldccc	8, cr15, [r0], #-344	; 0xfffffea8
    4340:	bleq	c409e0 <__assert_fail@plt+0xc3f370>
    4344:	adcsle	r2, sl, r0, lsl #22
    4348:	bge	7d6824 <__assert_fail@plt+0x7d51b4>
    434c:	andls	r4, r3, #56, 12	; 0x3800000
    4350:			; <UNDEFINED> instruction: 0xf7fd4479
    4354:	stmdacs	r1, {r5, r6, r7, fp, sp, lr, pc}
    4358:	bls	f8a24 <__assert_fail@plt+0xf73b4>
    435c:	ldrmi	r6, [r0], -r9, ror #16
    4360:	svc	0x00b0f7fc
    4364:			; <UNDEFINED> instruction: 0xd1aa2800
    4368:	ldrbmi	r2, [r9], -r0, lsl #6
    436c:	strtmi	r2, [r0], -sl, lsl #4
    4370:	andcc	pc, r0, r8, asr #17
    4374:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    4378:	svc	0x00b6f7fc
    437c:	andeq	pc, r0, r9, asr #17
    4380:	ldrdeq	pc, [r0], -r8
    4384:			; <UNDEFINED> instruction: 0xf856bb28
    4388:	adcmi	r3, r3, #48, 24	; 0x3000
    438c:	movwlt	sp, #45059	; 0xb003
    4390:	mulcc	r0, r3, r9
    4394:			; <UNDEFINED> instruction: 0xf04fb1f3
    4398:	ldrsh	r3, [fp], -pc	; <UNPREDICTABLE>
    439c:			; <UNDEFINED> instruction: 0xf10d6828
    43a0:			; <UNDEFINED> instruction: 0xf7fd0b10
    43a4:			; <UNDEFINED> instruction: 0x4622e91e
    43a8:			; <UNDEFINED> instruction: 0x9600465b
    43ac:	andcs	r4, r3, r1, lsl #12
    43b0:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    43b4:	orrle	r2, r2, r0, lsl #16
    43b8:			; <UNDEFINED> instruction: 0x3018f8db
    43bc:	addsmi	r6, sl, #11141120	; 0xaa0000
    43c0:	svcge	0x007df47f
    43c4:	ldrbeq	r7, [fp, fp, lsr #22]
    43c8:	cfcmpsge	sp, mvf0, mvf1
    43cc:	bleq	440808 <__assert_fail@plt+0x43f198>
    43d0:	submi	lr, r0, #52953088	; 0x3280000
    43d4:			; <UNDEFINED> instruction: 0xf50d4913
    43d8:	bmi	398ff4 <__assert_fail@plt+0x397984>
    43dc:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
    43e0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    43e4:	subsmi	r6, r1, sl, lsl r8
    43e8:			; <UNDEFINED> instruction: 0xf50dd10f
    43ec:	andlt	r5, r1, r6, lsl #26
    43f0:	svchi	0x00f0e8bd
    43f4:	ldrdcc	pc, [r0], -r8
    43f8:	blcs	c404 <__assert_fail@plt+0xad94>
    43fc:			; <UNDEFINED> instruction: 0xf04fd0ea
    4400:			; <UNDEFINED> instruction: 0xe7e730ff
    4404:	andseq	pc, r5, pc, rrx
    4408:			; <UNDEFINED> instruction: 0xf7fce7e4
    440c:	svclt	0x0000efe0
    4410:	andeq	r1, r1, r6, ror #23
    4414:	andeq	r0, r0, r8, ror #2
    4418:	andeq	r0, r0, lr, lsr #25
    441c:			; <UNDEFINED> instruction: 0x000003b2
    4420:	andeq	r0, r0, r0, lsr #24
    4424:	muleq	r1, r2, sl
    4428:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    442c:	svclt	0x00be2900
    4430:			; <UNDEFINED> instruction: 0xf04f2000
    4434:	and	r4, r6, r0, lsl #2
    4438:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    443c:			; <UNDEFINED> instruction: 0xf06fbf1c
    4440:			; <UNDEFINED> instruction: 0xf04f4100
    4444:			; <UNDEFINED> instruction: 0xf00030ff
    4448:			; <UNDEFINED> instruction: 0xf1adb857
    444c:	stmdb	sp!, {r3, sl, fp}^
    4450:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    4454:	blcs	3b080 <__assert_fail@plt+0x39a10>
    4458:			; <UNDEFINED> instruction: 0xf000db1a
    445c:			; <UNDEFINED> instruction: 0xf8ddf853
    4460:	ldmib	sp, {r2, sp, lr, pc}^
    4464:	andlt	r2, r4, r2, lsl #6
    4468:	submi	r4, r0, #112, 14	; 0x1c00000
    446c:	cmpeq	r1, r1, ror #22
    4470:	blle	6cf078 <__assert_fail@plt+0x6cda08>
    4474:			; <UNDEFINED> instruction: 0xf846f000
    4478:	ldrd	pc, [r4], -sp
    447c:	movwcs	lr, #10717	; 0x29dd
    4480:	submi	fp, r0, #4
    4484:	cmpeq	r1, r1, ror #22
    4488:	bl	18d4dd8 <__assert_fail@plt+0x18d3768>
    448c:	ldrbmi	r0, [r0, -r3, asr #6]!
    4490:	bl	18d4de0 <__assert_fail@plt+0x18d3770>
    4494:			; <UNDEFINED> instruction: 0xf0000343
    4498:			; <UNDEFINED> instruction: 0xf8ddf835
    449c:	ldmib	sp, {r2, sp, lr, pc}^
    44a0:	andlt	r2, r4, r2, lsl #6
    44a4:	bl	1854dac <__assert_fail@plt+0x185373c>
    44a8:	ldrbmi	r0, [r0, -r1, asr #2]!
    44ac:	bl	18d4dfc <__assert_fail@plt+0x18d378c>
    44b0:			; <UNDEFINED> instruction: 0xf0000343
    44b4:			; <UNDEFINED> instruction: 0xf8ddf827
    44b8:	ldmib	sp, {r2, sp, lr, pc}^
    44bc:	andlt	r2, r4, r2, lsl #6
    44c0:	bl	18d4e10 <__assert_fail@plt+0x18d37a0>
    44c4:	ldrbmi	r0, [r0, -r3, asr #6]!
    44c8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    44cc:	svclt	0x00082900
    44d0:	svclt	0x001c2800
    44d4:	mvnscc	pc, pc, asr #32
    44d8:	rscscc	pc, pc, pc, asr #32
    44dc:	stmdalt	ip, {ip, sp, lr, pc}
    44e0:	stfeqd	f7, [r8], {173}	; 0xad
    44e4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    44e8:			; <UNDEFINED> instruction: 0xf80cf000
    44ec:	ldrd	pc, [r4], -sp
    44f0:	movwcs	lr, #10717	; 0x29dd
    44f4:	ldrbmi	fp, [r0, -r4]!
    44f8:			; <UNDEFINED> instruction: 0xf04fb502
    44fc:			; <UNDEFINED> instruction: 0xf7fc0008
    4500:	stclt	14, cr14, [r2, #-832]	; 0xfffffcc0
    4504:	svclt	0x00084299
    4508:	push	{r4, r7, r9, lr}
    450c:			; <UNDEFINED> instruction: 0x46044ff0
    4510:	andcs	fp, r0, r8, lsr pc
    4514:			; <UNDEFINED> instruction: 0xf8dd460d
    4518:	svclt	0x0038c024
    451c:	cmnle	fp, #1048576	; 0x100000
    4520:			; <UNDEFINED> instruction: 0x46994690
    4524:			; <UNDEFINED> instruction: 0xf283fab3
    4528:	rsbsle	r2, r0, r0, lsl #22
    452c:			; <UNDEFINED> instruction: 0xf385fab5
    4530:	rsble	r2, r8, r0, lsl #26
    4534:			; <UNDEFINED> instruction: 0xf1a21ad2
    4538:	blx	247dc0 <__assert_fail@plt+0x246750>
    453c:	blx	24314c <__assert_fail@plt+0x241adc>
    4540:			; <UNDEFINED> instruction: 0xf1c2f30e
    4544:	b	12c61cc <__assert_fail@plt+0x12c4b5c>
    4548:	blx	a0715c <__assert_fail@plt+0xa05aec>
    454c:	b	1301170 <__assert_fail@plt+0x12ffb00>
    4550:	blx	207164 <__assert_fail@plt+0x205af4>
    4554:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    4558:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    455c:	andcs	fp, r0, ip, lsr pc
    4560:	movwle	r4, #42497	; 0xa601
    4564:	bl	fed0c570 <__assert_fail@plt+0xfed0af00>
    4568:	blx	5598 <__assert_fail@plt+0x3f28>
    456c:	blx	8409ac <__assert_fail@plt+0x83f33c>
    4570:	bl	1981194 <__assert_fail@plt+0x197fb24>
    4574:	tstmi	r9, #46137344	; 0x2c00000
    4578:	bcs	147c0 <__assert_fail@plt+0x13150>
    457c:	b	13f8674 <__assert_fail@plt+0x13f7004>
    4580:	b	13c66f0 <__assert_fail@plt+0x13c5080>
    4584:	b	1206af8 <__assert_fail@plt+0x1205488>
    4588:	ldrmi	r7, [r6], -fp, asr #17
    458c:	bl	fed3c5c0 <__assert_fail@plt+0xfed3af50>
    4590:	bl	19451b8 <__assert_fail@plt+0x1943b48>
    4594:	ldmne	fp, {r0, r3, r9, fp}^
    4598:	beq	2bf2c8 <__assert_fail@plt+0x2bdc58>
    459c:			; <UNDEFINED> instruction: 0xf14a1c5c
    45a0:	cfsh32cc	mvfx0, mvfx1, #0
    45a4:	strbmi	sp, [sp, #-7]
    45a8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    45ac:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    45b0:	adfccsz	f4, f1, #5.0
    45b4:	blx	178d98 <__assert_fail@plt+0x177728>
    45b8:	blx	9421dc <__assert_fail@plt+0x940b6c>
    45bc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    45c0:	vseleq.f32	s30, s28, s11
    45c4:	blx	94a9cc <__assert_fail@plt+0x94935c>
    45c8:	b	11025d8 <__assert_fail@plt+0x1100f68>
    45cc:			; <UNDEFINED> instruction: 0xf1a2040e
    45d0:			; <UNDEFINED> instruction: 0xf1c20720
    45d4:	blx	205e5c <__assert_fail@plt+0x2047ec>
    45d8:	blx	1411e8 <__assert_fail@plt+0x13fb78>
    45dc:	blx	142200 <__assert_fail@plt+0x140b90>
    45e0:	b	1100df0 <__assert_fail@plt+0x10ff780>
    45e4:	blx	905208 <__assert_fail@plt+0x903b98>
    45e8:	bl	1181e08 <__assert_fail@plt+0x1180798>
    45ec:	teqmi	r3, #1073741824	; 0x40000000
    45f0:	strbmi	r1, [r5], -r0, lsl #21
    45f4:	tsteq	r3, r1, ror #22
    45f8:	svceq	0x0000f1bc
    45fc:	stmib	ip, {r0, ip, lr, pc}^
    4600:	pop	{r8, sl, lr}
    4604:	blx	fed285cc <__assert_fail@plt+0xfed26f5c>
    4608:	msrcc	CPSR_, #132, 6	; 0x10000002
    460c:	blx	fee3e45c <__assert_fail@plt+0xfee3cdec>
    4610:	blx	fed81038 <__assert_fail@plt+0xfed7f9c8>
    4614:	eorcc	pc, r0, #335544322	; 0x14000002
    4618:	orrle	r2, fp, r0, lsl #26
    461c:	svclt	0x0000e7f3
    4620:	mvnsmi	lr, #737280	; 0xb4000
    4624:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4628:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    462c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4630:	mrc	7, 0, APSR_nzcv, cr4, cr12, {7}
    4634:	blne	1d95830 <__assert_fail@plt+0x1d941c0>
    4638:	strhle	r1, [sl], -r6
    463c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4640:	svccc	0x0004f855
    4644:	strbmi	r3, [sl], -r1, lsl #8
    4648:	ldrtmi	r4, [r8], -r1, asr #12
    464c:	adcmi	r4, r6, #152, 14	; 0x2600000
    4650:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4654:	svclt	0x000083f8
    4658:	andeq	r1, r1, lr, ror #12
    465c:	andeq	r1, r1, r4, ror #12
    4660:	svclt	0x00004770
    4664:	tstcs	r0, r2, lsl #22
    4668:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    466c:	svclt	0x004af7fc
    4670:	muleq	r1, r8, r9

Disassembly of section .fini:

00004674 <.fini>:
    4674:	push	{r3, lr}
    4678:	pop	{r3, pc}
