// Seed: 1355255464
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  reg id_4;
  always @(posedge 1'b0 or posedge "") id_4 <= #1 id_4 == id_3;
  logic id_5;
  assign id_4 = id_2;
endmodule
