  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(5)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256_tb.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_256_tb.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sha3_256_hw' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7z010clg400-1I' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7z010-clg400-1I'
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls_config.cfg(11)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.98 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.61 seconds; current allocated memory: 322.977 MB.
INFO: [HLS 200-10] Analyzing design file '../sha3_256.c' ... 
INFO: [HLS 200-10] Analyzing design file '../fips202.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.09 seconds. CPU system time: 0.91 seconds. Elapsed time: 2.66 seconds; current allocated memory: 325.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,378 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,258 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,248 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,385 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,384 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,383 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,313 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,313 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,313 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,317 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,313 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_1' is marked as complete unroll implied by the pipeline pragma (../fips202.c:44:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_1' (../fips202.c:44:20) in function 'store64' completely with a factor of 8 (../fips202.c:41:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_1' (../fips202.c:44:20) in function 'store64' has been removed because the loop is unrolled completely (../fips202.c:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (../fips202.c:26:20) in function 'load64' completely with a factor of 8 (../fips202.c:22:0)
INFO: [HLS 214-367] Instantiating function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePermute' by setting 'state' to 's' (../fips202.c:500:9)
INFO: [HLS 214-367] Instantiating function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePermute.1' by setting 'state' to 'arraydecay' (../fips202.c:789:3)
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb_once' (../fips202.c:473:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'pqcrystals_kyber_fips202_ref_sha3_256' (../fips202.c:783:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_kyber_fips202_ref_sha3_256' into 'sha3_256_hw' (../sha3_256.c:4:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'in' (../fips202.c:28:17)
INFO: [HLS 214-248] Applying array_partition to 'local_block': Complete partitioning on dimension 1. (../fips202.c:484:18)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_477_1> at ../fips202.c:477:21 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'process_blocks_loop'(../fips202.c:481:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:481:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'absorb_loop3'(../fips202.c:516:16) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:516:16)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 8 in loop 'VITIS_LOOP_790_1'(../fips202.c:790:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:790:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 1.07 seconds. Elapsed time: 9.23 seconds; current allocated memory: 327.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 327.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 328.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 329.695 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute.1' (../fips202.c:84:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (../fips202.c:84:1)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 354.094 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.48 seconds; current allocated memory: 425.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha3_256_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb_once.1_Pipeline_VITIS_LOOP_477_1' to 'keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb_once.1_Pipeline_absorb_loop3' to 'keccak_absorb_once_1_Pipeline_absorb_loop3'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb_once.1' to 'keccak_absorb_once_1'.
WARNING: [SYN 201-103] Legalizing function name 'KeccakF1600_StatePermute.1_Pipeline_state_permute' to 'KeccakF1600_StatePermute_1_Pipeline_state_permute'.
WARNING: [SYN 201-103] Legalizing function name 'KeccakF1600_StatePermute.1' to 'KeccakF1600_StatePermute_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_477_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_477_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 426.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'state_permute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'state_permute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.35 seconds; current allocated memory: 512.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 512.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 512.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 512.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_1_Pipeline_absorb_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'absorb_loop3'.
WARNING: [HLS 200-880] The II Violation in module 'keccak_absorb_once_1_Pipeline_absorb_loop3' (loop 'absorb_loop3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation 0 bit ('s_addr_write_ln518', ../fips202.c:518) of variable 'xor_ln518', ../fips202.c:518 on array 's' and 'load' operation 64 bit ('s_load', ../fips202.c:518) on array 's'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'absorb_loop3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 512.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 512.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 512.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 512.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_1_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'state_permute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'state_permute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.05 seconds; current allocated memory: 519.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 519.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_790_1'.
WARNING: [HLS 200-880] The II Violation in module 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1' (loop 'VITIS_LOOP_790_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10) and bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1' (loop 'VITIS_LOOP_790_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10) and bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1' (loop 'VITIS_LOOP_790_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10) and bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1' (loop 'VITIS_LOOP_790_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10) and bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1' (loop 'VITIS_LOOP_790_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10) and bus write operation ('gmem_addr_write_ln790', ../fips202.c:790->../sha3_256.c:10) on port 'gmem' (../fips202.c:790->../sha3_256.c:10).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_790_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 519.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 519.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUTO_1R' to 'KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeccakF1600_StatePermute_Pipeline_state_permute' pipeline 'state_permute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_Pipeline_state_permute'.
INFO: [HLS 200-2168] Implementing memory 'sha3_256_hw_KeccakF1600_StatePermute_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUbkb' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.33 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_1_Pipeline_absorb_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_once_1_Pipeline_absorb_loop3' pipeline 'absorb_loop3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'keccak_absorb_once_1_Pipeline_absorb_loop3/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_1_Pipeline_absorb_loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_35_5_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_9ns_33_68_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_1_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'KeccakF1600_StatePermute_1_Pipeline_state_permute_KeccakF_RoundConstants_ROM_AUTO_1R' to 'KeccakF1600_StatePermute_1_Pipeline_state_permute_KeccakF_RoundConstants_ROM_cud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeccakF1600_StatePermute_1_Pipeline_state_permute' pipeline 'state_permute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_1_Pipeline_state_permute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.37 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1' pipeline 'VITIS_LOOP_790_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw_Pipeline_VITIS_LOOP_790_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/inlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha3_256_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inlen' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'out_r' and 'in_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hw_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.47 seconds; current allocated memory: 519.621 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 519.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha3_256_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for sha3_256_hw.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Aug  5 20:52:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/hls_data.json outdir=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/impl/ip srcdir=/home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/impl/ip/misc
INFO: Copied 18 verilog file(s) to /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/impl/ip/hdl/verilog
INFO: Copied 17 vhdl file(s) to /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/impl/ip/hdl/vhdl/sha3_256_hw.vhd (sha3_256_hw)
INFO: Add axi4lite interface s_axi_control
INFO: Add axi4lite interface s_axi_control_r
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/impl/ip/component.xml
INFO: Created IP archive /home/hyeon/vitis_hls/workspace/sha3_opt/sha3_hls/hls/impl/ip/xilinx_com_hls_sha3_256_hw_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 20:53:03 2025...
INFO: [HLS 200-802] Generated output file sha3_256_hw.zip
INFO: [HLS 200-112] Total CPU user time: 27.58 seconds. Total CPU system time: 8.52 seconds. Total elapsed time: 65.19 seconds; peak allocated memory: 519.621 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 10s
