Oh no...

Cycle: 1
Incorrect Write to Register File
MARS instruction number: 1	Instruction: addi $8,$0,25
MARS: Register Write to Reg: 0x08 Val: 0x00000019
Student: Register Write to Reg: 0xXX Val: 0x00X0000X

Cycle: 2
MARS Stopped Execution, Student Improperly Continues
MARS instruction number: NA	Instruction: NA
MARS: Execution Ended
Student: Register Write to Reg: 0xXX Val: 0xXXXXXXXX

Cycle: 3
MARS Stopped Execution, Student Improperly Continues
MARS instruction number: NA	Instruction: NA
MARS: Execution Ended
Student: Register Write to Reg: 0xXX Val: 0xXXXXXXXX

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


