Analysis & Synthesis report for polynomial_topentity_0
Wed Dec 28 23:52:45 2016
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 11. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 12. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 13. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 14. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 15. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 16. lpm_mult Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "polynomial_topentity_specf:\zipwith:0:polynomial_topentity_specf_0"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Wed Dec 28 23:52:45 2016           ;
; Quartus Prime Version             ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                     ; polynomial_topentity_0                          ;
; Top-level Entity Name             ; polynomial_topentity_0                          ;
; Family                            ; Arria II GX                                     ;
; Logic utilization                 ; N/A                                             ;
;     Combinational ALUTs           ; 48                                              ;
;     Memory ALUTs                  ; 0                                               ;
;     Dedicated logic registers     ; 0                                               ;
; Total registers                   ; 0                                               ;
; Total pins                        ; 112                                             ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 0                                               ;
; DSP block 18-bit elements         ; 12                                              ;
; Total GXB Receiver Channel PCS    ; 0                                               ;
; Total GXB Receiver Channel PMA    ; 0                                               ;
; Total GXB Transmitter Channel PCS ; 0                                               ;
; Total GXB Transmitter Channel PMA ; 0                                               ;
; Total PLLs                        ; 0                                               ;
; Total DLLs                        ; 0                                               ;
+-----------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; EP2AGX45CU17I3         ;                        ;
; Top-level entity name                                                           ; polynomial_topentity_0 ; polynomial_topentity_0 ;
; Family name                                                                     ; Arria II GX            ; Cyclone V              ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; OpenCore Plus hardware evaluation                                               ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Optimization Technique                                                          ; Balanced               ; Balanced               ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                                        ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                               ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; ../vhdl/Polynomial/polynomial_types.vhdl           ; yes             ; User VHDL File               ; D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_types.vhdl           ;         ;
; ../vhdl/Polynomial/polynomial_topentity_specf.vhdl ; yes             ; User VHDL File               ; D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_specf.vhdl ;         ;
; ../vhdl/Polynomial/polynomial_topentity_0.vhdl     ; yes             ; User VHDL File               ; D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl     ;         ;
; ../vhdl/Polynomial/polynomial_topentity.vhdl       ; yes             ; User VHDL File               ; D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity.vhdl       ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                ;         ;
; aglobal161.inc                                     ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/aglobal161.inc              ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc             ;         ;
; multcore.inc                                       ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/multcore.inc                ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/bypassff.inc                ;         ;
; altshift.inc                                       ; yes             ; Megafunction                 ; d:/software/quartus/quartus/libraries/megafunctions/altshift.inc                ;         ;
; db/mult_i2t.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/ECA2/assignment/ex2d/ex2d_x3/quartus/db/mult_i2t.tdf                         ;         ;
+----------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+-----------------------------------------------+-------------------------------------------------+
; Resource                                      ; Usage                                           ;
+-----------------------------------------------+-------------------------------------------------+
; Estimated ALUTs Used                          ; 48                                              ;
;     -- Combinational ALUTs                    ; 48                                              ;
;     -- Memory ALUTs                           ; 0                                               ;
;     -- LUT_REGs                               ; 0                                               ;
; Dedicated logic registers                     ; 0                                               ;
;                                               ;                                                 ;
; Estimated ALUTs Unavailable                   ; 0                                               ;
;     -- Due to unpartnered combinational logic ; 0                                               ;
;     -- Due to Memory ALUTs                    ; 0                                               ;
;                                               ;                                                 ;
; Total combinational functions                 ; 48                                              ;
; Combinational ALUT usage by number of inputs  ;                                                 ;
;     -- 7 input functions                      ; 0                                               ;
;     -- 6 input functions                      ; 0                                               ;
;     -- 5 input functions                      ; 0                                               ;
;     -- 4 input functions                      ; 0                                               ;
;     -- <=3 input functions                    ; 48                                              ;
;                                               ;                                                 ;
; Combinational ALUTs by mode                   ;                                                 ;
;     -- normal mode                            ; 0                                               ;
;     -- extended LUT mode                      ; 0                                               ;
;     -- arithmetic mode                        ; 32                                              ;
;     -- shared arithmetic mode                 ; 16                                              ;
;                                               ;                                                 ;
; Estimated ALUT/register pairs used            ; 48                                              ;
;                                               ;                                                 ;
; Total registers                               ; 0                                               ;
;     -- Dedicated logic registers              ; 0                                               ;
;     -- I/O registers                          ; 0                                               ;
;     -- LUT_REGs                               ; 0                                               ;
;                                               ;                                                 ;
;                                               ;                                                 ;
; I/O pins                                      ; 112                                             ;
;                                               ;                                                 ;
; DSP block 18-bit elements                     ; 12                                              ;
;                                               ;                                                 ;
; Maximum fan-out node                          ; lpm_mult:Mult1|mult_i2t:auto_generated|mac_out1 ;
; Maximum fan-out                               ; 16                                              ;
; Total fan-out                                 ; 424                                             ;
; Average fan-out                               ; 1.49                                            ;
+-----------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP 18-bit Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name                ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------+----------------------------+--------------+
; |polynomial_topentity_0                                                 ; 48 (16)             ; 0 (0)                     ; 0                 ; 12                  ; 0       ; 0         ; 6         ; 0         ; 112  ; 0            ; |polynomial_topentity_0                                                                    ; polynomial_topentity_0     ; work         ;
;    |lpm_mult:Mult0|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult0                                                     ; lpm_mult                   ; work         ;
;       |mult_i2t:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult0|mult_i2t:auto_generated                             ; mult_i2t                   ; work         ;
;    |lpm_mult:Mult1|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult1                                                     ; lpm_mult                   ; work         ;
;       |mult_i2t:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult1|mult_i2t:auto_generated                             ; mult_i2t                   ; work         ;
;    |lpm_mult:Mult2|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult2                                                     ; lpm_mult                   ; work         ;
;       |mult_i2t:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult2|mult_i2t:auto_generated                             ; mult_i2t                   ; work         ;
;    |lpm_mult:Mult3|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult3                                                     ; lpm_mult                   ; work         ;
;       |mult_i2t:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult3|mult_i2t:auto_generated                             ; mult_i2t                   ; work         ;
;    |lpm_mult:Mult4|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult4                                                     ; lpm_mult                   ; work         ;
;       |mult_i2t:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult4|mult_i2t:auto_generated                             ; mult_i2t                   ; work         ;
;    |lpm_mult:Mult5|                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult5                                                     ; lpm_mult                   ; work         ;
;       |mult_i2t:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 2                   ; 0       ; 0         ; 1         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|lpm_mult:Mult5|mult_i2t:auto_generated                             ; mult_i2t                   ; work         ;
;    |polynomial_topentity_specf:\zipwith:2:polynomial_topentity_specf_0| ; 32 (32)             ; 0 (0)                     ; 0                 ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |polynomial_topentity_0|polynomial_topentity_specf:\zipwith:2:polynomial_topentity_specf_0 ; polynomial_topentity_specf ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                        ;
+-------------------------------------------------------+-------------+
; Statistic                                             ; Number Used ;
+-------------------------------------------------------+-------------+
; Simple Multipliers (9-bit)                            ; 0           ;
; Simple Multipliers (12-bit)                           ; 0           ;
; Simple Multipliers (18-bit)                           ; 6           ;
; Simple Multipliers (36-bit)                           ; 0           ;
; Multiply Accumulators (18-bit)                        ; 0           ;
; Multiply Accumulator with Chain-out Adders (18-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)                       ; 0           ;
; Loopback Multipliers (18-bit)                         ; 0           ;
; Four-Multipliers Adders (18-bit)                      ; 0           ;
; Four-Multipliers Adder with Chain-out Adders (18-bit) ; 0           ;
; Shift DSP Blocks (32-bit)                             ; 0           ;
; Double DSP Blocks                                     ; 0           ;
; DSP Blocks                                            ; --          ;
; DSP Block 18-bit Elements                             ; 12          ;
; Signed Multipliers                                    ; 6           ;
; Unsigned Multipliers                                  ; 0           ;
; Mixed Sign Multipliers                                ; 0           ;
; Variable Sign Multipliers                             ; 0           ;
; Dedicated Shift Register Chains                       ; 0           ;
; Dedicated Output Adder Chains                         ; 0           ;
+-------------------------------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16          ; Untyped             ;
; LPM_WIDTHB                                     ; 16          ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Arria II GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i2t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 6              ;
; Entity Instance                       ; lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "polynomial_topentity_specf:\zipwith:0:polynomial_topentity_specf_0" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; stratixiv_lcell_comb  ; 48                          ;
;     arith             ; 32                          ;
;         2 data inputs ; 32                          ;
;     shared            ; 16                          ;
;         3 data inputs ; 16                          ;
; stratixiv_mac_mult    ; 6                           ;
; stratixiv_mac_out     ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 1.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Wed Dec 28 23:52:02 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off polynomial_topentity_0 -c polynomial_topentity_0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /eca2/assignment/ex2d/ex2d_x3/vhdl/polynomial/polynomial_types.vhdl
    Info (12022): Found design unit 1: polynomial_types File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_types.vhdl Line: 5
    Info (12022): Found design unit 2: polynomial_types-body File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_types.vhdl Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /eca2/assignment/ex2d/ex2d_x3/vhdl/polynomial/polynomial_topentity_specf.vhdl
    Info (12022): Found design unit 1: polynomial_topentity_specf-structural File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_specf.vhdl Line: 16
    Info (12023): Found entity 1: polynomial_topentity_specf File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_specf.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /eca2/assignment/ex2d/ex2d_x3/vhdl/polynomial/polynomial_topentity_0.vhdl
    Info (12022): Found design unit 1: polynomial_topentity_0-structural File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 16
    Info (12023): Found entity 1: polynomial_topentity_0 File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /eca2/assignment/ex2d/ex2d_x3/vhdl/polynomial/polynomial_topentity.vhdl
    Info (12022): Found design unit 1: polynomial_topentity-structural File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity.vhdl Line: 20
    Info (12023): Found entity 1: polynomial_topentity File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity.vhdl Line: 10
Info (12127): Elaborating entity "polynomial_topentity_0" for the top level hierarchy
Info (12128): Elaborating entity "polynomial_topentity_specf" for hierarchy "polynomial_topentity_specf:\zipwith:0:polynomial_topentity_specf_0" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 57
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 85
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 81
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 79
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 83
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 91
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 87
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 85
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 85
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i2t.tdf
    Info (12023): Found entity 1: mult_i2t File: D:/ECA2/assignment/ex2d/ex2d_x3/quartus/db/mult_i2t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 81
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 81
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 79
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 79
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 83
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: D:/ECA2/assignment/ex2d/ex2d_x3/vhdl/Polynomial/polynomial_topentity_0.vhdl Line: 83
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 166 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 96 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 48 logic cells
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 755 megabytes
    Info: Processing ended: Wed Dec 28 23:52:45 2016
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:27


