
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Wed Jun 12 16:40:17 2024
| Design       : jk
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 jk|exCLK                 1000.000     {0 500}        Declared                14           0  {exCLK} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               jk|exCLK                                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jk|exCLK                     1.000 MHz     281.294 MHz       1000.000          3.555        996.445
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK               jk|exCLK                   996.445       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK               jk|exCLK                     0.440       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK                                          499.380       0.000              0             14
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK               jk|exCLK                   997.253       0.000              0             54
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK               jk|exCLK                     0.358       0.000              0             54
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jk|exCLK                                          499.700       0.000              0             14
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : CLKcount[18]/opit_0_A2Q21/CLK
Endpoint    : CLKcount[22]/opit_0_A2Q21/RS
Path Group  : jk|exCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.803
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  0.682

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.658       2.722 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.722         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.067       2.789 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       3.695         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.695 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.821       5.516         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       CLKcount[18]/opit_0_A2Q21/CLK

 CLMA_146_204/Q0                   tco                   0.261       5.777 r       CLKcount[18]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.579       6.356         CLKcount[17]     
 CLMS_142_197/Y0                   td                    0.387       6.743 r       N30_9/gateop_perm/Z
                                   net (fanout=1)        0.737       7.480         _N71             
 CLMS_142_201/Y3                   td                    0.209       7.689 r       N30_25/gateop_perm/Z
                                   net (fanout=4)        0.536       8.225         N30              
 CLMA_146_188/RSCO                 td                    0.118       8.343 r       CLKcount[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.343         ntR4             
 CLMA_146_192/RSCO                 td                    0.089       8.432 r       CLKcount[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.432         ntR3             
 CLMA_146_196/RSCO                 td                    0.089       8.521 r       CLKcount[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.521         ntR2             
 CLMA_146_200/RSCO                 td                    0.089       8.610 r       CLKcount[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.610         ntR1             
 CLMA_146_204/RSCO                 td                    0.089       8.699 r       CLKcount[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.699         ntR0             
 CLMA_146_208/RSCI                                                         r       CLKcount[22]/opit_0_A2Q21/RS

 Data arrival time                                                   8.699         Logic Levels: 7  
                                                                                   Logic: 1.331ns(41.816%), Route: 1.852ns(58.184%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.064    1000.064         exCLK            
 IOBD_152_198/DIN                  td                    2.414    1002.478 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.478         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.054    1002.532 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1003.286         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1003.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.517    1004.803         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       CLKcount[22]/opit_0_A2Q21/CLK
 clock pessimism                                         0.682    1005.485                          
 clock uncertainty                                      -0.050    1005.435                          

 Setup time                                             -0.291    1005.144                          

 Data required time                                               1005.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.144                          
 Data arrival time                                                   8.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.445                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[18]/opit_0_A2Q21/CLK
Endpoint    : CLKcount[24]/opit_0_A2Q21/RS
Path Group  : jk|exCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.803
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  0.682

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.658       2.722 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.722         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.067       2.789 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       3.695         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.695 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.821       5.516         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       CLKcount[18]/opit_0_A2Q21/CLK

 CLMA_146_204/Q0                   tco                   0.261       5.777 r       CLKcount[18]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.579       6.356         CLKcount[17]     
 CLMS_142_197/Y0                   td                    0.387       6.743 r       N30_9/gateop_perm/Z
                                   net (fanout=1)        0.737       7.480         _N71             
 CLMS_142_201/Y3                   td                    0.209       7.689 r       N30_25/gateop_perm/Z
                                   net (fanout=4)        0.536       8.225         N30              
 CLMA_146_188/RSCO                 td                    0.118       8.343 r       CLKcount[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.343         ntR4             
 CLMA_146_192/RSCO                 td                    0.089       8.432 r       CLKcount[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.432         ntR3             
 CLMA_146_196/RSCO                 td                    0.089       8.521 r       CLKcount[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.521         ntR2             
 CLMA_146_200/RSCO                 td                    0.089       8.610 r       CLKcount[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.610         ntR1             
 CLMA_146_204/RSCO                 td                    0.089       8.699 r       CLKcount[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.699         ntR0             
 CLMA_146_208/RSCI                                                         r       CLKcount[24]/opit_0_A2Q21/RS

 Data arrival time                                                   8.699         Logic Levels: 7  
                                                                                   Logic: 1.331ns(41.816%), Route: 1.852ns(58.184%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.064    1000.064         exCLK            
 IOBD_152_198/DIN                  td                    2.414    1002.478 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.478         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.054    1002.532 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1003.286         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1003.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.517    1004.803         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       CLKcount[24]/opit_0_A2Q21/CLK
 clock pessimism                                         0.682    1005.485                          
 clock uncertainty                                      -0.050    1005.435                          

 Setup time                                             -0.291    1005.144                          

 Data required time                                               1005.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.144                          
 Data arrival time                                                   8.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.445                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[18]/opit_0_A2Q21/CLK
Endpoint    : CLKcount[20]/opit_0_A2Q21/RS
Path Group  : jk|exCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.798
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  0.717

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.658       2.722 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.722         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.067       2.789 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       3.695         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.695 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.821       5.516         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       CLKcount[18]/opit_0_A2Q21/CLK

 CLMA_146_204/Q0                   tco                   0.261       5.777 r       CLKcount[18]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.579       6.356         CLKcount[17]     
 CLMS_142_197/Y0                   td                    0.387       6.743 r       N30_9/gateop_perm/Z
                                   net (fanout=1)        0.737       7.480         _N71             
 CLMS_142_201/Y3                   td                    0.209       7.689 r       N30_25/gateop_perm/Z
                                   net (fanout=4)        0.536       8.225         N30              
 CLMA_146_188/RSCO                 td                    0.118       8.343 r       CLKcount[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.343         ntR4             
 CLMA_146_192/RSCO                 td                    0.089       8.432 r       CLKcount[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.432         ntR3             
 CLMA_146_196/RSCO                 td                    0.089       8.521 r       CLKcount[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.521         ntR2             
 CLMA_146_200/RSCO                 td                    0.089       8.610 r       CLKcount[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.610         ntR1             
 CLMA_146_204/RSCI                                                         r       CLKcount[20]/opit_0_A2Q21/RS

 Data arrival time                                                   8.610         Logic Levels: 6  
                                                                                   Logic: 1.242ns(40.142%), Route: 1.852ns(59.858%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.064    1000.064         exCLK            
 IOBD_152_198/DIN                  td                    2.414    1002.478 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.478         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.054    1002.532 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1003.286         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1003.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.512    1004.798         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       CLKcount[20]/opit_0_A2Q21/CLK
 clock pessimism                                         0.717    1005.515                          
 clock uncertainty                                      -0.050    1005.465                          

 Setup time                                             -0.291    1005.174                          

 Data required time                                               1005.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.174                          
 Data arrival time                                                   8.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.564                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[0]/opit_0_L5Q_perm/CLK
Endpoint    : CLKcount[0]/opit_0_L5Q_perm/L4
Path Group  : jk|exCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.513
  Launch Clock Delay      :  4.795
  Clock Pessimism Removal :  -0.718

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.414       2.478 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.478         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.054       2.532 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       3.286         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.509       4.795         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       CLKcount[0]/opit_0_L5Q_perm/CLK

 CLMS_142_205/Q0                   tco                   0.218       5.013 f       CLKcount[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.141       5.154         CLKcount[0]      
 CLMS_142_205/A4                                                           f       CLKcount[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.154         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.658       2.722 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.722         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.067       2.789 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       3.695         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.695 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.818       5.513         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       CLKcount[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.718       4.795                          
 clock uncertainty                                       0.000       4.795                          

 Hold time                                              -0.081       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   5.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : CLKin/opit_0_L5Q_perm/CLK
Endpoint    : CLKin/opit_0_L5Q_perm/L4
Path Group  : jk|exCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.518
  Launch Clock Delay      :  4.800
  Clock Pessimism Removal :  -0.718

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.414       2.478 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.478         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.054       2.532 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       3.286         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.514       4.800         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       CLKin/opit_0_L5Q_perm/CLK

 CLMS_142_209/Q0                   tco                   0.218       5.018 f       CLKin/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.141       5.159         CLKin            
 CLMS_142_209/A4                                                           f       CLKin/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.159         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.658       2.722 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.722         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.067       2.789 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       3.695         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.695 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.823       5.518         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       CLKin/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.718       4.800                          
 clock uncertainty                                       0.000       4.800                          

 Hold time                                              -0.081       4.719                          

 Data required time                                                  4.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.719                          
 Data arrival time                                                   5.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[4]/opit_0_A2Q21/CLK
Endpoint    : CLKcount[4]/opit_0_A2Q21/I01
Path Group  : jk|exCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.496
  Launch Clock Delay      :  4.778
  Clock Pessimism Removal :  -0.718

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.414       2.478 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.478         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.054       2.532 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       3.286         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.492       4.778         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       CLKcount[4]/opit_0_A2Q21/CLK

 CLMA_146_188/Q2                   tco                   0.218       4.996 f       CLKcount[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.141       5.137         CLKcount[3]      
 CLMA_146_188/C1                                                           f       CLKcount[4]/opit_0_A2Q21/I01

 Data arrival time                                                   5.137         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.658       2.722 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.722         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.067       2.789 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       3.695         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.695 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.801       5.496         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       CLKcount[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.718       4.778                          
 clock uncertainty                                       0.000       4.778                          

 Hold time                                              -0.166       4.612                          

 Data required time                                                  4.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.612                          
 Data arrival time                                                   5.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : CLKin/opit_0_L5Q_perm/CLK
Endpoint    : CLKout (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.658       2.722 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.722         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.067       2.789 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       3.695         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.695 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.823       5.518         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       CLKin/opit_0_L5Q_perm/CLK

 CLMS_142_209/Q0                   tco                   0.261       5.779 r       CLKin/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.456       6.235         CLKin            
 CLMA_146_209/Y1                   td                    0.271       6.506 f       N9/gateop_perm/Z 
                                   net (fanout=1)        0.606       7.112         nt_CLKout        
 IOL_151_242/DO                    td                    0.122       7.234 f       CLKout_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.234         CLKout_obuf/ntO  
 IOBD_152_242/PAD                  td                    3.180      10.414 f       CLKout_obuf/opit_0/O
                                   net (fanout=1)        0.043      10.457         CLKout           
 F14                                                                       f       CLKout (port)    

 Data arrival time                                                  10.457         Logic Levels: 3  
                                                                                   Logic: 3.834ns(77.627%), Route: 1.105ns(22.373%)
====================================================================================================

====================================================================================================

Startpoint  : CLKen (port)
Endpoint    : CLKout (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 f       CLKen (port)     
                                   net (fanout=1)        0.026       0.026         CLKen            
 IOBD_152_210/DIN                  td                    2.355       2.381 f       CLKen_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.381         CLKen_ibuf/ntD   
 IOL_151_210/RX_DATA_DD            td                    0.093       2.474 f       CLKen_ibuf/opit_1/OUT
                                   net (fanout=2)        0.252       2.726         nt_CLKen         
 CLMA_146_209/Y1                   td                    0.140       2.866 r       N9/gateop_perm/Z 
                                   net (fanout=1)        0.558       3.424         nt_CLKout        
 IOL_151_242/DO                    td                    0.105       3.529 r       CLKout_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.529         CLKout_obuf/ntO  
 IOBD_152_242/PAD                  td                    2.465       5.994 r       CLKout_obuf/opit_0/O
                                   net (fanout=1)        0.043       6.037         CLKout           
 F14                                                                       r       CLKout (port)    

 Data arrival time                                                   6.037         Logic Levels: 5  
                                                                                   Logic: 5.158ns(85.440%), Route: 0.879ns(14.560%)
====================================================================================================

{jk|exCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_142_205/CLK        CLKcount[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_142_205/CLK        CLKcount[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_142_209/CLK        CLKin/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : CLKcount[18]/opit_0_A2Q21/CLK
Endpoint    : CLKcount[22]/opit_0_A2Q21/RS
Path Group  : jk|exCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.351
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.710       2.774 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.774         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.045       2.819 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       3.508         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.508 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.415       4.923         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       CLKcount[18]/opit_0_A2Q21/CLK

 CLMA_146_204/Q0                   tco                   0.200       5.123 r       CLKcount[18]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.454       5.577         CLKcount[17]     
 CLMS_142_197/Y0                   td                    0.297       5.874 r       N30_9/gateop_perm/Z
                                   net (fanout=1)        0.537       6.411         _N71             
 CLMS_142_201/Y3                   td                    0.160       6.571 r       N30_25/gateop_perm/Z
                                   net (fanout=4)        0.416       6.987         N30              
 CLMA_146_188/RSCO                 td                    0.090       7.077 r       CLKcount[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.077         ntR4             
 CLMA_146_192/RSCO                 td                    0.074       7.151 r       CLKcount[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.151         ntR3             
 CLMA_146_196/RSCO                 td                    0.074       7.225 r       CLKcount[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.225         ntR2             
 CLMA_146_200/RSCO                 td                    0.074       7.299 r       CLKcount[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.299         ntR1             
 CLMA_146_204/RSCO                 td                    0.074       7.373 r       CLKcount[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.373         ntR0             
 CLMA_146_208/RSCI                                                         r       CLKcount[22]/opit_0_A2Q21/RS

 Data arrival time                                                   7.373         Logic Levels: 7  
                                                                                   Logic: 1.043ns(42.571%), Route: 1.407ns(57.429%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.064    1000.064         exCLK            
 IOBD_152_198/DIN                  td                    2.452    1002.516 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.516         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.038    1002.554 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1003.142         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1003.142 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.209    1004.351         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       CLKcount[22]/opit_0_A2Q21/CLK
 clock pessimism                                         0.549    1004.900                          
 clock uncertainty                                      -0.050    1004.850                          

 Setup time                                             -0.224    1004.626                          

 Data required time                                               1004.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.626                          
 Data arrival time                                                   7.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.253                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[18]/opit_0_A2Q21/CLK
Endpoint    : CLKcount[24]/opit_0_A2Q21/RS
Path Group  : jk|exCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.351
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.710       2.774 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.774         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.045       2.819 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       3.508         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.508 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.415       4.923         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       CLKcount[18]/opit_0_A2Q21/CLK

 CLMA_146_204/Q0                   tco                   0.200       5.123 r       CLKcount[18]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.454       5.577         CLKcount[17]     
 CLMS_142_197/Y0                   td                    0.297       5.874 r       N30_9/gateop_perm/Z
                                   net (fanout=1)        0.537       6.411         _N71             
 CLMS_142_201/Y3                   td                    0.160       6.571 r       N30_25/gateop_perm/Z
                                   net (fanout=4)        0.416       6.987         N30              
 CLMA_146_188/RSCO                 td                    0.090       7.077 r       CLKcount[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.077         ntR4             
 CLMA_146_192/RSCO                 td                    0.074       7.151 r       CLKcount[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.151         ntR3             
 CLMA_146_196/RSCO                 td                    0.074       7.225 r       CLKcount[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.225         ntR2             
 CLMA_146_200/RSCO                 td                    0.074       7.299 r       CLKcount[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.299         ntR1             
 CLMA_146_204/RSCO                 td                    0.074       7.373 r       CLKcount[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.373         ntR0             
 CLMA_146_208/RSCI                                                         r       CLKcount[24]/opit_0_A2Q21/RS

 Data arrival time                                                   7.373         Logic Levels: 7  
                                                                                   Logic: 1.043ns(42.571%), Route: 1.407ns(57.429%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.064    1000.064         exCLK            
 IOBD_152_198/DIN                  td                    2.452    1002.516 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.516         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.038    1002.554 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1003.142         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1003.142 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.209    1004.351         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       CLKcount[24]/opit_0_A2Q21/CLK
 clock pessimism                                         0.549    1004.900                          
 clock uncertainty                                      -0.050    1004.850                          

 Setup time                                             -0.224    1004.626                          

 Data required time                                               1004.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.626                          
 Data arrival time                                                   7.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.253                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[18]/opit_0_A2Q21/CLK
Endpoint    : CLKcount[18]/opit_0_A2Q21/RS
Path Group  : jk|exCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.347
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.710       2.774 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.774         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.045       2.819 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       3.508         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.508 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.415       4.923         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       CLKcount[18]/opit_0_A2Q21/CLK

 CLMA_146_204/Q0                   tco                   0.200       5.123 r       CLKcount[18]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.454       5.577         CLKcount[17]     
 CLMS_142_197/Y0                   td                    0.297       5.874 r       N30_9/gateop_perm/Z
                                   net (fanout=1)        0.537       6.411         _N71             
 CLMS_142_201/Y3                   td                    0.160       6.571 r       N30_25/gateop_perm/Z
                                   net (fanout=4)        0.416       6.987         N30              
 CLMA_146_188/RSCO                 td                    0.090       7.077 r       CLKcount[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.077         ntR4             
 CLMA_146_192/RSCO                 td                    0.074       7.151 r       CLKcount[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.151         ntR3             
 CLMA_146_196/RSCO                 td                    0.074       7.225 r       CLKcount[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.225         ntR2             
 CLMA_146_200/RSCO                 td                    0.074       7.299 r       CLKcount[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.299         ntR1             
 CLMA_146_204/RSCI                                                         r       CLKcount[18]/opit_0_A2Q21/RS

 Data arrival time                                                   7.299         Logic Levels: 6  
                                                                                   Logic: 0.969ns(40.783%), Route: 1.407ns(59.217%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                         1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       exCLK (port)     
                                   net (fanout=1)        0.064    1000.064         exCLK            
 IOBD_152_198/DIN                  td                    2.452    1002.516 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.516         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.038    1002.554 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1003.142         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1003.142 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.205    1004.347         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       CLKcount[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.576    1004.923                          
 clock uncertainty                                      -0.050    1004.873                          

 Setup time                                             -0.224    1004.649                          

 Data required time                                               1004.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.649                          
 Data arrival time                                                   7.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.350                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[0]/opit_0_L5Q_perm/CLK
Endpoint    : CLKcount[0]/opit_0_L5Q_perm/L4
Path Group  : jk|exCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.920
  Launch Clock Delay      :  4.344
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.452       2.516 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.516         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.038       2.554 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       3.142         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.142 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.202       4.344         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       CLKcount[0]/opit_0_L5Q_perm/CLK

 CLMS_142_205/Q0                   tco                   0.185       4.529 f       CLKcount[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.130       4.659         CLKcount[0]      
 CLMS_142_205/A4                                                           f       CLKcount[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.659         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.710       2.774 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.774         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.045       2.819 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       3.508         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.508 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.412       4.920         ntclkbufg_0      
 CLMS_142_205/CLK                                                          r       CLKcount[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.576       4.344                          
 clock uncertainty                                       0.000       4.344                          

 Hold time                                              -0.043       4.301                          

 Data required time                                                  4.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.301                          
 Data arrival time                                                   4.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : CLKin/opit_0_L5Q_perm/CLK
Endpoint    : CLKin/opit_0_L5Q_perm/L4
Path Group  : jk|exCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.924
  Launch Clock Delay      :  4.348
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.452       2.516 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.516         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.038       2.554 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       3.142         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.142 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.206       4.348         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       CLKin/opit_0_L5Q_perm/CLK

 CLMS_142_209/Q0                   tco                   0.185       4.533 f       CLKin/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.130       4.663         CLKin            
 CLMS_142_209/A4                                                           f       CLKin/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.663         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.710       2.774 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.774         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.045       2.819 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       3.508         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.508 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.416       4.924         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       CLKin/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.576       4.348                          
 clock uncertainty                                       0.000       4.348                          

 Hold time                                              -0.043       4.305                          

 Data required time                                                  4.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.305                          
 Data arrival time                                                   4.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : CLKcount[4]/opit_0_A2Q21/CLK
Endpoint    : CLKcount[4]/opit_0_A2Q21/I01
Path Group  : jk|exCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.906
  Launch Clock Delay      :  4.330
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.452       2.516 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.516         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.038       2.554 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       3.142         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.142 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.188       4.330         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       CLKcount[4]/opit_0_A2Q21/CLK

 CLMA_146_188/Q2                   tco                   0.185       4.515 f       CLKcount[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.129       4.644         CLKcount[3]      
 CLMA_146_188/C1                                                           f       CLKcount[4]/opit_0_A2Q21/I01

 Data arrival time                                                   4.644         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.710       2.774 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.774         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.045       2.819 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       3.508         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.508 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.398       4.906         ntclkbufg_0      
 CLMA_146_188/CLK                                                          r       CLKcount[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.576       4.330                          
 clock uncertainty                                       0.000       4.330                          

 Hold time                                              -0.089       4.241                          

 Data required time                                                  4.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.241                          
 Data arrival time                                                   4.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : CLKin/opit_0_L5Q_perm/CLK
Endpoint    : CLKout (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jk|exCLK (rising edge)                            0.000       0.000 r                        
 H18                                                     0.000       0.000 r       exCLK (port)     
                                   net (fanout=1)        0.064       0.064         exCLK            
 IOBD_152_198/DIN                  td                    2.710       2.774 r       exCLK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.774         exCLK_ibuf/ntD   
 IOL_151_198/INCK                  td                    0.045       2.819 r       exCLK_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       3.508         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.508 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=14)       1.416       4.924         ntclkbufg_0      
 CLMS_142_209/CLK                                                          r       CLKin/opit_0_L5Q_perm/CLK

 CLMS_142_209/Q0                   tco                   0.200       5.124 r       CLKin/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.345       5.469         CLKin            
 CLMA_146_209/Y1                   td                    0.207       5.676 f       N9/gateop_perm/Z 
                                   net (fanout=1)        0.533       6.209         nt_CLKout        
 IOL_151_242/DO                    td                    0.078       6.287 f       CLKout_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.287         CLKout_obuf/ntO  
 IOBD_152_242/PAD                  td                    2.489       8.776 f       CLKout_obuf/opit_0/O
                                   net (fanout=1)        0.043       8.819         CLKout           
 F14                                                                       f       CLKout (port)    

 Data arrival time                                                   8.819         Logic Levels: 3  
                                                                                   Logic: 2.974ns(76.354%), Route: 0.921ns(23.646%)
====================================================================================================

====================================================================================================

Startpoint  : CLKen (port)
Endpoint    : CLKout (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 f       CLKen (port)     
                                   net (fanout=1)        0.026       0.026         CLKen            
 IOBD_152_210/DIN                  td                    2.297       2.323 f       CLKen_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.323         CLKen_ibuf/ntD   
 IOL_151_210/RX_DATA_DD            td                    0.066       2.389 f       CLKen_ibuf/opit_1/OUT
                                   net (fanout=2)        0.226       2.615         nt_CLKen         
 CLMA_146_209/Y1                   td                    0.118       2.733 r       N9/gateop_perm/Z 
                                   net (fanout=1)        0.453       3.186         nt_CLKout        
 IOL_151_242/DO                    td                    0.070       3.256 r       CLKout_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.256         CLKout_obuf/ntO  
 IOBD_152_242/PAD                  td                    2.070       5.326 r       CLKout_obuf/opit_0/O
                                   net (fanout=1)        0.043       5.369         CLKout           
 F14                                                                       r       CLKout (port)    

 Data arrival time                                                   5.369         Logic Levels: 5  
                                                                                   Logic: 4.621ns(86.068%), Route: 0.748ns(13.932%)
====================================================================================================

{jk|exCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.700     500.000         0.300           High Pulse Width  CLMS_142_205/CLK        CLKcount[0]/opit_0_L5Q_perm/CLK
 499.700     500.000         0.300           Low Pulse Width   CLMS_142_205/CLK        CLKcount[0]/opit_0_L5Q_perm/CLK
 499.700     500.000         0.300           High Pulse Width  CLMA_146_188/CLK        CLKcount[2]/opit_0_A2Q21/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                   
+---------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/place_route/jk_pnr.adf       
| Output     | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/report_timing/jk_rtp.adf     
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/report_timing/jk.rtr         
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/ABorCD/AyB/project6/jk/report_timing/rtr.db         
+---------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 858 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:9s
