Analysis & Synthesis report for fractal
Wed Jun 24 06:36:26 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |fractal|control:ctrl|cur_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for constMem:memX|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated
 16. Source assignments for constMem:memY|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated
 17. Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: constMem:memX|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: constMem:memY|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: memory_control:memCtrl|VGA:vga0
 21. Parameter Settings for Inferred Entity Instance: mandelbrot:math|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: mandelbrot:math|lpm_mult:Mult1
 23. Parameter Settings for Inferred Entity Instance: mandelbrot:math|lpm_mult:Mult2
 24. Parameter Settings for Inferred Entity Instance: control:ctrl|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: control:ctrl|lpm_divide:Div1
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "memory_control:memCtrl|VGA:vga0"
 30. Port Connectivity Checks: "memory_control:memCtrl"
 31. Port Connectivity Checks: "mandelbrot:math"
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 24 06:36:26 2015        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; fractal                                      ;
; Top-level Entity Name              ; fractal                                      ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 3,730                                        ;
;     Total combinational functions  ; 3,685                                        ;
;     Dedicated logic registers      ; 409                                          ;
; Total registers                    ; 409                                          ;
; Total pins                         ; 70                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 73,728                                       ;
; Embedded Multiplier 9-bit elements ; 24                                           ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; fractal            ; fractal            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+
; memory_control.vhd               ; yes             ; User VHDL File               ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/memory_control.vhd       ;
; VGA.vhd                          ; yes             ; User VHDL File               ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/VGA.vhd                  ;
; fixed_float_types_c.vhdl         ; yes             ; User VHDL File               ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/fixed_float_types_c.vhdl ;
; fixed_pkg_c.vhdl                 ; yes             ; User VHDL File               ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/fixed_pkg_c.vhdl         ;
; mandelbrot.vhd                   ; yes             ; User VHDL File               ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/mandelbrot.vhd           ;
; control.vhd                      ; yes             ; User VHDL File               ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/control.vhd              ;
; fractal.vhd                      ; yes             ; User VHDL File               ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/fractal.vhd              ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/pll.vhd                  ;
; constMem.vhd                     ; yes             ; User Wizard-Generated File   ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/constMem.vhd             ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                     ;
; db/altsyncram_59p1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/altsyncram_59p1.tdf   ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf                       ;
; db/mult_p1t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/mult_p1t.tdf          ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf                     ;
; db/lpm_divide_kto.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/lpm_divide_kto.tdf    ;
; db/abs_divider_1dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/abs_divider_1dg.tdf   ;
; db/alt_u_div_e5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/alt_u_div_e5f.tdf     ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/add_sub_lkc.tdf       ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/add_sub_mkc.tdf       ;
; db/lpm_abs_tr9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/lpm_abs_tr9.tdf       ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/db/lpm_abs_0s9.tdf       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 3,730                                  ;
;                                             ;                                        ;
; Total combinational functions               ; 3685                                   ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 839                                    ;
;     -- 3 input functions                    ; 1156                                   ;
;     -- <=2 input functions                  ; 1690                                   ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 2396                                   ;
;     -- arithmetic mode                      ; 1289                                   ;
;                                             ;                                        ;
; Total registers                             ; 409                                    ;
;     -- Dedicated logic registers            ; 409                                    ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 70                                     ;
; Total memory bits                           ; 73728                                  ;
; Embedded Multiplier 9-bit elements          ; 24                                     ;
; Total PLLs                                  ; 1                                      ;
; Maximum fan-out node                        ; pll:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 481                                    ;
; Total fan-out                               ; 13585                                  ;
; Average fan-out                             ; 3.16                                   ;
+---------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |fractal                                  ; 3685 (1)          ; 409 (0)      ; 73728       ; 24           ; 0       ; 12        ; 70   ; 0            ; |fractal                                                                                                          ; work         ;
;    |constMem:memX|                        ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|constMem:memX                                                                                            ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|constMem:memX|altsyncram:altsyncram_component                                                            ;              ;
;          |altsyncram_59p1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|constMem:memX|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated                             ;              ;
;    |constMem:memY|                        ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|constMem:memY                                                                                            ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|constMem:memY|altsyncram:altsyncram_component                                                            ;              ;
;          |altsyncram_59p1:auto_generated| ; 0 (0)             ; 0 (0)        ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|constMem:memY|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated                             ;              ;
;    |control:ctrl|                         ; 2483 (436)        ; 227 (227)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl                                                                                             ;              ;
;       |lpm_divide:Div0|                   ; 1030 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl|lpm_divide:Div0                                                                             ;              ;
;          |lpm_divide_kto:auto_generated|  ; 1030 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated                                               ;              ;
;             |abs_divider_1dg:divider|     ; 1030 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider                       ;              ;
;                |alt_u_div_e5f:divider|    ; 1030 (1030)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider ;              ;
;       |lpm_divide:Div1|                   ; 1017 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl|lpm_divide:Div1                                                                             ;              ;
;          |lpm_divide_kto:auto_generated|  ; 1017 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated                                               ;              ;
;             |abs_divider_1dg:divider|     ; 1017 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider                       ;              ;
;                |alt_u_div_e5f:divider|    ; 1017 (1017)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider ;              ;
;    |mandelbrot:math|                      ; 1097 (775)        ; 106 (106)    ; 0           ; 24           ; 0       ; 12        ; 0    ; 0            ; |fractal|mandelbrot:math                                                                                          ;              ;
;       |lpm_mult:Mult0|                    ; 108 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fractal|mandelbrot:math|lpm_mult:Mult0                                                                           ;              ;
;          |mult_p1t:auto_generated|        ; 108 (108)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fractal|mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated                                                   ;              ;
;       |lpm_mult:Mult1|                    ; 108 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fractal|mandelbrot:math|lpm_mult:Mult1                                                                           ;              ;
;          |mult_p1t:auto_generated|        ; 108 (108)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fractal|mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated                                                   ;              ;
;       |lpm_mult:Mult2|                    ; 106 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fractal|mandelbrot:math|lpm_mult:Mult2                                                                           ;              ;
;          |mult_p1t:auto_generated|        ; 106 (106)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fractal|mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated                                                   ;              ;
;    |memory_control:memCtrl|               ; 104 (65)          ; 76 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|memory_control:memCtrl                                                                                   ;              ;
;       |VGA:vga0|                          ; 39 (39)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|memory_control:memCtrl|VGA:vga0                                                                          ;              ;
;    |pll:pll0|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|pll:pll0                                                                                                 ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fractal|pll:pll0|altpll:altpll_component                                                                         ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; constMem:memX|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864 ; None ;
; constMem:memY|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864 ; None ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 6           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fractal|control:ctrl|cur_state                                                                                              ;
+----------------------------+-----------------+----------------------------+-----------------------+------------------------+-----------------+
; Name                       ; cur_state.Final ; cur_state.Write_Pixel_Wait ; cur_state.Write_Pixel ; cur_state.Write_Memory ; cur_state.Start ;
+----------------------------+-----------------+----------------------------+-----------------------+------------------------+-----------------+
; cur_state.Start            ; 0               ; 0                          ; 0                     ; 0                      ; 0               ;
; cur_state.Write_Memory     ; 0               ; 0                          ; 0                     ; 1                      ; 1               ;
; cur_state.Write_Pixel      ; 0               ; 0                          ; 1                     ; 0                      ; 1               ;
; cur_state.Write_Pixel_Wait ; 0               ; 1                          ; 0                     ; 0                      ; 1               ;
; cur_state.Final            ; 1               ; 0                          ; 0                     ; 0                      ; 1               ;
+----------------------------+-----------------+----------------------------+-----------------------+------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; control:ctrl|x_span[3]                 ; Stuck at GND due to stuck port data_in ;
; control:ctrl|y_span[3]                 ; Stuck at GND due to stuck port data_in ;
; mandelbrot:math|HEX1[0]                ; Stuck at VCC due to stuck port data_in ;
; control:ctrl|y_span[2]                 ; Merged with control:ctrl|x_span[2]     ;
; memory_control:memCtrl|HEX0[0]         ; Stuck at GND due to stuck port data_in ;
; control:ctrl|x_span[2]                 ; Stuck at GND due to stuck port data_in ;
; control:ctrl|y_span[1]                 ; Merged with control:ctrl|x_span[1]     ;
; control:ctrl|w_pixel[0..2]             ; Stuck at GND due to stuck port data_in ;
; control:ctrl|w_pixel[-1]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|w_pixel[-2]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|h_pixel[0..2]             ; Stuck at GND due to stuck port data_in ;
; control:ctrl|h_pixel[-1]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|h_pixel[3]                ; Merged with control:ctrl|w_pixel[3]    ;
; control:ctrl|w_pixel[-3]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|h_pixel[-2]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|w_pixel[-4]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|h_pixel[-3]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|w_pixel[-5]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|h_pixel[-4]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|w_pixel[3]                ; Stuck at GND due to stuck port data_in ;
; control:ctrl|w_pixel[-6]               ; Stuck at GND due to stuck port data_in ;
; control:ctrl|h_pixel[-5]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 26 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 409   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 100   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 351   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; mandelbrot:math|i[31]                  ; 4       ;
; mandelbrot:math|i[0]                   ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fractal|control:ctrl|x_int_const[3]               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |fractal|memory_control:memCtrl|VGA:vga0|Hcount[0] ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |fractal|control:ctrl|y_span[-14]                  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |fractal|memory_control:memCtrl|addr_write[9]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |fractal|memory_control:memCtrl|VGA:vga0|Vcount[8] ;
; 6:1                ; 35 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |fractal|control:ctrl|y_int_const[-20]             ;
; 6:1                ; 35 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |fractal|control:ctrl|x_int_const[-8]              ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |fractal|memory_control:memCtrl|addr_read[7]       ;
; 7:1                ; 35 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |fractal|control:ctrl|h_pixel[-32]                 ;
; 7:1                ; 35 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |fractal|control:ctrl|w_pixel[-32]                 ;
; 6:1                ; 35 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |fractal|mandelbrot:math|y[-26]                    ;
; 6:1                ; 36 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |fractal|mandelbrot:math|x[-6]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fractal|mandelbrot:math|Result                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |fractal|control:ctrl|Result                       ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |fractal|control:ctrl|Result                       ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |fractal|mandelbrot:math|Result                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |fractal|mandelbrot:math|Result                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fractal|mandelbrot:math|Result                    ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |fractal|mandelbrot:math|Result                    ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |fractal|mandelbrot:math|Result                    ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |fractal|mandelbrot:math|Result                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |fractal|control:ctrl|cur_state                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |fractal|control:ctrl|cur_state                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for constMem:memX|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for constMem:memY|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------+
; Parameter Name                ; Value             ; Type                      ;
+-------------------------------+-------------------+---------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                   ;
; PLL_TYPE                      ; AUTO              ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                   ;
; LOCK_LOW                      ; 1                 ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                   ;
; SKIP_VCO                      ; OFF               ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                   ;
; BANDWIDTH                     ; 0                 ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 63                ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 100               ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                   ;
; VCO_MIN                       ; 0                 ; Untyped                   ;
; VCO_MAX                       ; 0                 ; Untyped                   ;
; VCO_CENTER                    ; 0                 ; Untyped                   ;
; PFD_MIN                       ; 0                 ; Untyped                   ;
; PFD_MAX                       ; 0                 ; Untyped                   ;
; M_INITIAL                     ; 0                 ; Untyped                   ;
; M                             ; 0                 ; Untyped                   ;
; N                             ; 1                 ; Untyped                   ;
; M2                            ; 1                 ; Untyped                   ;
; N2                            ; 1                 ; Untyped                   ;
; SS                            ; 1                 ; Untyped                   ;
; C0_HIGH                       ; 0                 ; Untyped                   ;
; C1_HIGH                       ; 0                 ; Untyped                   ;
; C2_HIGH                       ; 0                 ; Untyped                   ;
; C3_HIGH                       ; 0                 ; Untyped                   ;
; C4_HIGH                       ; 0                 ; Untyped                   ;
; C5_HIGH                       ; 0                 ; Untyped                   ;
; C6_HIGH                       ; 0                 ; Untyped                   ;
; C7_HIGH                       ; 0                 ; Untyped                   ;
; C8_HIGH                       ; 0                 ; Untyped                   ;
; C9_HIGH                       ; 0                 ; Untyped                   ;
; C0_LOW                        ; 0                 ; Untyped                   ;
; C1_LOW                        ; 0                 ; Untyped                   ;
; C2_LOW                        ; 0                 ; Untyped                   ;
; C3_LOW                        ; 0                 ; Untyped                   ;
; C4_LOW                        ; 0                 ; Untyped                   ;
; C5_LOW                        ; 0                 ; Untyped                   ;
; C6_LOW                        ; 0                 ; Untyped                   ;
; C7_LOW                        ; 0                 ; Untyped                   ;
; C8_LOW                        ; 0                 ; Untyped                   ;
; C9_LOW                        ; 0                 ; Untyped                   ;
; C0_INITIAL                    ; 0                 ; Untyped                   ;
; C1_INITIAL                    ; 0                 ; Untyped                   ;
; C2_INITIAL                    ; 0                 ; Untyped                   ;
; C3_INITIAL                    ; 0                 ; Untyped                   ;
; C4_INITIAL                    ; 0                 ; Untyped                   ;
; C5_INITIAL                    ; 0                 ; Untyped                   ;
; C6_INITIAL                    ; 0                 ; Untyped                   ;
; C7_INITIAL                    ; 0                 ; Untyped                   ;
; C8_INITIAL                    ; 0                 ; Untyped                   ;
; C9_INITIAL                    ; 0                 ; Untyped                   ;
; C0_MODE                       ; BYPASS            ; Untyped                   ;
; C1_MODE                       ; BYPASS            ; Untyped                   ;
; C2_MODE                       ; BYPASS            ; Untyped                   ;
; C3_MODE                       ; BYPASS            ; Untyped                   ;
; C4_MODE                       ; BYPASS            ; Untyped                   ;
; C5_MODE                       ; BYPASS            ; Untyped                   ;
; C6_MODE                       ; BYPASS            ; Untyped                   ;
; C7_MODE                       ; BYPASS            ; Untyped                   ;
; C8_MODE                       ; BYPASS            ; Untyped                   ;
; C9_MODE                       ; BYPASS            ; Untyped                   ;
; C0_PH                         ; 0                 ; Untyped                   ;
; C1_PH                         ; 0                 ; Untyped                   ;
; C2_PH                         ; 0                 ; Untyped                   ;
; C3_PH                         ; 0                 ; Untyped                   ;
; C4_PH                         ; 0                 ; Untyped                   ;
; C5_PH                         ; 0                 ; Untyped                   ;
; C6_PH                         ; 0                 ; Untyped                   ;
; C7_PH                         ; 0                 ; Untyped                   ;
; C8_PH                         ; 0                 ; Untyped                   ;
; C9_PH                         ; 0                 ; Untyped                   ;
; L0_HIGH                       ; 1                 ; Untyped                   ;
; L1_HIGH                       ; 1                 ; Untyped                   ;
; G0_HIGH                       ; 1                 ; Untyped                   ;
; G1_HIGH                       ; 1                 ; Untyped                   ;
; G2_HIGH                       ; 1                 ; Untyped                   ;
; G3_HIGH                       ; 1                 ; Untyped                   ;
; E0_HIGH                       ; 1                 ; Untyped                   ;
; E1_HIGH                       ; 1                 ; Untyped                   ;
; E2_HIGH                       ; 1                 ; Untyped                   ;
; E3_HIGH                       ; 1                 ; Untyped                   ;
; L0_LOW                        ; 1                 ; Untyped                   ;
; L1_LOW                        ; 1                 ; Untyped                   ;
; G0_LOW                        ; 1                 ; Untyped                   ;
; G1_LOW                        ; 1                 ; Untyped                   ;
; G2_LOW                        ; 1                 ; Untyped                   ;
; G3_LOW                        ; 1                 ; Untyped                   ;
; E0_LOW                        ; 1                 ; Untyped                   ;
; E1_LOW                        ; 1                 ; Untyped                   ;
; E2_LOW                        ; 1                 ; Untyped                   ;
; E3_LOW                        ; 1                 ; Untyped                   ;
; L0_INITIAL                    ; 1                 ; Untyped                   ;
; L1_INITIAL                    ; 1                 ; Untyped                   ;
; G0_INITIAL                    ; 1                 ; Untyped                   ;
; G1_INITIAL                    ; 1                 ; Untyped                   ;
; G2_INITIAL                    ; 1                 ; Untyped                   ;
; G3_INITIAL                    ; 1                 ; Untyped                   ;
; E0_INITIAL                    ; 1                 ; Untyped                   ;
; E1_INITIAL                    ; 1                 ; Untyped                   ;
; E2_INITIAL                    ; 1                 ; Untyped                   ;
; E3_INITIAL                    ; 1                 ; Untyped                   ;
; L0_MODE                       ; BYPASS            ; Untyped                   ;
; L1_MODE                       ; BYPASS            ; Untyped                   ;
; G0_MODE                       ; BYPASS            ; Untyped                   ;
; G1_MODE                       ; BYPASS            ; Untyped                   ;
; G2_MODE                       ; BYPASS            ; Untyped                   ;
; G3_MODE                       ; BYPASS            ; Untyped                   ;
; E0_MODE                       ; BYPASS            ; Untyped                   ;
; E1_MODE                       ; BYPASS            ; Untyped                   ;
; E2_MODE                       ; BYPASS            ; Untyped                   ;
; E3_MODE                       ; BYPASS            ; Untyped                   ;
; L0_PH                         ; 0                 ; Untyped                   ;
; L1_PH                         ; 0                 ; Untyped                   ;
; G0_PH                         ; 0                 ; Untyped                   ;
; G1_PH                         ; 0                 ; Untyped                   ;
; G2_PH                         ; 0                 ; Untyped                   ;
; G3_PH                         ; 0                 ; Untyped                   ;
; E0_PH                         ; 0                 ; Untyped                   ;
; E1_PH                         ; 0                 ; Untyped                   ;
; E2_PH                         ; 0                 ; Untyped                   ;
; E3_PH                         ; 0                 ; Untyped                   ;
; M_PH                          ; 0                 ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE            ;
+-------------------------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constMem:memX|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_59p1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constMem:memY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 36                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 36                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_59p1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_control:memCtrl|VGA:vga0 ;
+-----------------+-------+----------------------------------------------------+
; Parameter Name  ; Value ; Type                                               ;
+-----------------+-------+----------------------------------------------------+
; NUM_HORZ_PIXELS ; 640   ; Signed Integer                                     ;
; NUM_VERT_PIXELS ; 480   ; Signed Integer                                     ;
+-----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mandelbrot:math|lpm_mult:Mult0   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 36         ; Untyped             ;
; LPM_WIDTHB                                     ; 36         ; Untyped             ;
; LPM_WIDTHP                                     ; 72         ; Untyped             ;
; LPM_WIDTHR                                     ; 72         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mandelbrot:math|lpm_mult:Mult1   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 36         ; Untyped             ;
; LPM_WIDTHB                                     ; 36         ; Untyped             ;
; LPM_WIDTHP                                     ; 72         ; Untyped             ;
; LPM_WIDTHR                                     ; 72         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mandelbrot:math|lpm_mult:Mult2   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 36         ; Untyped             ;
; LPM_WIDTHB                                     ; 36         ; Untyped             ;
; LPM_WIDTHP                                     ; 72         ; Untyped             ;
; LPM_WIDTHR                                     ; 72         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:ctrl|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                             ;
; LPM_WIDTHD             ; 11             ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_kto ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:ctrl|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                             ;
; LPM_WIDTHD             ; 11             ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_kto ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 2                                             ;
; Entity Instance                           ; constMem:memX|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 36                                            ;
;     -- NUMWORDS_A                         ; 1024                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 36                                            ;
;     -- NUMWORDS_B                         ; 1024                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; constMem:memY|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 36                                            ;
;     -- NUMWORDS_A                         ; 1024                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 36                                            ;
;     -- NUMWORDS_B                         ; 1024                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 3                              ;
; Entity Instance                       ; mandelbrot:math|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 36                             ;
;     -- LPM_WIDTHB                     ; 36                             ;
;     -- LPM_WIDTHP                     ; 72                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; mandelbrot:math|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 36                             ;
;     -- LPM_WIDTHB                     ; 36                             ;
;     -- LPM_WIDTHP                     ; 72                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; mandelbrot:math|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 36                             ;
;     -- LPM_WIDTHB                     ; 36                             ;
;     -- LPM_WIDTHP                     ; 72                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "memory_control:memCtrl|VGA:vga0" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; done ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_control:memCtrl"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mandelbrot:math"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; escape ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 24 06:36:10 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fractal -c fractal
Warning: Can't analyze file -- file vgacon.vhd is missing
Info: Found 2 design units, including 1 entities, in source file memory_control.vhd
    Info: Found design unit 1: memory_control-Behavior_memCtrl
    Info: Found entity 1: memory_control
Info: Found 2 design units, including 1 entities, in source file vga.vhd
    Info: Found design unit 1: VGA-Behavior_VGA
    Info: Found entity 1: VGA
Info: Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl
    Info: Found design unit 1: fixed_float_types
Info: Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl
    Info: Found design unit 1: fixed_pkg
    Info: Found design unit 2: fixed_pkg-body
Info: Found 2 design units, including 0 entities, in source file float_pkg_c.vhdl
    Info: Found design unit 1: float_pkg
    Info: Found design unit 2: float_pkg-body
Info: Found 2 design units, including 1 entities, in source file mandelbrot.vhd
    Info: Found design unit 1: mandelbrot-Behavior_mandelbrot
    Info: Found entity 1: mandelbrot
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-Behavior_control
    Info: Found entity 1: control
Warning: Can't analyze file -- file Vhdl3.vhd is missing
Info: Found 2 design units, including 1 entities, in source file fractal.vhd
    Info: Found design unit 1: fractal-Behavior_fractal
    Info: Found entity 1: fractal
Info: Found 2 design units, including 1 entities, in source file pll.vhd
    Info: Found design unit 1: pll-SYN
    Info: Found entity 1: pll
Info: Found 2 design units, including 1 entities, in source file constmem.vhd
    Info: Found design unit 1: constmem-SYN
    Info: Found entity 1: constMem
Info: Elaborating entity "fractal" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Warning (10036): Verilog HDL or VHDL warning at fractal.vhd(32): object "result" assigned a value but never read
Info: Elaborating entity "pll" for hierarchy "pll:pll0"
Info: Elaborating entity "altpll" for hierarchy "pll:pll0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:pll0|altpll:altpll_component"
Info: Instantiated megafunction "pll:pll0|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "100"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "63"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "control" for hierarchy "control:ctrl"
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Info: Elaborating entity "constMem" for hierarchy "constMem:memX"
Info: Elaborating entity "altsyncram" for hierarchy "constMem:memX|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "constMem:memX|altsyncram:altsyncram_component"
Info: Instantiated megafunction "constMem:memX|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_59p1.tdf
    Info: Found entity 1: altsyncram_59p1
Info: Elaborating entity "altsyncram_59p1" for hierarchy "constMem:memX|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated"
Info: Elaborating entity "mandelbrot" for hierarchy "mandelbrot:math"
Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value "'U'"
Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value "'X'"
Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value "'Z'"
Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value "'W'"
Warning (10325): VHDL Choice warning at std_1164.vhd(1092): ignored choice containing meta-value "'-'"
Warning (10873): Using initial value X (don't care) for net "HEX1[6..1]" at mandelbrot.vhd(11)
Info: Elaborating entity "memory_control" for hierarchy "memory_control:memCtrl"
Warning (10036): Verilog HDL or VHDL warning at memory_control.vhd(26): object "data_vga" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "HEX0[6..1]" at memory_control.vhd(18)
Warning (10030): Net "data_in" at memory_control.vhd(9) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "VGA" for hierarchy "memory_control:memCtrl|VGA:vga0"
Info: Inferred 5 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "mandelbrot:math|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "mandelbrot:math|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "mandelbrot:math|Mult2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:ctrl|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:ctrl|Div1"
Info: Elaborated megafunction instantiation "mandelbrot:math|lpm_mult:Mult0"
Info: Instantiated megafunction "mandelbrot:math|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "36"
    Info: Parameter "LPM_WIDTHB" = "36"
    Info: Parameter "LPM_WIDTHP" = "72"
    Info: Parameter "LPM_WIDTHR" = "72"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_p1t.tdf
    Info: Found entity 1: mult_p1t
Info: Elaborated megafunction instantiation "mandelbrot:math|lpm_mult:Mult2"
Info: Instantiated megafunction "mandelbrot:math|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "36"
    Info: Parameter "LPM_WIDTHB" = "36"
    Info: Parameter "LPM_WIDTHP" = "72"
    Info: Parameter "LPM_WIDTHR" = "72"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "control:ctrl|lpm_divide:Div0"
Info: Instantiated megafunction "control:ctrl|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "50"
    Info: Parameter "LPM_WIDTHD" = "11"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_kto.tdf
    Info: Found entity 1: lpm_divide_kto
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info: Found entity 1: abs_divider_1dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e5f.tdf
    Info: Found entity 1: alt_u_div_e5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_tr9.tdf
    Info: Found entity 1: lpm_abs_tr9
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Info: Elaborated megafunction instantiation "control:ctrl|lpm_divide:Div1"
Info: Instantiated megafunction "control:ctrl|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "50"
    Info: Parameter "LPM_WIDTHD" = "11"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Ignored 860 buffer(s)
    Info: Ignored 860 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[6]~12"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[5]~14"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[4]~16"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[3]~18"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[2]~20"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[1]~22"
    Info (17048): Logic cell "control:ctrl|w_pixel[-7]~9"
    Info (17048): Logic cell "control:ctrl|w_pixel[-9]~10"
    Info (17048): Logic cell "control:ctrl|w_pixel[-10]~11"
    Info (17048): Logic cell "control:ctrl|w_pixel[-13]~12"
    Info (17048): Logic cell "control:ctrl|w_pixel[-14]~13"
    Info (17048): Logic cell "control:ctrl|w_pixel[-17]~14"
    Info (17048): Logic cell "control:ctrl|w_pixel[-18]~15"
    Info (17048): Logic cell "control:ctrl|w_pixel[-21]~16"
    Info (17048): Logic cell "control:ctrl|w_pixel[-22]~17"
    Info (17048): Logic cell "control:ctrl|w_pixel[-25]~18"
    Info (17048): Logic cell "control:ctrl|w_pixel[-26]~19"
    Info (17048): Logic cell "control:ctrl|w_pixel[-29]~20"
    Info (17048): Logic cell "control:ctrl|w_pixel[-30]~21"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[3]~16"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[2]~18"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[1]~20"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_37~10"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_38~10"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_39~10"
    Info (17048): Logic cell "control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_40~10"
    Info (17048): Logic cell "control:ctrl|h_pixel[-32]~0"
    Info (17048): Logic cell "control:ctrl|h_pixel[-6]~9"
    Info (17048): Logic cell "control:ctrl|h_pixel[-7]~10"
    Info (17048): Logic cell "control:ctrl|h_pixel[-9]~11"
    Info (17048): Logic cell "control:ctrl|h_pixel[-10]~12"
    Info (17048): Logic cell "control:ctrl|h_pixel[-11]~13"
    Info (17048): Logic cell "control:ctrl|h_pixel[-13]~14"
    Info (17048): Logic cell "control:ctrl|h_pixel[-14]~15"
    Info (17048): Logic cell "control:ctrl|h_pixel[-15]~16"
    Info (17048): Logic cell "control:ctrl|h_pixel[-17]~17"
    Info (17048): Logic cell "control:ctrl|h_pixel[-18]~18"
    Info (17048): Logic cell "control:ctrl|h_pixel[-19]~19"
    Info (17048): Logic cell "control:ctrl|h_pixel[-21]~20"
    Info (17048): Logic cell "control:ctrl|h_pixel[-22]~21"
    Info (17048): Logic cell "control:ctrl|h_pixel[-23]~22"
    Info (17048): Logic cell "control:ctrl|h_pixel[-26]~23"
    Info (17048): Logic cell "control:ctrl|h_pixel[-28]~24"
    Info (17048): Logic cell "control:ctrl|h_pixel[-29]~25"
    Info (17048): Logic cell "control:ctrl|h_pixel[-30]~26"
    Info (17048): Logic cell "control:ctrl|h_pixel[-31]~27"
Info: Implemented 3907 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 49 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 3740 logic cells
    Info: Implemented 72 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 24 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 284 megabytes
    Info: Processing ended: Wed Jun 24 06:36:26 2015
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:13


