vendor_name = ModelSim
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ALU.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF8.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF8.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREGS.bdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREGS.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF1.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/arithmetic_processor.sdc
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_Multiplication.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.qip
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.qip
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT6T08.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT6T08.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T016.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_3BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_16BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ROUTER.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ROUTER.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_10BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T010.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1_10BIT.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/tst.bdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CONCANITATING.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_SLT.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_MUL.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_BREQ.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_BRNE.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF2.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath_DMADDR.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/REG16.v
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.vwf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/arithmetic_processor.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/instructions.hex
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf
source_file = 1, D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/data.hex
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = CPU
instance = comp, \inst|ALU|neg_a[0]~0 , inst|ALU|neg_a[0]~0, CPU, 1
instance = comp, \inst|ALU|neg_a[5]~10 , inst|ALU|neg_a[5]~10, CPU, 1
instance = comp, \inst|ALU|neg_a[6]~12 , inst|ALU|neg_a[6]~12, CPU, 1
instance = comp, \inst|ALU|neg_a[7]~14 , inst|ALU|neg_a[7]~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 , inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, CPU, 1
instance = comp, \inst|RF|reg6[7] , inst|RF|reg6[7], CPU, 1
instance = comp, \inst|MUX_B|Mux0~0 , inst|MUX_B|Mux0~0, CPU, 1
instance = comp, \inst|RF|reg0[6] , inst|RF|reg0[6], CPU, 1
instance = comp, \inst|RF|reg1[4] , inst|RF|reg1[4], CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~15 , inst|RF|Read_DataA[4]~15, CPU, 1
instance = comp, \inst|RF|reg4[4] , inst|RF|reg4[4], CPU, 1
instance = comp, \inst|RF|reg1[3] , inst|RF|reg1[3], CPU, 1
instance = comp, \inst|RF|reg2[3] , inst|RF|reg2[3], CPU, 1
instance = comp, \inst|RF|reg4[3] , inst|RF|reg4[3], CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~22 , inst|RF|Read_DataA[3]~22, CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~23 , inst|RF|Read_DataA[3]~23, CPU, 1
instance = comp, \inst|RF|reg0[2] , inst|RF|reg0[2], CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~27 , inst|RF|Read_DataA[2]~27, CPU, 1
instance = comp, \inst|RF|reg6[2] , inst|RF|reg6[2], CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~28 , inst|RF|Read_DataA[2]~28, CPU, 1
instance = comp, \inst|RF|reg3[1] , inst|RF|reg3[1], CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~30 , inst|RF|Read_DataA[1]~30, CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~32 , inst|RF|Read_DataA[1]~32, CPU, 1
instance = comp, \inst|RF|reg6[1] , inst|RF|reg6[1], CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~33 , inst|RF|Read_DataA[1]~33, CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~35 , inst|RF|Read_DataA[0]~35, CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~36 , inst|RF|Read_DataA[0]~36, CPU, 1
instance = comp, \inst|RF|reg4[0] , inst|RF|reg4[0], CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~37 , inst|RF|Read_DataA[0]~37, CPU, 1
instance = comp, \inst|ALU|Add1~0 , inst|ALU|Add1~0, CPU, 1
instance = comp, \inst|ALU|Add1~2 , inst|ALU|Add1~2, CPU, 1
instance = comp, \inst|ALU|Mux8~6 , inst|ALU|Mux8~6, CPU, 1
instance = comp, \inst|ALU|Mux8~7 , inst|ALU|Mux8~7, CPU, 1
instance = comp, \inst|ALU|Mux9~5 , inst|ALU|Mux9~5, CPU, 1
instance = comp, \inst|ALU|Mux9~6 , inst|ALU|Mux9~6, CPU, 1
instance = comp, \inst|ALU|Mux10~2 , inst|ALU|Mux10~2, CPU, 1
instance = comp, \inst|ALU|Mux10~4 , inst|ALU|Mux10~4, CPU, 1
instance = comp, \inst|ALU|Add1~4 , inst|ALU|Add1~4, CPU, 1
instance = comp, \inst|ALU|Mux11~3 , inst|ALU|Mux11~3, CPU, 1
instance = comp, \inst|ALU|Mux11~4 , inst|ALU|Mux11~4, CPU, 1
instance = comp, \inst|ALU|Mux11~5 , inst|ALU|Mux11~5, CPU, 1
instance = comp, \inst|ALU|Add1~5 , inst|ALU|Add1~5, CPU, 1
instance = comp, \inst|ALU|temp~4 , inst|ALU|temp~4, CPU, 1
instance = comp, \inst|ALU|Mux12~3 , inst|ALU|Mux12~3, CPU, 1
instance = comp, \inst|ALU|Mux14~8 , inst|ALU|Mux14~8, CPU, 1
instance = comp, \inst|MUX_A|Mux6~0 , inst|MUX_A|Mux6~0, CPU, 1
instance = comp, \inst|ALU|Mux7~2 , inst|ALU|Mux7~2, CPU, 1
instance = comp, \inst|ALU|Mux15~6 , inst|ALU|Mux15~6, CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~0 , inst|RF|Read_DataB[7]~0, CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~12 , inst|RF|Read_DataB[5]~12, CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~15 , inst|RF|Read_DataB[4]~15, CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~17 , inst|RF|Read_DataB[4]~17, CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~25 , inst|RF|Read_DataB[2]~25, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1, CPU, 1
instance = comp, \inst3|OAP[2]~2 , inst3|OAP[2]~2, CPU, 1
instance = comp, \inst|RF|Decoder0~6 , inst|RF|Decoder0~6, CPU, 1
instance = comp, \inst|ALU|Mux0~0 , inst|ALU|Mux0~0, CPU, 1
instance = comp, \inst|ALU|Mux0~1 , inst|ALU|Mux0~1, CPU, 1
instance = comp, \inst|ALU|Mux0~2 , inst|ALU|Mux0~2, CPU, 1
instance = comp, \inst|ALU|Mux2~0 , inst|ALU|Mux2~0, CPU, 1
instance = comp, \inst|ALU|Mux2~1 , inst|ALU|Mux2~1, CPU, 1
instance = comp, \inst|ALU|Mux2~2 , inst|ALU|Mux2~2, CPU, 1
instance = comp, \inst|ALU|Mux3~3 , inst|ALU|Mux3~3, CPU, 1
instance = comp, \inst|ALU|Mux5~0 , inst|ALU|Mux5~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, CPU, 1
instance = comp, \inst|ALU|temp~7 , inst|ALU|temp~7, CPU, 1
instance = comp, \inst|RF|reg6~33 , inst|RF|reg6~33, CPU, 1
instance = comp, \inst|RF|reg0~34 , inst|RF|reg0~34, CPU, 1
instance = comp, \inst|RF|reg1~36 , inst|RF|reg1~36, CPU, 1
instance = comp, \inst|RF|reg4~36 , inst|RF|reg4~36, CPU, 1
instance = comp, \inst|RF|reg1~37 , inst|RF|reg1~37, CPU, 1
instance = comp, \inst|RF|reg2~37 , inst|RF|reg2~37, CPU, 1
instance = comp, \inst|RF|reg4~37 , inst|RF|reg4~37, CPU, 1
instance = comp, \inst|RF|reg0~38 , inst|RF|reg0~38, CPU, 1
instance = comp, \inst|RF|reg6~38 , inst|RF|reg6~38, CPU, 1
instance = comp, \inst|RF|reg3~39 , inst|RF|reg3~39, CPU, 1
instance = comp, \inst|RF|reg6~39 , inst|RF|reg6~39, CPU, 1
instance = comp, \inst|RF|reg4~40 , inst|RF|reg4~40, CPU, 1
instance = comp, \inst|ALU|Mux6~5 , inst|ALU|Mux6~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19, CPU, 1
instance = comp, \inst|ALU|Mux4~6 , inst|ALU|Mux4~6, CPU, 1
instance = comp, \inst|ALU|Mux4~7 , inst|ALU|Mux4~7, CPU, 1
instance = comp, \inst|ALU|Mux15~11 , inst|ALU|Mux15~11, CPU, 1
instance = comp, \inst|ALU|Mux15~12 , inst|ALU|Mux15~12, CPU, 1
instance = comp, \inst|ALU|carry[6] , inst|ALU|carry[6], CPU, 1
instance = comp, \inst|ALU|carry[5] , inst|ALU|carry[5], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, CPU, 1
instance = comp, \INST_MEM_OUT[15]~I , INST_MEM_OUT[15], CPU, 1
instance = comp, \INST_MEM_OUT[9]~I , INST_MEM_OUT[9], CPU, 1
instance = comp, \INST_MEM_OUT[1]~I , INST_MEM_OUT[1], CPU, 1
instance = comp, \CLK~I , CLK, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, CPU, 1
instance = comp, \AUTO~I , AUTO, CPU, 1
instance = comp, \inst2|CLK~0 , inst2|CLK~0, CPU, 1
instance = comp, \RUN~I , RUN, CPU, 1
instance = comp, \inst2|CLK , inst2|CLK, CPU, 1
instance = comp, \inst2|CLK~clkctrl , inst2|CLK~clkctrl, CPU, 1
instance = comp, \INST_MEM_OUT[5]~I , INST_MEM_OUT[5], CPU, 1
instance = comp, \inst3|RST~feeder , inst3|RST~feeder, CPU, 1
instance = comp, \inst3|RST , inst3|RST, CPU, 1
instance = comp, \inst|inst7|Q~11 , inst|inst7|Q~11, CPU, 1
instance = comp, \inst3|Count~7 , inst3|Count~7, CPU, 1
instance = comp, \inst3|Count[2] , inst3|Count[2], CPU, 1
instance = comp, \inst3|Count[2]~2 , inst3|Count[2]~2, CPU, 1
instance = comp, \INST_MEM_OUT[12]~I , INST_MEM_OUT[12], CPU, 1
instance = comp, \inst|inst7|Q~4 , inst|inst7|Q~4, CPU, 1
instance = comp, \inst|inst7|Q[12] , inst|inst7|Q[12], CPU, 1
instance = comp, \inst|inst7|Q~0 , inst|inst7|Q~0, CPU, 1
instance = comp, \inst|inst7|Q[15] , inst|inst7|Q[15], CPU, 1
instance = comp, \INST_MEM_OUT[13]~I , INST_MEM_OUT[13], CPU, 1
instance = comp, \inst|inst7|Q~3 , inst|inst7|Q~3, CPU, 1
instance = comp, \inst|inst7|Q[13] , inst|inst7|Q[13], CPU, 1
instance = comp, \inst3|Equal1~0 , inst3|Equal1~0, CPU, 1
instance = comp, \inst3|Count~3 , inst3|Count~3, CPU, 1
instance = comp, \inst3|Count[0] , inst3|Count[0], CPU, 1
instance = comp, \inst3|Count~5 , inst3|Count~5, CPU, 1
instance = comp, \inst3|Count[1] , inst3|Count[1], CPU, 1
instance = comp, \inst3|OAP[1]~4 , inst3|OAP[1]~4, CPU, 1
instance = comp, \inst3|OAP[1]~5 , inst3|OAP[1]~5, CPU, 1
instance = comp, \inst3|Selector11~1 , inst3|Selector11~1, CPU, 1
instance = comp, \inst3|Avaible , inst3|Avaible, CPU, 1
instance = comp, \inst3|Selector11~0 , inst3|Selector11~0, CPU, 1
instance = comp, \inst3|Count~4 , inst3|Count~4, CPU, 1
instance = comp, \inst3|Count~6 , inst3|Count~6, CPU, 1
instance = comp, \inst3|Count[3] , inst3|Count[3], CPU, 1
instance = comp, \inst3|OAP[1]~6 , inst3|OAP[1]~6, CPU, 1
instance = comp, \inst3|A_SEL[1] , inst3|A_SEL[1], CPU, 1
instance = comp, \inst|inst7|Q[13]~1 , inst|inst7|Q[13]~1, CPU, 1
instance = comp, \inst|inst7|Q[5] , inst|inst7|Q[5], CPU, 1
instance = comp, \inst3|Selector30~0 , inst3|Selector30~0, CPU, 1
instance = comp, \inst3|OAP[1] , inst3|OAP[1], CPU, 1
instance = comp, \INST_MEM_OUT[10]~I , INST_MEM_OUT[10], CPU, 1
instance = comp, \inst|inst7|Q~6 , inst|inst7|Q~6, CPU, 1
instance = comp, \inst|inst7|Q[10] , inst|inst7|Q[10], CPU, 1
instance = comp, \INST_MEM_OUT[11]~I , INST_MEM_OUT[11], CPU, 1
instance = comp, \inst|inst7|Q~5 , inst|inst7|Q~5, CPU, 1
instance = comp, \inst|inst7|Q[11] , inst|inst7|Q[11], CPU, 1
instance = comp, \inst|RF|Decoder0~5 , inst|RF|Decoder0~5, CPU, 1
instance = comp, \inst3|D_SEL[0] , inst3|D_SEL[0], CPU, 1
instance = comp, \inst|RF|reg4~33 , inst|RF|reg4~33, CPU, 1
instance = comp, \inst|RF|reg4[1]~32 , inst|RF|reg4[1]~32, CPU, 1
instance = comp, \inst|RF|reg4[7] , inst|RF|reg4[7], CPU, 1
instance = comp, \INST_MEM_OUT[8]~I , INST_MEM_OUT[8], CPU, 1
instance = comp, \inst|inst7|Q~8 , inst|inst7|Q~8, CPU, 1
instance = comp, \inst|inst7|Q[8] , inst|inst7|Q[8], CPU, 1
instance = comp, \inst|RF|reg0~33 , inst|RF|reg0~33, CPU, 1
instance = comp, \inst|RF|reg0[7]~32 , inst|RF|reg0[7]~32, CPU, 1
instance = comp, \inst|RF|reg0[7] , inst|RF|reg0[7], CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~2 , inst|RF|Read_DataA[7]~2, CPU, 1
instance = comp, \inst|RF|Decoder0~4 , inst|RF|Decoder0~4, CPU, 1
instance = comp, \inst|RF|reg2~33 , inst|RF|reg2~33, CPU, 1
instance = comp, \inst|RF|reg2[2]~32 , inst|RF|reg2[2]~32, CPU, 1
instance = comp, \inst|RF|reg2[7] , inst|RF|reg2[7], CPU, 1
instance = comp, \INST_MEM_OUT[7]~I , INST_MEM_OUT[7], CPU, 1
instance = comp, \inst|inst7|Q~9 , inst|inst7|Q~9, CPU, 1
instance = comp, \inst|inst7|Q[7] , inst|inst7|Q[7], CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~3 , inst|RF|Read_DataA[7]~3, CPU, 1
instance = comp, \INST_MEM_OUT[6]~I , INST_MEM_OUT[6], CPU, 1
instance = comp, \inst|inst7|Q~10 , inst|inst7|Q~10, CPU, 1
instance = comp, \inst|inst7|Q[6] , inst|inst7|Q[6], CPU, 1
instance = comp, \inst|inst7|Q~7 , inst|inst7|Q~7, CPU, 1
instance = comp, \inst|inst7|Q[9] , inst|inst7|Q[9], CPU, 1
instance = comp, \inst|RF|Decoder0~2 , inst|RF|Decoder0~2, CPU, 1
instance = comp, \inst|RF|reg1~33 , inst|RF|reg1~33, CPU, 1
instance = comp, \inst|RF|reg1[4]~32 , inst|RF|reg1[4]~32, CPU, 1
instance = comp, \inst|RF|reg1[7] , inst|RF|reg1[7], CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~0 , inst|RF|Read_DataA[7]~0, CPU, 1
instance = comp, \inst|RF|Decoder0~0 , inst|RF|Decoder0~0, CPU, 1
instance = comp, \inst|RF|reg5~33 , inst|RF|reg5~33, CPU, 1
instance = comp, \inst|RF|reg5[7]~32 , inst|RF|reg5[7]~32, CPU, 1
instance = comp, \inst|RF|reg5[7] , inst|RF|reg5[7], CPU, 1
instance = comp, \inst|RF|reg7~33 , inst|RF|reg7~33, CPU, 1
instance = comp, \inst|RF|reg7[7]~32 , inst|RF|reg7[7]~32, CPU, 1
instance = comp, \inst|RF|reg7[7] , inst|RF|reg7[7], CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~1 , inst|RF|Read_DataA[7]~1, CPU, 1
instance = comp, \inst|RF|Read_DataA[7]~4 , inst|RF|Read_DataA[7]~4, CPU, 1
instance = comp, \inst|ALU|Mux8~5 , inst|ALU|Mux8~5, CPU, 1
instance = comp, \INST_MEM_OUT[0]~I , INST_MEM_OUT[0], CPU, 1
instance = comp, \inst|inst7|Q~16 , inst|inst7|Q~16, CPU, 1
instance = comp, \inst|inst7|Q[0] , inst|inst7|Q[0], CPU, 1
instance = comp, \inst3|Selector31~0 , inst3|Selector31~0, CPU, 1
instance = comp, \inst3|OAP[0] , inst3|OAP[0], CPU, 1
instance = comp, \inst|ALU|Mux8~8 , inst|ALU|Mux8~8, CPU, 1
instance = comp, \INST_MEM_OUT[2]~I , INST_MEM_OUT[2], CPU, 1
instance = comp, \inst|inst7|Q~14 , inst|inst7|Q~14, CPU, 1
instance = comp, \inst|inst7|Q[2] , inst|inst7|Q[2], CPU, 1
instance = comp, \inst3|WideNor0 , inst3|WideNor0, CPU, 1
instance = comp, \inst3|OAP[2]~0 , inst3|OAP[2]~0, CPU, 1
instance = comp, \inst3|OAP[2]~1 , inst3|OAP[2]~1, CPU, 1
instance = comp, \inst3|OAP[2]~3 , inst3|OAP[2]~3, CPU, 1
instance = comp, \inst3|OAP[2] , inst3|OAP[2], CPU, 1
instance = comp, \inst|REG_A|Q~0 , inst|REG_A|Q~0, CPU, 1
instance = comp, \inst3|Selector21~0 , inst3|Selector21~0, CPU, 1
instance = comp, \inst3|LDA , inst3|LDA, CPU, 1
instance = comp, \inst|REG_A|Q[7]~1 , inst|REG_A|Q[7]~1, CPU, 1
instance = comp, \inst|REG_A|Q[7] , inst|REG_A|Q[7], CPU, 1
instance = comp, \inst|RF|reg5~34 , inst|RF|reg5~34, CPU, 1
instance = comp, \inst|RF|reg5[6] , inst|RF|reg5[6], CPU, 1
instance = comp, \inst|RF|Decoder0~1 , inst|RF|Decoder0~1, CPU, 1
instance = comp, \inst|RF|reg3~34 , inst|RF|reg3~34, CPU, 1
instance = comp, \inst|RF|reg3[7]~32 , inst|RF|reg3[7]~32, CPU, 1
instance = comp, \inst|RF|reg3[6] , inst|RF|reg3[6], CPU, 1
instance = comp, \inst|RF|reg1~34 , inst|RF|reg1~34, CPU, 1
instance = comp, \inst|RF|reg1[6] , inst|RF|reg1[6], CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~5 , inst|RF|Read_DataA[6]~5, CPU, 1
instance = comp, \inst|RF|reg7~34 , inst|RF|reg7~34, CPU, 1
instance = comp, \inst|RF|reg7[6] , inst|RF|reg7[6], CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~6 , inst|RF|Read_DataA[6]~6, CPU, 1
instance = comp, \inst|RF|reg4~34 , inst|RF|reg4~34, CPU, 1
instance = comp, \inst|RF|reg4[6] , inst|RF|reg4[6], CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~7 , inst|RF|Read_DataA[6]~7, CPU, 1
instance = comp, \inst|RF|reg2~34 , inst|RF|reg2~34, CPU, 1
instance = comp, \inst|RF|reg2[6] , inst|RF|reg2[6], CPU, 1
instance = comp, \inst|RF|reg6~34 , inst|RF|reg6~34, CPU, 1
instance = comp, \inst|RF|reg6[5]~32 , inst|RF|reg6[5]~32, CPU, 1
instance = comp, \inst|RF|reg6[6] , inst|RF|reg6[6], CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~8 , inst|RF|Read_DataA[6]~8, CPU, 1
instance = comp, \inst|RF|Read_DataA[6]~9 , inst|RF|Read_DataA[6]~9, CPU, 1
instance = comp, \inst|ALU|Mux9~4 , inst|ALU|Mux9~4, CPU, 1
instance = comp, \inst|ALU|Mux9~7 , inst|ALU|Mux9~7, CPU, 1
instance = comp, \inst|REG_A|Q~2 , inst|REG_A|Q~2, CPU, 1
instance = comp, \inst|REG_A|Q[6] , inst|REG_A|Q[6], CPU, 1
instance = comp, \inst|RF|reg5~35 , inst|RF|reg5~35, CPU, 1
instance = comp, \inst|RF|reg5[5] , inst|RF|reg5[5], CPU, 1
instance = comp, \inst|RF|reg3~35 , inst|RF|reg3~35, CPU, 1
instance = comp, \inst|RF|reg3[5] , inst|RF|reg3[5], CPU, 1
instance = comp, \inst|RF|reg1~35 , inst|RF|reg1~35, CPU, 1
instance = comp, \inst|RF|reg1[5] , inst|RF|reg1[5], CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~10 , inst|RF|Read_DataA[5]~10, CPU, 1
instance = comp, \inst|RF|reg7~35 , inst|RF|reg7~35, CPU, 1
instance = comp, \inst|RF|reg7[5] , inst|RF|reg7[5], CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~11 , inst|RF|Read_DataA[5]~11, CPU, 1
instance = comp, \inst|RF|reg0~35 , inst|RF|reg0~35, CPU, 1
instance = comp, \inst|RF|reg0[5] , inst|RF|reg0[5], CPU, 1
instance = comp, \inst|RF|reg4~35 , inst|RF|reg4~35, CPU, 1
instance = comp, \inst|RF|reg4[5] , inst|RF|reg4[5], CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~12 , inst|RF|Read_DataA[5]~12, CPU, 1
instance = comp, \inst|RF|reg6~35 , inst|RF|reg6~35, CPU, 1
instance = comp, \inst|RF|reg6[5] , inst|RF|reg6[5], CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~13 , inst|RF|Read_DataA[5]~13, CPU, 1
instance = comp, \inst|RF|Read_DataA[5]~14 , inst|RF|Read_DataA[5]~14, CPU, 1
instance = comp, \inst|ALU|Mux10~9 , inst|ALU|Mux10~9, CPU, 1
instance = comp, \inst|ALU|Mux10~3 , inst|ALU|Mux10~3, CPU, 1
instance = comp, \inst|ALU|Mux11~2 , inst|ALU|Mux11~2, CPU, 1
instance = comp, \INST_MEM_OUT[4]~I , INST_MEM_OUT[4], CPU, 1
instance = comp, \inst|inst7|Q~12 , inst|inst7|Q~12, CPU, 1
instance = comp, \inst|inst7|Q[4] , inst|inst7|Q[4], CPU, 1
instance = comp, \inst|ALU|Mux11~8 , inst|ALU|Mux11~8, CPU, 1
instance = comp, \inst|RF|Decoder0~3 , inst|RF|Decoder0~3, CPU, 1
instance = comp, \inst|RF|reg7~37 , inst|RF|reg7~37, CPU, 1
instance = comp, \inst|RF|reg7[3] , inst|RF|reg7[3], CPU, 1
instance = comp, \inst|RF|reg3~37 , inst|RF|reg3~37, CPU, 1
instance = comp, \inst|RF|reg3[3] , inst|RF|reg3[3], CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~20 , inst|RF|Read_DataA[3]~20, CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~21 , inst|RF|Read_DataA[3]~21, CPU, 1
instance = comp, \inst|RF|Read_DataA[3]~24 , inst|RF|Read_DataA[3]~24, CPU, 1
instance = comp, \inst|ALU|Mux15~10 , inst|ALU|Mux15~10, CPU, 1
instance = comp, \inst|ALU|Mux15~9 , inst|ALU|Mux15~9, CPU, 1
instance = comp, \inst|ALU|Mux15~7 , inst|ALU|Mux15~7, CPU, 1
instance = comp, \inst|ALU|Mux15~8 , inst|ALU|Mux15~8, CPU, 1
instance = comp, \inst|REG_A|Q~8 , inst|REG_A|Q~8, CPU, 1
instance = comp, \inst|REG_A|Q[0] , inst|REG_A|Q[0], CPU, 1
instance = comp, \inst|RF|reg2~40 , inst|RF|reg2~40, CPU, 1
instance = comp, \inst|RF|reg2[0] , inst|RF|reg2[0], CPU, 1
instance = comp, \inst|RF|reg6~40 , inst|RF|reg6~40, CPU, 1
instance = comp, \inst|RF|reg6[0] , inst|RF|reg6[0], CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~38 , inst|RF|Read_DataA[0]~38, CPU, 1
instance = comp, \inst|RF|Read_DataA[0]~39 , inst|RF|Read_DataA[0]~39, CPU, 1
instance = comp, \inst|ALU|neg_a[1]~2 , inst|ALU|neg_a[1]~2, CPU, 1
instance = comp, \inst|inst7|Q~15 , inst|inst7|Q~15, CPU, 1
instance = comp, \inst|inst7|Q[1] , inst|inst7|Q[1], CPU, 1
instance = comp, \inst|ALU|Mux14~17 , inst|ALU|Mux14~17, CPU, 1
instance = comp, \inst|ALU|Mux7~3 , inst|ALU|Mux7~3, CPU, 1
instance = comp, \inst|ALU|Mux7~4 , inst|ALU|Mux7~4, CPU, 1
instance = comp, \inst|ALU|Mux1~0 , inst|ALU|Mux1~0, CPU, 1
instance = comp, \inst|ALU|Mux1~0clkctrl , inst|ALU|Mux1~0clkctrl, CPU, 1
instance = comp, \inst|ALU|carry[0] , inst|ALU|carry[0], CPU, 1
instance = comp, \inst|ALU|Mux14~9 , inst|ALU|Mux14~9, CPU, 1
instance = comp, \inst|ALU|Mux14~10 , inst|ALU|Mux14~10, CPU, 1
instance = comp, \inst|ALU|Mux14~11 , inst|ALU|Mux14~11, CPU, 1
instance = comp, \inst|ALU|Mux14~13 , inst|ALU|Mux14~13, CPU, 1
instance = comp, \inst|ALU|Mux14~14 , inst|ALU|Mux14~14, CPU, 1
instance = comp, \inst|ALU|Mux14~16 , inst|ALU|Mux14~16, CPU, 1
instance = comp, \inst|REG_A|Q~7 , inst|REG_A|Q~7, CPU, 1
instance = comp, \inst|REG_A|Q[1] , inst|REG_A|Q[1], CPU, 1
instance = comp, \inst|RF|reg7~39 , inst|RF|reg7~39, CPU, 1
instance = comp, \inst|RF|reg7[1] , inst|RF|reg7[1], CPU, 1
instance = comp, \inst|RF|reg5~39 , inst|RF|reg5~39, CPU, 1
instance = comp, \inst|RF|reg5[1] , inst|RF|reg5[1], CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~31 , inst|RF|Read_DataA[1]~31, CPU, 1
instance = comp, \inst|RF|Read_DataA[1]~34 , inst|RF|Read_DataA[1]~34, CPU, 1
instance = comp, \inst|ALU|neg_a[2]~4 , inst|ALU|neg_a[2]~4, CPU, 1
instance = comp, \inst|MUX_B|Mux5~0 , inst|MUX_B|Mux5~0, CPU, 1
instance = comp, \inst|ALU|Add1~6 , inst|ALU|Add1~6, CPU, 1
instance = comp, \inst|ALU|Mux6~2 , inst|ALU|Mux6~2, CPU, 1
instance = comp, \inst|ALU|Mux6~3 , inst|ALU|Mux6~3, CPU, 1
instance = comp, \inst|ALU|Mux6~4 , inst|ALU|Mux6~4, CPU, 1
instance = comp, \inst|ALU|carry[1] , inst|ALU|carry[1], CPU, 1
instance = comp, \inst|ALU|Mux13~4 , inst|ALU|Mux13~4, CPU, 1
instance = comp, \inst|ALU|Mux13~5 , inst|ALU|Mux13~5, CPU, 1
instance = comp, \inst|ALU|Mux13~3 , inst|ALU|Mux13~3, CPU, 1
instance = comp, \inst|ALU|Mux13~6 , inst|ALU|Mux13~6, CPU, 1
instance = comp, \inst|ALU|Mux13~2 , inst|ALU|Mux13~2, CPU, 1
instance = comp, \inst|ALU|Mux13~8 , inst|ALU|Mux13~8, CPU, 1
instance = comp, \inst|REG_A|Q~6 , inst|REG_A|Q~6, CPU, 1
instance = comp, \inst|REG_A|Q[2] , inst|REG_A|Q[2], CPU, 1
instance = comp, \inst|RF|reg5~38 , inst|RF|reg5~38, CPU, 1
instance = comp, \inst|RF|reg5[2] , inst|RF|reg5[2], CPU, 1
instance = comp, \inst|RF|reg3~38 , inst|RF|reg3~38, CPU, 1
instance = comp, \inst|RF|reg3[2] , inst|RF|reg3[2], CPU, 1
instance = comp, \inst|RF|reg1~38 , inst|RF|reg1~38, CPU, 1
instance = comp, \inst|RF|reg1[2] , inst|RF|reg1[2], CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~25 , inst|RF|Read_DataA[2]~25, CPU, 1
instance = comp, \inst|RF|reg7~38 , inst|RF|reg7~38, CPU, 1
instance = comp, \inst|RF|reg7[2] , inst|RF|reg7[2], CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~26 , inst|RF|Read_DataA[2]~26, CPU, 1
instance = comp, \inst|RF|Read_DataA[2]~29 , inst|RF|Read_DataA[2]~29, CPU, 1
instance = comp, \inst|ALU|neg_a[3]~6 , inst|ALU|neg_a[3]~6, CPU, 1
instance = comp, \inst|ALU|neg_a[4]~8 , inst|ALU|neg_a[4]~8, CPU, 1
instance = comp, \inst|ALU|Mux11~6 , inst|ALU|Mux11~6, CPU, 1
instance = comp, \inst|REG_A|Q~4 , inst|REG_A|Q~4, CPU, 1
instance = comp, \inst|REG_A|Q[4] , inst|REG_A|Q[4], CPU, 1
instance = comp, \inst|RF|reg2~36 , inst|RF|reg2~36, CPU, 1
instance = comp, \inst|RF|reg2[4] , inst|RF|reg2[4], CPU, 1
instance = comp, \inst|RF|reg0~36 , inst|RF|reg0~36, CPU, 1
instance = comp, \inst|RF|reg0[4] , inst|RF|reg0[4], CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~17 , inst|RF|Read_DataA[4]~17, CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~18 , inst|RF|Read_DataA[4]~18, CPU, 1
instance = comp, \inst|RF|reg5~36 , inst|RF|reg5~36, CPU, 1
instance = comp, \inst|RF|reg5[4] , inst|RF|reg5[4], CPU, 1
instance = comp, \inst|RF|reg7~36 , inst|RF|reg7~36, CPU, 1
instance = comp, \inst|RF|reg7[4] , inst|RF|reg7[4], CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~16 , inst|RF|Read_DataA[4]~16, CPU, 1
instance = comp, \inst|RF|Read_DataA[4]~19 , inst|RF|Read_DataA[4]~19, CPU, 1
instance = comp, \INST_MEM_OUT[3]~I , INST_MEM_OUT[3], CPU, 1
instance = comp, \inst|inst7|Q~13 , inst|inst7|Q~13, CPU, 1
instance = comp, \inst|inst7|Q[3] , inst|inst7|Q[3], CPU, 1
instance = comp, \inst|ALU|Mux4~3 , inst|ALU|Mux4~3, CPU, 1
instance = comp, \inst|ALU|Mux5~1 , inst|ALU|Mux5~1, CPU, 1
instance = comp, \inst|ALU|Mux5~2 , inst|ALU|Mux5~2, CPU, 1
instance = comp, \inst|ALU|carry[2] , inst|ALU|carry[2], CPU, 1
instance = comp, \inst|ALU|Mux4~5 , inst|ALU|Mux4~5, CPU, 1
instance = comp, \inst|ALU|Mux4~2 , inst|ALU|Mux4~2, CPU, 1
instance = comp, \inst|ALU|Mux4~4 , inst|ALU|Mux4~4, CPU, 1
instance = comp, \inst|ALU|carry[3] , inst|ALU|carry[3], CPU, 1
instance = comp, \inst|ALU|Mux3~1 , inst|ALU|Mux3~1, CPU, 1
instance = comp, \inst|MUX_B|Mux3~0 , inst|MUX_B|Mux3~0, CPU, 1
instance = comp, \inst|ALU|Mux3~0 , inst|ALU|Mux3~0, CPU, 1
instance = comp, \inst|ALU|Mux3~2 , inst|ALU|Mux3~2, CPU, 1
instance = comp, \inst|ALU|Mux3~4 , inst|ALU|Mux3~4, CPU, 1
instance = comp, \inst|ALU|carry[4] , inst|ALU|carry[4], CPU, 1
instance = comp, \inst|ALU|Add1~1 , inst|ALU|Add1~1, CPU, 1
instance = comp, \inst|ALU|Add1~3 , inst|ALU|Add1~3, CPU, 1
instance = comp, \inst|ALU|Mux10~5 , inst|ALU|Mux10~5, CPU, 1
instance = comp, \inst|ALU|Mux10~6 , inst|ALU|Mux10~6, CPU, 1
instance = comp, \inst|ALU|Mux10~7 , inst|ALU|Mux10~7, CPU, 1
instance = comp, \inst|REG_A|Q~3 , inst|REG_A|Q~3, CPU, 1
instance = comp, \inst|REG_A|Q[5] , inst|REG_A|Q[5], CPU, 1
instance = comp, \inst|ALU|temp~6 , inst|ALU|temp~6, CPU, 1
instance = comp, \inst|ALU|temp~5 , inst|ALU|temp~5, CPU, 1
instance = comp, \inst|ALU|Mux12~4 , inst|ALU|Mux12~4, CPU, 1
instance = comp, \inst|ALU|Mux12~2 , inst|ALU|Mux12~2, CPU, 1
instance = comp, \inst|ALU|Mux12~6 , inst|ALU|Mux12~6, CPU, 1
instance = comp, \inst|REG_A|Q~5 , inst|REG_A|Q~5, CPU, 1
instance = comp, \inst|REG_A|Q[3] , inst|REG_A|Q[3], CPU, 1
instance = comp, \INST_MEM_OUT[14]~I , INST_MEM_OUT[14], CPU, 1
instance = comp, \inst|inst7|Q~2 , inst|inst7|Q~2, CPU, 1
instance = comp, \inst|inst7|Q[14] , inst|inst7|Q[14], CPU, 1
instance = comp, \inst|ALU|Mux8~2 , inst|ALU|Mux8~2, CPU, 1
instance = comp, \inst|ALU|Mux8~3 , inst|ALU|Mux8~3, CPU, 1
instance = comp, \inst|ALU|Mux8~10 , inst|ALU|Mux8~10, CPU, 1
instance = comp, \inst|ALU|Mux8~4 , inst|ALU|Mux8~4, CPU, 1
instance = comp, \inst|ALU|Mux8~9 , inst|ALU|Mux8~9, CPU, 1
instance = comp, \inst|ALU|Mux9~9 , inst|ALU|Mux9~9, CPU, 1
instance = comp, \inst|ALU|Mux9~2 , inst|ALU|Mux9~2, CPU, 1
instance = comp, \inst|ALU|Mux9~3 , inst|ALU|Mux9~3, CPU, 1
instance = comp, \inst|ALU|Mux9~8 , inst|ALU|Mux9~8, CPU, 1
instance = comp, \inst|ALU|Mux10~8 , inst|ALU|Mux10~8, CPU, 1
instance = comp, \inst|ALU|Mux11~7 , inst|ALU|Mux11~7, CPU, 1
instance = comp, \inst|ALU|Mux12~5 , inst|ALU|Mux12~5, CPU, 1
instance = comp, \inst|ALU|Mux13~7 , inst|ALU|Mux13~7, CPU, 1
instance = comp, \inst|MUX_B|Mux6~0 , inst|MUX_B|Mux6~0, CPU, 1
instance = comp, \inst|ALU|Mux14~12 , inst|ALU|Mux14~12, CPU, 1
instance = comp, \inst|ALU|Mux14~15 , inst|ALU|Mux14~15, CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~2 , inst|RF|Read_DataB[7]~2, CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~3 , inst|RF|Read_DataB[7]~3, CPU, 1
instance = comp, \inst|RF|reg3~33 , inst|RF|reg3~33, CPU, 1
instance = comp, \inst|RF|reg3[7] , inst|RF|reg3[7], CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~1 , inst|RF|Read_DataB[7]~1, CPU, 1
instance = comp, \inst|RF|Read_DataB[7]~4 , inst|RF|Read_DataB[7]~4, CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~7 , inst|RF|Read_DataB[6]~7, CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~8 , inst|RF|Read_DataB[6]~8, CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~5 , inst|RF|Read_DataB[6]~5, CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~6 , inst|RF|Read_DataB[6]~6, CPU, 1
instance = comp, \inst|RF|Read_DataB[6]~9 , inst|RF|Read_DataB[6]~9, CPU, 1
instance = comp, \inst|RF|reg2~35 , inst|RF|reg2~35, CPU, 1
instance = comp, \inst|RF|reg2[5] , inst|RF|reg2[5], CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~13 , inst|RF|Read_DataB[5]~13, CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~10 , inst|RF|Read_DataB[5]~10, CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~11 , inst|RF|Read_DataB[5]~11, CPU, 1
instance = comp, \inst|RF|Read_DataB[5]~14 , inst|RF|Read_DataB[5]~14, CPU, 1
instance = comp, \inst|RF|reg3~36 , inst|RF|reg3~36, CPU, 1
instance = comp, \inst|RF|reg3[4] , inst|RF|reg3[4], CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~16 , inst|RF|Read_DataB[4]~16, CPU, 1
instance = comp, \inst|RF|reg6~36 , inst|RF|reg6~36, CPU, 1
instance = comp, \inst|RF|reg6[4] , inst|RF|reg6[4], CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~18 , inst|RF|Read_DataB[4]~18, CPU, 1
instance = comp, \inst|RF|Read_DataB[4]~19 , inst|RF|Read_DataB[4]~19, CPU, 1
instance = comp, \inst|RF|reg5~37 , inst|RF|reg5~37, CPU, 1
instance = comp, \inst|RF|reg5[3] , inst|RF|reg5[3], CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~20 , inst|RF|Read_DataB[3]~20, CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~21 , inst|RF|Read_DataB[3]~21, CPU, 1
instance = comp, \inst|RF|reg0~37 , inst|RF|reg0~37, CPU, 1
instance = comp, \inst|RF|reg0[3] , inst|RF|reg0[3], CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~22 , inst|RF|Read_DataB[3]~22, CPU, 1
instance = comp, \inst|RF|Decoder0~7 , inst|RF|Decoder0~7, CPU, 1
instance = comp, \inst|RF|reg6~37 , inst|RF|reg6~37, CPU, 1
instance = comp, \inst|RF|reg6[3] , inst|RF|reg6[3], CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~23 , inst|RF|Read_DataB[3]~23, CPU, 1
instance = comp, \inst|RF|Read_DataB[3]~24 , inst|RF|Read_DataB[3]~24, CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~26 , inst|RF|Read_DataB[2]~26, CPU, 1
instance = comp, \inst|RF|reg2~38 , inst|RF|reg2~38, CPU, 1
instance = comp, \inst|RF|reg2[2] , inst|RF|reg2[2], CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~27 , inst|RF|Read_DataB[2]~27, CPU, 1
instance = comp, \inst|RF|reg4~38 , inst|RF|reg4~38, CPU, 1
instance = comp, \inst|RF|reg4[2] , inst|RF|reg4[2], CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~28 , inst|RF|Read_DataB[2]~28, CPU, 1
instance = comp, \inst|RF|Read_DataB[2]~29 , inst|RF|Read_DataB[2]~29, CPU, 1
instance = comp, \inst|RF|reg1~39 , inst|RF|reg1~39, CPU, 1
instance = comp, \inst|RF|reg1[1] , inst|RF|reg1[1], CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~30 , inst|RF|Read_DataB[1]~30, CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~31 , inst|RF|Read_DataB[1]~31, CPU, 1
instance = comp, \inst|RF|reg0~39 , inst|RF|reg0~39, CPU, 1
instance = comp, \inst|RF|reg0[1] , inst|RF|reg0[1], CPU, 1
instance = comp, \inst|RF|reg2~39 , inst|RF|reg2~39, CPU, 1
instance = comp, \inst|RF|reg2[1] , inst|RF|reg2[1], CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~32 , inst|RF|Read_DataB[1]~32, CPU, 1
instance = comp, \inst|RF|reg4~39 , inst|RF|reg4~39, CPU, 1
instance = comp, \inst|RF|reg4[1] , inst|RF|reg4[1], CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~33 , inst|RF|Read_DataB[1]~33, CPU, 1
instance = comp, \inst|RF|Read_DataB[1]~34 , inst|RF|Read_DataB[1]~34, CPU, 1
instance = comp, \inst|RF|reg1~40 , inst|RF|reg1~40, CPU, 1
instance = comp, \inst|RF|reg1[0] , inst|RF|reg1[0], CPU, 1
instance = comp, \inst|RF|reg5~40 , inst|RF|reg5~40, CPU, 1
instance = comp, \inst|RF|reg5[0] , inst|RF|reg5[0], CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~35 , inst|RF|Read_DataB[0]~35, CPU, 1
instance = comp, \inst|RF|reg7~40 , inst|RF|reg7~40, CPU, 1
instance = comp, \inst|RF|reg7[0] , inst|RF|reg7[0], CPU, 1
instance = comp, \inst|RF|reg3~40 , inst|RF|reg3~40, CPU, 1
instance = comp, \inst|RF|reg3[0] , inst|RF|reg3[0], CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~36 , inst|RF|Read_DataB[0]~36, CPU, 1
instance = comp, \inst|RF|reg0~40 , inst|RF|reg0~40, CPU, 1
instance = comp, \inst|RF|reg0[0] , inst|RF|reg0[0], CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~37 , inst|RF|Read_DataB[0]~37, CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~38 , inst|RF|Read_DataB[0]~38, CPU, 1
instance = comp, \inst|RF|Read_DataB[0]~39 , inst|RF|Read_DataB[0]~39, CPU, 1
instance = comp, \inst|MUX_D|Mux0~0 , inst|MUX_D|Mux0~0, CPU, 1
instance = comp, \inst|MUX_D|Mux1~0 , inst|MUX_D|Mux1~0, CPU, 1
instance = comp, \inst|MUX_D|Mux2~0 , inst|MUX_D|Mux2~0, CPU, 1
instance = comp, \inst|MUX_D|Mux3~0 , inst|MUX_D|Mux3~0, CPU, 1
instance = comp, \inst|MUX_D|Mux4~0 , inst|MUX_D|Mux4~0, CPU, 1
instance = comp, \inst|MUX_D|Mux5~0 , inst|MUX_D|Mux5~0, CPU, 1
instance = comp, \inst|MUX_D|Mux6~0 , inst|MUX_D|Mux6~0, CPU, 1
instance = comp, \inst|MUX_D|Mux7~0 , inst|MUX_D|Mux7~0, CPU, 1
instance = comp, \altera_reserved_tms~I , altera_reserved_tms, CPU, 1
instance = comp, \altera_reserved_tck~I , altera_reserved_tck, CPU, 1
instance = comp, \altera_reserved_tdi~I , altera_reserved_tdi, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, CPU, 1
instance = comp, \~GND , ~GND, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl, CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], CPU, 1
instance = comp, \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, CPU, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, CPU, 1
instance = comp, \inst|REG_PC|Address[0]~10 , inst|REG_PC|Address[0]~10, CPU, 1
instance = comp, \inst|REG_PC|Address[0] , inst|REG_PC|Address[0], CPU, 1
instance = comp, \inst|REG_PC|Address[1]~12 , inst|REG_PC|Address[1]~12, CPU, 1
instance = comp, \inst|REG_PC|Address[1] , inst|REG_PC|Address[1], CPU, 1
instance = comp, \inst|REG_PC|Address[2]~14 , inst|REG_PC|Address[2]~14, CPU, 1
instance = comp, \inst|REG_PC|Address[2] , inst|REG_PC|Address[2], CPU, 1
instance = comp, \inst|REG_PC|Address[3]~16 , inst|REG_PC|Address[3]~16, CPU, 1
instance = comp, \inst|REG_PC|Address[3] , inst|REG_PC|Address[3], CPU, 1
instance = comp, \inst|REG_PC|Address[4]~18 , inst|REG_PC|Address[4]~18, CPU, 1
instance = comp, \inst|REG_PC|Address[4] , inst|REG_PC|Address[4], CPU, 1
instance = comp, \inst|REG_PC|Address[5]~20 , inst|REG_PC|Address[5]~20, CPU, 1
instance = comp, \inst|REG_PC|Address[5] , inst|REG_PC|Address[5], CPU, 1
instance = comp, \inst|REG_PC|Address[6]~22 , inst|REG_PC|Address[6]~22, CPU, 1
instance = comp, \inst|REG_PC|Address[6] , inst|REG_PC|Address[6], CPU, 1
instance = comp, \inst|REG_PC|Address[7]~24 , inst|REG_PC|Address[7]~24, CPU, 1
instance = comp, \inst|REG_PC|Address[7] , inst|REG_PC|Address[7], CPU, 1
instance = comp, \inst|REG_PC|Address[8]~26 , inst|REG_PC|Address[8]~26, CPU, 1
instance = comp, \inst|REG_PC|Address[8] , inst|REG_PC|Address[8], CPU, 1
instance = comp, \inst|REG_PC|Address[9]~28 , inst|REG_PC|Address[9]~28, CPU, 1
instance = comp, \inst|REG_PC|Address[9] , inst|REG_PC|Address[9], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 , inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], CPU, 1
instance = comp, \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, CPU, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, CPU, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, CPU, 1
instance = comp, \A_REG[7]~I , A_REG[7], CPU, 1
instance = comp, \A_REG[6]~I , A_REG[6], CPU, 1
instance = comp, \A_REG[5]~I , A_REG[5], CPU, 1
instance = comp, \A_REG[4]~I , A_REG[4], CPU, 1
instance = comp, \A_REG[3]~I , A_REG[3], CPU, 1
instance = comp, \A_REG[2]~I , A_REG[2], CPU, 1
instance = comp, \A_REG[1]~I , A_REG[1], CPU, 1
instance = comp, \A_REG[0]~I , A_REG[0], CPU, 1
instance = comp, \DATA_MEM_OUT[15]~I , DATA_MEM_OUT[15], CPU, 1
instance = comp, \DATA_MEM_OUT[14]~I , DATA_MEM_OUT[14], CPU, 1
instance = comp, \DATA_MEM_OUT[13]~I , DATA_MEM_OUT[13], CPU, 1
instance = comp, \DATA_MEM_OUT[12]~I , DATA_MEM_OUT[12], CPU, 1
instance = comp, \DATA_MEM_OUT[11]~I , DATA_MEM_OUT[11], CPU, 1
instance = comp, \DATA_MEM_OUT[10]~I , DATA_MEM_OUT[10], CPU, 1
instance = comp, \DATA_MEM_OUT[9]~I , DATA_MEM_OUT[9], CPU, 1
instance = comp, \DATA_MEM_OUT[8]~I , DATA_MEM_OUT[8], CPU, 1
instance = comp, \DATA_MEM_OUT[7]~I , DATA_MEM_OUT[7], CPU, 1
instance = comp, \DATA_MEM_OUT[6]~I , DATA_MEM_OUT[6], CPU, 1
instance = comp, \DATA_MEM_OUT[5]~I , DATA_MEM_OUT[5], CPU, 1
instance = comp, \DATA_MEM_OUT[4]~I , DATA_MEM_OUT[4], CPU, 1
instance = comp, \DATA_MEM_OUT[3]~I , DATA_MEM_OUT[3], CPU, 1
instance = comp, \DATA_MEM_OUT[2]~I , DATA_MEM_OUT[2], CPU, 1
instance = comp, \DATA_MEM_OUT[1]~I , DATA_MEM_OUT[1], CPU, 1
instance = comp, \DATA_MEM_OUT[0]~I , DATA_MEM_OUT[0], CPU, 1
instance = comp, \ABC[15]~I , ABC[15], CPU, 1
instance = comp, \ABC[14]~I , ABC[14], CPU, 1
instance = comp, \ABC[13]~I , ABC[13], CPU, 1
instance = comp, \ABC[12]~I , ABC[12], CPU, 1
instance = comp, \ABC[11]~I , ABC[11], CPU, 1
instance = comp, \ABC[10]~I , ABC[10], CPU, 1
instance = comp, \ABC[9]~I , ABC[9], CPU, 1
instance = comp, \ABC[8]~I , ABC[8], CPU, 1
instance = comp, \ABC[7]~I , ABC[7], CPU, 1
instance = comp, \ABC[6]~I , ABC[6], CPU, 1
instance = comp, \ABC[5]~I , ABC[5], CPU, 1
instance = comp, \ABC[4]~I , ABC[4], CPU, 1
instance = comp, \ABC[3]~I , ABC[3], CPU, 1
instance = comp, \ABC[2]~I , ABC[2], CPU, 1
instance = comp, \ABC[1]~I , ABC[1], CPU, 1
instance = comp, \ABC[0]~I , ABC[0], CPU, 1
instance = comp, \ALU_OUT[7]~I , ALU_OUT[7], CPU, 1
instance = comp, \ALU_OUT[6]~I , ALU_OUT[6], CPU, 1
instance = comp, \ALU_OUT[5]~I , ALU_OUT[5], CPU, 1
instance = comp, \ALU_OUT[4]~I , ALU_OUT[4], CPU, 1
instance = comp, \ALU_OUT[3]~I , ALU_OUT[3], CPU, 1
instance = comp, \ALU_OUT[2]~I , ALU_OUT[2], CPU, 1
instance = comp, \ALU_OUT[1]~I , ALU_OUT[1], CPU, 1
instance = comp, \ALU_OUT[0]~I , ALU_OUT[0], CPU, 1
instance = comp, \B_REG[7]~I , B_REG[7], CPU, 1
instance = comp, \B_REG[6]~I , B_REG[6], CPU, 1
instance = comp, \B_REG[5]~I , B_REG[5], CPU, 1
instance = comp, \B_REG[4]~I , B_REG[4], CPU, 1
instance = comp, \B_REG[3]~I , B_REG[3], CPU, 1
instance = comp, \B_REG[2]~I , B_REG[2], CPU, 1
instance = comp, \B_REG[1]~I , B_REG[1], CPU, 1
instance = comp, \B_REG[0]~I , B_REG[0], CPU, 1
instance = comp, \RF_A_READ_PORT[7]~I , RF_A_READ_PORT[7], CPU, 1
instance = comp, \RF_A_READ_PORT[6]~I , RF_A_READ_PORT[6], CPU, 1
instance = comp, \RF_A_READ_PORT[5]~I , RF_A_READ_PORT[5], CPU, 1
instance = comp, \RF_A_READ_PORT[4]~I , RF_A_READ_PORT[4], CPU, 1
instance = comp, \RF_A_READ_PORT[3]~I , RF_A_READ_PORT[3], CPU, 1
instance = comp, \RF_A_READ_PORT[2]~I , RF_A_READ_PORT[2], CPU, 1
instance = comp, \RF_A_READ_PORT[1]~I , RF_A_READ_PORT[1], CPU, 1
instance = comp, \RF_A_READ_PORT[0]~I , RF_A_READ_PORT[0], CPU, 1
instance = comp, \RF_B_READ_PORT[7]~I , RF_B_READ_PORT[7], CPU, 1
instance = comp, \RF_B_READ_PORT[6]~I , RF_B_READ_PORT[6], CPU, 1
instance = comp, \RF_B_READ_PORT[5]~I , RF_B_READ_PORT[5], CPU, 1
instance = comp, \RF_B_READ_PORT[4]~I , RF_B_READ_PORT[4], CPU, 1
instance = comp, \RF_B_READ_PORT[3]~I , RF_B_READ_PORT[3], CPU, 1
instance = comp, \RF_B_READ_PORT[2]~I , RF_B_READ_PORT[2], CPU, 1
instance = comp, \RF_B_READ_PORT[1]~I , RF_B_READ_PORT[1], CPU, 1
instance = comp, \RF_B_READ_PORT[0]~I , RF_B_READ_PORT[0], CPU, 1
instance = comp, \RF_W_ADDR[2]~I , RF_W_ADDR[2], CPU, 1
instance = comp, \RF_W_ADDR[1]~I , RF_W_ADDR[1], CPU, 1
instance = comp, \RF_W_ADDR[0]~I , RF_W_ADDR[0], CPU, 1
instance = comp, \RF_W_DATA[7]~I , RF_W_DATA[7], CPU, 1
instance = comp, \RF_W_DATA[6]~I , RF_W_DATA[6], CPU, 1
instance = comp, \RF_W_DATA[5]~I , RF_W_DATA[5], CPU, 1
instance = comp, \RF_W_DATA[4]~I , RF_W_DATA[4], CPU, 1
instance = comp, \RF_W_DATA[3]~I , RF_W_DATA[3], CPU, 1
instance = comp, \RF_W_DATA[2]~I , RF_W_DATA[2], CPU, 1
instance = comp, \RF_W_DATA[1]~I , RF_W_DATA[1], CPU, 1
instance = comp, \RF_W_DATA[0]~I , RF_W_DATA[0], CPU, 1
instance = comp, \altera_reserved_tdo~I , altera_reserved_tdo, CPU, 1
