0.6
2017.4
Dec 15 2017
21:07:18
F:/FPGA/pll/pll.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/FPGA/pll/pll.srcs/sim_1/new/vtf_pll.v,1729247834,verilog,,,,vtf_pll,,,../../../../pll.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/FPGA/pll/pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1729246814,verilog,,F:/FPGA/pll/pll.srcs/sources_1/new/pll.v,,clk_wiz_0,,,../../../../pll.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/FPGA/pll/pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1729246814,verilog,,F:/FPGA/pll/pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../pll.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/FPGA/pll/pll.srcs/sources_1/new/pll.v,1729247200,verilog,,F:/FPGA/pll/pll.srcs/sim_1/new/vtf_pll.v,,pll,,,../../../../pll.srcs/sources_1/ip/clk_wiz_0,,,,,
