// Seed: 3688111244
module module_0;
  assign module_2.id_4 = 0;
  assign id_2 = 1'b0;
  integer id_3;
  wire id_4;
endmodule
program module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_2, id_3, id_4;
  wire id_5, id_6;
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5
);
  wire id_7;
  genvar id_8;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input uwire id_7
);
  uwire id_9 = -1;
  module_0 modCall_1 ();
  assign id_10 = id_9;
endmodule
