{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771046809589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771046809590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 00:26:49 2026 " "Processing started: Sat Feb 14 00:26:49 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771046809590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046809590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNNver1 -c CNNver1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNNver1 -c CNNver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046809590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771046809948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771046809948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/statemachine_image_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/statemachine_image_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_IMAGE_LOADER " "Found entity 1: SC_STATEMACHINE_IMAGE_LOADER" {  } { { "rtl/STATEMACHINE_IMAGE_LOADER.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/rtl/STATEMACHINE_IMAGE_LOADER.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771046817901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046817901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "rtl/Register.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/rtl/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771046817903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046817903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spi_cnn_slave_8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/spi_cnn_slave_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_cnn_slave_8 " "Found entity 1: spi_cnn_slave_8" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/rtl/spi_cnn_slave_8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771046817904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046817904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/weight_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/weight_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Weight_Registers " "Found entity 1: Weight_Registers" {  } { { "rtl/Weight_Registers.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/rtl/Weight_Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771046817905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046817905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cnn.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN " "Found entity 1: CNN" {  } { { "rtl/CNN.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/rtl/CNN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771046817907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046817907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnnver1.v 1 1 " "Found 1 design units, including 1 entities, in source file cnnver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNNver1 " "Found entity 1: CNNver1" {  } { { "CNNver1.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/CNNver1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771046817909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046817909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNNver1 " "Elaborating entity \"CNNver1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771046817928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_cnn_slave_8 spi_cnn_slave_8:spi_cnn_slave_8_u0 " "Elaborating entity \"spi_cnn_slave_8\" for hierarchy \"spi_cnn_slave_8:spi_cnn_slave_8_u0\"" {  } { { "CNNver1.v" "spi_cnn_slave_8_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/CNNver1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771046817929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weight_mem spi_cnn_slave_8.v(23) " "Verilog HDL or VHDL warning at spi_cnn_slave_8.v(23): object \"weight_mem\" assigned a value but never read" {  } { { "rtl/spi_cnn_slave_8.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/rtl/spi_cnn_slave_8.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771046817930 "|CNNver1|spi_cnn_slave_8:spi_cnn_slave_8_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_IMAGE_LOADER spi_cnn_slave_8:spi_cnn_slave_8_u0\|SC_STATEMACHINE_IMAGE_LOADER:loader_image_sm " "Elaborating entity \"SC_STATEMACHINE_IMAGE_LOADER\" for hierarchy \"spi_cnn_slave_8:spi_cnn_slave_8_u0\|SC_STATEMACHINE_IMAGE_LOADER:loader_image_sm\"" {  } { { "rtl/spi_cnn_slave_8.v" "loader_image_sm" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/rtl/spi_cnn_slave_8.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771046817931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:register_u0 " "Elaborating entity \"Register\" for hierarchy \"Register:register_u0\"" {  } { { "CNNver1.v" "register_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/CNNver1/CNNver1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771046817932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771046818364 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771046818527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771046818671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771046818671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771046818696 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771046818696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771046818696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771046818696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771046818726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 00:26:58 2026 " "Processing ended: Sat Feb 14 00:26:58 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771046818726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771046818726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771046818726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771046818726 ""}
