#Test vector for Shift_Add_Sub_Mov
Instruction[16] Enable[1] Flags_Update_Mask[4] Carry[1] Imm32_Enable[1] Rm[3] Rn[3] Rd[3] Imm5[5] Imm32[32] ALU_Opcode[4]
#	Instruction		Enable	Flags_Update_Mask	Carry	Imm32_Enable	Rm	Rn	Rd	Imm5	Imm32					ALU_Opcode
#LSLS
	0000000011001010	1	1110			0	0		000	001	010	00011	00000000000000000000000000000000	0010
#LSRS
	0000100011001010	1	1110			0	0		000	001	010	00011	00000000000000000000000000000000	0011
#ASRS
	0001000011001010	1	1110			0	0		000	001	010	00011	00000000000000000000000000000000	0100
#ADDS
	0001100000001010	1	1111			0	0		000	001	010	0	00000000000000000000000000000000	0101
#SUBS
	0001101000001010	1	1111			1	0		000	001	010	0	00000000000000000000000000000000	0110
#ADDS (3-bit immediate)
	0001110111000001	1	1111			0	1		000	000	001	0	00000000000000000000000000000111	0101
#SUBS (3-bit immediate)
	0001111111000001	1	1111			1	1		000	000	001	0	00000000000000000000000000000111	0110
#MOVS
	0010000100010000	1	1100			0	1		000	000	001	0	11111111111111111111111111110000	1001
#CMP
	0010100100010000	1	1111			0	1		000	000	001	0	00000000000000000000000000010000	1010
#ADDS (8-bit immediate)
	0011000100010000	1	1111			0	1		000	000	001	0	00000000000000000000000000010000	0101
#ADDS(8-bit immediate)
	0011100100010000	1	1111			1	1		000	000	001	0	00000000000000000000000000010000	0110