# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../zipi8_rtl.srcs/sources_1/new/top_ram.vhd" \
"../../../../zipi8_rtl.srcs/sim_1/new/test_top_ram.vhd" \

# Do not sort compile order
nosort
