---
layout: single
title: "[Systempro]4.3 32-BIT PAGING"
categories: Systempro
toc: true
toc_sticky: true
toc_label: "페이지 주요 목차"
classes: wide

#published: false
---

## 4.3 32-BIT PAGING

 

CR0.PG = 1 and CR4.PAE = 0 로 설정  
32-bit 선형(Linear)주소(4GB)에서  40-bit 주소(1TB)로 물리주소로 바꾼다.  
32-bit 페이징은 계층적 구조를 사용하여 선형주소로 변환한다. CR3는 첫번째 페이징 구조에 배치하기 위해 쓰인다.

> A logical processor uses 32-bit paging if **CR0.PG = 1 and CR4.PAE = 0**. 32-bit paging translates **32-bit linear addresses to 40-bit physical addresses**.  Although 40 bits corresponds to 1 TByte, linear addresses are limited to 32 bits; at most 4 GBytes of linear-address space may be accessed at any given time.
 32-bit paging uses a hierarchy of paging structures to produce a translation for a linear address. **CR3 is used to locate the first paging-structure**, the page directory. Table 4-3 illustrates how CR3 is used with 32-bit paging.



32-bit 페이징은 4-KByte와 4-MByte 로 구성됨

> 32-bit paging may map linear addresses to either 4-KByte pages or 4-MByte pages. Figure 4-2 illustrates the translation process when it uses a 4-KByte page; Figure 4-3 covers the case of a 4-MByte page.

![](/assets\images\Intel\Systempro\4-Paging\Table 4-3,4-4 32bitPaging.png)

![](D:\Github\cde3frv4.github.io\assets\images\Intel\Systempro\4-Paging\Table 4-3,4-4 32bitPaging.png)

• **Page Directory**  
 모두 1024(2^10)개의 entry(PDEs)로 되어 있음  
 Page Directory 물리주소 비트 정의    
  \-[39:32] 모두 0 ,   [31:12] CR3의 31:12 비트,  [11:2] Linear 주소의 31:22 번지,  [1:0] 모두 0  

> • A 4-KByte naturally aligned page directory is located at the physical address specified in bits 31:12 of CR3 (see
> Table 4-3). A page directory comprises 1024 32-bit entries (PDEs). A PDE is selected using the physical address  defined as follows:  
 **— Bits 39:32 are all 0. — Bits 31:12 are from CR3.  — Bits 11:2 are bits 31:22 of the linear address. — Bits 1:0 are 0.**  
 Because a PDE is identified using bits 31:22 of the linear address, it controls access to a 4-Mbyte region of the linear-address space. Use of the PDE depends on CR4.PSE and the PDE’s PS flag (bit 7):

