Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03-SP1-1_Full64; Runtime version M-2017.03-SP1-1_Full64;  Oct 17 23:01 2019
VCD+ Writer M-2017.03-SP1-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/DCNFS/users/student/jtrinh/senior_design_puf/inter.vpd' was opened successfully.
$finish called from file "tb_shift_register.sv", line 15.
$finish at simulation time                   96
Simulation complete, time is 96.
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03-SP1-1_Full64; Runtime version M-2017.03-SP1-1_Full64;  Oct 17 23:02 2019
VCD+ Writer M-2017.03-SP1-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/DCNFS/users/student/jtrinh/senior_design_puf/inter.vpd' was opened successfully.
$finish called from file "tb_shift_register.sv", line 15.
$finish at simulation time                   96
Simulation complete, time is 96.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 96
CPU Time:      0.110 seconds;       Data structure size:   0.0Mb
Thu Oct 17 23:05:29 2019
