#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1768a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1768b90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x175b2d0 .functor NOT 1, L_0x17ba060, C4<0>, C4<0>, C4<0>;
L_0x17b9e40 .functor XOR 2, L_0x17b9ce0, L_0x17b9da0, C4<00>, C4<00>;
L_0x17b9f50 .functor XOR 2, L_0x17b9e40, L_0x17b9eb0, C4<00>, C4<00>;
v0x17b4d00_0 .net *"_ivl_10", 1 0, L_0x17b9eb0;  1 drivers
v0x17b4e00_0 .net *"_ivl_12", 1 0, L_0x17b9f50;  1 drivers
v0x17b4ee0_0 .net *"_ivl_2", 1 0, L_0x17b8070;  1 drivers
v0x17b4fa0_0 .net *"_ivl_4", 1 0, L_0x17b9ce0;  1 drivers
v0x17b5080_0 .net *"_ivl_6", 1 0, L_0x17b9da0;  1 drivers
v0x17b51b0_0 .net *"_ivl_8", 1 0, L_0x17b9e40;  1 drivers
v0x17b5290_0 .net "a", 0 0, v0x17b1570_0;  1 drivers
v0x17b5330_0 .net "b", 0 0, v0x17b1610_0;  1 drivers
v0x17b53d0_0 .net "c", 0 0, v0x17b16b0_0;  1 drivers
v0x17b5470_0 .var "clk", 0 0;
v0x17b5510_0 .net "d", 0 0, v0x17b17f0_0;  1 drivers
v0x17b55b0_0 .net "out_pos_dut", 0 0, L_0x17b9b60;  1 drivers
v0x17b5650_0 .net "out_pos_ref", 0 0, L_0x17b6b80;  1 drivers
v0x17b56f0_0 .net "out_sop_dut", 0 0, L_0x17b8400;  1 drivers
v0x17b5790_0 .net "out_sop_ref", 0 0, L_0x178bd20;  1 drivers
v0x17b5830_0 .var/2u "stats1", 223 0;
v0x17b58d0_0 .var/2u "strobe", 0 0;
v0x17b5970_0 .net "tb_match", 0 0, L_0x17ba060;  1 drivers
v0x17b5a40_0 .net "tb_mismatch", 0 0, L_0x175b2d0;  1 drivers
v0x17b5ae0_0 .net "wavedrom_enable", 0 0, v0x17b1ac0_0;  1 drivers
v0x17b5bb0_0 .net "wavedrom_title", 511 0, v0x17b1b60_0;  1 drivers
L_0x17b8070 .concat [ 1 1 0 0], L_0x17b6b80, L_0x178bd20;
L_0x17b9ce0 .concat [ 1 1 0 0], L_0x17b6b80, L_0x178bd20;
L_0x17b9da0 .concat [ 1 1 0 0], L_0x17b9b60, L_0x17b8400;
L_0x17b9eb0 .concat [ 1 1 0 0], L_0x17b6b80, L_0x178bd20;
L_0x17ba060 .cmp/eeq 2, L_0x17b8070, L_0x17b9f50;
S_0x1768d20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1768b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x175b6b0 .functor AND 1, v0x17b16b0_0, v0x17b17f0_0, C4<1>, C4<1>;
L_0x175ba90 .functor NOT 1, v0x17b1570_0, C4<0>, C4<0>, C4<0>;
L_0x175be70 .functor NOT 1, v0x17b1610_0, C4<0>, C4<0>, C4<0>;
L_0x175c0f0 .functor AND 1, L_0x175ba90, L_0x175be70, C4<1>, C4<1>;
L_0x1773620 .functor AND 1, L_0x175c0f0, v0x17b16b0_0, C4<1>, C4<1>;
L_0x178bd20 .functor OR 1, L_0x175b6b0, L_0x1773620, C4<0>, C4<0>;
L_0x17b6000 .functor NOT 1, v0x17b1610_0, C4<0>, C4<0>, C4<0>;
L_0x17b6070 .functor OR 1, L_0x17b6000, v0x17b17f0_0, C4<0>, C4<0>;
L_0x17b6180 .functor AND 1, v0x17b16b0_0, L_0x17b6070, C4<1>, C4<1>;
L_0x17b6240 .functor NOT 1, v0x17b1570_0, C4<0>, C4<0>, C4<0>;
L_0x17b6310 .functor OR 1, L_0x17b6240, v0x17b1610_0, C4<0>, C4<0>;
L_0x17b6380 .functor AND 1, L_0x17b6180, L_0x17b6310, C4<1>, C4<1>;
L_0x17b6500 .functor NOT 1, v0x17b1610_0, C4<0>, C4<0>, C4<0>;
L_0x17b6570 .functor OR 1, L_0x17b6500, v0x17b17f0_0, C4<0>, C4<0>;
L_0x17b6490 .functor AND 1, v0x17b16b0_0, L_0x17b6570, C4<1>, C4<1>;
L_0x17b6700 .functor NOT 1, v0x17b1570_0, C4<0>, C4<0>, C4<0>;
L_0x17b6800 .functor OR 1, L_0x17b6700, v0x17b17f0_0, C4<0>, C4<0>;
L_0x17b68c0 .functor AND 1, L_0x17b6490, L_0x17b6800, C4<1>, C4<1>;
L_0x17b6a70 .functor XNOR 1, L_0x17b6380, L_0x17b68c0, C4<0>, C4<0>;
v0x175ac00_0 .net *"_ivl_0", 0 0, L_0x175b6b0;  1 drivers
v0x175b000_0 .net *"_ivl_12", 0 0, L_0x17b6000;  1 drivers
v0x175b3e0_0 .net *"_ivl_14", 0 0, L_0x17b6070;  1 drivers
v0x175b7c0_0 .net *"_ivl_16", 0 0, L_0x17b6180;  1 drivers
v0x175bba0_0 .net *"_ivl_18", 0 0, L_0x17b6240;  1 drivers
v0x175bf80_0 .net *"_ivl_2", 0 0, L_0x175ba90;  1 drivers
v0x175c200_0 .net *"_ivl_20", 0 0, L_0x17b6310;  1 drivers
v0x17afae0_0 .net *"_ivl_24", 0 0, L_0x17b6500;  1 drivers
v0x17afbc0_0 .net *"_ivl_26", 0 0, L_0x17b6570;  1 drivers
v0x17afca0_0 .net *"_ivl_28", 0 0, L_0x17b6490;  1 drivers
v0x17afd80_0 .net *"_ivl_30", 0 0, L_0x17b6700;  1 drivers
v0x17afe60_0 .net *"_ivl_32", 0 0, L_0x17b6800;  1 drivers
v0x17aff40_0 .net *"_ivl_36", 0 0, L_0x17b6a70;  1 drivers
L_0x7f136dfcd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17b0000_0 .net *"_ivl_38", 0 0, L_0x7f136dfcd018;  1 drivers
v0x17b00e0_0 .net *"_ivl_4", 0 0, L_0x175be70;  1 drivers
v0x17b01c0_0 .net *"_ivl_6", 0 0, L_0x175c0f0;  1 drivers
v0x17b02a0_0 .net *"_ivl_8", 0 0, L_0x1773620;  1 drivers
v0x17b0380_0 .net "a", 0 0, v0x17b1570_0;  alias, 1 drivers
v0x17b0440_0 .net "b", 0 0, v0x17b1610_0;  alias, 1 drivers
v0x17b0500_0 .net "c", 0 0, v0x17b16b0_0;  alias, 1 drivers
v0x17b05c0_0 .net "d", 0 0, v0x17b17f0_0;  alias, 1 drivers
v0x17b0680_0 .net "out_pos", 0 0, L_0x17b6b80;  alias, 1 drivers
v0x17b0740_0 .net "out_sop", 0 0, L_0x178bd20;  alias, 1 drivers
v0x17b0800_0 .net "pos0", 0 0, L_0x17b6380;  1 drivers
v0x17b08c0_0 .net "pos1", 0 0, L_0x17b68c0;  1 drivers
L_0x17b6b80 .functor MUXZ 1, L_0x7f136dfcd018, L_0x17b6380, L_0x17b6a70, C4<>;
S_0x17b0a40 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1768b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17b1570_0 .var "a", 0 0;
v0x17b1610_0 .var "b", 0 0;
v0x17b16b0_0 .var "c", 0 0;
v0x17b1750_0 .net "clk", 0 0, v0x17b5470_0;  1 drivers
v0x17b17f0_0 .var "d", 0 0;
v0x17b18e0_0 .var/2u "fail", 0 0;
v0x17b1980_0 .var/2u "fail1", 0 0;
v0x17b1a20_0 .net "tb_match", 0 0, L_0x17ba060;  alias, 1 drivers
v0x17b1ac0_0 .var "wavedrom_enable", 0 0;
v0x17b1b60_0 .var "wavedrom_title", 511 0;
E_0x1767370/0 .event negedge, v0x17b1750_0;
E_0x1767370/1 .event posedge, v0x17b1750_0;
E_0x1767370 .event/or E_0x1767370/0, E_0x1767370/1;
S_0x17b0d70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17b0a40;
 .timescale -12 -12;
v0x17b0fb0_0 .var/2s "i", 31 0;
E_0x1767210 .event posedge, v0x17b1750_0;
S_0x17b10b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17b0a40;
 .timescale -12 -12;
v0x17b12b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17b1390 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17b0a40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17b1d40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1768b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17b6d30 .functor NOT 1, v0x17b1610_0, C4<0>, C4<0>, C4<0>;
L_0x17b6ed0 .functor AND 1, v0x17b1570_0, L_0x17b6d30, C4<1>, C4<1>;
L_0x17b6fb0 .functor NOT 1, v0x17b16b0_0, C4<0>, C4<0>, C4<0>;
L_0x17b7130 .functor AND 1, L_0x17b6ed0, L_0x17b6fb0, C4<1>, C4<1>;
L_0x17b7270 .functor NOT 1, v0x17b17f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b73f0 .functor AND 1, L_0x17b7130, L_0x17b7270, C4<1>, C4<1>;
L_0x17b7540 .functor NOT 1, L_0x17b73f0, C4<0>, C4<0>, C4<0>;
L_0x17b7600 .functor NOT 1, v0x17b1570_0, C4<0>, C4<0>, C4<0>;
L_0x17b77d0 .functor AND 1, L_0x17b7600, v0x17b1610_0, C4<1>, C4<1>;
L_0x17b7890 .functor AND 1, L_0x17b77d0, v0x17b16b0_0, C4<1>, C4<1>;
L_0x17b79b0 .functor AND 1, L_0x17b7890, v0x17b17f0_0, C4<1>, C4<1>;
L_0x17b7a20 .functor NOT 1, L_0x17b79b0, C4<0>, C4<0>, C4<0>;
L_0x17b7b50 .functor AND 1, L_0x17b7540, L_0x17b7a20, C4<1>, C4<1>;
L_0x17b7c60 .functor NOT 1, v0x17b1570_0, C4<0>, C4<0>, C4<0>;
L_0x17b7ae0 .functor NOT 1, v0x17b1610_0, C4<0>, C4<0>, C4<0>;
L_0x17b7d50 .functor AND 1, L_0x17b7c60, L_0x17b7ae0, C4<1>, C4<1>;
L_0x17b7ef0 .functor NOT 1, v0x17b16b0_0, C4<0>, C4<0>, C4<0>;
L_0x17b7f60 .functor AND 1, L_0x17b7d50, L_0x17b7ef0, C4<1>, C4<1>;
L_0x17b8110 .functor NOT 1, v0x17b17f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b8180 .functor AND 1, L_0x17b7f60, L_0x17b8110, C4<1>, C4<1>;
L_0x17b8340 .functor NOT 1, L_0x17b8180, C4<0>, C4<0>, C4<0>;
L_0x17b8400 .functor AND 1, L_0x17b7b50, L_0x17b8340, C4<1>, C4<1>;
L_0x17b8620 .functor NOT 1, v0x17b1610_0, C4<0>, C4<0>, C4<0>;
L_0x17b8690 .functor OR 1, v0x17b1570_0, L_0x17b8620, C4<0>, C4<0>;
L_0x17b8820 .functor NOT 1, v0x17b16b0_0, C4<0>, C4<0>, C4<0>;
L_0x17b8890 .functor OR 1, L_0x17b8690, L_0x17b8820, C4<0>, C4<0>;
L_0x17b8a80 .functor NOT 1, v0x17b17f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b8af0 .functor OR 1, L_0x17b8890, L_0x17b8a80, C4<0>, C4<0>;
L_0x17b8cf0 .functor NOT 1, v0x17b1570_0, C4<0>, C4<0>, C4<0>;
L_0x17b8d60 .functor OR 1, L_0x17b8cf0, v0x17b1610_0, C4<0>, C4<0>;
L_0x17b8f20 .functor OR 1, L_0x17b8d60, v0x17b16b0_0, C4<0>, C4<0>;
L_0x17b8fe0 .functor OR 1, L_0x17b8f20, v0x17b17f0_0, C4<0>, C4<0>;
L_0x17b91b0 .functor AND 1, L_0x17b8af0, L_0x17b8fe0, C4<1>, C4<1>;
L_0x17b92c0 .functor NOT 1, v0x17b1570_0, C4<0>, C4<0>, C4<0>;
L_0x17b9450 .functor NOT 1, v0x17b1610_0, C4<0>, C4<0>, C4<0>;
L_0x17b94c0 .functor OR 1, L_0x17b92c0, L_0x17b9450, C4<0>, C4<0>;
L_0x17b9700 .functor NOT 1, v0x17b16b0_0, C4<0>, C4<0>, C4<0>;
L_0x17b9770 .functor OR 1, L_0x17b94c0, L_0x17b9700, C4<0>, C4<0>;
L_0x17b95d0 .functor NOT 1, v0x17b17f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b9640 .functor OR 1, L_0x17b9770, L_0x17b95d0, C4<0>, C4<0>;
L_0x17b9b60 .functor AND 1, L_0x17b91b0, L_0x17b9640, C4<1>, C4<1>;
v0x17b1f00_0 .net *"_ivl_0", 0 0, L_0x17b6d30;  1 drivers
v0x17b1fe0_0 .net *"_ivl_10", 0 0, L_0x17b73f0;  1 drivers
v0x17b20c0_0 .net *"_ivl_12", 0 0, L_0x17b7540;  1 drivers
v0x17b21b0_0 .net *"_ivl_14", 0 0, L_0x17b7600;  1 drivers
v0x17b2290_0 .net *"_ivl_16", 0 0, L_0x17b77d0;  1 drivers
v0x17b23c0_0 .net *"_ivl_18", 0 0, L_0x17b7890;  1 drivers
v0x17b24a0_0 .net *"_ivl_2", 0 0, L_0x17b6ed0;  1 drivers
v0x17b2580_0 .net *"_ivl_20", 0 0, L_0x17b79b0;  1 drivers
v0x17b2660_0 .net *"_ivl_22", 0 0, L_0x17b7a20;  1 drivers
v0x17b27d0_0 .net *"_ivl_24", 0 0, L_0x17b7b50;  1 drivers
v0x17b28b0_0 .net *"_ivl_26", 0 0, L_0x17b7c60;  1 drivers
v0x17b2990_0 .net *"_ivl_28", 0 0, L_0x17b7ae0;  1 drivers
v0x17b2a70_0 .net *"_ivl_30", 0 0, L_0x17b7d50;  1 drivers
v0x17b2b50_0 .net *"_ivl_32", 0 0, L_0x17b7ef0;  1 drivers
v0x17b2c30_0 .net *"_ivl_34", 0 0, L_0x17b7f60;  1 drivers
v0x17b2d10_0 .net *"_ivl_36", 0 0, L_0x17b8110;  1 drivers
v0x17b2df0_0 .net *"_ivl_38", 0 0, L_0x17b8180;  1 drivers
v0x17b2fe0_0 .net *"_ivl_4", 0 0, L_0x17b6fb0;  1 drivers
v0x17b30c0_0 .net *"_ivl_40", 0 0, L_0x17b8340;  1 drivers
v0x17b31a0_0 .net *"_ivl_44", 0 0, L_0x17b8620;  1 drivers
v0x17b3280_0 .net *"_ivl_46", 0 0, L_0x17b8690;  1 drivers
v0x17b3360_0 .net *"_ivl_48", 0 0, L_0x17b8820;  1 drivers
v0x17b3440_0 .net *"_ivl_50", 0 0, L_0x17b8890;  1 drivers
v0x17b3520_0 .net *"_ivl_52", 0 0, L_0x17b8a80;  1 drivers
v0x17b3600_0 .net *"_ivl_54", 0 0, L_0x17b8af0;  1 drivers
v0x17b36e0_0 .net *"_ivl_56", 0 0, L_0x17b8cf0;  1 drivers
v0x17b37c0_0 .net *"_ivl_58", 0 0, L_0x17b8d60;  1 drivers
v0x17b38a0_0 .net *"_ivl_6", 0 0, L_0x17b7130;  1 drivers
v0x17b3980_0 .net *"_ivl_60", 0 0, L_0x17b8f20;  1 drivers
v0x17b3a60_0 .net *"_ivl_62", 0 0, L_0x17b8fe0;  1 drivers
v0x17b3b40_0 .net *"_ivl_64", 0 0, L_0x17b91b0;  1 drivers
v0x17b3c20_0 .net *"_ivl_66", 0 0, L_0x17b92c0;  1 drivers
v0x17b3d00_0 .net *"_ivl_68", 0 0, L_0x17b9450;  1 drivers
v0x17b3ff0_0 .net *"_ivl_70", 0 0, L_0x17b94c0;  1 drivers
v0x17b40d0_0 .net *"_ivl_72", 0 0, L_0x17b9700;  1 drivers
v0x17b41b0_0 .net *"_ivl_74", 0 0, L_0x17b9770;  1 drivers
v0x17b4290_0 .net *"_ivl_76", 0 0, L_0x17b95d0;  1 drivers
v0x17b4370_0 .net *"_ivl_78", 0 0, L_0x17b9640;  1 drivers
v0x17b4450_0 .net *"_ivl_8", 0 0, L_0x17b7270;  1 drivers
v0x17b4530_0 .net "a", 0 0, v0x17b1570_0;  alias, 1 drivers
v0x17b45d0_0 .net "b", 0 0, v0x17b1610_0;  alias, 1 drivers
v0x17b46c0_0 .net "c", 0 0, v0x17b16b0_0;  alias, 1 drivers
v0x17b47b0_0 .net "d", 0 0, v0x17b17f0_0;  alias, 1 drivers
v0x17b48a0_0 .net "out_pos", 0 0, L_0x17b9b60;  alias, 1 drivers
v0x17b4960_0 .net "out_sop", 0 0, L_0x17b8400;  alias, 1 drivers
S_0x17b4ae0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1768b90;
 .timescale -12 -12;
E_0x17509f0 .event anyedge, v0x17b58d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17b58d0_0;
    %nor/r;
    %assign/vec4 v0x17b58d0_0, 0;
    %wait E_0x17509f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b0a40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b18e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b1980_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17b0a40;
T_4 ;
    %wait E_0x1767370;
    %load/vec4 v0x17b1a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b18e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17b0a40;
T_5 ;
    %wait E_0x1767210;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %wait E_0x1767210;
    %load/vec4 v0x17b18e0_0;
    %store/vec4 v0x17b1980_0, 0, 1;
    %fork t_1, S_0x17b0d70;
    %jmp t_0;
    .scope S_0x17b0d70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b0fb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17b0fb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1767210;
    %load/vec4 v0x17b0fb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b0fb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17b0fb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17b0a40;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1767370;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17b17f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b1610_0, 0;
    %assign/vec4 v0x17b1570_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17b18e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17b1980_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1768b90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b58d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1768b90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17b5470_0;
    %inv;
    %store/vec4 v0x17b5470_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1768b90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17b1750_0, v0x17b5a40_0, v0x17b5290_0, v0x17b5330_0, v0x17b53d0_0, v0x17b5510_0, v0x17b5790_0, v0x17b56f0_0, v0x17b5650_0, v0x17b55b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1768b90;
T_9 ;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1768b90;
T_10 ;
    %wait E_0x1767370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b5830_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b5830_0, 4, 32;
    %load/vec4 v0x17b5970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b5830_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b5830_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b5830_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17b5790_0;
    %load/vec4 v0x17b5790_0;
    %load/vec4 v0x17b56f0_0;
    %xor;
    %load/vec4 v0x17b5790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b5830_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b5830_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17b5650_0;
    %load/vec4 v0x17b5650_0;
    %load/vec4 v0x17b55b0_0;
    %xor;
    %load/vec4 v0x17b5650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b5830_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17b5830_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b5830_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response13/top_module.sv";
