// Seed: 1342091271
macromodule module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input wire id_3,
    input tri id_4,
    output wire id_5,
    output supply1 id_6,
    output wand id_7,
    input wire id_8,
    input supply0 id_9#(
        .id_11(1),
        .id_12(1)
    )
);
  assign id_11 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output wand id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wand id_7,
    output logic id_8,
    output tri id_9,
    input logic id_10,
    output uwire id_11,
    input uwire id_12,
    output wor id_13,
    input wor id_14,
    output uwire id_15,
    input uwire id_16,
    output supply1 id_17,
    output tri id_18,
    output wor id_19,
    output tri1 id_20,
    input tri id_21
);
  always @(posedge 1 or negedge id_1)
    if (1) begin
      id_17 = id_1;
    end else begin
      id_8 <= id_10;
    end
  initial if ((1)) id_9 = 1;
  module_0(
      id_3, id_6, id_1, id_4, id_14, id_19, id_17, id_11, id_7, id_12
  );
endmodule
