// Seed: 1063955572
module module_0 ();
  reg id_1;
  always id_1 <= id_1;
  assign id_1 = id_1;
  reg id_2;
  reg id_3;
  assign module_1.id_9 = 0;
  always @(id_3) begin : LABEL_0
    id_2 <= id_1;
    id_1 <= id_1;
    id_1 <= id_2;
    $display(1);
    if (id_1)
      if (id_2) id_2 <= 1;
      else begin : LABEL_0
        @(posedge ({1, 1'h0}) or posedge 1);
        id_1 <= id_3;
      end
  end
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    output wand id_2
    , id_12, id_13,
    output wor id_3,
    input wand id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    output tri id_8,
    output uwire id_9,
    output supply1 id_10
);
  module_0 modCall_1 ();
  assign id_13 = id_12;
endmodule
