
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000959                       # Number of seconds simulated
sim_ticks                                   959182566                       # Number of ticks simulated
final_tick                               391058496303                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200666                       # Simulator instruction rate (inst/s)
host_op_rate                                   255503                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32708                       # Simulator tick rate (ticks/s)
host_mem_usage                               67335140                       # Number of bytes of host memory used
host_seconds                                 29325.53                       # Real time elapsed on the host
sim_insts                                  5884637409                       # Number of instructions simulated
sim_ops                                    7492750026                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        24064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        14848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        11008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        11264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        14464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         7936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        14976                       # Number of bytes read from this memory
system.physmem.bytes_read::total               134656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        71296                       # Number of bytes written to this memory
system.physmem.bytes_written::total             71296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           86                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           88                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           62                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          117                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1052                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             557                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  557                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1868257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25088029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3202727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15479848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1868257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11476439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3202727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15479848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1868257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11743333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3202727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     15079507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3736515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8273712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3202727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15613295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140386205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1868257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3202727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1868257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3202727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1868257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3202727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3736515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3202727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           22152196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74329958                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74329958                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74329958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1868257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25088029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3202727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15479848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1868257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11476439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3202727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15479848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1868257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11743333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3202727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     15079507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3736515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8273712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3202727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15613295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214716163                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2300199                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180513                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162518                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11372                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        74421                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62653                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9872                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          482                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1894575                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1131999                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180513                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          36134                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         39483                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110565                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2181700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.609815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.943814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1958567     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7808      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16309      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6689      0.31%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36219      1.66%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32548      1.49%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6356      0.29%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13443      0.62%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103761      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2181700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078477                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.492131                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1883994                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        50439                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222196                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          733                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24330                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16015                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1327609                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24330                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1886625                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          31086                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        12547                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220364                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6740                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1325582                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2359                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           52                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1566529                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6237357                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6237357                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          217552                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          164                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            19297                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1433                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7530                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1320516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1257404                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          914                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       125052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       305588                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2181700                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576341                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.373242                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1734666     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       133919      6.14%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       109806      5.03%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47771      2.19%     92.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60366      2.77%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57874      2.65%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32969      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2720      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1609      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2181700                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3169     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24525     86.29%     97.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          729      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       793649     63.12%     63.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10967      0.87%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298583     23.75%     87.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154130     12.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1257404                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.546650                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28423                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022605                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4725844                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1445779                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1244526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1285827                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2207                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15939                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1699                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24330                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          27853                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1594                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1320679                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308638                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154790                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7098                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        13030                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1247089                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297394                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10314                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451485                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163138                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154091                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542166                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1244630                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1244526                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673597                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1333521                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541051                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505127                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       145229                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11409                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2157370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.544903                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1730272     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156411      7.25%     87.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73090      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72090      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19575      0.91%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83805      3.88%     98.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6505      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4634      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10988      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2157370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10988                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3467169                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2665916                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 118499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.300199                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.300199                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.434745                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.434745                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6154454                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1452095                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1569584                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2300199                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          186402                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       152866                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20234                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        76400                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           71019                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           18842                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          906                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1788263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1063455                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             186402                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        89861                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               232833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          57716                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         54555                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           111787                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2112827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.970145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1879994     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           24682      1.17%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           29328      1.39%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           15763      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17600      0.83%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10519      0.50%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6894      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17942      0.85%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          110105      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2112827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081037                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462332                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1773010                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        70419                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           230681                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1936                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         36778                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        30025                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1296742                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2049                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         36778                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1776332                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14717                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47165                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           229356                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8476                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1294843                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1921                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1802973                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6026159                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6026159                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1510186                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          292784                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          341                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24165                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       123929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        66525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1699                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14077                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1291265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1212221                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1432                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       176739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       411742                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2112827                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.573744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.264790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1602117     75.83%     75.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       205568      9.73%     85.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110196      5.22%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        76604      3.63%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66800      3.16%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        33598      1.59%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8411      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5471      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4062      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2112827                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            322     12.19%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1119     42.37%     54.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1200     45.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1015662     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18749      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          147      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       111825      9.22%     94.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        65838      5.43%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1212221                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527007                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2641                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002179                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4541342                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1468391                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1190162                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1214862                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3216                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23766                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1731                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         36778                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10475                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1139                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1291615                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       123929                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        66525                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          194                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22815                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1192525                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       104964                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19696                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              170769                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          166394                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             65805                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.518444                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1190262                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1190162                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           708623                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1854321                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517417                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382147                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       886835                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1088095                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       203531                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20158                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2076049                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524118                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342440                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1631372     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       206538      9.95%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        86335      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        51711      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        35764      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        23258      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12268      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9624      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        19179      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2076049                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       886835                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1088095                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                164957                       # Number of memory references committed
system.switch_cpus1.commit.loads               100163                       # Number of loads committed
system.switch_cpus1.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            155725                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           980954                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22134                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        19179                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3348483                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2620036                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 187372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             886835                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1088095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       886835                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.593717                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.593717                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.385547                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.385547                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5378852                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1655292                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1209475                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2300199                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          190508                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       156121                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20057                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        76941                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           72998                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19254                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          919                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1823143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1066383                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             190508                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        92252                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               221539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          55857                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         37845                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           112893                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2118094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.618754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1896555     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10230      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16162      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           21568      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           22757      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19281      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10290      0.49%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           15860      0.75%     95.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          105391      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2118094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082822                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463605                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1804591                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        56799                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           220924                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          378                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         35400                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        30998                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1307683                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         35400                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1809966                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          11960                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        33308                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           215914                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        11544                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1305913                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1509                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1824146                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6073167                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6073167                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1549630                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          274510                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            36680                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       123158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        65074                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          760                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14390                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1302684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1226185                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          249                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       162019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       399103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2118094                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578910                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272133                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1600848     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       211658      9.99%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       107443      5.07%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82022      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        64109      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        25828      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        16484      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         8521      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1181      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2118094                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            305     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           798     35.98%     49.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1115     50.27%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1031881     84.15%     84.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18259      1.49%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       111100      9.06%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        64793      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1226185                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533078                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2218                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001809                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4572931                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1465014                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1205740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1228403                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2483                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        22482                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1034                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         35400                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           9264                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1177                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1302988                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       123158                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        65074                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1010                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22799                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1207637                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       104305                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18548                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              169084                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          171197                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             64779                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525014                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1205806                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1205740                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           693618                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1870024                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524189                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370914                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       903461                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1111810                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       191177                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20118                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2082694                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533833                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382272                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1627047     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       225545     10.83%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        85543      4.11%     93.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        40515      1.95%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        33978      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19862      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        17783      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         7654      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24767      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2082694                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       903461                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1111810                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                164712                       # Number of memory references committed
system.switch_cpus2.commit.loads               100672                       # Number of loads committed
system.switch_cpus2.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            160398                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1001667                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22899                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24767                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3360914                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2641384                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 182105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             903461                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1111810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       903461                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.545986                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.545986                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392775                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392775                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5433668                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1682077                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1210332                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2300199                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          186685                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       153005                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20156                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        76495                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           71136                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           18839                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          906                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1790153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1064856                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             186685                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        89975                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               233141                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          57404                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         54318                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           111826                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2114556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.970431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1881415     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           24746      1.17%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           29315      1.39%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           15803      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           17626      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           10593      0.50%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6857      0.32%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17993      0.85%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          110208      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2114556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081160                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462941                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1774828                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        70256                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           230947                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1978                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         36544                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        30156                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1298282                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2084                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         36544                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1778169                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14533                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        47155                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           229633                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8519                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1296403                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1886                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4144                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1804690                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6033764                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6033764                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1513870                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          290820                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          353                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          206                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24260                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       124085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        66756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1683                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14115                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1292895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1214394                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1430                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       175556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       408763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2114556                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.574302                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.265178                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1602981     75.81%     75.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       205762      9.73%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       110599      5.23%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        76612      3.62%     94.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66914      3.16%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        33703      1.59%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8518      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5417      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4050      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2114556                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            324     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1121     42.40%     54.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1199     45.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1017517     83.79%     83.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18794      1.55%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          147      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       111917      9.22%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        66019      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1214394                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.527952                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2644                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002177                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4547418                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1468849                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1192430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1217038                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3207                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23682                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1820                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         36544                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10313                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1117                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1293258                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       124085                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        66756                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           746                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10993                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        22706                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1194817                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       105212                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19577                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              171188                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          166816                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             65976                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.519441                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1192530                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1192430                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           710001                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1857754                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.518403                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382182                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       888958                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1090697                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       202576                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          302                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20077                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2078012                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524875                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.343362                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1632266     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       207032      9.96%     88.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        86566      4.17%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        51893      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        35775      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        23300      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        12270      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9646      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        19264      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2078012                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       888958                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1090697                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                165339                       # Number of memory references committed
system.switch_cpus3.commit.loads               100403                       # Number of loads committed
system.switch_cpus3.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            156111                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           983271                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22178                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        19264                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3352008                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2623095                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 185643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             888958                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1090697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       888958                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.587523                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.587523                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.386470                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.386470                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5389209                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1658109                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1211206                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           302                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2300199                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          190318                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       155825                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        20080                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        77218                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           73160                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           19218                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          929                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1822958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1065448                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             190318                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        92378                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               221359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          55902                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         37377                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           112914                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2117283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.618436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.966564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1895924     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10173      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16134      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           21688      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           22689      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           19219      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           10262      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16076      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          105118      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2117283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082740                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463198                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1804495                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        56233                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           220766                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          365                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         35422                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        31104                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1306557                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         35422                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1809844                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          12069                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        32690                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           215777                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        11479                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1304855                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1491                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5045                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1821583                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6068395                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6068395                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1547222                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          274350                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            36360                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       122963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        65113                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          709                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        14477                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1301772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1225407                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          251                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       162593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       398784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2117283                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578764                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272068                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1600349     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       211557      9.99%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       107445      5.07%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        81853      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        64042      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        25867      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16502      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         8458      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1210      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2117283                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            302     13.60%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           805     36.26%     49.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1113     50.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1031308     84.16%     84.16% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18227      1.49%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       110892      9.05%     94.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        64828      5.29%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1225407                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532740                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2220                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001812                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4570567                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1464676                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1204990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1227627                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2320                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        22444                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1165                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         35422                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9488                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1166                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1302076                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       122963                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        65113                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           990                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10974                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        22815                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1206856                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       104089                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18550                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              168903                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          171161                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             64814                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524675                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1205060                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1204990                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           692787                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1869214                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523863                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370630                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       902076                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1110099                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       191975                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        20141                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2081861                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533224                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.381563                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1626779     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       225460     10.83%     88.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        85320      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        40427      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        33899      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19834      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        17733      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         7718      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24691      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2081861                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       902076                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1110099                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                164467                       # Number of memory references committed
system.switch_cpus4.commit.loads               100519                       # Number of loads committed
system.switch_cpus4.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            160149                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1000137                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        22868                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24691                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3359244                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2639581                       # The number of ROB writes
system.switch_cpus4.timesIdled                  29322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 182916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             902076                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1110099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       902076                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.549895                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.549895                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392173                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392173                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5429514                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1680129                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1209293                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2300199                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          186152                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       152619                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20251                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        76403                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           71014                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           18864                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          913                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1789452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1062235                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             186152                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        89878                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               232554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          57524                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         55429                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           111830                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2114404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.614692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1881850     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           24639      1.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           29287      1.39%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           15763      0.75%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           17560      0.83%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           10523      0.50%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6977      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           17952      0.85%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          109853      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2114404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.080929                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461801                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1774225                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        71273                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           230354                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1980                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         36569                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        30008                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1294980                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2078                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         36569                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1777570                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          15021                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        47630                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           229035                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8576                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1293091                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1943                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1800364                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6018607                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6018607                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1510589                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          289759                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          205                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            24333                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       123712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        66510                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1697                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14049                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1289646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1211839                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1424                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       174775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       405782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2114404                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.573135                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.264076                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1603620     75.84%     75.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       205849      9.74%     85.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110212      5.21%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        76372      3.61%     94.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        66783      3.16%     97.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        33603      1.59%     99.15% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6         8486      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5445      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4034      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2114404                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            324     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1123     42.44%     54.69% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1199     45.31%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1015305     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18739      1.55%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          147      0.01%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       111790      9.22%     94.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        65858      5.43%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1211839                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.526841                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2646                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002183                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4542152                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1464821                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1189820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1214485                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3195                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        23521                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1692                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         36569                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          10771                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1113                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1290008                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       123712                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        66510                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          205                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           742                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        11683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22808                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1192190                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       104974                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19649                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              170797                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          166324                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             65823                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.518299                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1189919                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1189820                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           708408                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1854117                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.517268                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382073                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       887098                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1088406                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       201610                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          302                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20171                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2077835                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.523817                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.342200                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1633057     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       206524      9.94%     88.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        86457      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        51668      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        35813      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        23260      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12214      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9608      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        19234      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2077835                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       887098                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1088406                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                165009                       # Number of memory references committed
system.switch_cpus5.commit.loads               100191                       # Number of loads committed
system.switch_cpus5.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            155775                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           981224                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22137                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        19234                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3348604                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2616613                       # The number of ROB writes
system.switch_cpus5.timesIdled                  29502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 185795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             887098                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1088406                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       887098                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.592948                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.592948                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.385661                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.385661                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5377812                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1654574                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1208268                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           302                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2300199                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          209955                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       174955                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20712                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        79348                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           74338                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22034                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          926                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1812026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1151190                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             209955                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        96372                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               238693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          58725                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         49856                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           114146                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        19720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2138395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.662037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.043598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1899702     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14342      0.67%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18058      0.84%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           28952      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12148      0.57%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15682      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           18073      0.85%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8561      0.40%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          122877      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2138395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.091277                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.500474                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1801281                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        61922                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           237420                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          170                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         37601                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        31635                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1405703                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         37601                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1803700                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5585                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        50643                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           235144                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5721                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1395856                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           777                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3941                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1949965                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6485959                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6485959                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1595884                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          354039                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          339                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            21607                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       132003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        67435                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14912                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1360507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1293853                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1673                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       185961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       393354                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2138395                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.605058                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327717                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1592081     74.45%     74.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       247811     11.59%     86.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       101848      4.76%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        57567      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77395      3.62%     97.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        24517      1.15%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        23796      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        12336      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1044      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2138395                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9070     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1268     11.02%     89.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1167     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1090149     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        17551      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       118911      9.19%     94.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        67084      5.18%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1293853                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.562496                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              11505                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008892                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4739278                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1546830                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1257822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1305358                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          991                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        28152                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1428                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         37601                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4160                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          526                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1360850                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       132003                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        67435                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          181                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11435                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23692                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1269588                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       116465                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        24264                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              183514                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          179013                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             67049                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.551947                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1257863                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1257822                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           753856                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2024661                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.546832                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372337                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       928532                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1144316                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       216516                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20672                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2100794                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.544706                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.364628                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1616267     76.94%     76.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       245835     11.70%     88.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        88994      4.24%     92.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44352      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40433      1.92%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17188      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        16975      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8085      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        22665      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2100794                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       928532                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1144316                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                169855                       # Number of memory references committed
system.switch_cpus6.commit.loads               103848                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165899                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1030236                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23644                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        22665                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3438948                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2759299                       # The number of ROB writes
system.switch_cpus6.timesIdled                  29288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 161804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             928532                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1144316                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       928532                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.477243                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.477243                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.403675                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.403675                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5710550                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1759529                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1298742                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           322                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2300199                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          186521                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       152850                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20170                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        76403                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           70961                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           18911                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          908                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1788071                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1065012                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             186521                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        89872                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               233053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          57708                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         54387                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           111770                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2112745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.971956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1879692     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           24771      1.17%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           29123      1.38%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           15769      0.75%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           17620      0.83%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           10514      0.50%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6929      0.33%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18028      0.85%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          110299      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2112745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081089                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463009                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1772611                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        70456                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           230882                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1959                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         36834                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        30159                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1298833                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2088                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         36834                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1775955                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          15108                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        46725                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           229554                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8566                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1297003                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1920                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4155                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1804921                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6036844                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6036844                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1511045                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          293791                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          340                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          193                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            24311                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       124370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        66782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1695                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14192                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1293455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1214139                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1595                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       178018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       414681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2112745                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.574674                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.265999                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1601644     75.81%     75.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       205395      9.72%     85.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       110448      5.23%     90.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        76518      3.62%     94.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66932      3.17%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        33817      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         8519      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5409      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4063      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2112745                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            326     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1164     43.30%     55.43% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1198     44.57%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1016944     83.76%     83.76% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18772      1.55%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          147      0.01%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       112204      9.24%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        66072      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1214139                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.527841                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2688                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002214                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4545306                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1471858                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1191831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1216827                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3165                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24138                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1944                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         36834                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10798                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1131                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1293804                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       124370                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        66782                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          192                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11726                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        22781                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1194351                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       105192                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19788                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              171224                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          166563                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             66032                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.519238                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1191929                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1191831                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           709364                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1857705                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.518143                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381850                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       887357                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1088730                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       205023                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20091                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2075911                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524459                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.343001                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1630992     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       206623      9.95%     88.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        86522      4.17%     92.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51672      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35677      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        23292      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12292      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9601      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        19240      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2075911                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       887357                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1088730                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                165059                       # Number of memory references committed
system.switch_cpus7.commit.loads               100225                       # Number of loads committed
system.switch_cpus7.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            155827                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           981508                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22141                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        19240                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3350411                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2624408                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 187454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             887357                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1088730                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       887357                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.592191                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.592191                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.385774                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.385774                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5386725                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1657006                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1211311                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           300                       # number of misc regfile writes
system.l2.replacements                           1053                       # number of replacements
system.l2.tagsinuse                      32760.443996                       # Cycle average of tags in use
system.l2.total_refs                          1728761                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33817                       # Sample count of references to valid blocks.
system.l2.avg_refs                          51.121063                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1045.344426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.259143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    103.901159                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     18.398205                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     61.593875                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.590763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     44.464285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     18.409633                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     61.128005                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.590413                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     45.469628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     18.404406                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     61.532313                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     20.476644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     28.018367                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     18.397594                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     62.413417                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5464.038658                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4104.028137                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3373.437618                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4087.496428                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3350.039305                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4089.146391                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2536.499201                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4104.365982                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031901                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000405                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003171                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001880                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000562                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001865                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001388                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000562                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001878                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.000855                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001905                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.166749                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.125245                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.102949                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.124740                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.102235                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.124791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.077408                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.125255                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999769                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          508                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          403                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          284                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          404                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          282                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          405                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          265                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          403                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2960                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1380                       # number of Writeback hits
system.l2.Writeback_hits::total                  1380                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          508                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          406                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          408                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          406                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2974                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          508                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          406                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          284                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          407                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          282                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          408                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          267                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          406                       # number of overall hits
system.l2.overall_hits::total                    2974                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          188                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          116                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           86                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          116                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           88                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           62                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          117                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1052                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          116                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           86                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          116                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           88                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          117                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1052                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          188                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          116                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           86                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          116                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           88                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          113                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           62                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          117                       # number of overall misses
system.l2.overall_misses::total                  1052                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2119863                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     28430808                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3786603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     17426818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2158702                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     12979504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3711372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     17151410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2218420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     13210371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3628122                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     17129383                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4235608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data      9237949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3557586                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     17495566                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       158478085                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2119863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     28430808                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3786603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     17426818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2158702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     12979504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3711372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     17151410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2218420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     13210371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3628122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     17129383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4235608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data      9237949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3557586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     17495566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        158478085                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2119863                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     28430808                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3786603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     17426818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2158702                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     12979504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3711372                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     17151410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2218420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     13210371                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3628122                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     17129383                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4235608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data      9237949                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3557586                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     17495566                       # number of overall miss cycles
system.l2.overall_miss_latency::total       158478085                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4012                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1380                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1380                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                14                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          522                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          523                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          521                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4026                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          522                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          523                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          521                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4026                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.270115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.223507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.232432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.223077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.237838                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.218147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.189602                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.225000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.262213                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.270115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.232432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.221797                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.237838                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.216891                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.188450                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.223709                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261302                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.270115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.232432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.221797                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.237838                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.216891                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.188450                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.223709                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261302                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151418.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151227.702128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 157775.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150231.189655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       154193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150924.465116                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154640.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 147856.982759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 158458.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150117.852273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151171.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151587.460177                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151271.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 148999.177419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148232.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 149534.752137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150644.567490                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151418.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151227.702128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 157775.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150231.189655                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       154193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150924.465116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154640.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 147856.982759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 158458.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150117.852273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151171.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151587.460177                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151271.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 148999.177419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148232.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 149534.752137                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150644.567490                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151418.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151227.702128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 157775.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150231.189655                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       154193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150924.465116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154640.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 147856.982759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 158458.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150117.852273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151171.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151587.460177                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151271.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 148999.177419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148232.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 149534.752137                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150644.567490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  557                       # number of writebacks
system.l2.writebacks::total                       557                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           88                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1052                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1052                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1306159                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     17482888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2389075                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10678766                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1343975                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      7971167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2314457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10398129                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1406402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      8088872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2233569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     10552749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2605317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      5630911                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2164105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     10687575                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     97254116                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1306159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     17482888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2389075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10678766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1343975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      7971167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2314457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10398129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1406402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      8088872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2233569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     10552749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2605317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      5630911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2164105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     10687575                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     97254116                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1306159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     17482888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2389075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10678766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1343975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      7971167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2314457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10398129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1406402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      8088872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2233569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     10552749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2605317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      5630911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2164105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     10687575                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     97254116                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.270115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.223507                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.232432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.223077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.237838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.218147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.189602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.225000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.262213                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.270115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.232432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.221797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.237838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.216891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.188450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.223709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.270115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.232432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.221797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.237838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.216891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.188450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.223709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261302                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93297.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92994.085106                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99544.791667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92058.327586                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95998.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92687.988372                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96435.708333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89639.043103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 100457.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data        91919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93065.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93387.159292                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93047.035714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90821.145161                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90171.041667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91346.794872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92446.878327                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93297.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92994.085106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99544.791667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92058.327586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95998.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92687.988372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96435.708333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 89639.043103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 100457.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data        91919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93065.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93387.159292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93047.035714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 90821.145161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90171.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91346.794872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92446.878327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93297.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92994.085106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99544.791667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92058.327586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95998.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92687.988372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96435.708333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 89639.043103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 100457.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data        91919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93065.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93387.159292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93047.035714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 90821.145161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90171.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91346.794872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92446.878327                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.258294                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118379                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.631957                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.258294                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021247                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891440                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110547                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110547                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110547                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110547                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110547                       # number of overall hits
system.cpu0.icache.overall_hits::total         110547                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2786604                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2786604                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2786604                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2786604                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2786604                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2786604                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110565                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110565                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110565                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110565                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000163                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000163                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000163                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000163                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000163                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000163                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154811.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154811.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154811.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154811.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154811.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154811.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2236463                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2236463                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2236463                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2236463                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2236463                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2236463                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159747.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159747.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159747.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159747.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159747.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159747.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   696                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231436                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   952                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              295411.172269                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.502603                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.497397                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.392588                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.607412                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280739                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           77                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433677                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433677                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433677                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433677                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2439                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2439                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2439                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2439                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2439                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    255629244                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    255629244                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    255629244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    255629244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    255629244                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    255629244                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       436116                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       436116                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       436116                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       436116                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008613                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005593                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005593                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104809.038130                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104809.038130                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104809.038130                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104809.038130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104809.038130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104809.038130                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          232                       # number of writebacks
system.cpu0.dcache.writebacks::total              232                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1743                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1743                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1743                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1743                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1743                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1743                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          696                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          696                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          696                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          696                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          696                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     65296914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     65296914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     65296914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     65296914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     65296914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     65296914                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001596                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001596                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001596                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93817.405172                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93817.405172                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93817.405172                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93817.405172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93817.405172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93817.405172                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.877125                       # Cycle average of tags in use
system.cpu1.icache.total_refs               732326905                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1444431.765286                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.877125                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.030252                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802688                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       111756                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         111756                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       111756                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          111756                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       111756                       # number of overall hits
system.cpu1.icache.overall_hits::total         111756                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.cpu1.icache.overall_misses::total           31                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5140099                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5140099                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5140099                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5140099                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5140099                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5140099                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       111787                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       111787                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       111787                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       111787                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       111787                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       111787                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000277                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000277                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000277                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000277                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000277                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165809.645161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165809.645161                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165809.645161                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165809.645161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165809.645161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165809.645161                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4307777                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4307777                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4307777                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4307777                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4307777                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4307777                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172311.080000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172311.080000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172311.080000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172311.080000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172311.080000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172311.080000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   522                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               115427344                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   778                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              148364.195373                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   157.941038                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    98.058962                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.616957                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.383043                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        76542                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          76542                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        64423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         64423                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          160                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          150                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       140965                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          140965                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       140965                       # number of overall hits
system.cpu1.dcache.overall_hits::total         140965                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1734                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1734                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           48                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1782                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1782                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    195316448                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    195316448                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4321556                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4321556                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    199638004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    199638004                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    199638004                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    199638004                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        78276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        78276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        64471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        64471                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       142747                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       142747                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       142747                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       142747                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022152                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022152                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000745                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000745                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012484                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012484                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012484                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012484                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112639.243368                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112639.243368                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 90032.416667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90032.416667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112030.305275                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112030.305275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112030.305275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112030.305275                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu1.dcache.writebacks::total              222                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1215                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1215                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1260                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1260                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          522                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          522                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          522                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          522                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     46925446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     46925446                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       246701                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       246701                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     47172147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     47172147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     47172147                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     47172147                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006630                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006630                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003657                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003657                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003657                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003657                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90415.117534                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90415.117534                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 82233.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82233.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90368.097701                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90368.097701                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90368.097701                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90368.097701                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               488.589913                       # Cycle average of tags in use
system.cpu2.icache.total_refs               731806544                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1496536.899796                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.589913                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021779                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.782997                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       112878                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         112878                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       112878                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          112878                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       112878                       # number of overall hits
system.cpu2.icache.overall_hits::total         112878                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2520177                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2520177                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2520177                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2520177                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2520177                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2520177                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       112893                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       112893                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       112893                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       112893                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       112893                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       112893                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000133                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 168011.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 168011.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 168011.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 168011.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 168011.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 168011.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2276508                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2276508                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2276508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2276508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2276508                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2276508                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162607.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162607.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162607.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162607.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162607.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162607.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   370                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               110531588                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              176568.031949                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   139.879366                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   116.120634                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.546404                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.453596                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        76389                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          76389                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        63753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         63753                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          152                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          152                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       140142                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          140142                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       140142                       # number of overall hits
system.cpu2.dcache.overall_hits::total         140142                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1222                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1222                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1222                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1222                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1222                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    134535664                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    134535664                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    134535664                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    134535664                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    134535664                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    134535664                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        77611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        77611                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        63753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        63753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       141364                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       141364                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       141364                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       141364                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015745                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015745                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008644                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008644                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008644                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008644                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110094.651391                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110094.651391                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110094.651391                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110094.651391                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110094.651391                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110094.651391                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu2.dcache.writebacks::total               86                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          852                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          852                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          852                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          852                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          852                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          370                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          370                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     32586940                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     32586940                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     32586940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     32586940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     32586940                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     32586940                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002617                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002617                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002617                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002617                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88072.810811                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88072.810811                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88072.810811                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88072.810811                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88072.810811                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88072.810811                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.889246                       # Cycle average of tags in use
system.cpu3.icache.total_refs               732326942                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1444431.838264                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.889246                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.030271                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.802707                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       111793                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         111793                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       111793                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          111793                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       111793                       # number of overall hits
system.cpu3.icache.overall_hits::total         111793                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.cpu3.icache.overall_misses::total           33                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5173439                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5173439                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5173439                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5173439                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5173439                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5173439                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       111826                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       111826                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       111826                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       111826                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       111826                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       111826                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000295                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000295                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156770.878788                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156770.878788                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156770.878788                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156770.878788                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156770.878788                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156770.878788                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4230175                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4230175                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4230175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4230175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4230175                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4230175                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       169207                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       169207                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       169207                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       169207                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       169207                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       169207                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   523                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               115427680                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   779                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              148174.172015                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.022760                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.977240                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.617276                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.382724                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76725                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76725                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        64564                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         64564                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          171                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          151                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          151                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       141289                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          141289                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       141289                       # number of overall hits
system.cpu3.dcache.overall_hits::total         141289                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1732                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1732                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           47                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1779                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1779                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1779                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1779                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    192448108                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    192448108                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5768007                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5768007                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    198216115                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    198216115                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    198216115                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    198216115                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        78457                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        78457                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        64611                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        64611                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          151                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          151                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       143068                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       143068                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       143068                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       143068                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022076                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022076                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000727                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000727                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012435                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012435                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012435                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012435                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111113.226328                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111113.226328                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 122723.553191                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 122723.553191                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111419.963463                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111419.963463                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111419.963463                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111419.963463                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu3.dcache.writebacks::total              225                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1212                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1212                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           44                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1256                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1256                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1256                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1256                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          520                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          520                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          523                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          523                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45839842                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45839842                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       254178                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       254178                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     46094020                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     46094020                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     46094020                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     46094020                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003656                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003656                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003656                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003656                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88153.542308                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88153.542308                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        84726                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        84726                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88133.881453                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88133.881453                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88133.881453                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88133.881453                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               488.589565                       # Cycle average of tags in use
system.cpu4.icache.total_refs               731806565                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1496536.942740                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.589565                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021778                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.782996                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       112899                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         112899                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       112899                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          112899                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       112899                       # number of overall hits
system.cpu4.icache.overall_hits::total         112899                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.cpu4.icache.overall_misses::total           15                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2582864                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2582864                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2582864                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2582864                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2582864                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2582864                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       112914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       112914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       112914                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       112914                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       112914                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       112914                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000133                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000133                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 172190.933333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 172190.933333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 172190.933333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 172190.933333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 172190.933333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 172190.933333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2340492                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2340492                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2340492                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2340492                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2340492                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2340492                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       167178                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       167178                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       167178                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       167178                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       167178                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       167178                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   370                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               110531495                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              176567.883387                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   139.841645                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   116.158355                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.546256                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.453744                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        76388                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          76388                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        63661                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         63661                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          152                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          152                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       140049                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          140049                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       140049                       # number of overall hits
system.cpu4.dcache.overall_hits::total         140049                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1212                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1212                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1212                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1212                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1212                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    134558301                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    134558301                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    134558301                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    134558301                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    134558301                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    134558301                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        77600                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        77600                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        63661                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        63661                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       141261                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       141261                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       141261                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       141261                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015619                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015619                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008580                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008580                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008580                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008580                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111021.700495                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111021.700495                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 111021.700495                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 111021.700495                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 111021.700495                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 111021.700495                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu4.dcache.writebacks::total               86                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          842                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          842                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          842                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          842                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          842                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          842                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          370                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          370                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          370                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     32789935                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     32789935                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     32789935                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     32789935                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     32789935                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     32789935                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002619                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002619                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88621.445946                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88621.445946                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88621.445946                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88621.445946                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88621.445946                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88621.445946                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               500.883495                       # Cycle average of tags in use
system.cpu5.icache.total_refs               732326945                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1444431.844181                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    18.883495                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.030262                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.802698                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       111796                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         111796                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       111796                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          111796                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       111796                       # number of overall hits
system.cpu5.icache.overall_hits::total         111796                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.cpu5.icache.overall_misses::total           34                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5219950                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5219950                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5219950                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5219950                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5219950                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5219950                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       111830                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       111830                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       111830                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       111830                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       111830                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       111830                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000304                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000304                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000304                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000304                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000304                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000304                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153527.941176                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153527.941176                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153527.941176                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153527.941176                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153527.941176                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153527.941176                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4266978                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4266978                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4266978                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4266978                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4266978                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4266978                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 170679.120000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 170679.120000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 170679.120000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 170679.120000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 170679.120000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 170679.120000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   521                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               115427380                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   777                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              148555.186615                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   157.944610                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    98.055390                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.616971                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.383029                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        76548                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          76548                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        64442                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         64442                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          170                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          170                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          151                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          151                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       140990                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          140990                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       140990                       # number of overall hits
system.cpu5.dcache.overall_hits::total         140990                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1742                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1742                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           51                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1793                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1793                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1793                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1793                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    195629447                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    195629447                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      5250580                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      5250580                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    200880027                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    200880027                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    200880027                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    200880027                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        78290                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        78290                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        64493                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        64493                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          151                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          151                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       142783                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       142783                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       142783                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       142783                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.022251                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022251                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000791                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000791                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012558                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012558                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012558                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012558                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112301.634328                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112301.634328                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 102952.549020                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 102952.549020                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112035.709426                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112035.709426                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112035.709426                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112035.709426                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          223                       # number of writebacks
system.cpu5.dcache.writebacks::total              223                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1224                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1224                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           48                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1272                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1272                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1272                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1272                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          518                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          521                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     46465699                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     46465699                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       259672                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       259672                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     46725371                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     46725371                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     46725371                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     46725371                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006616                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006616                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003649                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003649                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003649                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003649                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89702.121622                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 89702.121622                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 86557.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 86557.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89684.013436                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89684.013436                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89684.013436                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89684.013436                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               476.579557                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735274948                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1516030.820619                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.579557                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.034583                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.763749                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       114107                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         114107                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       114107                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          114107                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       114107                       # number of overall hits
system.cpu6.icache.overall_hits::total         114107                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.cpu6.icache.overall_misses::total           39                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5922442                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5922442                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5922442                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5922442                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5922442                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5922442                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       114146                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       114146                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       114146                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       114146                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       114146                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       114146                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 151857.487179                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 151857.487179                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 151857.487179                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 151857.487179                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 151857.487179                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 151857.487179                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4745138                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4745138                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4745138                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4745138                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4745138                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4745138                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158171.266667                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158171.266667                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158171.266667                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158171.266667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158171.266667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158171.266667                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   329                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               106621124                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              182258.331624                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   123.968883                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   132.031117                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.484253                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.515747                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        89401                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          89401                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        65672                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         65672                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          172                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          161                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       155073                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          155073                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       155073                       # number of overall hits
system.cpu6.dcache.overall_hits::total         155073                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          850                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          857                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           857                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          857                       # number of overall misses
system.cpu6.dcache.overall_misses::total          857                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     79583667                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     79583667                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       542056                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       542056                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     80125723                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     80125723                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     80125723                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     80125723                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90251                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90251                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        65679                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        65679                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       155930                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       155930                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       155930                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       155930                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009418                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009418                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005496                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005496                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005496                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005496                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 93627.843529                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 93627.843529                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77436.571429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77436.571429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 93495.592765                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 93495.592765                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 93495.592765                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 93495.592765                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu6.dcache.writebacks::total               79                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          523                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          523                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          528                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          528                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          327                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          329                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          329                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     27230060                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     27230060                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       133273                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       133273                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     27363333                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     27363333                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     27363333                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     27363333                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003623                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003623                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002110                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002110                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 83272.354740                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 83272.354740                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66636.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66636.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 83171.224924                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 83171.224924                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 83171.224924                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 83171.224924                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               500.876340                       # Cycle average of tags in use
system.cpu7.icache.total_refs               732326887                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1444431.729783                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    18.876340                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.030251                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.802686                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       111738                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         111738                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       111738                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          111738                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       111738                       # number of overall hits
system.cpu7.icache.overall_hits::total         111738                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.cpu7.icache.overall_misses::total           32                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      4929390                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4929390                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      4929390                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4929390                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      4929390                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4929390                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       111770                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       111770                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       111770                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       111770                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       111770                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       111770                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000286                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000286                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 154043.437500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 154043.437500                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 154043.437500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 154043.437500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 154043.437500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 154043.437500                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4103545                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4103545                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4103545                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4103545                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4103545                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4103545                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 164141.800000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 164141.800000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 164141.800000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 164141.800000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 164141.800000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 164141.800000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   522                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               115427644                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   778                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              148364.580977                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   157.940307                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    98.059693                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.616954                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.383046                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        76802                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          76802                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        64463                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         64463                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          160                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          150                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       141265                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          141265                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       141265                       # number of overall hits
system.cpu7.dcache.overall_hits::total         141265                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1736                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1736                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           47                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1783                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1783                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1783                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1783                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    196742509                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    196742509                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5065519                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5065519                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    201808028                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    201808028                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    201808028                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    201808028                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        78538                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        78538                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        64510                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        64510                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       143048                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       143048                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       143048                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       143048                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.022104                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022104                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000729                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000729                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012464                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012464                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012464                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012464                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113330.938364                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113330.938364                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data       107777                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total       107777                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113184.536175                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113184.536175                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113184.536175                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113184.536175                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu7.dcache.writebacks::total              227                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1216                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1216                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           44                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1260                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1260                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1260                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1260                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          520                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          520                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          523                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          523                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     46999071                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     46999071                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       204082                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       204082                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     47203153                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     47203153                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     47203153                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     47203153                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006621                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006621                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003656                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003656                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003656                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003656                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90382.828846                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90382.828846                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68027.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68027.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90254.594646                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90254.594646                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90254.594646                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90254.594646                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
