#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5da9a73197f0 .scope module, "fa_struct_test" "fa_struct_test" 2 1;
 .timescale 0 0;
v0x5da9a7333520_0 .var "a", 0 0;
v0x5da9a7333610_0 .var "b", 0 0;
v0x5da9a7333720_0 .var "cin", 0 0;
v0x5da9a7333810_0 .net "cout", 0 0, L_0x5da9a7333e10;  1 drivers
v0x5da9a73338b0_0 .net "sum", 0 0, L_0x5da9a7333bb0;  1 drivers
S_0x5da9a7319980 .scope module, "fa1" "full_add" 2 4, 3 2 0, S_0x5da9a73197f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5da9a7333e10 .functor OR 1, L_0x5da9a7333cf0, L_0x5da9a7333a60, C4<0>, C4<0>;
v0x5da9a7332e70_0 .net "a", 0 0, v0x5da9a7333520_0;  1 drivers
v0x5da9a7332f30_0 .net "b", 0 0, v0x5da9a7333610_0;  1 drivers
v0x5da9a7333000_0 .net "carry1", 0 0, L_0x5da9a7333a60;  1 drivers
v0x5da9a7333100_0 .net "carry2", 0 0, L_0x5da9a7333cf0;  1 drivers
v0x5da9a73331d0_0 .net "cin", 0 0, v0x5da9a7333720_0;  1 drivers
v0x5da9a73332c0_0 .net "cout", 0 0, L_0x5da9a7333e10;  alias, 1 drivers
v0x5da9a7333360_0 .net "sum", 0 0, L_0x5da9a7333bb0;  alias, 1 drivers
v0x5da9a7333430_0 .net "sum1", 0 0, L_0x5da9a73339f0;  1 drivers
S_0x5da9a731bb50 .scope module, "ha1" "half_add" 3 5, 4 1 0, S_0x5da9a7319980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0x5da9a73339f0 .functor XOR 1, v0x5da9a7333520_0, v0x5da9a7333610_0, C4<0>, C4<0>;
L_0x5da9a7333a60 .functor AND 1, v0x5da9a7333520_0, v0x5da9a7333610_0, C4<1>, C4<1>;
v0x5da9a731bda0_0 .net "a", 0 0, v0x5da9a7333520_0;  alias, 1 drivers
v0x5da9a73325e0_0 .net "b", 0 0, v0x5da9a7333610_0;  alias, 1 drivers
v0x5da9a73326a0_0 .net "carry", 0 0, L_0x5da9a7333a60;  alias, 1 drivers
v0x5da9a7332740_0 .net "sum", 0 0, L_0x5da9a73339f0;  alias, 1 drivers
S_0x5da9a7332880 .scope module, "ha2" "half_add" 3 6, 4 1 0, S_0x5da9a7319980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0x5da9a7333bb0 .functor XOR 1, L_0x5da9a73339f0, v0x5da9a7333720_0, C4<0>, C4<0>;
L_0x5da9a7333cf0 .functor AND 1, L_0x5da9a73339f0, v0x5da9a7333720_0, C4<1>, C4<1>;
v0x5da9a7332af0_0 .net "a", 0 0, L_0x5da9a73339f0;  alias, 1 drivers
v0x5da9a7332b90_0 .net "b", 0 0, v0x5da9a7333720_0;  alias, 1 drivers
v0x5da9a7332c30_0 .net "carry", 0 0, L_0x5da9a7333cf0;  alias, 1 drivers
v0x5da9a7332d00_0 .net "sum", 0 0, L_0x5da9a7333bb0;  alias, 1 drivers
    .scope S_0x5da9a73197f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5da9a7333610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5da9a7333720_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5da9a73197f0;
T_1 ;
    %vpi_call 2 20 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5da9a73197f0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "design.v";
    "/home/amit_fesn/coding_verilog/struct_fa_ha/half_add.v";
