Classic Timing Analyzer report for ULA_project
Fri Nov 02 14:03:18 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.694 ns   ; B[1] ; VECTOR[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+--------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To        ;
+-------+-------------------+-----------------+--------+-----------+
; N/A   ; None              ; 11.694 ns       ; B[1]   ; VECTOR[3] ;
; N/A   ; None              ; 11.574 ns       ; B[0]   ; VECTOR[3] ;
; N/A   ; None              ; 11.454 ns       ; B[2]   ; VECTOR[3] ;
; N/A   ; None              ; 11.404 ns       ; SEL[0] ; VECTOR[3] ;
; N/A   ; None              ; 11.343 ns       ; SEL[0] ; VECTOR[2] ;
; N/A   ; None              ; 11.340 ns       ; B[1]   ; VECTOR[2] ;
; N/A   ; None              ; 11.208 ns       ; B[0]   ; VECTOR[2] ;
; N/A   ; None              ; 11.151 ns       ; A[0]   ; VECTOR[3] ;
; N/A   ; None              ; 11.115 ns       ; A[1]   ; VECTOR[3] ;
; N/A   ; None              ; 11.090 ns       ; A[0]   ; VECTOR[2] ;
; N/A   ; None              ; 11.054 ns       ; A[1]   ; VECTOR[2] ;
; N/A   ; None              ; 10.997 ns       ; A[3]   ; STATUS    ;
; N/A   ; None              ; 10.868 ns       ; SEL[0] ; OVERFLOW  ;
; N/A   ; None              ; 10.865 ns       ; B[1]   ; OVERFLOW  ;
; N/A   ; None              ; 10.813 ns       ; B[3]   ; STATUS    ;
; N/A   ; None              ; 10.733 ns       ; B[0]   ; OVERFLOW  ;
; N/A   ; None              ; 10.615 ns       ; A[0]   ; OVERFLOW  ;
; N/A   ; None              ; 10.579 ns       ; A[1]   ; OVERFLOW  ;
; N/A   ; None              ; 10.576 ns       ; B[1]   ; STATUS    ;
; N/A   ; None              ; 10.494 ns       ; SEL[1] ; STATUS    ;
; N/A   ; None              ; 10.400 ns       ; SEL[0] ; STATUS    ;
; N/A   ; None              ; 10.378 ns       ; SEL[2] ; STATUS    ;
; N/A   ; None              ; 10.342 ns       ; B[2]   ; VECTOR[2] ;
; N/A   ; None              ; 10.333 ns       ; A[2]   ; VECTOR[2] ;
; N/A   ; None              ; 10.284 ns       ; A[1]   ; STATUS    ;
; N/A   ; None              ; 10.281 ns       ; SEL[2] ; VECTOR[2] ;
; N/A   ; None              ; 10.264 ns       ; B[2]   ; STATUS    ;
; N/A   ; None              ; 10.255 ns       ; A[2]   ; STATUS    ;
; N/A   ; None              ; 10.198 ns       ; SEL[0] ; VECTOR[1] ;
; N/A   ; None              ; 10.015 ns       ; B[1]   ; VECTOR[1] ;
; N/A   ; None              ; 9.867 ns        ; A[3]   ; VECTOR[3] ;
; N/A   ; None              ; 9.845 ns        ; A[1]   ; VECTOR[1] ;
; N/A   ; None              ; 9.832 ns        ; SEL[2] ; VECTOR[1] ;
; N/A   ; None              ; 9.788 ns        ; A[0]   ; VECTOR[1] ;
; N/A   ; None              ; 9.787 ns        ; B[2]   ; OVERFLOW  ;
; N/A   ; None              ; 9.769 ns        ; SEL[2] ; VECTOR[3] ;
; N/A   ; None              ; 9.699 ns        ; B[0]   ; VECTOR[1] ;
; N/A   ; None              ; 9.696 ns        ; SEL[1] ; VECTOR[2] ;
; N/A   ; None              ; 9.692 ns        ; B[3]   ; VECTOR[3] ;
; N/A   ; None              ; 9.678 ns        ; A[2]   ; VECTOR[3] ;
; N/A   ; None              ; 9.504 ns        ; SEL[1] ; VECTOR[3] ;
; N/A   ; None              ; 9.184 ns        ; SEL[1] ; VECTOR[1] ;
; N/A   ; None              ; 9.183 ns        ; A[0]   ; STATUS    ;
; N/A   ; None              ; 9.126 ns        ; A[3]   ; OVERFLOW  ;
; N/A   ; None              ; 9.118 ns        ; SEL[0] ; VECTOR[0] ;
; N/A   ; None              ; 9.073 ns        ; A[0]   ; VECTOR[0] ;
; N/A   ; None              ; 8.966 ns        ; B[0]   ; VECTOR[0] ;
; N/A   ; None              ; 8.904 ns        ; SEL[2] ; VECTOR[0] ;
; N/A   ; None              ; 8.891 ns        ; SEL[1] ; VECTOR[0] ;
; N/A   ; None              ; 8.870 ns        ; A[2]   ; OVERFLOW  ;
; N/A   ; None              ; 8.858 ns        ; B[0]   ; STATUS    ;
; N/A   ; None              ; 8.838 ns        ; B[3]   ; OVERFLOW  ;
; N/A   ; None              ; 8.233 ns        ; SEL[1] ; OVERFLOW  ;
; N/A   ; None              ; 8.024 ns        ; SEL[2] ; OVERFLOW  ;
+-------+-------------------+-----------------+--------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 02 14:03:18 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA_project -c ULA_project --timing_analysis_only
Info: Longest tpd from source pin "B[1]" to destination pin "VECTOR[3]" is 11.694 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W7; Fanout = 7; PIN Node = 'B[1]'
    Info: 2: + IC(4.483 ns) + CELL(0.225 ns) = 5.545 ns; Loc. = LCCOMB_X31_Y11_N20; Fanout = 2; COMB Node = 'Complemento2:inst2|Somador:inst|FullAdder:inst9|CarryOut:inst2|inst2'
    Info: 3: + IC(1.120 ns) + CELL(0.366 ns) = 7.031 ns; Loc. = LCCOMB_X33_Y5_N6; Fanout = 1; COMB Node = 'MUX8x1Correct:inst11|MUX8x1:inst4|inst3~0'
    Info: 4: + IC(0.248 ns) + CELL(0.272 ns) = 7.551 ns; Loc. = LCCOMB_X33_Y5_N20; Fanout = 1; COMB Node = 'MUX8x1Correct:inst11|MUX8x1:inst4|inst3~1'
    Info: 5: + IC(2.019 ns) + CELL(2.124 ns) = 11.694 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'VECTOR[3]'
    Info: Total cell delay = 3.824 ns ( 32.70 % )
    Info: Total interconnect delay = 7.870 ns ( 67.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Fri Nov 02 14:03:19 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


