
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001065                       # Number of seconds simulated
sim_ticks                                  1064661500                       # Number of ticks simulated
final_tick                                 1064661500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78125                       # Simulator instruction rate (inst/s)
host_op_rate                                   146585                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101499372                       # Simulator tick rate (ticks/s)
host_mem_usage                                 709936                       # Number of bytes of host memory used
host_seconds                                    10.49                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          109184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              145664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       109184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         109184                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1706                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              570                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2276                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          102552783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           34264412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              136817195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     102552783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         102552783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         102552783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          34264412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             136817195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1706.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       570.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4626                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2276                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2276                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  145664                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   145664                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                255                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                239                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                313                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 89                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                60                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1064568500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2276                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1578                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      572                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      106                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          539                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     265.261596                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    169.910663                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    274.134115                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           192     35.62%     35.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          152     28.20%     63.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           69     12.80%     76.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           33      6.12%     82.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           25      4.64%     87.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      3.15%     90.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      2.04%     92.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.48%     94.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           32      5.94%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           539                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       109184                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36480                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 102552783.208559721708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 34264411.740257352591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1706                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          570                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     64643250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     27756500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37891.71                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     48695.61                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      49724750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 92399750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11380000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21847.43                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40597.43                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        136.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     136.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1727                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.88                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      467736.60                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.88                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2391900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1240965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9903180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23434410                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2064960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        124539870                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         50950080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         151682520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               401857005                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             377.450490                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1007744000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3852500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15080000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     602100000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    132686500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37824250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    273118250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1527960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    804540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6347460                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              19762470                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3014400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        151378320                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         76322400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         126351960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               430992870                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             404.816808                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1013413500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6005000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       19240000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     482747000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    198754750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25953250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    331961500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  317277                       # Number of BP lookups
system.cpu.branchPred.condPredicted            317277                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             47592                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               144840                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  114700                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              20393                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          144840                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              56148                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            88692                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        22786                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      313250                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      232971                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1249                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           321                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      271975                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           383                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2129324                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             153724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1602831                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      317277                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             170848                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1855003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   96880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2569                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    271713                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1707                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2060053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.536123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.798280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   400223     19.43%     19.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   155166      7.53%     26.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1504664     73.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2060053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.149004                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.752742                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   281301                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                227830                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1402608                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 99874                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  48440                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2766862                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                165096                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  48440                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   462945                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   61017                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1989                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1316502                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                169160                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2596403                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 81938                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    68                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  65191                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     78                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  61755                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              950                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2396006                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               6192829                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4520216                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5029                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   993650                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 40                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             39                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    147958                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               455049                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              280629                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             63794                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22409                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2430757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 647                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1863020                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             91096                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          893820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1571723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            631                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2060053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.904355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.758278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              700189     33.99%     33.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              856708     41.59%     75.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              503156     24.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2060053                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  576138     80.75%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    245      0.03%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     28      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  95120     13.33%     94.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 41909      5.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9591      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1270039     68.17%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1770      0.10%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    76      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  861      0.05%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  307      0.02%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 291      0.02%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               339349     18.21%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              238430     12.80%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1572      0.08%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            716      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1863020                       # Type of FU issued
system.cpu.iq.rate                           0.874935                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      713461                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.382959                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6582677                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3319158                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1741497                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7973                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6870                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3122                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2562823                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4067                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           111155                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       191467                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          919                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          818                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        59925                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  48440                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   33569                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4537                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2431404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             44433                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                455049                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               280629                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                241                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    506                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3500                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            818                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          20971                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        29341                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                50312                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1764041                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                313113                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             98979                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       546042                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   154665                       # Number of branches executed
system.cpu.iew.exec_stores                     232929                       # Number of stores executed
system.cpu.iew.exec_rate                     0.828451                       # Inst execution rate
system.cpu.iew.wb_sent                        1748946                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1744619                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1197718                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2105202                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.819330                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.568933                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          810589                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             47765                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1983817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.775063                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.881286                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1043684     52.61%     52.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       342683     17.27%     69.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       597450     30.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1983817                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                597450                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3734539                       # The number of ROB reads
system.cpu.rob.rob_writes                     4772733                       # The number of ROB writes
system.cpu.timesIdled                             794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           69271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.598400                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.598400                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.384852                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.384852                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3055053                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1330515                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3646                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2182                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    297289                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   266977                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  824389                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.990532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              414092                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.396495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.990532                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3382702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3382702                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       184001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          184001                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       217299                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         217299                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       401300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           401300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       401300                       # number of overall hits
system.cpu.dcache.overall_hits::total          401300                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16513                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3427                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        19940                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19940                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19940                       # number of overall misses
system.cpu.dcache.overall_misses::total         19940                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    226259500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    226259500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     75236500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     75236500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    301496000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    301496000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    301496000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    301496000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       200514                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       200514                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       421240                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       421240                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       421240                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       421240                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.082353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.082353                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015526                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047336                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047336                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047336                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047336                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13701.901532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13701.901532                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21954.041436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21954.041436                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15120.160481                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15120.160481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15120.160481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15120.160481                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3034                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               297                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.215488                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11931                       # number of writebacks
system.cpu.dcache.writebacks::total             11931                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6925                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6925                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          223                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          223                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         7148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7148                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9588                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9588                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3204                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3204                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12792                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12792                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    131308500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    131308500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     70078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70078000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    201386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    201386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    201386500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    201386500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030367                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030367                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13695.087610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13695.087610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21872.034956                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21872.034956                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15743.159787                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15743.159787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15743.159787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15743.159787                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12766                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           495.647979                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              271120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2550                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            106.321569                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.647979                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2176246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2176246                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       268570                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          268570                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       268570                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           268570                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       268570                       # number of overall hits
system.cpu.icache.overall_hits::total          268570                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3142                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3142                       # number of overall misses
system.cpu.icache.overall_misses::total          3142                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    192103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192103000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    192103000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192103000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    192103000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192103000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       271712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       271712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       271712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271712                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011564                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011564                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011564                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011564                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011564                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61140.356461                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61140.356461                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61140.356461                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61140.356461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61140.356461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61140.356461                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          483                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          591                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          591                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          591                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          591                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          591                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          591                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2551                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2551                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2551                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2551                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2551                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2551                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159430000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159430000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009389                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009389                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009389                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009389                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009389                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62497.059976                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62497.059976                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62497.059976                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62497.059976                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62497.059976                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62497.059976                       # average overall mshr miss latency
system.cpu.icache.replacements                   2011                       # number of replacements
system.l2bus.snoop_filter.tot_requests          30120                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        14793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          460                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               12132                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11931                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2855                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                10                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3200                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3200                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          12133                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7100                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        38317                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   45417                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       162432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1580160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1742592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                47                       # Total snoops (count)
system.l2bus.snoopTraffic                        2240                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              15352                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030941                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.173162                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    14877     96.91%     96.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                      475      3.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                15352                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             38922000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6398453                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            31957498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1901.057071                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27228                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2276                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.963093                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1409.458011                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   491.599059                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.344106                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.120019                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.464125                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2267                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1292                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          850                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.553467                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               220108                       # Number of tag accesses
system.l2cache.tags.data_accesses              220108                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11931                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11931                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2826                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2826                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          832                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         9363                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10195                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             832                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           12189                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               13021                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            832                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          12189                       # number of overall hits
system.l2cache.overall_hits::total              13021                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          362                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            362                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1707                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1915                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1707                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           570                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2277                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1707                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          570                       # number of overall misses
system.l2cache.overall_misses::total             2277                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     36302000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     36302000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    146896500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18926000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    165822500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    146896500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     55228000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    202124500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    146896500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     55228000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    202124500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11931                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11931                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3188                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3188                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2539                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         9571                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        12110                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2539                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12759                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           15298                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2539                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12759                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          15298                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.113551                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.113551                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.672312                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.021732                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.158134                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.672312                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.044674                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.148843                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.672312                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.044674                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.148843                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 100281.767956                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 100281.767956                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86055.360281                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90990.384615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86591.383812                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86055.360281                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 96891.228070                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 88767.896355                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86055.360281                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 96891.228070                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 88767.896355                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          362                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          362                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1707                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1915                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1707                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          570                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2277                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1707                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          570                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2277                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     35578000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35578000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    143484500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18510000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    161994500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    143484500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     54088000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    197572500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    143484500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     54088000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    197572500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.113551                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.113551                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.672312                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021732                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.158134                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.672312                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.044674                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.148843                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.672312                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.044674                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.148843                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 98281.767956                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 98281.767956                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84056.531927                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88990.384615                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84592.428198                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84056.531927                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 94891.228070                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 86768.774704                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84056.531927                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 94891.228070                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 86768.774704                       # average overall mshr miss latency
system.l2cache.replacements                         9                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2285                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1914                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 9                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                362                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               362                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1914                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4561                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       145664                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2276                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2276    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2276                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1142500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5690000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1903.393724                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2276                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2276                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1411.071072                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   492.322652                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.043062                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.015024                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.058087                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2276                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1292                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          859                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.069458                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38692                       # Number of tag accesses
system.l3cache.tags.data_accesses               38692                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          362                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            362                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1706                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1914                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1706                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           570                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2276                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1706                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          570                       # number of overall misses
system.l3cache.overall_misses::total             2276                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     32320000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     32320000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    128130500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16638000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    144768500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    128130500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     48958000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    177088500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    128130500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     48958000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    177088500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          362                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          362                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1706                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1914                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1706                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          570                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2276                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1706                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          570                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2276                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 89281.767956                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 89281.767956                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75105.803048                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79990.384615                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75636.624869                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75105.803048                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 85891.228070                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 77806.898067                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75105.803048                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 85891.228070                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 77806.898067                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          362                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          362                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1706                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1914                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1706                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          570                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2276                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1706                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          570                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2276                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     31596000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     31596000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    124718500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16222000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    140940500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    124718500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     47818000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    172536500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    124718500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     47818000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    172536500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 87281.767956                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 87281.767956                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73105.803048                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77990.384615                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73636.624869                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73105.803048                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 83891.228070                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75806.898067                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73105.803048                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 83891.228070                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75806.898067                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2276                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1064661500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1914                       # Transaction distribution
system.membus.trans_dist::ReadExReq               362                       # Transaction distribution
system.membus.trans_dist::ReadExResp              362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1914                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       145664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       145664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  145664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2276                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2276    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2276                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1138000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6166750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
