{"vcs1":{"timestamp_begin":1745159854.445017323, "rt":7.37, "ut":7.40, "st":0.51}}
{"vcselab":{"timestamp_begin":1745159861.896466577, "rt":0.30, "ut":0.19, "st":0.10}}
{"link":{"timestamp_begin":1745159862.257693592, "rt":0.33, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745159853.832687367}
{"VCS_COMP_START_TIME": 1745159853.832687367}
{"VCS_COMP_END_TIME": 1745159862.737164740}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475056}}
{"vcselab": {"peak_mem": 166732}}
