EN and_de NULL "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_SM/../AND_DFM/AND_DE.vhd" sub00/vhpl02 1488033056
EN half_adder_de NULL "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_SM/HALF_ADDER_DE.vhd" sub00/vhpl04 1488033058
AR xor_de behavioral "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_SM/../XOR_DFM/XOR_DE.vhd" sub00/vhpl01 1488033055
AR half_adder_de behavioral "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_SM/HALF_ADDER_DE.vhd" sub00/vhpl05 1488033059
EN xor_de NULL "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_SM/../XOR_DFM/XOR_DE.vhd" sub00/vhpl00 1488033054
AR and_de behavioral "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_SM/../AND_DFM/AND_DE.vhd" sub00/vhpl03 1488033057
MO glbl NULL C:/Xilinx92i/verilog/src/glbl.v vlg2D/glbl.bin 1488033054
MO HALF_ADDER_S NULL "C:/Users/BAKA/Documents/Xilinx Baka/HALF_ADDER_SM/HALF_ADDER_S.tfw" vlg58/_h_a_l_f___a_d_d_e_r___s.bin 1488033054
