# proc commit {} {
#     validate_bd_design
#     save_bd_design
#     set bd [current_bd_design]
#     puts "Writing to: $::script_path/${bd}.bd"
#     file copy -force ./${bd}/${bd}.bd $::script_path/
# }
# read_verilog     /${projects}/Poseidon/fpga/shell/design/axi_poseidon_core.v
# read_verilog -sv [glob /${projects}/hw-msm/utils/ingo-hw-primitives/advanced_arith/hls/generated/bls12_381_scalar_ops/bls12_381_scalar_add_mod_standalone/f250/*.v]
# read_verilog -sv [glob /${projects}/Poseidon/fpga/regfile/design/*.v]
# read_verilog -sv [glob /${projects}/Poseidon/fpga/shell/design/*.v]
WARNING: [filemgmt 56-12] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/shell/design/axi_poseidon_core.v' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -sv /${projects}/hw-msm/fpga/buckets/verification/wavedly.v
# read_verilog -sv /${projects}/Poseidon/fpga/global/ps_defines.v
# read_verilog -sv /${projects}/Poseidon/fpga/host_if/design/reg_fifo.v
# read_verilog -sv /${projects}/Poseidon/fpga/host_if/design/adder_wrapper.v
# read_verilog -sv /${projects}/Poseidon/fpga/host_if/design/host_if.v
# read_verilog -sv /${projects}/Poseidon/fpga/poseidon_core/design/ring_node_stub.v
# read_verilog -sv /${projects}/Poseidon/fpga/poseidon_core/design/poseidon_core.v
# read_verilog -sv /${projects}/hw-msm/utils/sdp_ram/rtl/sdp_ram.sv
# read_verilog -sv /${projects}/hw-msm/utils/sdp_ram/rtl/sdp_ram_infer.sv
# read_verilog -sv /${projects}/hw-msm/utils/sync_fifo/rtl/sync_fifo.sv
# read_verilog -sv /${projects}/hw-msm/utils/sync_fifo/rtl/sync_fifo_simple.sv
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/support_modules.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/context_keeper.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/depot.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/depots.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/find_first_one.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/ps_proc.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/ps_ring_node.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/ps_round_robin.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/syncfifo.v
# set_property is_global_include true [get_files  /${projects}/Poseidon/fpga/global/ps_defines.v]
# file mkdir ./user/
# file copy ${script_path}/user.bd ./user/user.bd
# read_bd ./user/user.bd
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_core_clk_0/user_core_clk_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_core_reset_0/user_core_reset_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/user_hbm_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_cattrip_0/user_hbm_cattrip_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_reset_0/user_hbm_reset_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/user_smartconnect_ctrl_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/user_smartconnect_dma_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_debug_bridge_0/user_debug_bridge_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/user_shell_axi_ila_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_ila_0/user_hbm_ila_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/edit/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_axi_poseidon_core_0_0/user_axi_poseidon_core_0_0.xci' referenced by design 'user' could not be found.
# start_gui
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 14:46:02 2022...
administrator@italy:~/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template$ make synth PERSONA=poseidon
rm -rf ./build/xilinx_u55n_xdma_gen3x8_v1/poseidon/
mkdir -p ./build/xilinx_u55n_xdma_gen3x8_v1/poseidon/
cd ./build/xilinx_u55n_xdma_gen3x8_v1/poseidon/; \
vivado -mode batch -source /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/personas/xilinx_u55n_xdma_gen3x8_v1/poseidon/synth.tcl

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/personas/xilinx_u55n_xdma_gen3x8_v1/poseidon/synth.tcl
# set script_path [file dirname [file normalize [info script]]]
# set project_path [file normalize ${script_path}/../../../]
# set projects "home/administrator/users/aviad/github/Projects"
# create_project -in_memory -part xcu55n-fsvh2892-2L-e
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1699.457 ; gain = 68.023 ; free physical = 46086 ; free virtual = 61890
# set_property source_mgmt_mode All [current_project]
# set_property IP_REPO_PATHS ${project_path}/ [current_fileset]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
# file mkdir ./user/
# file copy -force ${script_path}/user.bd ./user/user.bd
# read_bd ./user/user.bd
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_core_clk_0/user_core_clk_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_core_reset_0/user_core_reset_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/user_hbm_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_cattrip_0/user_hbm_cattrip_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_reset_0/user_hbm_reset_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/user_smartconnect_ctrl_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/user_smartconnect_dma_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_debug_bridge_0/user_debug_bridge_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/user_shell_axi_ila_0.xci' referenced by design 'user' could not be found.
WARNING: [BD 41-2576] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_axi_poseidon_core_0_0/user_axi_poseidon_core_0_0.xci' referenced by design 'user' could not be found.
# read_verilog     /${projects}/Poseidon/fpga/shell/design/axi_poseidon_core.v
# read_verilog -sv [glob /${projects}/hw-msm/utils/ingo-hw-primitives/advanced_arith/hls/generated/bls12_381_scalar_ops/bls12_381_scalar_add_mod_standalone/f250/*.v]
# read_verilog -sv [glob /${projects}/Poseidon/fpga/regfile/design/*.v]
# read_verilog -sv [glob /${projects}/Poseidon/fpga/shell/design/*.v]
WARNING: [filemgmt 56-12] File '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/shell/design/axi_poseidon_core.v' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -sv /${projects}/hw-msm/fpga/buckets/verification/wavedly.v
# read_verilog -sv /${projects}/Poseidon/fpga/global/ps_defines.v
# read_verilog -sv /${projects}/Poseidon/fpga/host_if/design/reg_fifo.v
# read_verilog -sv /${projects}/Poseidon/fpga/host_if/design/adder_wrapper.v
# read_verilog -sv /${projects}/Poseidon/fpga/host_if/design/host_if.v
# read_verilog -sv /${projects}/Poseidon/fpga/poseidon_core/design/ring_node_stub.v
# read_verilog -sv /${projects}/Poseidon/fpga/poseidon_core/design/poseidon_core.v
# read_verilog -sv /${projects}/hw-msm/utils/sdp_ram/rtl/sdp_ram.sv
# read_verilog -sv /${projects}/hw-msm/utils/sdp_ram/rtl/sdp_ram_infer.sv
# read_verilog -sv /${projects}/hw-msm/utils/sync_fifo/rtl/sync_fifo.sv
# read_verilog -sv /${projects}/hw-msm/utils/sync_fifo/rtl/sync_fifo_simple.sv
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/support_modules.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/context_keeper.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/depot.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/depots.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/find_first_one.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/ps_proc.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/ps_ring_node.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/ps_round_robin.v
# read_verilog -sv /${projects}/Poseidon/fpga/ring_node/rtl/syncfifo.v
# set_property is_global_include true [get_files  /${projects}/Poseidon/fpga/global/ps_defines.v]
# generate_target all [get_files user.bd]
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_core_clk_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_core_reset_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_hbm_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_hbm_cattrip_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_hbm_reset_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_smartconnect_ctrl_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_smartconnect_dma_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_debug_bridge_0 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] user_debug_bridge_0:  Update content has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] user_debug_bridge_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] user_debug_bridge_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] user_debug_bridge_0:  Update content has started running 
INFO: [BD 41-434] Could not find an IP with XCI file by name: user_shell_axi_ila_0 
INFO: [BD 41-1728] Could not find a module with name: user_axi_poseidon_core_0_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
INFO: [xilinx.com:ip:smartconnect:1.0-1] user_smartconnect_dma_0: SmartConnect user_smartconnect_dma_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] user_smartconnect_ctrl_0: SmartConnect user_smartconnect_ctrl_0 is in Low-Area Mode.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /core_clk clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /hbm/AXI_31_ACLK have been updated from connected ip, but BD cell '/hbm' does not accept parameter changes, so they may not be synchronized with cell properties:
        FREQ_HZ = 450000000 
Please resolve any mismatches by directly setting properties on BD cell </hbm> to completely resolve these warnings.
Wrote  : </home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/user.bd> 
Verilog Output written to : /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v
Verilog Output written to : /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/sim/user.v
Verilog Output written to : /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/hdl/user_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block core_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block core_reset .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI_31'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hbm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hbm_cattrip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hbm_reset .
Exporting to file /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/hw_handoff/user_smartconnect_ctrl_0.hwh
Generated Hardware Definition File /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/user_smartconnect_ctrl_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_ctrl .
Exporting to file /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/hw_handoff/user_smartconnect_dma_0.hwh
Generated Hardware Definition File /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/user_smartconnect_dma_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_dma .
Exporting to file /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_debug_bridge_0/bd_0/hw_handoff/user_debug_bridge_0.hwh
Generated Hardware Definition File /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_debug_bridge_0/bd_0/synth/user_debug_bridge_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block debug_bridge .
Exporting to file /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/hw_handoff/user_shell_axi_ila_0.hwh
Generated Hardware Definition File /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/user_shell_axi_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block shell_axi_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_poseidon_core_0 .
Exporting to file /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/hw_handoff/user.hwh
Generated Hardware Definition File /home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.hwdef
generate_target: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 3659.762 ; gain = 1886.562 ; free physical = 44502 ; free virtual = 60394
# synth_design -top user -mode out_of_context
Command: synth_design -top user -mode out_of_context
Starting synth_design
Using part: xcu55n-fsvh2892-2L-e
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55n'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55n'
INFO: [Device 21-403] Loading part xcu55n-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 786404
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'xsdb_apb_grant_0_s', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:2319]
INFO: [Synth 8-11241] undeclared symbol 'gen_apb_wr_rd_0', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:3814]
INFO: [Synth 8-11241] undeclared symbol 'xsdb_apb_grant_0_s', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:3876]
INFO: [Synth 8-11241] undeclared symbol 'gen_apb_wr_rd_1', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:4067]
INFO: [Synth 8-11241] undeclared symbol 'xsdb_apb_grant_1_s', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:4128]
WARNING: [Synth 8-11065] parameter 'S_IDLE' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:60]
WARNING: [Synth 8-11065] parameter 'S_WRITE0' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:61]
WARNING: [Synth 8-11065] parameter 'S_WRITE1' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:62]
WARNING: [Synth 8-11065] parameter 'S_APB_REQ' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:63]
WARNING: [Synth 8-11065] parameter 'S_READ0' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:65]
WARNING: [Synth 8-11065] parameter 'S_READ1' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:66]
WARNING: [Synth 8-11065] parameter 'S_APB_RD0' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:68]
WARNING: [Synth 8-11065] parameter 'S_APB_RD1' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:69]
WARNING: [Synth 8-11065] parameter 'S_APB_RD2' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:70]
WARNING: [Synth 8-11065] parameter 'S_APB_WR0' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:72]
WARNING: [Synth 8-11065] parameter 'S_APB_WR1' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:73]
WARNING: [Synth 8-11065] parameter 'S_ERROR' becomes localparam in 'xsdb2apb' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_hbm_0/xsdb/xsdb2apb.v:75]
WARNING: [Synth 8-11067] parameter 'K_MAX_EP_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:87]
WARNING: [Synth 8-11067] parameter 'K_MAX_SC_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:88]
WARNING: [Synth 8-11067] parameter 'K_MAX_CMD_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:89]
WARNING: [Synth 8-11067] parameter 'K_MAX_LUTRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:90]
WARNING: [Synth 8-11067] parameter 'K_MAX_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:91]
WARNING: [Synth 8-11067] parameter 'K_MIN_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:92]
WARNING: [Synth 8-11067] parameter 'K_MAX_SYNC_RATIO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:93]
WARNING: [Synth 8-11067] parameter 'K_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:94]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:95]
WARNING: [Synth 8-11067] parameter 'K_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:96]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:97]
WARNING: [Synth 8-11067] parameter 'K_AXIS_ARB_TDATA_NUM_BYTES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:98]
WARNING: [Synth 8-11067] parameter 'K_MAX_USER_BITS_PER_BYTE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:99]
WARNING: [Synth 8-11067] parameter 'K_MAX_INFO_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:100]
WARNING: [Synth 8-11067] parameter 'K_MAX_OUTSTANDING_REQ' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:101]
WARNING: [Synth 8-11067] parameter 'K_AXI_SIZE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:102]
WARNING: [Synth 8-11067] parameter 'K_AXI_BURST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:103]
WARNING: [Synth 8-11067] parameter 'K_AXI_RESP_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:104]
WARNING: [Synth 8-11067] parameter 'K_AXI_LAST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:105]
WARNING: [Synth 8-11067] parameter 'K_AXI_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:106]
WARNING: [Synth 8-11067] parameter 'K_AXI_EXCL_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:107]
WARNING: [Synth 8-11067] parameter 'K_AXI_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:108]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:109]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:110]
WARNING: [Synth 8-11067] parameter 'K_AXI_PROT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:111]
WARNING: [Synth 8-11067] parameter 'K_AXI_QOS_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:112]
WARNING: [Synth 8-11067] parameter 'K_AXI_CACHE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:113]
WARNING: [Synth 8-11067] parameter 'K_MAX_ACCEPTANCE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:114]
WARNING: [Synth 8-11067] parameter 'K_MAX_FANOUT' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:115]
WARNING: [Synth 8-11067] parameter 'K_MAX_READ_WATERMARK' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:116]
WARNING: [Synth 8-11067] parameter 'K_MAX_BURST_LENGTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:117]
WARNING: [Synth 8-11067] parameter 'CH_R' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:164]
WARNING: [Synth 8-11067] parameter 'CH_W' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:165]
WARNING: [Synth 8-11067] parameter 'CH_AR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:166]
WARNING: [Synth 8-11067] parameter 'CH_AW' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:167]
WARNING: [Synth 8-11067] parameter 'CH_B' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:168]
WARNING: [Synth 8-11067] parameter 'CLK_DOWN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:170]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC_ALIAS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:171]
WARNING: [Synth 8-11067] parameter 'CLK_ASYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:172]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:173]
WARNING: [Synth 8-11067] parameter 'CLK_UP' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:174]
WARNING: [Synth 8-11067] parameter 'CLKEN_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:176]
WARNING: [Synth 8-11067] parameter 'CLKEN_S' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:177]
WARNING: [Synth 8-11067] parameter 'CLKEN_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:178]
WARNING: [Synth 8-11067] parameter 'CLKEN_S_AND_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:179]
WARNING: [Synth 8-11067] parameter 'ARB_BYPASS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:180]
WARNING: [Synth 8-11067] parameter 'ARB_ROUNDROBIN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:181]
WARNING: [Synth 8-11067] parameter 'ARB_SLAVE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:182]
WARNING: [Synth 8-11067] parameter 'FIFO_LUTRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:183]
WARNING: [Synth 8-11067] parameter 'FIFO_BRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:184]
WARNING: [Synth 8-11067] parameter 'FIFO_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:185]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_MEMORY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:186]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_FG' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:187]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_FIFO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:188]
WARNING: [Synth 8-11067] parameter 'K_T_STRUCT_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:230]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_ADDR_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:232]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_RDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:240]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_WDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:244]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_BRSP_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:247]
WARNING: [Synth 8-11067] parameter 'K_T_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:253]
WARNING: [Synth 8-11067] parameter 'K_T_ADDR_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:256]
WARNING: [Synth 8-11067] parameter 'K_T_DATA_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:259]
WARNING: [Synth 8-11067] parameter 'K_T_BRSP_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:261]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:263]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:265]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:267]
WARNING: [Synth 8-11067] parameter 'K_T_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:270]
WARNING: [Synth 8-11067] parameter 'K_T_SEG_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:304]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:305]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:308]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:310]
WARNING: [Synth 8-11067] parameter 'K_T_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:313]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:341]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:348]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:352]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:357]
WARNING: [Synth 8-11067] parameter 'K_T_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:361]
WARNING: [Synth 8-11067] parameter 'K_MAX_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:362]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:547]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:557]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:561]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:566]
WARNING: [Synth 8-11067] parameter 'K_STATIC_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:574]
WARNING: [Synth 8-11067] parameter 'K_STATIC_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:584]
WARNING: [Synth 8-11067] parameter 'K_STATIC_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:588]
WARNING: [Synth 8-11067] parameter 'K_STATIC_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:593]
WARNING: [Synth 8-11067] parameter 'K_T_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:596]
WARNING: [Synth 8-11067] parameter 'K_MAX_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:597]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_MNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:674]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_SNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:675]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_SCHED_LEN' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:676]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_TKN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:677]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_RTR_ADDR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:678]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_EJECT' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:679]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:680]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:681]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:682]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:683]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:684]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:685]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11014] non-net output port 'upsizer_valid' cannot be initialized at declaration in SystemVerilog mode [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv:2589]
WARNING: [Synth 8-11065] parameter 'DEPTH1' becomes localparam in 'syncfifo' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/regfile/design/syncfifo.v:14]
WARNING: [Synth 8-11065] parameter 'AWID1' becomes localparam in 'syncfifo' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/regfile/design/syncfifo.v:15]
INFO: [Synth 8-11241] undeclared symbol 'add_fifo_almost_full', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/host_if/design/host_if.v:229]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'dep_mult_opb_sel' is not allowed [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:138]
WARNING: [Synth 8-6901] identifier 'writeback_data35' is used before its declaration [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:71]
WARNING: [Synth 8-6901] identifier 'writeback_acc35' is used before its declaration [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:71]
WARNING: [Synth 8-6901] identifier 'wait_completion' is used before its declaration [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:111]
WARNING: [Synth 8-6901] identifier 'wait_adder' is used before its declaration [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:112]
WARNING: [Synth 8-6901] identifier 'repeat_op' is used before its declaration [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:118]
WARNING: [Synth 8-6901] identifier 'last_instruction' is used before its declaration [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:125]
INFO: [Synth 8-11241] undeclared symbol 'wacc_wr', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/ps_proc.v:142]
INFO: [Synth 8-11241] undeclared symbol 'racc_cen31', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/ps_proc.v:143]
INFO: [Synth 8-11241] undeclared symbol 'add_vld', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/ps_proc.v:213]
INFO: [Synth 8-11241] undeclared symbol 'mul_vld', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/ps_proc.v:239]
INFO: [Synth 8-11241] undeclared symbol 'add_result_vld', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/ps_proc.v:275]
INFO: [Synth 8-11241] undeclared symbol 'mul_result_vld', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/ps_proc.v:289]
WARNING: [Synth 8-11065] parameter 'DEPTH1' becomes localparam in 'syncfifo' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/syncfifo.v:14]
WARNING: [Synth 8-11065] parameter 'AWID1' becomes localparam in 'syncfifo' with formal parameter declaration list [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/syncfifo.v:15]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'syncfifo' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/syncfifo.v:62]
INFO: [Synth 8-9937] previous definition of design element 'syncfifo' is here [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/regfile/design/syncfifo.v:73]
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4527]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4528]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4529]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4530]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4531]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4532]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4586]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4587]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4588]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:5486]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4083.441 ; gain = 319.629 ; free physical = 43919 ; free virtual = 59811
Synthesis current peak Physical Memory [PSS] (MB): peak = 3657.451; parent = 3400.020; children = 257.432
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5068.383; parent = 4106.258; children = 962.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/ip/ip_0/synth/bd_03a0_ila_lib_0.v:3319]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/ip/ip_0/synth/bd_03a0_ila_lib_0.v:3319]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/ip/ip_0/synth/bd_03a0_ila_lib_0.v:3319]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/ip/ip_0/synth/bd_03a0_ila_lib_0.v:3319]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/ip/ip_0/synth/bd_03a0_ila_lib_0.v:3319]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/ip/ip_0/synth/bd_03a0_ila_lib_0.v:3319]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_12_ila' has 1033 connections declared, but only 1027 given [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/ip/ip_0/synth/bd_03a0_ila_lib_0.v:3319]
INFO: [Synth 8-638] synthesizing module 'bd_3b7e_psr_aclk_0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/ip/ip_1/synth/bd_3b7e_psr_aclk_0.vhd:74]
        Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
        Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
        Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
        Parameter C_EXT_RESET_HIGH bound to: 1'b0 
        Parameter C_AUX_RESET_HIGH bound to: 1'b0 
        Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
        Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
        Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
        Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/ip/ip_1/synth/bd_3b7e_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
        Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
        Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
        Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
        Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
        Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (0#1) [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_3b7e_psr_aclk_0' (0#1) [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/ip/ip_1/synth/bd_3b7e_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_3b7e_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/bd_3b7e.v:658]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_3b7e_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/bd_3b7e.v:658]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_3b7e_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/bd_3b7e.v:658]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_3b7e_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/bd_3b7e.v:658]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_3b7e_psr_aclk_0' has 10 connections declared, but only 6 given [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/bd_3b7e.v:658]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_3b7e_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/bd_3b7e.v:1426]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_3b7e_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/bd_3b7e.v:1426]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_3b7e_s00tr_0' has 82 connections declared, but only 80 given [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_ctrl_0/bd_0/synth/bd_3b7e.v:1426]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'user_smartconnect_ctrl_0' is unconnected for instance 'smartconnect_ctrl' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v:566]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'user_smartconnect_ctrl_0' is unconnected for instance 'smartconnect_ctrl' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v:566]
WARNING: [Synth 8-7023] instance 'smartconnect_ctrl' of module 'user_smartconnect_ctrl_0' has 40 connections declared, but only 38 given [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v:566]
INFO: [Synth 8-638] synthesizing module 'bd_7b7d_psr0_0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_1/synth/bd_7b7d_psr0_0.vhd:74]
        Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
        Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
        Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
        Parameter C_EXT_RESET_HIGH bound to: 1'b0 
        Parameter C_AUX_RESET_HIGH bound to: 1'b0 
        Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
        Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
        Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
        Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_1/synth/bd_7b7d_psr0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_7b7d_psr0_0' (0#1) [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_1/synth/bd_7b7d_psr0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_7b7d_psr0_0' is unconnected for instance 'psr0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1416]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_7b7d_psr0_0' is unconnected for instance 'psr0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1416]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_7b7d_psr0_0' is unconnected for instance 'psr0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1416]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_7b7d_psr0_0' is unconnected for instance 'psr0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1416]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_7b7d_psr0_0' has 10 connections declared, but only 6 given [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1416]
INFO: [Synth 8-638] synthesizing module 'bd_7b7d_psr_aclk_0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_2/synth/bd_7b7d_psr_aclk_0.vhd:74]
        Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
        Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
        Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
        Parameter C_EXT_RESET_HIGH bound to: 1'b0 
        Parameter C_AUX_RESET_HIGH bound to: 1'b0 
        Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
        Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
        Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
        Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_2/synth/bd_7b7d_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_7b7d_psr_aclk_0' (0#1) [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_2/synth/bd_7b7d_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_7b7d_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1423]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_7b7d_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1423]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_7b7d_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1423]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_7b7d_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1423]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_7b7d_psr_aclk_0' has 10 connections declared, but only 6 given [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1423]
INFO: [Synth 8-638] synthesizing module 'bd_7b7d_psr_aclk1_0' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_3/synth/bd_7b7d_psr_aclk1_0.vhd:74]
        Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
        Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
        Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
        Parameter C_EXT_RESET_HIGH bound to: 1'b0 
        Parameter C_AUX_RESET_HIGH bound to: 1'b0 
        Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
        Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
        Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
        Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_3/synth/bd_7b7d_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_7b7d_psr_aclk1_0' (0#1) [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/ip/ip_3/synth/bd_7b7d_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_7b7d_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1430]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_7b7d_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1430]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_7b7d_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1430]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_7b7d_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1430]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_7b7d_psr_aclk1_0' has 10 connections declared, but only 6 given [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_smartconnect_dma_0/bd_0/synth/bd_7b7d.v:1430]
WARNING: [Synth 8-7071] port 'M00_AXI_awlock' of module 'user_smartconnect_dma_0' is unconnected for instance 'smartconnect_dma' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v:605]
WARNING: [Synth 8-7071] port 'M00_AXI_awcache' of module 'user_smartconnect_dma_0' is unconnected for instance 'smartconnect_dma' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v:605]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'user_smartconnect_dma_0' is unconnected for instance 'smartconnect_dma' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v:605]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'user_smartconnect_dma_0' is unconnected for instance 'smartconnect_dma' [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v:605]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'smartconnect_dma' of module 'user_smartconnect_dma_0' has 102 connections declared, but only 94 given [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/synth/user.v:605]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'add_mod_i'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/host_if/design/adder_wrapper.v:30]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'out_late_fifo'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/host_if/design/adder_wrapper.v:51]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adder_wrapper_i'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/host_if/design/host_if.v:216]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'neutral_delay'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/host_if/design/adder_wrapper.v:40]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'host_if_i'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/poseidon_core/design/poseidon_core.v:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hif2host_fifo_i'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/host_if/design/host_if.v:164]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ids_out_fifo'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/host_if/design/host_if.v:373]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
        1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
        2: Unable to determine number of words or word size in RAM. 
        3: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'ram_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (1048576) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 1048576}' to allow the memory to be dissolved into individual bits
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-6014] Unused sequential element prog_const_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:85]
WARNING: [Synth 8-6014] Unused sequential element layer_id_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/ring_node/rtl/depot.v:98]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
        1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
        2: Unable to determine number of words or word size in RAM. 
        3: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'ram_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (1179648) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 1179648}' to allow the memory to be dissolved into individual bits
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
        1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
        2: Unable to determine number of words or word size in RAM. 
        3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mm2s_ingress_fifo_inst'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/shell/design/axi_poseidon_core.v:63]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'poseidon_core_i'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/shell/design/axi_poseidon_core.v:115]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mm2s_egress_fifo_inst'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/shell/design/axi_poseidon_core.v:90]
WARNING: [Synth 8-6014] Unused sequential element stall_rd_r_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:8377]
WARNING: [Synth 8-6014] Unused sequential element gen_apb_tran_r_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:8391]
WARNING: [Synth 8-6014] Unused sequential element gen_apb_wr_rd_r_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:8392]
WARNING: [Synth 8-6014] Unused sequential element gen_apb_addr_r_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:8406]
WARNING: [Synth 8-6014] Unused sequential element gen_apb_data_r_reg was removed.  [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv:8407]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:365]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:504]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_aw'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:566]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_w'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:579]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_b'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:570]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_ar'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:562]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_0_r'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:574]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_aw'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:588]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_w'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:601]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_b'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:592]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_ar'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:584]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_1_r'. This will prevent further optimization [/home/administrator/users/aviad/github/Projects/Poseidon/fpga/vivado/warpshell-user-template/build/xilinx_u55n_xdma_gen3x8_v1/poseidon/user/ip/user_shell_axi_ila_0/bd_0/synth/bd_03a0.v:596]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:29 . Memory (MB): peak = 4731.020 ; gain = 967.207 ; free physical = 34303 ; free virtual = 50188
Synthesis current peak Physical Memory [PSS] (MB): peak = 13859.874; parent = 3826.163; children = 10033.873
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19184.625; parent = 4731.023; children = 14453.602
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
400 Infos, 332 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 14:51:52 2022...
make: *** [Makefile:14: synth] Error 1