0.6
2018.2
Jun 14 2018
20:07:38
/home/xe-lpt-47/Documents/Maple/Pre-boarding/DLD/Code Examples/counter/counter_top.sv,1715753147,systemVerilog,,/home/xe-lpt-47/Documents/Maple/Pre-boarding/DLD/Code Examples/counter/tb_counter.sv,,counter_top,,,,,,,,
/home/xe-lpt-47/Documents/Maple/Pre-boarding/DLD/Code Examples/counter/tb_counter.sv,1715753225,systemVerilog,,,,tb_counter,,,,,,,,
/home/xe-lpt-47/Documents/Maple/Pre-boarding/DLD/Vivado_Project_simulations/lec3_vivado_hands_on/counter_latest/counter_latest.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
