#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555565adaf0 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x5555565f8b30_0 .var "address_data_in", 31 0;
v0x5555565f8c10_0 .net "address_data_out", 31 0, L_0x55555660f290;  1 drivers
v0x5555565f8ce0_0 .net "begin_transaction_out", 0 0, L_0x555556610ec0;  1 drivers
v0x5555565f8de0_0 .net "burst_size_out", 7 0, L_0x5555566101b0;  1 drivers
v0x5555565f8eb0_0 .var "busy_in", 0 0;
v0x5555565f8fa0_0 .net "byte_enables_out", 3 0, L_0x55555660fa90;  1 drivers
v0x5555565f9070_0 .var "clock", 0 0;
v0x5555565f9160_0 .var "data_valid_in", 0 0;
v0x5555565f9200_0 .net "data_valid_out", 0 0, L_0x555556611d30;  1 drivers
v0x5555565f92d0_0 .net "done", 0 0, L_0x55555660b8f0;  1 drivers
v0x5555565f93a0_0 .var "end_transaction_in", 0 0;
v0x5555565f9470_0 .net "end_transaction_out", 0 0, L_0x555556610110;  1 drivers
v0x5555565f9540_0 .var "error_in", 0 0;
v0x5555565f9610_0 .var "granted", 0 0;
v0x5555565f96e0_0 .net "read_n_write_out", 0 0, L_0x555556610640;  1 drivers
v0x5555565f97b0_0 .net "request", 0 0, L_0x55555660e7c0;  1 drivers
v0x5555565f9880_0 .net "result", 31 0, L_0x55555660e100;  1 drivers
v0x5555565f9950_0 .var "s_ciN", 7 0;
v0x5555565f9a20_0 .var "s_reset", 0 0;
v0x5555565f9af0_0 .var "s_start", 0 0;
v0x5555565f9bc0_0 .var "s_valueA", 31 0;
v0x5555565f9c90_0 .var "s_valueB", 31 0;
E_0x55555658e110 .event posedge, v0x5555565f78b0_0;
S_0x55555652f3b0 .scope module, "DUT" "ramDmaCi" 2 29, 3 1 0, S_0x5555565adaf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 1 "granted";
    .port_info 9 /INPUT 32 "address_data_in";
    .port_info 10 /INPUT 1 "end_transaction_in";
    .port_info 11 /INPUT 1 "data_valid_in";
    .port_info 12 /INPUT 1 "busy_in";
    .port_info 13 /INPUT 1 "error_in";
    .port_info 14 /OUTPUT 1 "request";
    .port_info 15 /OUTPUT 32 "address_data_out";
    .port_info 16 /OUTPUT 4 "byte_enables_out";
    .port_info 17 /OUTPUT 8 "burst_size_out";
    .port_info 18 /OUTPUT 1 "read_n_write_out";
    .port_info 19 /OUTPUT 1 "begin_transaction_out";
    .port_info 20 /OUTPUT 1 "end_transaction_out";
    .port_info 21 /OUTPUT 1 "data_valid_out";
P_0x555556562980 .param/l "ERROR" 1 3 74, C4<111>;
P_0x5555565629c0 .param/l "IDLE" 1 3 67, C4<000>;
P_0x555556562a00 .param/l "READING" 1 3 72, C4<101>;
P_0x555556562a40 .param/l "REQUEST_READ" 1 3 68, C4<001>;
P_0x555556562a80 .param/l "REQUEST_WRITE" 1 3 69, C4<010>;
P_0x555556562ac0 .param/l "START_READ" 1 3 70, C4<011>;
P_0x555556562b00 .param/l "START_WRITE" 1 3 71, C4<100>;
P_0x555556562b40 .param/l "WRITING" 1 3 73, C4<110>;
P_0x555556562b80 .param/l "customId" 0 3 2, C4<00001110>;
L_0x5555565d6100 .functor AND 1, L_0x5555565f9ea0, L_0x55555660a340, C4<1>, C4<1>;
L_0x5555565d6470 .functor AND 1, L_0x5555565d6100, L_0x55555660a590, C4<1>, C4<1>;
L_0x5555565d6830 .functor AND 1, L_0x5555565d6470, L_0x55555660a130, C4<1>, C4<1>;
L_0x5555565d6ac0 .functor AND 1, L_0x5555565f9ea0, L_0x55555660a8b0, C4<1>, C4<1>;
L_0x5555565d7280 .functor NOT 1, L_0x55555660aa70, C4<0>, C4<0>, C4<0>;
L_0x5555565b0e30 .functor AND 1, L_0x5555565d6ac0, L_0x5555565d7280, C4<1>, C4<1>;
L_0x5555565b4770 .functor AND 1, L_0x5555565b0e30, L_0x55555660a130, C4<1>, C4<1>;
L_0x55555660aca0 .functor AND 1, L_0x5555565f9ea0, L_0x55555660a130, C4<1>, C4<1>;
L_0x55555660b130 .functor AND 1, L_0x55555660b040, v0x5555565f9160_0, C4<1>, C4<1>;
L_0x55555660af30 .functor AND 1, L_0x55555660b4e0, v0x5555565f9160_0, C4<1>, C4<1>;
L_0x55555660b8f0 .functor BUFZ 1, L_0x5555565f9ea0, C4<0>, C4<0>, C4<0>;
L_0x55555660b9b0 .functor AND 1, L_0x5555565f9ea0, L_0x55555660a130, C4<1>, C4<1>;
L_0x55555660bb30 .functor NOT 1, L_0x55555660ba90, C4<0>, C4<0>, C4<0>;
L_0x55555660bbf0 .functor AND 1, L_0x55555660b9b0, L_0x55555660bb30, C4<1>, C4<1>;
L_0x55555660ba20 .functor OR 1, L_0x55555660e430, L_0x55555660e520, C4<0>, C4<0>;
L_0x55555660ecf0 .functor OR 1, L_0x55555660e9a0, L_0x55555660ec00, C4<0>, C4<0>;
L_0x55555660f980 .functor OR 1, L_0x55555660f600, L_0x55555660f6f0, C4<0>, C4<0>;
L_0x555556610000 .functor OR 1, L_0x55555660fc70, L_0x55555660ff10, C4<0>, C4<0>;
L_0x555556610db0 .functor OR 1, L_0x5555566109f0, L_0x555556610ae0, C4<0>, C4<0>;
L_0x555556611920 .functor AND 1, L_0x555556611380, L_0x555556611680, C4<1>, C4<1>;
L_0x555556611ae0 .functor OR 1, L_0x5555566110a0, L_0x555556611920, C4<0>, C4<0>;
L_0x7afc0bf86018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x5555565ef630_0 .net/2u *"_ivl_0", 7 0, L_0x7afc0bf86018;  1 drivers
L_0x7afc0bf860a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565ef730_0 .net/2u *"_ivl_10", 18 0, L_0x7afc0bf860a8;  1 drivers
v0x5555565ef810_0 .net *"_ivl_100", 0 0, L_0x55555660c350;  1 drivers
v0x5555565ef8b0_0 .net *"_ivl_102", 31 0, L_0x55555660c490;  1 drivers
L_0x7afc0bf86408 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565ef990_0 .net *"_ivl_105", 22 0, L_0x7afc0bf86408;  1 drivers
v0x5555565efa70_0 .net *"_ivl_107", 2 0, L_0x55555660c6a0;  1 drivers
L_0x7afc0bf86450 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555565efb50_0 .net/2u *"_ivl_108", 2 0, L_0x7afc0bf86450;  1 drivers
v0x5555565efc30_0 .net *"_ivl_110", 0 0, L_0x55555660c740;  1 drivers
v0x5555565efcf0_0 .net *"_ivl_112", 31 0, L_0x55555660c960;  1 drivers
L_0x7afc0bf86498 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565efdd0_0 .net *"_ivl_115", 21 0, L_0x7afc0bf86498;  1 drivers
v0x5555565efeb0_0 .net *"_ivl_117", 2 0, L_0x55555660cb60;  1 drivers
L_0x7afc0bf864e0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555565eff90_0 .net/2u *"_ivl_118", 2 0, L_0x7afc0bf864e0;  1 drivers
v0x5555565f0070_0 .net *"_ivl_120", 0 0, L_0x55555660ccf0;  1 drivers
v0x5555565f0130_0 .net *"_ivl_122", 31 0, L_0x55555660ce30;  1 drivers
L_0x7afc0bf86528 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565f0210_0 .net *"_ivl_125", 23 0, L_0x7afc0bf86528;  1 drivers
v0x5555565f02f0_0 .net *"_ivl_127", 2 0, L_0x55555660d020;  1 drivers
L_0x7afc0bf86570 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555565f03d0_0 .net/2u *"_ivl_128", 2 0, L_0x7afc0bf86570;  1 drivers
v0x5555565f04b0_0 .net *"_ivl_130", 0 0, L_0x55555660d0c0;  1 drivers
v0x5555565f0570_0 .net *"_ivl_132", 31 0, L_0x55555660d310;  1 drivers
L_0x7afc0bf865b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565f0650_0 .net *"_ivl_135", 29 0, L_0x7afc0bf865b8;  1 drivers
L_0x7afc0bf86600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565f0730_0 .net/2u *"_ivl_136", 31 0, L_0x7afc0bf86600;  1 drivers
v0x5555565f0810_0 .net *"_ivl_138", 31 0, L_0x55555660d430;  1 drivers
v0x5555565f08f0_0 .net *"_ivl_140", 31 0, L_0x55555660d710;  1 drivers
v0x5555565f09d0_0 .net *"_ivl_142", 31 0, L_0x55555660d8a0;  1 drivers
v0x5555565f0ab0_0 .net *"_ivl_144", 31 0, L_0x55555660db60;  1 drivers
v0x5555565f0b90_0 .net *"_ivl_146", 31 0, L_0x55555660dcf0;  1 drivers
v0x5555565f0c70_0 .net *"_ivl_148", 31 0, L_0x55555660df70;  1 drivers
v0x5555565f0d50_0 .net *"_ivl_15", 2 0, L_0x55555660a2a0;  1 drivers
L_0x7afc0bf86648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565f0e30_0 .net/2u *"_ivl_150", 31 0, L_0x7afc0bf86648;  1 drivers
L_0x7afc0bf86690 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555565f0f10_0 .net/2u *"_ivl_154", 2 0, L_0x7afc0bf86690;  1 drivers
v0x5555565f0ff0_0 .net *"_ivl_156", 0 0, L_0x55555660e430;  1 drivers
L_0x7afc0bf866d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555565f10b0_0 .net/2u *"_ivl_158", 2 0, L_0x7afc0bf866d8;  1 drivers
L_0x7afc0bf860f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555565f1190_0 .net/2u *"_ivl_16", 2 0, L_0x7afc0bf860f0;  1 drivers
v0x5555565f1270_0 .net *"_ivl_160", 0 0, L_0x55555660e520;  1 drivers
v0x5555565f1330_0 .net *"_ivl_162", 0 0, L_0x55555660ba20;  1 drivers
L_0x7afc0bf86720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555565f1410_0 .net/2u *"_ivl_164", 0 0, L_0x7afc0bf86720;  1 drivers
L_0x7afc0bf86768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555565f14f0_0 .net/2u *"_ivl_166", 0 0, L_0x7afc0bf86768;  1 drivers
L_0x7afc0bf867b0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555565f15d0_0 .net/2u *"_ivl_170", 2 0, L_0x7afc0bf867b0;  1 drivers
v0x5555565f16b0_0 .net *"_ivl_172", 0 0, L_0x55555660e9a0;  1 drivers
L_0x7afc0bf867f8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555565f1770_0 .net/2u *"_ivl_174", 2 0, L_0x7afc0bf867f8;  1 drivers
v0x5555565f1850_0 .net *"_ivl_176", 0 0, L_0x55555660ec00;  1 drivers
v0x5555565f1910_0 .net *"_ivl_178", 0 0, L_0x55555660ecf0;  1 drivers
v0x5555565f19f0_0 .net *"_ivl_18", 0 0, L_0x55555660a340;  1 drivers
L_0x7afc0bf86840 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5555565f1ab0_0 .net/2u *"_ivl_180", 2 0, L_0x7afc0bf86840;  1 drivers
v0x5555565f1b90_0 .net *"_ivl_182", 0 0, L_0x55555660ee90;  1 drivers
L_0x7afc0bf86888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565f1c50_0 .net/2u *"_ivl_184", 31 0, L_0x7afc0bf86888;  1 drivers
v0x5555565f1d30_0 .net *"_ivl_186", 31 0, L_0x55555660f100;  1 drivers
L_0x7afc0bf868d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555565f1e10_0 .net/2u *"_ivl_190", 2 0, L_0x7afc0bf868d0;  1 drivers
v0x5555565f1ef0_0 .net *"_ivl_192", 0 0, L_0x55555660f600;  1 drivers
L_0x7afc0bf86918 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555565f1fb0_0 .net/2u *"_ivl_194", 2 0, L_0x7afc0bf86918;  1 drivers
v0x5555565f2090_0 .net *"_ivl_196", 0 0, L_0x55555660f6f0;  1 drivers
v0x5555565f2150_0 .net *"_ivl_198", 0 0, L_0x55555660f980;  1 drivers
v0x5555565f2230_0 .net *"_ivl_2", 0 0, L_0x5555565f9d30;  1 drivers
v0x5555565f22f0_0 .net *"_ivl_20", 0 0, L_0x5555565d6100;  1 drivers
L_0x7afc0bf86960 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5555565f23d0_0 .net/2u *"_ivl_200", 3 0, L_0x7afc0bf86960;  1 drivers
L_0x7afc0bf869a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555565f24b0_0 .net/2u *"_ivl_202", 3 0, L_0x7afc0bf869a8;  1 drivers
L_0x7afc0bf869f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555565f2590_0 .net/2u *"_ivl_206", 2 0, L_0x7afc0bf869f0;  1 drivers
v0x5555565f2670_0 .net *"_ivl_208", 0 0, L_0x55555660fc70;  1 drivers
L_0x7afc0bf86a38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555565f2730_0 .net/2u *"_ivl_210", 2 0, L_0x7afc0bf86a38;  1 drivers
v0x5555565f2810_0 .net *"_ivl_212", 0 0, L_0x55555660ff10;  1 drivers
v0x5555565f28d0_0 .net *"_ivl_214", 0 0, L_0x555556610000;  1 drivers
L_0x7afc0bf86a80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555565f29b0_0 .net/2u *"_ivl_216", 7 0, L_0x7afc0bf86a80;  1 drivers
L_0x7afc0bf86ac8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555565f2a90_0 .net/2u *"_ivl_220", 2 0, L_0x7afc0bf86ac8;  1 drivers
v0x5555565f2b70_0 .net *"_ivl_222", 0 0, L_0x555556610550;  1 drivers
L_0x7afc0bf86b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555565f2c30_0 .net/2u *"_ivl_224", 0 0, L_0x7afc0bf86b10;  1 drivers
L_0x7afc0bf86b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555565f2d10_0 .net/2u *"_ivl_226", 0 0, L_0x7afc0bf86b58;  1 drivers
v0x5555565f2df0_0 .net *"_ivl_23", 0 0, L_0x55555660a590;  1 drivers
L_0x7afc0bf86ba0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555565f2ed0_0 .net/2u *"_ivl_230", 2 0, L_0x7afc0bf86ba0;  1 drivers
v0x5555565f2fb0_0 .net *"_ivl_232", 0 0, L_0x5555566109f0;  1 drivers
L_0x7afc0bf86be8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555565f3070_0 .net/2u *"_ivl_234", 2 0, L_0x7afc0bf86be8;  1 drivers
v0x5555565f3150_0 .net *"_ivl_236", 0 0, L_0x555556610ae0;  1 drivers
v0x5555565f3210_0 .net *"_ivl_238", 0 0, L_0x555556610db0;  1 drivers
v0x5555565f32f0_0 .net *"_ivl_24", 0 0, L_0x5555565d6470;  1 drivers
L_0x7afc0bf86c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555565f33d0_0 .net/2u *"_ivl_240", 0 0, L_0x7afc0bf86c30;  1 drivers
L_0x7afc0bf86c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555565f34b0_0 .net/2u *"_ivl_242", 0 0, L_0x7afc0bf86c78;  1 drivers
L_0x7afc0bf86cc0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5555565f3590_0 .net/2u *"_ivl_246", 2 0, L_0x7afc0bf86cc0;  1 drivers
v0x5555565f3670_0 .net *"_ivl_248", 0 0, L_0x5555566110a0;  1 drivers
L_0x7afc0bf86d08 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5555565f3730_0 .net/2u *"_ivl_250", 2 0, L_0x7afc0bf86d08;  1 drivers
v0x5555565f3810_0 .net *"_ivl_252", 0 0, L_0x555556611380;  1 drivers
v0x5555565f38d0_0 .net *"_ivl_254", 0 0, L_0x555556611680;  1 drivers
v0x5555565f3990_0 .net *"_ivl_256", 0 0, L_0x555556611920;  1 drivers
v0x5555565f3a70_0 .net *"_ivl_258", 0 0, L_0x555556611ae0;  1 drivers
L_0x7afc0bf86d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555565f3b50_0 .net/2u *"_ivl_260", 0 0, L_0x7afc0bf86d50;  1 drivers
L_0x7afc0bf86d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555565f3c30_0 .net/2u *"_ivl_262", 0 0, L_0x7afc0bf86d98;  1 drivers
L_0x7afc0bf86de0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5555565f3d10_0 .net/2u *"_ivl_266", 2 0, L_0x7afc0bf86de0;  1 drivers
v0x5555565f3df0_0 .net *"_ivl_29", 2 0, L_0x55555660a770;  1 drivers
L_0x7afc0bf86138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555565f3ed0_0 .net/2u *"_ivl_30", 2 0, L_0x7afc0bf86138;  1 drivers
v0x5555565f3fb0_0 .net *"_ivl_32", 0 0, L_0x55555660a8b0;  1 drivers
v0x5555565f4070_0 .net *"_ivl_34", 0 0, L_0x5555565d6ac0;  1 drivers
v0x5555565f4150_0 .net *"_ivl_37", 0 0, L_0x55555660aa70;  1 drivers
v0x5555565f4230_0 .net *"_ivl_38", 0 0, L_0x5555565d7280;  1 drivers
L_0x7afc0bf86060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555565f4310_0 .net/2u *"_ivl_4", 0 0, L_0x7afc0bf86060;  1 drivers
v0x5555565f43f0_0 .net *"_ivl_40", 0 0, L_0x5555565b0e30;  1 drivers
v0x5555565f44d0_0 .net *"_ivl_44", 0 0, L_0x55555660aca0;  1 drivers
v0x5555565f45b0_0 .net *"_ivl_47", 8 0, L_0x55555660adf0;  1 drivers
L_0x7afc0bf86180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565f4690_0 .net/2u *"_ivl_48", 8 0, L_0x7afc0bf86180;  1 drivers
L_0x7afc0bf861c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555565f4770_0 .net/2u *"_ivl_52", 2 0, L_0x7afc0bf861c8;  1 drivers
v0x5555565f4850_0 .net *"_ivl_54", 0 0, L_0x55555660b040;  1 drivers
v0x5555565f4910_0 .net *"_ivl_56", 0 0, L_0x55555660b130;  1 drivers
L_0x7afc0bf86210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555565f49f0_0 .net/2u *"_ivl_58", 0 0, L_0x7afc0bf86210;  1 drivers
L_0x7afc0bf86258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555565f4ad0_0 .net/2u *"_ivl_60", 0 0, L_0x7afc0bf86258;  1 drivers
L_0x7afc0bf862a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555565f4bb0_0 .net/2u *"_ivl_64", 2 0, L_0x7afc0bf862a0;  1 drivers
v0x5555565f4c90_0 .net *"_ivl_66", 0 0, L_0x55555660b4e0;  1 drivers
v0x5555565f4d50_0 .net *"_ivl_68", 0 0, L_0x55555660af30;  1 drivers
L_0x7afc0bf862e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555565f4e30_0 .net/2u *"_ivl_70", 31 0, L_0x7afc0bf862e8;  1 drivers
v0x5555565f4f10_0 .net *"_ivl_76", 0 0, L_0x55555660b9b0;  1 drivers
v0x5555565f4ff0_0 .net *"_ivl_79", 0 0, L_0x55555660ba90;  1 drivers
v0x5555565f50d0_0 .net *"_ivl_80", 0 0, L_0x55555660bb30;  1 drivers
v0x5555565f51b0_0 .net *"_ivl_82", 0 0, L_0x55555660bbf0;  1 drivers
v0x5555565f5290_0 .net *"_ivl_85", 2 0, L_0x55555660bd80;  1 drivers
L_0x7afc0bf86330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555565f5370_0 .net/2u *"_ivl_86", 2 0, L_0x7afc0bf86330;  1 drivers
v0x5555565f5450_0 .net *"_ivl_88", 0 0, L_0x55555660bec0;  1 drivers
v0x5555565f5510_0 .net *"_ivl_9", 18 0, L_0x5555565fa030;  1 drivers
v0x5555565f55f0_0 .net *"_ivl_91", 2 0, L_0x55555660c000;  1 drivers
L_0x7afc0bf86378 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555565f56d0_0 .net/2u *"_ivl_92", 2 0, L_0x7afc0bf86378;  1 drivers
v0x5555565f57b0_0 .net *"_ivl_94", 0 0, L_0x55555660be20;  1 drivers
v0x5555565f5870_0 .net *"_ivl_97", 2 0, L_0x55555660c1f0;  1 drivers
L_0x7afc0bf863c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555565f5950_0 .net/2u *"_ivl_98", 2 0, L_0x7afc0bf863c0;  1 drivers
v0x5555565f5a30_0 .net "active", 0 0, L_0x5555565f9ea0;  1 drivers
v0x5555565f5af0_0 .net "address_A", 8 0, L_0x55555660ae90;  1 drivers
v0x5555565f5bb0_0 .net "address_data_in", 31 0, v0x5555565f8b30_0;  1 drivers
v0x5555565f5c70_0 .net "address_data_out", 31 0, L_0x55555660f290;  alias, 1 drivers
v0x5555565f5d50_0 .net "begin_transaction_out", 0 0, L_0x555556610ec0;  alias, 1 drivers
v0x5555565f5e10_0 .var "block_count", 9 0;
v0x5555565f5ef0_0 .var "block_size", 9 0;
v0x5555565f5fd0_0 .var "burst_count", 7 0;
v0x5555565f60b0_0 .var "burst_size", 7 0;
v0x5555565f6190_0 .net "burst_size_out", 7 0, L_0x5555566101b0;  alias, 1 drivers
v0x5555565f6270_0 .var "bus_start_address", 31 0;
v0x5555565f6b60_0 .net "busy_in", 0 0, v0x5555565f8eb0_0;  1 drivers
v0x5555565f6c20_0 .net "byte_enables_out", 3 0, L_0x55555660fa90;  alias, 1 drivers
v0x5555565f6d00_0 .net "ciN", 7 0, v0x5555565f9950_0;  1 drivers
v0x5555565f6de0_0 .net "clock", 0 0, v0x5555565f9070_0;  1 drivers
v0x5555565f6e80_0 .var "control_register", 1 0;
v0x5555565f6f40_0 .net "data_in_B", 31 0, L_0x55555660b6d0;  1 drivers
v0x5555565f7000_0 .net "data_out_A", 31 0, v0x5555565b0f00_0;  1 drivers
v0x5555565f70a0_0 .net "data_out_B", 31 0, v0x5555565b4880_0;  1 drivers
v0x5555565f7140_0 .net "data_valid_in", 0 0, v0x5555565f9160_0;  1 drivers
v0x5555565f71e0_0 .net "data_valid_out", 0 0, L_0x555556611d30;  alias, 1 drivers
v0x5555565f72a0_0 .net "done", 0 0, L_0x55555660b8f0;  alias, 1 drivers
v0x5555565f7360_0 .net "end_transaction_in", 0 0, v0x5555565f93a0_0;  1 drivers
v0x5555565f7420_0 .net "end_transaction_out", 0 0, L_0x555556610110;  alias, 1 drivers
v0x5555565f74e0_0 .net "error_in", 0 0, v0x5555565f9540_0;  1 drivers
v0x5555565f75a0_0 .net "granted", 0 0, v0x5555565f9610_0;  1 drivers
v0x5555565f7660_0 .var "memory_start_address", 8 0;
v0x5555565f7750_0 .net "read_enable_A", 0 0, L_0x5555565b4770;  1 drivers
v0x5555565f77f0_0 .net "read_n_write_out", 0 0, L_0x555556610640;  alias, 1 drivers
v0x5555565f78b0_0 .net "request", 0 0, L_0x55555660e7c0;  alias, 1 drivers
v0x5555565f7970_0 .net "reset", 0 0, v0x5555565f9a20_0;  1 drivers
v0x5555565f7a30_0 .net "result", 31 0, L_0x55555660e100;  alias, 1 drivers
v0x5555565f7b10_0 .net "start", 0 0, v0x5555565f9af0_0;  1 drivers
v0x5555565f7bd0_0 .var "state", 2 0;
v0x5555565f7cb0_0 .var "status_register", 1 0;
v0x5555565f7d90_0 .net "valueA", 31 0, v0x5555565f9bc0_0;  1 drivers
v0x5555565f7e70_0 .net "valueA_valid", 0 0, L_0x55555660a130;  1 drivers
v0x5555565f7f30_0 .net "valueB", 31 0, v0x5555565f9c90_0;  1 drivers
v0x5555565f8020_0 .net "write_enable_A", 0 0, L_0x5555565d6830;  1 drivers
v0x5555565f80f0_0 .net "write_enable_B", 0 0, L_0x55555660b2d0;  1 drivers
L_0x5555565f9d30 .cmp/eq 8, v0x5555565f9950_0, L_0x7afc0bf86018;
L_0x5555565f9ea0 .functor MUXZ 1, L_0x7afc0bf86060, v0x5555565f9af0_0, L_0x5555565f9d30, C4<>;
L_0x5555565fa030 .part v0x5555565f9bc0_0, 13, 19;
L_0x55555660a130 .cmp/eq 19, L_0x5555565fa030, L_0x7afc0bf860a8;
L_0x55555660a2a0 .part v0x5555565f9bc0_0, 10, 3;
L_0x55555660a340 .cmp/eq 3, L_0x55555660a2a0, L_0x7afc0bf860f0;
L_0x55555660a590 .part v0x5555565f9bc0_0, 9, 1;
L_0x55555660a770 .part v0x5555565f9bc0_0, 10, 3;
L_0x55555660a8b0 .cmp/eq 3, L_0x55555660a770, L_0x7afc0bf86138;
L_0x55555660aa70 .part v0x5555565f9bc0_0, 9, 1;
L_0x55555660adf0 .part v0x5555565f9bc0_0, 0, 9;
L_0x55555660ae90 .functor MUXZ 9, L_0x7afc0bf86180, L_0x55555660adf0, L_0x55555660aca0, C4<>;
L_0x55555660b040 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf861c8;
L_0x55555660b2d0 .functor MUXZ 1, L_0x7afc0bf86258, L_0x7afc0bf86210, L_0x55555660b130, C4<>;
L_0x55555660b4e0 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf862a0;
L_0x55555660b6d0 .functor MUXZ 32, L_0x7afc0bf862e8, v0x5555565f8b30_0, L_0x55555660af30, C4<>;
L_0x55555660ba90 .part v0x5555565f9bc0_0, 9, 1;
L_0x55555660bd80 .part v0x5555565f9bc0_0, 10, 3;
L_0x55555660bec0 .cmp/eq 3, L_0x55555660bd80, L_0x7afc0bf86330;
L_0x55555660c000 .part v0x5555565f9bc0_0, 10, 3;
L_0x55555660be20 .cmp/eq 3, L_0x55555660c000, L_0x7afc0bf86378;
L_0x55555660c1f0 .part v0x5555565f9bc0_0, 10, 3;
L_0x55555660c350 .cmp/eq 3, L_0x55555660c1f0, L_0x7afc0bf863c0;
L_0x55555660c490 .concat [ 9 23 0 0], v0x5555565f7660_0, L_0x7afc0bf86408;
L_0x55555660c6a0 .part v0x5555565f9bc0_0, 10, 3;
L_0x55555660c740 .cmp/eq 3, L_0x55555660c6a0, L_0x7afc0bf86450;
L_0x55555660c960 .concat [ 10 22 0 0], v0x5555565f5ef0_0, L_0x7afc0bf86498;
L_0x55555660cb60 .part v0x5555565f9bc0_0, 10, 3;
L_0x55555660ccf0 .cmp/eq 3, L_0x55555660cb60, L_0x7afc0bf864e0;
L_0x55555660ce30 .concat [ 8 24 0 0], v0x5555565f60b0_0, L_0x7afc0bf86528;
L_0x55555660d020 .part v0x5555565f9bc0_0, 10, 3;
L_0x55555660d0c0 .cmp/eq 3, L_0x55555660d020, L_0x7afc0bf86570;
L_0x55555660d310 .concat [ 2 30 0 0], v0x5555565f7cb0_0, L_0x7afc0bf865b8;
L_0x55555660d430 .functor MUXZ 32, L_0x7afc0bf86600, L_0x55555660d310, L_0x55555660d0c0, C4<>;
L_0x55555660d710 .functor MUXZ 32, L_0x55555660d430, L_0x55555660ce30, L_0x55555660ccf0, C4<>;
L_0x55555660d8a0 .functor MUXZ 32, L_0x55555660d710, L_0x55555660c960, L_0x55555660c740, C4<>;
L_0x55555660db60 .functor MUXZ 32, L_0x55555660d8a0, L_0x55555660c490, L_0x55555660c350, C4<>;
L_0x55555660dcf0 .functor MUXZ 32, L_0x55555660db60, v0x5555565f6270_0, L_0x55555660be20, C4<>;
L_0x55555660df70 .functor MUXZ 32, L_0x55555660dcf0, v0x5555565b0f00_0, L_0x55555660bec0, C4<>;
L_0x55555660e100 .functor MUXZ 32, L_0x7afc0bf86648, L_0x55555660df70, L_0x55555660bbf0, C4<>;
L_0x55555660e430 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86690;
L_0x55555660e520 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf866d8;
L_0x55555660e7c0 .functor MUXZ 1, L_0x7afc0bf86768, L_0x7afc0bf86720, L_0x55555660ba20, C4<>;
L_0x55555660e9a0 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf867b0;
L_0x55555660ec00 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf867f8;
L_0x55555660ee90 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86840;
L_0x55555660f100 .functor MUXZ 32, L_0x7afc0bf86888, v0x5555565b4880_0, L_0x55555660ee90, C4<>;
L_0x55555660f290 .functor MUXZ 32, L_0x55555660f100, v0x5555565f6270_0, L_0x55555660ecf0, C4<>;
L_0x55555660f600 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf868d0;
L_0x55555660f6f0 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86918;
L_0x55555660fa90 .functor MUXZ 4, L_0x7afc0bf869a8, L_0x7afc0bf86960, L_0x55555660f980, C4<>;
L_0x55555660fc70 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf869f0;
L_0x55555660ff10 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86a38;
L_0x5555566101b0 .functor MUXZ 8, L_0x7afc0bf86a80, v0x5555565f60b0_0, L_0x555556610000, C4<>;
L_0x555556610550 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86ac8;
L_0x555556610640 .functor MUXZ 1, L_0x7afc0bf86b58, L_0x7afc0bf86b10, L_0x555556610550, C4<>;
L_0x5555566109f0 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86ba0;
L_0x555556610ae0 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86be8;
L_0x555556610ec0 .functor MUXZ 1, L_0x7afc0bf86c78, L_0x7afc0bf86c30, L_0x555556610db0, C4<>;
L_0x5555566110a0 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86cc0;
L_0x555556611380 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86d08;
L_0x555556611680 .cmp/eq 8, v0x5555565f5fd0_0, v0x5555565f60b0_0;
L_0x555556610110 .functor MUXZ 1, L_0x7afc0bf86d98, L_0x7afc0bf86d50, L_0x555556611ae0, C4<>;
L_0x555556611d30 .cmp/eq 3, v0x5555565f7bd0_0, L_0x7afc0bf86de0;
S_0x555556507fc0 .scope module, "ssram" "dualPortSSRAM" 3 52, 4 1 0, S_0x55555652f3b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "writeEnableA";
    .port_info 2 /INPUT 1 "writeEnableB";
    .port_info 3 /INPUT 9 "addressA";
    .port_info 4 /INPUT 9 "addressB";
    .port_info 5 /INPUT 32 "dataInA";
    .port_info 6 /INPUT 32 "dataInB";
    .port_info 7 /OUTPUT 32 "dataOutA";
    .port_info 8 /OUTPUT 32 "dataOutB";
P_0x555556543750 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555556543790 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
v0x5555565d6210_0 .net "addressA", 8 0, L_0x55555660ae90;  alias, 1 drivers
v0x5555565d6580_0 .net "addressB", 8 0, v0x5555565f7660_0;  1 drivers
v0x5555565d6980_0 .net "clock", 0 0, v0x5555565f9070_0;  alias, 1 drivers
v0x5555565d6bd0_0 .net "dataInA", 31 0, v0x5555565f9c90_0;  alias, 1 drivers
v0x5555565d7390_0 .net "dataInB", 31 0, L_0x55555660b6d0;  alias, 1 drivers
v0x5555565b0f00_0 .var "dataOutA", 31 0;
v0x5555565b4880_0 .var "dataOutB", 31 0;
v0x5555565ef2d0 .array "memoryContent", 511 0, 31 0;
v0x5555565ef390_0 .net "writeEnableA", 0 0, L_0x5555565d6830;  alias, 1 drivers
v0x5555565ef450_0 .net "writeEnableB", 0 0, L_0x55555660b2d0;  alias, 1 drivers
E_0x55555658e770 .event negedge, v0x5555565d6980_0;
E_0x55555658c370 .event posedge, v0x5555565d6980_0;
S_0x5555565f8420 .scope autotask, "test" "test" 2 54, 2 54 0, S_0x5555565adaf0;
 .timescale -12 -12;
v0x5555565f85d0_0 .var "ciN", 7 0;
v0x5555565f86b0_0 .var "expDone", 0 0;
v0x5555565f8770_0 .var "expRes", 31 0;
v0x5555565f8860_0 .var "start", 0 0;
v0x5555565f8920_0 .var "valA", 31 0;
v0x5555565f8a50_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x5555565f8860_0;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %load/vec4 v0x5555565f85d0_0;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %load/vec4 v0x5555565f8920_0;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %load/vec4 v0x5555565f8a50_0;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5555565f92d0_0;
    %load/vec4 v0x5555565f86b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x5555565f9880_0;
    %load/vec4 v0x5555565f8770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 67 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 68 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x5555565f9af0_0, v0x5555565f9950_0, v0x5555565f9bc0_0, v0x5555565f9c90_0, v0x5555565f92d0_0, v0x5555565f86b0_0, v0x5555565f9880_0, v0x5555565f8770_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 72 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 73 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x5555565f9af0_0, v0x5555565f9950_0, v0x5555565f9bc0_0, v0x5555565f9c90_0, v0x5555565f92d0_0, v0x5555565f86b0_0, v0x5555565f9880_0, v0x5555565f8770_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 77 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555556507fc0;
T_1 ;
    %wait E_0x55555658c370;
    %load/vec4 v0x5555565ef390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5555565d6bd0_0;
    %load/vec4 v0x5555565d6210_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555565ef2d0, 0, 4;
T_1.0 ;
    %load/vec4 v0x5555565ef450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5555565d7390_0;
    %load/vec4 v0x5555565d6580_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555565ef2d0, 0, 4;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556507fc0;
T_2 ;
    %wait E_0x55555658e770;
    %load/vec4 v0x5555565d6210_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555565ef2d0, 4;
    %assign/vec4 v0x5555565b0f00_0, 0;
    %load/vec4 v0x5555565d6580_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555565ef2d0, 4;
    %assign/vec4 v0x5555565b4880_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55555652f3b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f6270_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5555565f7660_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555565f5ef0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f60b0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555565f7cb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555565f6e80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555565f7bd0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555565f5e10_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f5fd0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55555652f3b0;
T_4 ;
    %wait E_0x55555658c370;
    %load/vec4 v0x5555565f7bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5555565f5ef0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x5555565f6e80_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_4.12, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.13, 9;
T_4.12 ; End of true expr.
    %load/vec4 v0x5555565f6e80_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_4.14, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.15, 10;
T_4.14 ; End of true expr.
    %load/vec4 v0x5555565f7bd0_0;
    %jmp/0 T_4.15, 10;
 ; End of false expr.
    %blend;
T_4.15;
    %jmp/0 T_4.13, 9;
 ; End of false expr.
    %blend;
T_4.13;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0x5555565f7bd0_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5555565f75a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x5555565f7bd0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5555565f75a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x5555565f7bd0_0;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5555565f74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x5555565f5fd0_0;
    %load/vec4 v0x5555565f60b0_0;
    %addi 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555565f7360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v0x5555565f5e10_0;
    %load/vec4 v0x5555565f5ef0_0;
    %cmp/e;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
T_4.25 ;
T_4.22 ;
T_4.21 ;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5555565f74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x5555565f5fd0_0;
    %load/vec4 v0x5555565f60b0_0;
    %cmp/e;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v0x5555565f5e10_0;
    %addi 1, 0, 10;
    %load/vec4 v0x5555565f5ef0_0;
    %cmp/e;
    %jmp/0xz  T_4.30, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
T_4.31 ;
T_4.28 ;
T_4.27 ;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555565f7bd0_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55555652f3b0;
T_5 ;
    %wait E_0x55555658c370;
    %load/vec4 v0x5555565f5a30_0;
    %load/vec4 v0x5555565f7e70_0;
    %and;
    %load/vec4 v0x5555565f7d90_0;
    %parti/s 1, 9, 5;
    %and;
    %load/vec4 v0x5555565f7bd0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5555565f7d90_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x5555565f7f30_0;
    %assign/vec4 v0x5555565f6270_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x5555565f7f30_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5555565f7660_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x5555565f7f30_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x5555565f5ef0_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x5555565f7f30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5555565f60b0_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x5555565f7f30_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5555565f6e80_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.0 ;
    %load/vec4 v0x5555565f7bd0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x5555565f7140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x5555565f5e10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5555565f5e10_0, 0;
    %load/vec4 v0x5555565f5fd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555565f5fd0_0, 0;
    %load/vec4 v0x5555565f6270_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555565f6270_0, 0;
    %load/vec4 v0x5555565f7660_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x5555565f7660_0, 0;
T_5.11 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x5555565f7bd0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0x5555565f6b60_0;
    %inv;
    %load/vec4 v0x5555565f5fd0_0;
    %load/vec4 v0x5555565f60b0_0;
    %addi 1, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x5555565f5e10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5555565f5e10_0, 0;
    %load/vec4 v0x5555565f5fd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555565f5fd0_0, 0;
    %load/vec4 v0x5555565f6270_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5555565f6270_0, 0;
    %load/vec4 v0x5555565f7660_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x5555565f7660_0, 0;
T_5.15 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x5555565f7bd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555565f5fd0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555565f5e10_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555565f5fd0_0, 0;
T_5.18 ;
T_5.14 ;
T_5.10 ;
    %load/vec4 v0x5555565f7bd0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555565f7cb0_0, 4, 5;
    %load/vec4 v0x5555565f7bd0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %load/vec4 v0x5555565f7bd0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555565f7bd0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 9;
    %jmp/0 T_5.23, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.24, 9;
T_5.23 ; End of true expr.
    %load/vec4 v0x5555565f7cb0_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_5.24, 9;
 ; End of false expr.
    %blend;
T_5.24;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555565f7cb0_0, 4, 5;
    %load/vec4 v0x5555565f7bd0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555565f6e80_0, 0;
T_5.25 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5555565adaf0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9a20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8b30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f93a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f8eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9540_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5555565adaf0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9070_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x5555565f9070_0;
    %inv;
    %store/vec4 v0x5555565f9070_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x5555565adaf0;
T_8 ;
    %vpi_call 2 82 "$dumpfile", "dma_signals.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55555652f3b0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5555565adaf0;
T_9 ;
    %vpi_call 2 91 "$display", "Activation" {0 0 0};
    %alloc S_0x5555565f8420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %alloc S_0x5555565f8420;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %vpi_call 2 97 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %vpi_call 2 104 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %vpi_call 2 111 "$display", "Bus start address" {0 0 0};
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %vpi_call 2 120 "$display", "Memory start address" {0 0 0};
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %vpi_call 2 129 "$display", "Block size" {0 0 0};
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %vpi_call 2 138 "$display", "Burst size" {0 0 0};
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %alloc S_0x5555565f8420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8860_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f85d0_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555565f8920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8a50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f86b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f8770_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555565f8420;
    %join;
    %free S_0x5555565f8420;
    %wait E_0x55555658e770;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658e770;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %load/vec4 v0x5555565f97b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %wait E_0x55555658e110;
T_9.2 ;
    %pushi/vec4 2, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658c370;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %load/vec4 v0x5555565f8b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555565f8b30_0, 0, 32;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555565f8b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555565f8b30_0, 0, 32;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658c370;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.11, 5;
    %jmp/1 T_9.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555565f8b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555565f8b30_0, 0, 32;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %jmp T_9.10;
T_9.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f93a0_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f93a0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.13, 5;
    %jmp/1 T_9.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555565f97b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %wait E_0x55555658e110;
T_9.14 ;
    %pushi/vec4 2, 0, 32;
T_9.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.17, 5;
    %jmp/1 T_9.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658c370;
    %jmp T_9.16;
T_9.17 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_9.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.19, 5;
    %jmp/1 T_9.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555565f8b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555565f8b30_0, 0, 32;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %jmp T_9.18;
T_9.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f93a0_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f93a0_0, 0, 1;
    %jmp T_9.12;
T_9.13 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_9.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.21, 5;
    %jmp/1 T_9.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658e770;
    %jmp T_9.20;
T_9.21 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %load/vec4 v0x5555565f97b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %wait E_0x55555658e110;
T_9.22 ;
    %pushi/vec4 2, 0, 32;
T_9.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.25, 5;
    %jmp/1 T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658c370;
    %jmp T_9.24;
T_9.25 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.27, 5;
    %jmp/1 T_9.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555565f8b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555565f8b30_0, 0, 32;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %jmp T_9.26;
T_9.27 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9540_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9540_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.29, 5;
    %jmp/1 T_9.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658c370;
    %jmp T_9.28;
T_9.29 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_9.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.31, 5;
    %jmp/1 T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658e770;
    %jmp T_9.30;
T_9.31 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %load/vec4 v0x5555565f97b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %wait E_0x55555658e110;
T_9.32 ;
    %pushi/vec4 2, 0, 32;
T_9.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.35, 5;
    %jmp/1 T_9.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658c370;
    %jmp T_9.34;
T_9.35 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f8eb0_0, 0, 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f8eb0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.37, 5;
    %jmp/1 T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658c370;
    %jmp T_9.36;
T_9.37 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f8eb0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.39, 5;
    %jmp/1 T_9.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658c370;
    %jmp T_9.38;
T_9.39 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 32;
T_9.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.41, 5;
    %jmp/1 T_9.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5555565f97b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.42, 8;
    %wait E_0x55555658e110;
T_9.42 ;
    %pushi/vec4 2, 0, 32;
T_9.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.45, 5;
    %jmp/1 T_9.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658e770;
    %jmp T_9.44;
T_9.45 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658e770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658e770;
    %pushi/vec4 4, 0, 32;
T_9.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.47, 5;
    %jmp/1 T_9.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658e770;
    %jmp T_9.46;
T_9.47 ;
    %pop/vec4 1;
    %jmp T_9.40;
T_9.41 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658e770;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %load/vec4 v0x5555565f97b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.48, 8;
    %wait E_0x55555658e110;
T_9.48 ;
    %pushi/vec4 2, 0, 32;
T_9.50 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.51, 5;
    %jmp/1 T_9.51, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658e770;
    %jmp T_9.50;
T_9.51 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658e770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9610_0, 0, 1;
    %wait E_0x55555658e770;
    %pushi/vec4 2, 0, 32;
T_9.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.53, 5;
    %jmp/1 T_9.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658e770;
    %jmp T_9.52;
T_9.53 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9540_0, 0, 1;
    %wait E_0x55555658e770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9540_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_9.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.55, 5;
    %jmp/1 T_9.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555658e770;
    %jmp T_9.54;
T_9.55 ;
    %pop/vec4 1;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %wait E_0x55555658c370;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555565f9950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555565f9af0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555565f9c90_0, 0, 32;
    %delay 50, 0;
    %vpi_call 2 451 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
