{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.638227",
   "Default View_TopLeft":"-295,-119",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x -110 -y 680 -defaultsOSRD
preplace port pci_express_x16 -pg 1 -lvl 5 -x 1620 -y 700 -defaultsOSRD
preplace port ddr4_sdram_c1_062 -pg 1 -lvl 5 -x 1620 -y 170 -defaultsOSRD
preplace port default_250mhz_clk1 -pg 1 -lvl 0 -x -110 -y 190 -defaultsOSRD
preplace port ddr4_sdram_c2_062 -pg 1 -lvl 5 -x 1620 -y 370 -defaultsOSRD
preplace port default_250mhz_clk2 -pg 1 -lvl 0 -x -110 -y 210 -defaultsOSRD
preplace port port-id_pcie_perstn -pg 1 -lvl 0 -x -110 -y 230 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -110 -y 510 -defaultsOSRD
preplace inst pcie_xdma -pg 1 -lvl 2 -x 490 -y 730 -defaultsOSRD
preplace inst pcie_clock_buffer -pg 1 -lvl 1 -x 80 -y 680 -defaultsOSRD
preplace inst constant_0 -pg 1 -lvl 1 -x 80 -y 800 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 4 -x 1380 -y 230 -defaultsOSRD
preplace inst ddr4_0_reset -pg 1 -lvl 3 -x 930 -y 10 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 4 -x 1380 -y 430 -defaultsOSRD
preplace inst ddr4_1_reset -pg 1 -lvl 3 -x 930 -y 620 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 490 -y 320 -defaultsOSRD
preplace netloc constant_0_dout 1 1 1 320J 760n
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 4 310 90 750 120 N 120 1550
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 2 3 760 -90 N -90 1560
preplace netloc pcie_clock_buffer_IBUF_DS_ODIV2 1 1 1 230J 690n
preplace netloc pcie_clock_buffer_IBUF_OUT 1 1 1 240J 670n
preplace netloc pcie_perstn_1 1 0 3 NJ 230 270 100 740J
preplace netloc reset_1 1 0 4 -90J 500 NJ 500 NJ 500 1170
preplace netloc system_reset_peripheral_aresetn 1 3 1 1210 50n
preplace netloc ddr4_1_c0_ddr4_ui_clk 1 1 4 340 510 730 510 1130 550 1560
preplace netloc ddr4_1_c0_ddr4_ui_clk_sync_rst 1 2 3 760J 520 1110 540 1550
preplace netloc ddr4_1_reset_interconnect_aresetn 1 1 3 290 130 N 130 1100
preplace netloc ddr4_1_reset_peripheral_aresetn 1 3 1 1210 440n
preplace netloc ddr4_0_reset_interconnect_aresetn 1 1 3 300 110 N 110 1100
preplace netloc pcie_xdma_axi_aclk 1 1 2 320 140 650
preplace netloc pcie_xdma_axi_aresetn 1 1 2 330 150 660
preplace netloc ddr4_0_C0_DDR4 1 4 1 1570J 170n
preplace netloc default_250mhz_clk1_1 1 0 4 NJ 190 230J 170 NJ 170 1200
preplace netloc pcie_refclk_1 1 0 1 NJ 680
preplace netloc pcie_xdma_pcie_mgt 1 2 3 700 720 1100 700 NJ
preplace netloc ddr4_1_C0_DDR4 1 4 1 1570J 370n
preplace netloc default_250mhz_clk2_1 1 0 4 NJ 210 280J 180 NJ 180 1190
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 670 220 N
preplace netloc axi_interconnect_0_M01_AXI 1 2 2 N 330 1180
preplace netloc S00_AXI_1 1 1 2 340 160 640
levelinfo -pg 1 -110 80 490 930 1380 1620
pagesize -pg 1 -db -bbox -sgen -300 -120 1810 1040
"
}
{
   "da_board_cnt":"8"
}
