Inst_addr.v,verilog,xil_defaultlib,../../../../lab7.gen/sources_1/ip/Inst_addr/sim/Inst_addr.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
