Info: constrained 'led' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       34 LCs used as LUT4 only
Info:       31 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        2 LCs used as DFF only
Info: Packing carries..
Info:       32 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_LFOSC 'OSCInst0_OSC' to X25/Y31/lfosc_1
Info:     Derived frequency constraint of 0.0 MHz for net clk
Info: Promoting globals..
Info: promoting count_SB_DFFSR_Q_R [reset] (fanout 32)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x4d0bd9b6

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd128aa8e

Info: Device utilisation:
Info: 	         ICESTORM_LC:   103/ 5280     1%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     1/   96     1%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     1/    1   100%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 3 cells based on constraints.
Info: Creating initial analytic placement for 40 cells, random placement wirelen = 1440.
Info:     at initial placer iter 0, wirelen = 150
Info:     at initial placer iter 1, wirelen = 150
Info:     at initial placer iter 2, wirelen = 150
Info:     at initial placer iter 3, wirelen = 150
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 151, spread = 277, legal = 299; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 299, spread = 299, legal = 301; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 151, spread = 235, legal = 251; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 150, spread = 209, legal = 222; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 220, spread = 220, legal = 222; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 150, spread = 227, legal = 242; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 152, spread = 213, legal = 231; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 229, spread = 229, legal = 231; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 150, spread = 213, legal = 224; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 162, spread = 184, legal = 203; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 202, spread = 202, legal = 203; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 162, spread = 186, legal = 245; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 150, spread = 186, legal = 227; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 224, spread = 224, legal = 227; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 150, spread = 186, legal = 246; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 126, spread = 185, legal = 221; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 220, spread = 220, legal = 221; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 126, spread = 185, legal = 210; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 164, spread = 185, legal = 204; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 203, spread = 203, legal = 204; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 164, spread = 185, legal = 241; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 129, spread = 185, legal = 238; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 237, spread = 237, legal = 238; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 129, spread = 185, legal = 206; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 165, spread = 185, legal = 246; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 245, spread = 245, legal = 246; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 151, spread = 186, legal = 226; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 135, spread = 203, legal = 235; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 234, spread = 234, legal = 235; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 151, spread = 188, legal = 205; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 174, spread = 227, legal = 229; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 229, spread = 229, legal = 229; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 174, spread = 229, legal = 257; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 159, spread = 191, legal = 223; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 223, spread = 223, legal = 223; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 149, spread = 195, legal = 254; time = 0.00s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 178, spread = 193, legal = 206; time = 0.00s
Info:     at iteration #13, type SB_GB: wirelen solved = 206, spread = 206, legal = 206; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 168, spread = 193, legal = 228; time = 0.00s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 170, spread = 189, legal = 214; time = 0.00s
Info:     at iteration #14, type SB_GB: wirelen solved = 214, spread = 214, legal = 214; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 156, spread = 190, legal = 212; time = 0.00s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 164, spread = 185, legal = 230; time = 0.00s
Info:     at iteration #15, type SB_GB: wirelen solved = 230, spread = 230, legal = 230; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 162, spread = 190, legal = 237; time = 0.00s
Info: HeAP Placer Time: 0.06s
Info:   of which solving equations: 0.04s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 5, wirelen = 205
Info:   at iteration #5: temp = 0.000000, timing cost = 4, wirelen = 169
Info:   at iteration #10: temp = 0.000000, timing cost = 4, wirelen = 163
Info:   at iteration #11: temp = 0.000000, timing cost = 4, wirelen = 163 
Info: SA placement time 0.02s

Info: Max frequency for clock 'clk': 33.25 MHz (PASS at 0.01 MHz)

Info: Max delay posedge clk -> <async>: 5.79 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 77547, 5073471) |+
Info: [5073471, 10069395) | 
Info: [10069395, 15065319) | 
Info: [15065319, 20061243) | 
Info: [20061243, 25057167) | 
Info: [25057167, 30053091) | 
Info: [30053091, 35049015) | 
Info: [35049015, 40044939) | 
Info: [40044939, 45040863) | 
Info: [45040863, 50036787) | 
Info: [50036787, 55032711) | 
Info: [55032711, 60028635) | 
Info: [60028635, 65024559) | 
Info: [65024559, 70020483) | 
Info: [70020483, 75016407) | 
Info: [75016407, 80012331) | 
Info: [80012331, 85008255) | 
Info: [85008255, 90004179) | 
Info: [90004179, 95000103) | 
Info: [95000103, 99996027) |************************************************************ 
Info: Checksum: 0x019718f6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 214 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        214 |        0        214 |    0   214 |         0|       0.02       0.02|
Info: Routing complete.
Info: Router1 time 0.02s
Info: Checksum: 0xec12c16a

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source count_SB_DFFSR_Q_31_DFFLC.O
Info:  1.8  3.2    Net count[0] budget 0.000000 ns (16,14) -> (16,14)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_LUT4_O_LC.I3
Info:  0.9  4.0  Source count_SB_DFFSR_Q_31_D_SB_LUT4_O_LC.O
Info:  3.0  7.0    Net count_SB_DFFSR_Q_31_D budget 0.000000 ns (16,14) -> (14,16)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:  0.7  7.7  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0  7.7    Net $nextpnr_ICESTORM_LC_1$O budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI$CARRY.CIN
Info:  0.3  7.9  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI$CARRY.COUT
Info:  0.0  7.9    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[2] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.3  8.2  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  8.2    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[3] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_6$CARRY.CIN
Info:  0.3  8.5  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  8.5    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[4] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_5$CARRY.CIN
Info:  0.3  8.8  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  8.8    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[5] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_4$CARRY.CIN
Info:  0.3  9.0  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  9.0    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[6] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_3$CARRY.CIN
Info:  0.3  9.3  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  9.3    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[7] budget 0.000000 ns (14,16) -> (14,16)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_2$CARRY.CIN
Info:  0.3  9.6  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 10.2    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[8] budget 0.560000 ns (14,16) -> (14,17)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3 10.4  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 10.4    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[9] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO$CARRY.CIN
Info:  0.3 10.7  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO$CARRY.COUT
Info:  0.0 10.7    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[10] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_28$CARRY.CIN
Info:  0.3 11.0  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 11.0    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[11] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_27$CARRY.CIN
Info:  0.3 11.3  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 11.3    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[12] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_26$CARRY.CIN
Info:  0.3 11.5  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 11.5    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[13] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_25$CARRY.CIN
Info:  0.3 11.8  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 11.8    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[14] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_24$CARRY.CIN
Info:  0.3 12.1  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_24$CARRY.COUT
Info:  0.0 12.1    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[15] budget 0.000000 ns (14,17) -> (14,17)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.3 12.4  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.6 12.9    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[16] budget 0.560000 ns (14,17) -> (14,18)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.3 13.2  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 13.2    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[17] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.3 13.5  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 13.5    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[18] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.3 13.8  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 13.8    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[19] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.3 14.0  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 14.0    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[20] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.3 14.3  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 14.3    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[21] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.3 14.6  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 14.6    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[22] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_16$CARRY.CIN
Info:  0.3 14.9  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 14.9    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[23] budget 0.000000 ns (14,18) -> (14,18)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.3 15.2  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 15.7    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[24] budget 0.560000 ns (14,18) -> (14,19)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.3 16.0  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 16.0    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[25] budget 0.000000 ns (14,19) -> (14,19)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.3 16.3  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 16.3    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[26] budget 0.000000 ns (14,19) -> (14,19)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.3 16.5  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 16.5    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[27] budget 0.000000 ns (14,19) -> (14,19)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.3 16.8  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 16.8    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[28] budget 0.000000 ns (14,19) -> (14,19)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.3 17.1  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 17.1    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[29] budget 0.000000 ns (14,19) -> (14,19)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.3 17.4  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 17.4    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[30] budget 0.000000 ns (14,19) -> (14,19)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.3 17.7  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 17.7    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[31] budget 0.000000 ns (14,19) -> (14,19)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY.CIN
Info:  0.3 17.9  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY.COUT
Info:  1.2 19.2    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO budget 1.220000 ns (14,19) -> (14,20)
Info:                Sink count_SB_DFFSR_Q_R_SB_LUT4_O_LC.I3
Info:  0.9 20.0  Source count_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  4.9 24.9    Net count_SB_DFFSR_Q_R budget 83.333000 ns (14,20) -> (13,0)
Info:                Sink $gbuf_count_SB_DFFSR_Q_R_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 26.5  Source $gbuf_count_SB_DFFSR_Q_R_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.6 27.1    Net count_SB_DFFSR_Q_R_$glb_sr budget 49989.398438 ns (13,0) -> (15,17)
Info:                Sink count_SB_DFFSR_Q_D_SB_LUT4_O_10_LC.SR
Info:  0.1 27.2  Setup count_SB_DFFSR_Q_D_SB_LUT4_O_10_LC.SR
Info: 14.1 ns logic, 13.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source LEDstatus_SB_DFFE_D_DFFLC.O
Info:  1.8  3.2    Net LEDstatus_SB_LUT4_O_I3 budget 40.025002 ns (14,1) -> (14,1)
Info:                Sink LEDstatus_SB_LUT4_O_LC.I3
Info:  0.9  4.0  Source LEDstatus_SB_LUT4_O_LC.O
Info:  1.8  5.8    Net led$SB_IO_OUT budget 39.959000 ns (14,1) -> (13,0)
Info:                Sink led$sb_io.D_OUT_0
Info: 2.3 ns logic, 3.5 ns routing

Info: Max frequency for clock 'clk': 36.72 MHz (PASS at 0.01 MHz)

Info: Max delay posedge clk -> <async>: 5.79 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 77547, 5073471) |+
Info: [5073471, 10069395) | 
Info: [10069395, 15065319) | 
Info: [15065319, 20061243) | 
Info: [20061243, 25057167) | 
Info: [25057167, 30053091) | 
Info: [30053091, 35049015) | 
Info: [35049015, 40044939) | 
Info: [40044939, 45040863) | 
Info: [45040863, 50036787) | 
Info: [50036787, 55032711) | 
Info: [55032711, 60028635) | 
Info: [60028635, 65024559) | 
Info: [65024559, 70020483) | 
Info: [70020483, 75016407) | 
Info: [75016407, 80012331) | 
Info: [80012331, 85008255) | 
Info: [85008255, 90004179) | 
Info: [90004179, 95000103) | 
Info: [95000103, 99996027) |************************************************************ 
