
ADC_QUICK_START2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003fc8  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000068  20000000  00003fc8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000cc  20000068  00004030  00010068  2**2
                  ALLOC
  3 .stack        00002004  20000134  000040fc  00010068  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010090  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001caa5  00000000  00000000  000100eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000028f6  00000000  00000000  0002cb90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004699  00000000  00000000  0002f486  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000448  00000000  00000000  00033b1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000470  00000000  00000000  00033f67  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000198b7  00000000  00000000  000343d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a72f  00000000  00000000  0004dc8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008acc3  00000000  00000000  000583bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000121c  00000000  00000000  000e3080  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002138 	.word	0x20002138
       4:	0000161d 	.word	0x0000161d
       8:	00001619 	.word	0x00001619
       c:	00001619 	.word	0x00001619
	...
      2c:	00001619 	.word	0x00001619
	...
      38:	00001619 	.word	0x00001619
      3c:	00001619 	.word	0x00001619
      40:	00001619 	.word	0x00001619
      44:	00001619 	.word	0x00001619
      48:	00001619 	.word	0x00001619
      4c:	00001619 	.word	0x00001619
      50:	00001619 	.word	0x00001619
      54:	00001619 	.word	0x00001619
      58:	00001619 	.word	0x00001619
      5c:	00001619 	.word	0x00001619
      60:	00001619 	.word	0x00001619
      64:	00000b49 	.word	0x00000b49
      68:	00000b59 	.word	0x00000b59
      6c:	00000b69 	.word	0x00000b69
      70:	00000b79 	.word	0x00000b79
      74:	00000b89 	.word	0x00000b89
      78:	00000b99 	.word	0x00000b99
      7c:	00001619 	.word	0x00001619
      80:	00001619 	.word	0x00001619
      84:	00001619 	.word	0x00001619
      88:	00001619 	.word	0x00001619
      8c:	00001619 	.word	0x00001619
      90:	00001619 	.word	0x00001619
      94:	00001619 	.word	0x00001619
      98:	00001619 	.word	0x00001619
      9c:	00001619 	.word	0x00001619
      a0:	00001619 	.word	0x00001619
      a4:	00001619 	.word	0x00001619
      a8:	00001619 	.word	0x00001619
      ac:	00001619 	.word	0x00001619

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	20000068 	.word	0x20000068
      d0:	00000000 	.word	0x00000000
      d4:	00003fc8 	.word	0x00003fc8

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00003fc8 	.word	0x00003fc8
     104:	2000006c 	.word	0x2000006c
     108:	00003fc8 	.word	0x00003fc8
     10c:	00000000 	.word	0x00000000

00000110 <_sercom_get_sync_baud_val>:
     110:	b510      	push	{r4, lr}
     112:	1c03      	adds	r3, r0, #0
     114:	0849      	lsrs	r1, r1, #1
     116:	2040      	movs	r0, #64	; 0x40
     118:	4299      	cmp	r1, r3
     11a:	d30c      	bcc.n	136 <_sercom_get_sync_baud_val+0x26>
     11c:	2400      	movs	r4, #0
     11e:	1ac9      	subs	r1, r1, r3
     120:	1c60      	adds	r0, r4, #1
     122:	b280      	uxth	r0, r0
     124:	428b      	cmp	r3, r1
     126:	d801      	bhi.n	12c <_sercom_get_sync_baud_val+0x1c>
     128:	1c04      	adds	r4, r0, #0
     12a:	e7f8      	b.n	11e <_sercom_get_sync_baud_val+0xe>
     12c:	2040      	movs	r0, #64	; 0x40
     12e:	2cff      	cmp	r4, #255	; 0xff
     130:	d801      	bhi.n	136 <_sercom_get_sync_baud_val+0x26>
     132:	8014      	strh	r4, [r2, #0]
     134:	2000      	movs	r0, #0
     136:	bd10      	pop	{r4, pc}

00000138 <_sercom_get_async_baud_val>:
     138:	b5f0      	push	{r4, r5, r6, r7, lr}
     13a:	465f      	mov	r7, fp
     13c:	4656      	mov	r6, sl
     13e:	464d      	mov	r5, r9
     140:	4644      	mov	r4, r8
     142:	b4f0      	push	{r4, r5, r6, r7}
     144:	b087      	sub	sp, #28
     146:	1c06      	adds	r6, r0, #0
     148:	1c0d      	adds	r5, r1, #0
     14a:	9204      	str	r2, [sp, #16]
     14c:	aa10      	add	r2, sp, #64	; 0x40
     14e:	7810      	ldrb	r0, [r2, #0]
     150:	1c32      	adds	r2, r6, #0
     152:	4342      	muls	r2, r0
     154:	2440      	movs	r4, #64	; 0x40
     156:	428a      	cmp	r2, r1
     158:	d900      	bls.n	15c <_sercom_get_async_baud_val+0x24>
     15a:	e0b3      	b.n	2c4 <_sercom_get_async_baud_val+0x18c>
     15c:	2b00      	cmp	r3, #0
     15e:	d14b      	bne.n	1f8 <_sercom_get_async_baud_val+0xc0>
     160:	2100      	movs	r1, #0
     162:	1c32      	adds	r2, r6, #0
     164:	4c5e      	ldr	r4, [pc, #376]	; (2e0 <_sercom_get_async_baud_val+0x1a8>)
     166:	47a0      	blx	r4
     168:	4683      	mov	fp, r0
     16a:	1c2e      	adds	r6, r5, #0
     16c:	2700      	movs	r7, #0
     16e:	2000      	movs	r0, #0
     170:	2100      	movs	r1, #0
     172:	2200      	movs	r2, #0
     174:	2300      	movs	r3, #0
     176:	243f      	movs	r4, #63	; 0x3f
     178:	46a4      	mov	ip, r4
     17a:	2501      	movs	r5, #1
     17c:	46a8      	mov	r8, r5
     17e:	9002      	str	r0, [sp, #8]
     180:	9103      	str	r1, [sp, #12]
     182:	4661      	mov	r1, ip
     184:	3920      	subs	r1, #32
     186:	d403      	bmi.n	190 <_sercom_get_async_baud_val+0x58>
     188:	4640      	mov	r0, r8
     18a:	4088      	lsls	r0, r1
     18c:	4681      	mov	r9, r0
     18e:	e005      	b.n	19c <_sercom_get_async_baud_val+0x64>
     190:	2120      	movs	r1, #32
     192:	4665      	mov	r5, ip
     194:	1b4c      	subs	r4, r1, r5
     196:	4640      	mov	r0, r8
     198:	40e0      	lsrs	r0, r4
     19a:	4681      	mov	r9, r0
     19c:	4641      	mov	r1, r8
     19e:	4664      	mov	r4, ip
     1a0:	40a1      	lsls	r1, r4
     1a2:	468a      	mov	sl, r1
     1a4:	1c10      	adds	r0, r2, #0
     1a6:	1c19      	adds	r1, r3, #0
     1a8:	1880      	adds	r0, r0, r2
     1aa:	4159      	adcs	r1, r3
     1ac:	1c02      	adds	r2, r0, #0
     1ae:	1c0b      	adds	r3, r1, #0
     1b0:	465d      	mov	r5, fp
     1b2:	464c      	mov	r4, r9
     1b4:	4225      	tst	r5, r4
     1b6:	d002      	beq.n	1be <_sercom_get_async_baud_val+0x86>
     1b8:	4642      	mov	r2, r8
     1ba:	4302      	orrs	r2, r0
     1bc:	1c0b      	adds	r3, r1, #0
     1be:	429f      	cmp	r7, r3
     1c0:	d80c      	bhi.n	1dc <_sercom_get_async_baud_val+0xa4>
     1c2:	d101      	bne.n	1c8 <_sercom_get_async_baud_val+0x90>
     1c4:	4296      	cmp	r6, r2
     1c6:	d809      	bhi.n	1dc <_sercom_get_async_baud_val+0xa4>
     1c8:	1b92      	subs	r2, r2, r6
     1ca:	41bb      	sbcs	r3, r7
     1cc:	4650      	mov	r0, sl
     1ce:	9d02      	ldr	r5, [sp, #8]
     1d0:	4328      	orrs	r0, r5
     1d2:	4649      	mov	r1, r9
     1d4:	9c03      	ldr	r4, [sp, #12]
     1d6:	4321      	orrs	r1, r4
     1d8:	9002      	str	r0, [sp, #8]
     1da:	9103      	str	r1, [sp, #12]
     1dc:	4665      	mov	r5, ip
     1de:	3d01      	subs	r5, #1
     1e0:	46ac      	mov	ip, r5
     1e2:	d2ce      	bcs.n	182 <_sercom_get_async_baud_val+0x4a>
     1e4:	9802      	ldr	r0, [sp, #8]
     1e6:	9903      	ldr	r1, [sp, #12]
     1e8:	4b3c      	ldr	r3, [pc, #240]	; (2dc <_sercom_get_async_baud_val+0x1a4>)
     1ea:	4a3b      	ldr	r2, [pc, #236]	; (2d8 <_sercom_get_async_baud_val+0x1a0>)
     1ec:	1a12      	subs	r2, r2, r0
     1ee:	418b      	sbcs	r3, r1
     1f0:	0c12      	lsrs	r2, r2, #16
     1f2:	041b      	lsls	r3, r3, #16
     1f4:	431a      	orrs	r2, r3
     1f6:	e062      	b.n	2be <_sercom_get_async_baud_val+0x186>
     1f8:	2200      	movs	r2, #0
     1fa:	2b01      	cmp	r3, #1
     1fc:	d15f      	bne.n	2be <_sercom_get_async_baud_val+0x186>
     1fe:	0f4f      	lsrs	r7, r1, #29
     200:	46b9      	mov	r9, r7
     202:	00cd      	lsls	r5, r1, #3
     204:	46ab      	mov	fp, r5
     206:	2100      	movs	r1, #0
     208:	1c32      	adds	r2, r6, #0
     20a:	2300      	movs	r3, #0
     20c:	4c34      	ldr	r4, [pc, #208]	; (2e0 <_sercom_get_async_baud_val+0x1a8>)
     20e:	47a0      	blx	r4
     210:	1c06      	adds	r6, r0, #0
     212:	1c0f      	adds	r7, r1, #0
     214:	2300      	movs	r3, #0
     216:	2501      	movs	r5, #1
     218:	9602      	str	r6, [sp, #8]
     21a:	9703      	str	r7, [sp, #12]
     21c:	469a      	mov	sl, r3
     21e:	4650      	mov	r0, sl
     220:	b2c0      	uxtb	r0, r0
     222:	9005      	str	r0, [sp, #20]
     224:	2100      	movs	r1, #0
     226:	4688      	mov	r8, r1
     228:	2200      	movs	r2, #0
     22a:	2300      	movs	r3, #0
     22c:	243f      	movs	r4, #63	; 0x3f
     22e:	1c27      	adds	r7, r4, #0
     230:	3f20      	subs	r7, #32
     232:	d403      	bmi.n	23c <_sercom_get_async_baud_val+0x104>
     234:	1c2e      	adds	r6, r5, #0
     236:	40be      	lsls	r6, r7
     238:	9601      	str	r6, [sp, #4]
     23a:	e004      	b.n	246 <_sercom_get_async_baud_val+0x10e>
     23c:	2020      	movs	r0, #32
     23e:	1b07      	subs	r7, r0, r4
     240:	1c29      	adds	r1, r5, #0
     242:	40f9      	lsrs	r1, r7
     244:	9101      	str	r1, [sp, #4]
     246:	1c2e      	adds	r6, r5, #0
     248:	40a6      	lsls	r6, r4
     24a:	9600      	str	r6, [sp, #0]
     24c:	1c10      	adds	r0, r2, #0
     24e:	1c19      	adds	r1, r3, #0
     250:	1880      	adds	r0, r0, r2
     252:	4159      	adcs	r1, r3
     254:	1c02      	adds	r2, r0, #0
     256:	1c0b      	adds	r3, r1, #0
     258:	465f      	mov	r7, fp
     25a:	4037      	ands	r7, r6
     25c:	46bc      	mov	ip, r7
     25e:	9e01      	ldr	r6, [sp, #4]
     260:	464f      	mov	r7, r9
     262:	403e      	ands	r6, r7
     264:	4667      	mov	r7, ip
     266:	433e      	orrs	r6, r7
     268:	d002      	beq.n	270 <_sercom_get_async_baud_val+0x138>
     26a:	1c2a      	adds	r2, r5, #0
     26c:	4302      	orrs	r2, r0
     26e:	1c0b      	adds	r3, r1, #0
     270:	9803      	ldr	r0, [sp, #12]
     272:	4298      	cmp	r0, r3
     274:	d80b      	bhi.n	28e <_sercom_get_async_baud_val+0x156>
     276:	d102      	bne.n	27e <_sercom_get_async_baud_val+0x146>
     278:	9902      	ldr	r1, [sp, #8]
     27a:	4291      	cmp	r1, r2
     27c:	d807      	bhi.n	28e <_sercom_get_async_baud_val+0x156>
     27e:	9e02      	ldr	r6, [sp, #8]
     280:	9f03      	ldr	r7, [sp, #12]
     282:	1b92      	subs	r2, r2, r6
     284:	41bb      	sbcs	r3, r7
     286:	4647      	mov	r7, r8
     288:	9800      	ldr	r0, [sp, #0]
     28a:	4307      	orrs	r7, r0
     28c:	46b8      	mov	r8, r7
     28e:	3c01      	subs	r4, #1
     290:	d2cd      	bcs.n	22e <_sercom_get_async_baud_val+0xf6>
     292:	4641      	mov	r1, r8
     294:	4652      	mov	r2, sl
     296:	1a8b      	subs	r3, r1, r2
     298:	08db      	lsrs	r3, r3, #3
     29a:	4c12      	ldr	r4, [pc, #72]	; (2e4 <_sercom_get_async_baud_val+0x1ac>)
     29c:	42a3      	cmp	r3, r4
     29e:	d908      	bls.n	2b2 <_sercom_get_async_baud_val+0x17a>
     2a0:	9a05      	ldr	r2, [sp, #20]
     2a2:	3201      	adds	r2, #1
     2a4:	b2d2      	uxtb	r2, r2
     2a6:	9205      	str	r2, [sp, #20]
     2a8:	2601      	movs	r6, #1
     2aa:	44b2      	add	sl, r6
     2ac:	4657      	mov	r7, sl
     2ae:	2f08      	cmp	r7, #8
     2b0:	d1b5      	bne.n	21e <_sercom_get_async_baud_val+0xe6>
     2b2:	2440      	movs	r4, #64	; 0x40
     2b4:	9805      	ldr	r0, [sp, #20]
     2b6:	2808      	cmp	r0, #8
     2b8:	d004      	beq.n	2c4 <_sercom_get_async_baud_val+0x18c>
     2ba:	0342      	lsls	r2, r0, #13
     2bc:	431a      	orrs	r2, r3
     2be:	9c04      	ldr	r4, [sp, #16]
     2c0:	8022      	strh	r2, [r4, #0]
     2c2:	2400      	movs	r4, #0
     2c4:	1c20      	adds	r0, r4, #0
     2c6:	b007      	add	sp, #28
     2c8:	bc3c      	pop	{r2, r3, r4, r5}
     2ca:	4690      	mov	r8, r2
     2cc:	4699      	mov	r9, r3
     2ce:	46a2      	mov	sl, r4
     2d0:	46ab      	mov	fp, r5
     2d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2d4:	46c0      	nop			; (mov r8, r8)
     2d6:	46c0      	nop			; (mov r8, r8)
     2d8:	00000000 	.word	0x00000000
     2dc:	00000001 	.word	0x00000001
     2e0:	00001a89 	.word	0x00001a89
     2e4:	00001fff 	.word	0x00001fff

000002e8 <sercom_set_gclk_generator>:
     2e8:	b510      	push	{r4, lr}
     2ea:	b082      	sub	sp, #8
     2ec:	1c04      	adds	r4, r0, #0
     2ee:	4b0f      	ldr	r3, [pc, #60]	; (32c <sercom_set_gclk_generator+0x44>)
     2f0:	781b      	ldrb	r3, [r3, #0]
     2f2:	2b00      	cmp	r3, #0
     2f4:	d001      	beq.n	2fa <sercom_set_gclk_generator+0x12>
     2f6:	2900      	cmp	r1, #0
     2f8:	d00d      	beq.n	316 <sercom_set_gclk_generator+0x2e>
     2fa:	a901      	add	r1, sp, #4
     2fc:	700c      	strb	r4, [r1, #0]
     2fe:	2013      	movs	r0, #19
     300:	4b0b      	ldr	r3, [pc, #44]	; (330 <sercom_set_gclk_generator+0x48>)
     302:	4798      	blx	r3
     304:	2013      	movs	r0, #19
     306:	4b0b      	ldr	r3, [pc, #44]	; (334 <sercom_set_gclk_generator+0x4c>)
     308:	4798      	blx	r3
     30a:	4b08      	ldr	r3, [pc, #32]	; (32c <sercom_set_gclk_generator+0x44>)
     30c:	705c      	strb	r4, [r3, #1]
     30e:	2201      	movs	r2, #1
     310:	701a      	strb	r2, [r3, #0]
     312:	2000      	movs	r0, #0
     314:	e007      	b.n	326 <sercom_set_gclk_generator+0x3e>
     316:	4b05      	ldr	r3, [pc, #20]	; (32c <sercom_set_gclk_generator+0x44>)
     318:	785a      	ldrb	r2, [r3, #1]
     31a:	201d      	movs	r0, #29
     31c:	1b14      	subs	r4, r2, r4
     31e:	1e62      	subs	r2, r4, #1
     320:	4194      	sbcs	r4, r2
     322:	4264      	negs	r4, r4
     324:	4020      	ands	r0, r4
     326:	b002      	add	sp, #8
     328:	bd10      	pop	{r4, pc}
     32a:	46c0      	nop			; (mov r8, r8)
     32c:	20000084 	.word	0x20000084
     330:	000014e9 	.word	0x000014e9
     334:	0000145d 	.word	0x0000145d

00000338 <_sercom_get_default_pad>:
     338:	4b44      	ldr	r3, [pc, #272]	; (44c <_sercom_get_default_pad+0x114>)
     33a:	4298      	cmp	r0, r3
     33c:	d033      	beq.n	3a6 <_sercom_get_default_pad+0x6e>
     33e:	d806      	bhi.n	34e <_sercom_get_default_pad+0x16>
     340:	4b43      	ldr	r3, [pc, #268]	; (450 <_sercom_get_default_pad+0x118>)
     342:	4298      	cmp	r0, r3
     344:	d00d      	beq.n	362 <_sercom_get_default_pad+0x2a>
     346:	4b43      	ldr	r3, [pc, #268]	; (454 <_sercom_get_default_pad+0x11c>)
     348:	4298      	cmp	r0, r3
     34a:	d01b      	beq.n	384 <_sercom_get_default_pad+0x4c>
     34c:	e06f      	b.n	42e <_sercom_get_default_pad+0xf6>
     34e:	4b42      	ldr	r3, [pc, #264]	; (458 <_sercom_get_default_pad+0x120>)
     350:	4298      	cmp	r0, r3
     352:	d04a      	beq.n	3ea <_sercom_get_default_pad+0xb2>
     354:	4b41      	ldr	r3, [pc, #260]	; (45c <_sercom_get_default_pad+0x124>)
     356:	4298      	cmp	r0, r3
     358:	d058      	beq.n	40c <_sercom_get_default_pad+0xd4>
     35a:	4b41      	ldr	r3, [pc, #260]	; (460 <_sercom_get_default_pad+0x128>)
     35c:	4298      	cmp	r0, r3
     35e:	d166      	bne.n	42e <_sercom_get_default_pad+0xf6>
     360:	e032      	b.n	3c8 <_sercom_get_default_pad+0x90>
     362:	2901      	cmp	r1, #1
     364:	d065      	beq.n	432 <_sercom_get_default_pad+0xfa>
     366:	2900      	cmp	r1, #0
     368:	d004      	beq.n	374 <_sercom_get_default_pad+0x3c>
     36a:	2902      	cmp	r1, #2
     36c:	d006      	beq.n	37c <_sercom_get_default_pad+0x44>
     36e:	2903      	cmp	r1, #3
     370:	d006      	beq.n	380 <_sercom_get_default_pad+0x48>
     372:	e001      	b.n	378 <_sercom_get_default_pad+0x40>
     374:	483b      	ldr	r0, [pc, #236]	; (464 <_sercom_get_default_pad+0x12c>)
     376:	e067      	b.n	448 <_sercom_get_default_pad+0x110>
     378:	2000      	movs	r0, #0
     37a:	e065      	b.n	448 <_sercom_get_default_pad+0x110>
     37c:	483a      	ldr	r0, [pc, #232]	; (468 <_sercom_get_default_pad+0x130>)
     37e:	e063      	b.n	448 <_sercom_get_default_pad+0x110>
     380:	483a      	ldr	r0, [pc, #232]	; (46c <_sercom_get_default_pad+0x134>)
     382:	e061      	b.n	448 <_sercom_get_default_pad+0x110>
     384:	2901      	cmp	r1, #1
     386:	d056      	beq.n	436 <_sercom_get_default_pad+0xfe>
     388:	2900      	cmp	r1, #0
     38a:	d004      	beq.n	396 <_sercom_get_default_pad+0x5e>
     38c:	2902      	cmp	r1, #2
     38e:	d006      	beq.n	39e <_sercom_get_default_pad+0x66>
     390:	2903      	cmp	r1, #3
     392:	d006      	beq.n	3a2 <_sercom_get_default_pad+0x6a>
     394:	e001      	b.n	39a <_sercom_get_default_pad+0x62>
     396:	2003      	movs	r0, #3
     398:	e056      	b.n	448 <_sercom_get_default_pad+0x110>
     39a:	2000      	movs	r0, #0
     39c:	e054      	b.n	448 <_sercom_get_default_pad+0x110>
     39e:	4834      	ldr	r0, [pc, #208]	; (470 <_sercom_get_default_pad+0x138>)
     3a0:	e052      	b.n	448 <_sercom_get_default_pad+0x110>
     3a2:	4834      	ldr	r0, [pc, #208]	; (474 <_sercom_get_default_pad+0x13c>)
     3a4:	e050      	b.n	448 <_sercom_get_default_pad+0x110>
     3a6:	2901      	cmp	r1, #1
     3a8:	d047      	beq.n	43a <_sercom_get_default_pad+0x102>
     3aa:	2900      	cmp	r1, #0
     3ac:	d004      	beq.n	3b8 <_sercom_get_default_pad+0x80>
     3ae:	2902      	cmp	r1, #2
     3b0:	d006      	beq.n	3c0 <_sercom_get_default_pad+0x88>
     3b2:	2903      	cmp	r1, #3
     3b4:	d006      	beq.n	3c4 <_sercom_get_default_pad+0x8c>
     3b6:	e001      	b.n	3bc <_sercom_get_default_pad+0x84>
     3b8:	482f      	ldr	r0, [pc, #188]	; (478 <_sercom_get_default_pad+0x140>)
     3ba:	e045      	b.n	448 <_sercom_get_default_pad+0x110>
     3bc:	2000      	movs	r0, #0
     3be:	e043      	b.n	448 <_sercom_get_default_pad+0x110>
     3c0:	482e      	ldr	r0, [pc, #184]	; (47c <_sercom_get_default_pad+0x144>)
     3c2:	e041      	b.n	448 <_sercom_get_default_pad+0x110>
     3c4:	482e      	ldr	r0, [pc, #184]	; (480 <_sercom_get_default_pad+0x148>)
     3c6:	e03f      	b.n	448 <_sercom_get_default_pad+0x110>
     3c8:	2901      	cmp	r1, #1
     3ca:	d038      	beq.n	43e <_sercom_get_default_pad+0x106>
     3cc:	2900      	cmp	r1, #0
     3ce:	d004      	beq.n	3da <_sercom_get_default_pad+0xa2>
     3d0:	2902      	cmp	r1, #2
     3d2:	d006      	beq.n	3e2 <_sercom_get_default_pad+0xaa>
     3d4:	2903      	cmp	r1, #3
     3d6:	d006      	beq.n	3e6 <_sercom_get_default_pad+0xae>
     3d8:	e001      	b.n	3de <_sercom_get_default_pad+0xa6>
     3da:	482a      	ldr	r0, [pc, #168]	; (484 <_sercom_get_default_pad+0x14c>)
     3dc:	e034      	b.n	448 <_sercom_get_default_pad+0x110>
     3de:	2000      	movs	r0, #0
     3e0:	e032      	b.n	448 <_sercom_get_default_pad+0x110>
     3e2:	4829      	ldr	r0, [pc, #164]	; (488 <_sercom_get_default_pad+0x150>)
     3e4:	e030      	b.n	448 <_sercom_get_default_pad+0x110>
     3e6:	4829      	ldr	r0, [pc, #164]	; (48c <_sercom_get_default_pad+0x154>)
     3e8:	e02e      	b.n	448 <_sercom_get_default_pad+0x110>
     3ea:	2901      	cmp	r1, #1
     3ec:	d029      	beq.n	442 <_sercom_get_default_pad+0x10a>
     3ee:	2900      	cmp	r1, #0
     3f0:	d004      	beq.n	3fc <_sercom_get_default_pad+0xc4>
     3f2:	2902      	cmp	r1, #2
     3f4:	d006      	beq.n	404 <_sercom_get_default_pad+0xcc>
     3f6:	2903      	cmp	r1, #3
     3f8:	d006      	beq.n	408 <_sercom_get_default_pad+0xd0>
     3fa:	e001      	b.n	400 <_sercom_get_default_pad+0xc8>
     3fc:	4824      	ldr	r0, [pc, #144]	; (490 <_sercom_get_default_pad+0x158>)
     3fe:	e023      	b.n	448 <_sercom_get_default_pad+0x110>
     400:	2000      	movs	r0, #0
     402:	e021      	b.n	448 <_sercom_get_default_pad+0x110>
     404:	4823      	ldr	r0, [pc, #140]	; (494 <_sercom_get_default_pad+0x15c>)
     406:	e01f      	b.n	448 <_sercom_get_default_pad+0x110>
     408:	4823      	ldr	r0, [pc, #140]	; (498 <_sercom_get_default_pad+0x160>)
     40a:	e01d      	b.n	448 <_sercom_get_default_pad+0x110>
     40c:	2901      	cmp	r1, #1
     40e:	d01a      	beq.n	446 <_sercom_get_default_pad+0x10e>
     410:	2900      	cmp	r1, #0
     412:	d004      	beq.n	41e <_sercom_get_default_pad+0xe6>
     414:	2902      	cmp	r1, #2
     416:	d006      	beq.n	426 <_sercom_get_default_pad+0xee>
     418:	2903      	cmp	r1, #3
     41a:	d006      	beq.n	42a <_sercom_get_default_pad+0xf2>
     41c:	e001      	b.n	422 <_sercom_get_default_pad+0xea>
     41e:	481f      	ldr	r0, [pc, #124]	; (49c <_sercom_get_default_pad+0x164>)
     420:	e012      	b.n	448 <_sercom_get_default_pad+0x110>
     422:	2000      	movs	r0, #0
     424:	e010      	b.n	448 <_sercom_get_default_pad+0x110>
     426:	481e      	ldr	r0, [pc, #120]	; (4a0 <_sercom_get_default_pad+0x168>)
     428:	e00e      	b.n	448 <_sercom_get_default_pad+0x110>
     42a:	481e      	ldr	r0, [pc, #120]	; (4a4 <_sercom_get_default_pad+0x16c>)
     42c:	e00c      	b.n	448 <_sercom_get_default_pad+0x110>
     42e:	2000      	movs	r0, #0
     430:	e00a      	b.n	448 <_sercom_get_default_pad+0x110>
     432:	481d      	ldr	r0, [pc, #116]	; (4a8 <_sercom_get_default_pad+0x170>)
     434:	e008      	b.n	448 <_sercom_get_default_pad+0x110>
     436:	481d      	ldr	r0, [pc, #116]	; (4ac <_sercom_get_default_pad+0x174>)
     438:	e006      	b.n	448 <_sercom_get_default_pad+0x110>
     43a:	481d      	ldr	r0, [pc, #116]	; (4b0 <_sercom_get_default_pad+0x178>)
     43c:	e004      	b.n	448 <_sercom_get_default_pad+0x110>
     43e:	481d      	ldr	r0, [pc, #116]	; (4b4 <_sercom_get_default_pad+0x17c>)
     440:	e002      	b.n	448 <_sercom_get_default_pad+0x110>
     442:	481d      	ldr	r0, [pc, #116]	; (4b8 <_sercom_get_default_pad+0x180>)
     444:	e000      	b.n	448 <_sercom_get_default_pad+0x110>
     446:	481d      	ldr	r0, [pc, #116]	; (4bc <_sercom_get_default_pad+0x184>)
     448:	4770      	bx	lr
     44a:	46c0      	nop			; (mov r8, r8)
     44c:	42001000 	.word	0x42001000
     450:	42000800 	.word	0x42000800
     454:	42000c00 	.word	0x42000c00
     458:	42001800 	.word	0x42001800
     45c:	42001c00 	.word	0x42001c00
     460:	42001400 	.word	0x42001400
     464:	00040003 	.word	0x00040003
     468:	00060003 	.word	0x00060003
     46c:	00070003 	.word	0x00070003
     470:	001e0003 	.word	0x001e0003
     474:	001f0003 	.word	0x001f0003
     478:	00080003 	.word	0x00080003
     47c:	000a0003 	.word	0x000a0003
     480:	000b0003 	.word	0x000b0003
     484:	00100003 	.word	0x00100003
     488:	00120003 	.word	0x00120003
     48c:	00130003 	.word	0x00130003
     490:	000c0003 	.word	0x000c0003
     494:	000e0003 	.word	0x000e0003
     498:	000f0003 	.word	0x000f0003
     49c:	00160003 	.word	0x00160003
     4a0:	00180003 	.word	0x00180003
     4a4:	00190003 	.word	0x00190003
     4a8:	00050003 	.word	0x00050003
     4ac:	00010003 	.word	0x00010003
     4b0:	00090003 	.word	0x00090003
     4b4:	00110003 	.word	0x00110003
     4b8:	000d0003 	.word	0x000d0003
     4bc:	00170003 	.word	0x00170003

000004c0 <_sercom_get_sercom_inst_index>:
     4c0:	b570      	push	{r4, r5, r6, lr}
     4c2:	b086      	sub	sp, #24
     4c4:	4a0c      	ldr	r2, [pc, #48]	; (4f8 <_sercom_get_sercom_inst_index+0x38>)
     4c6:	466b      	mov	r3, sp
     4c8:	ca70      	ldmia	r2!, {r4, r5, r6}
     4ca:	c370      	stmia	r3!, {r4, r5, r6}
     4cc:	ca32      	ldmia	r2!, {r1, r4, r5}
     4ce:	c332      	stmia	r3!, {r1, r4, r5}
     4d0:	9e00      	ldr	r6, [sp, #0]
     4d2:	4286      	cmp	r6, r0
     4d4:	d006      	beq.n	4e4 <_sercom_get_sercom_inst_index+0x24>
     4d6:	2301      	movs	r3, #1
     4d8:	009a      	lsls	r2, r3, #2
     4da:	4669      	mov	r1, sp
     4dc:	5852      	ldr	r2, [r2, r1]
     4de:	4282      	cmp	r2, r0
     4e0:	d103      	bne.n	4ea <_sercom_get_sercom_inst_index+0x2a>
     4e2:	e000      	b.n	4e6 <_sercom_get_sercom_inst_index+0x26>
     4e4:	2300      	movs	r3, #0
     4e6:	b2d8      	uxtb	r0, r3
     4e8:	e003      	b.n	4f2 <_sercom_get_sercom_inst_index+0x32>
     4ea:	3301      	adds	r3, #1
     4ec:	2b06      	cmp	r3, #6
     4ee:	d1f3      	bne.n	4d8 <_sercom_get_sercom_inst_index+0x18>
     4f0:	2000      	movs	r0, #0
     4f2:	b006      	add	sp, #24
     4f4:	bd70      	pop	{r4, r5, r6, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	00003d2c 	.word	0x00003d2c

000004fc <_read>:
     4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
     4fe:	4647      	mov	r7, r8
     500:	b480      	push	{r7}
     502:	1c0c      	adds	r4, r1, #0
     504:	4690      	mov	r8, r2
     506:	2800      	cmp	r0, #0
     508:	d10c      	bne.n	524 <_read+0x28>
     50a:	2a00      	cmp	r2, #0
     50c:	dd0d      	ble.n	52a <_read+0x2e>
     50e:	188f      	adds	r7, r1, r2
     510:	4e09      	ldr	r6, [pc, #36]	; (538 <_read+0x3c>)
     512:	4d0a      	ldr	r5, [pc, #40]	; (53c <_read+0x40>)
     514:	6830      	ldr	r0, [r6, #0]
     516:	1c21      	adds	r1, r4, #0
     518:	682b      	ldr	r3, [r5, #0]
     51a:	4798      	blx	r3
     51c:	3401      	adds	r4, #1
     51e:	42bc      	cmp	r4, r7
     520:	d1f8      	bne.n	514 <_read+0x18>
     522:	e004      	b.n	52e <_read+0x32>
     524:	2001      	movs	r0, #1
     526:	4240      	negs	r0, r0
     528:	e002      	b.n	530 <_read+0x34>
     52a:	2000      	movs	r0, #0
     52c:	e000      	b.n	530 <_read+0x34>
     52e:	4640      	mov	r0, r8
     530:	bc04      	pop	{r2}
     532:	4690      	mov	r8, r2
     534:	bdf0      	pop	{r4, r5, r6, r7, pc}
     536:	46c0      	nop			; (mov r8, r8)
     538:	2000010c 	.word	0x2000010c
     53c:	20000104 	.word	0x20000104

00000540 <_write>:
     540:	b5f0      	push	{r4, r5, r6, r7, lr}
     542:	4647      	mov	r7, r8
     544:	b480      	push	{r7}
     546:	1c0e      	adds	r6, r1, #0
     548:	1c15      	adds	r5, r2, #0
     54a:	3801      	subs	r0, #1
     54c:	2802      	cmp	r0, #2
     54e:	d810      	bhi.n	572 <_write+0x32>
     550:	2a00      	cmp	r2, #0
     552:	d011      	beq.n	578 <_write+0x38>
     554:	2400      	movs	r4, #0
     556:	4b0d      	ldr	r3, [pc, #52]	; (58c <_write+0x4c>)
     558:	4698      	mov	r8, r3
     55a:	4f0d      	ldr	r7, [pc, #52]	; (590 <_write+0x50>)
     55c:	4643      	mov	r3, r8
     55e:	6818      	ldr	r0, [r3, #0]
     560:	5d31      	ldrb	r1, [r6, r4]
     562:	683b      	ldr	r3, [r7, #0]
     564:	4798      	blx	r3
     566:	2800      	cmp	r0, #0
     568:	db08      	blt.n	57c <_write+0x3c>
     56a:	3401      	adds	r4, #1
     56c:	42a5      	cmp	r5, r4
     56e:	d1f5      	bne.n	55c <_write+0x1c>
     570:	e007      	b.n	582 <_write+0x42>
     572:	2001      	movs	r0, #1
     574:	4240      	negs	r0, r0
     576:	e005      	b.n	584 <_write+0x44>
     578:	2000      	movs	r0, #0
     57a:	e003      	b.n	584 <_write+0x44>
     57c:	2001      	movs	r0, #1
     57e:	4240      	negs	r0, r0
     580:	e000      	b.n	584 <_write+0x44>
     582:	1c20      	adds	r0, r4, #0
     584:	bc04      	pop	{r2}
     586:	4690      	mov	r8, r2
     588:	bdf0      	pop	{r4, r5, r6, r7, pc}
     58a:	46c0      	nop			; (mov r8, r8)
     58c:	2000010c 	.word	0x2000010c
     590:	20000108 	.word	0x20000108

00000594 <usart_init>:
     594:	b5f0      	push	{r4, r5, r6, r7, lr}
     596:	465f      	mov	r7, fp
     598:	4656      	mov	r6, sl
     59a:	464d      	mov	r5, r9
     59c:	4644      	mov	r4, r8
     59e:	b4f0      	push	{r4, r5, r6, r7}
     5a0:	b091      	sub	sp, #68	; 0x44
     5a2:	1c05      	adds	r5, r0, #0
     5a4:	1c0c      	adds	r4, r1, #0
     5a6:	1c16      	adds	r6, r2, #0
     5a8:	6029      	str	r1, [r5, #0]
     5aa:	1c08      	adds	r0, r1, #0
     5ac:	4bad      	ldr	r3, [pc, #692]	; (864 <usart_init+0x2d0>)
     5ae:	4798      	blx	r3
     5b0:	1c02      	adds	r2, r0, #0
     5b2:	6823      	ldr	r3, [r4, #0]
     5b4:	2005      	movs	r0, #5
     5b6:	07d9      	lsls	r1, r3, #31
     5b8:	d500      	bpl.n	5bc <usart_init+0x28>
     5ba:	e14b      	b.n	854 <usart_init+0x2c0>
     5bc:	6823      	ldr	r3, [r4, #0]
     5be:	201c      	movs	r0, #28
     5c0:	079f      	lsls	r7, r3, #30
     5c2:	d500      	bpl.n	5c6 <usart_init+0x32>
     5c4:	e146      	b.n	854 <usart_init+0x2c0>
     5c6:	4ba8      	ldr	r3, [pc, #672]	; (868 <usart_init+0x2d4>)
     5c8:	6a18      	ldr	r0, [r3, #32]
     5ca:	1c91      	adds	r1, r2, #2
     5cc:	2701      	movs	r7, #1
     5ce:	408f      	lsls	r7, r1
     5d0:	1c39      	adds	r1, r7, #0
     5d2:	4301      	orrs	r1, r0
     5d4:	6219      	str	r1, [r3, #32]
     5d6:	a90f      	add	r1, sp, #60	; 0x3c
     5d8:	272d      	movs	r7, #45	; 0x2d
     5da:	5df3      	ldrb	r3, [r6, r7]
     5dc:	700b      	strb	r3, [r1, #0]
     5de:	3214      	adds	r2, #20
     5e0:	b2d2      	uxtb	r2, r2
     5e2:	4690      	mov	r8, r2
     5e4:	1c10      	adds	r0, r2, #0
     5e6:	4ba1      	ldr	r3, [pc, #644]	; (86c <usart_init+0x2d8>)
     5e8:	4798      	blx	r3
     5ea:	4640      	mov	r0, r8
     5ec:	4ba0      	ldr	r3, [pc, #640]	; (870 <usart_init+0x2dc>)
     5ee:	4798      	blx	r3
     5f0:	5df0      	ldrb	r0, [r6, r7]
     5f2:	2100      	movs	r1, #0
     5f4:	4b9f      	ldr	r3, [pc, #636]	; (874 <usart_init+0x2e0>)
     5f6:	4798      	blx	r3
     5f8:	7af3      	ldrb	r3, [r6, #11]
     5fa:	716b      	strb	r3, [r5, #5]
     5fc:	2324      	movs	r3, #36	; 0x24
     5fe:	5cf3      	ldrb	r3, [r6, r3]
     600:	71ab      	strb	r3, [r5, #6]
     602:	2325      	movs	r3, #37	; 0x25
     604:	5cf3      	ldrb	r3, [r6, r3]
     606:	71eb      	strb	r3, [r5, #7]
     608:	7ef3      	ldrb	r3, [r6, #27]
     60a:	722b      	strb	r3, [r5, #8]
     60c:	7f33      	ldrb	r3, [r6, #28]
     60e:	726b      	strb	r3, [r5, #9]
     610:	6829      	ldr	r1, [r5, #0]
     612:	4688      	mov	r8, r1
     614:	1c08      	adds	r0, r1, #0
     616:	4b93      	ldr	r3, [pc, #588]	; (864 <usart_init+0x2d0>)
     618:	4798      	blx	r3
     61a:	3014      	adds	r0, #20
     61c:	2200      	movs	r2, #0
     61e:	466b      	mov	r3, sp
     620:	84da      	strh	r2, [r3, #38]	; 0x26
     622:	8a32      	ldrh	r2, [r6, #16]
     624:	9202      	str	r2, [sp, #8]
     626:	2380      	movs	r3, #128	; 0x80
     628:	01db      	lsls	r3, r3, #7
     62a:	429a      	cmp	r2, r3
     62c:	d021      	beq.n	672 <usart_init+0xde>
     62e:	2380      	movs	r3, #128	; 0x80
     630:	01db      	lsls	r3, r3, #7
     632:	429a      	cmp	r2, r3
     634:	d804      	bhi.n	640 <usart_init+0xac>
     636:	2380      	movs	r3, #128	; 0x80
     638:	019b      	lsls	r3, r3, #6
     63a:	429a      	cmp	r2, r3
     63c:	d011      	beq.n	662 <usart_init+0xce>
     63e:	e008      	b.n	652 <usart_init+0xbe>
     640:	23c0      	movs	r3, #192	; 0xc0
     642:	01db      	lsls	r3, r3, #7
     644:	9f02      	ldr	r7, [sp, #8]
     646:	429f      	cmp	r7, r3
     648:	d00f      	beq.n	66a <usart_init+0xd6>
     64a:	2380      	movs	r3, #128	; 0x80
     64c:	021b      	lsls	r3, r3, #8
     64e:	429f      	cmp	r7, r3
     650:	d003      	beq.n	65a <usart_init+0xc6>
     652:	2710      	movs	r7, #16
     654:	9706      	str	r7, [sp, #24]
     656:	2700      	movs	r7, #0
     658:	e00e      	b.n	678 <usart_init+0xe4>
     65a:	2703      	movs	r7, #3
     65c:	9706      	str	r7, [sp, #24]
     65e:	2700      	movs	r7, #0
     660:	e00a      	b.n	678 <usart_init+0xe4>
     662:	2710      	movs	r7, #16
     664:	9706      	str	r7, [sp, #24]
     666:	2701      	movs	r7, #1
     668:	e006      	b.n	678 <usart_init+0xe4>
     66a:	2708      	movs	r7, #8
     66c:	9706      	str	r7, [sp, #24]
     66e:	2701      	movs	r7, #1
     670:	e002      	b.n	678 <usart_init+0xe4>
     672:	2708      	movs	r7, #8
     674:	9706      	str	r7, [sp, #24]
     676:	2700      	movs	r7, #0
     678:	6831      	ldr	r1, [r6, #0]
     67a:	9103      	str	r1, [sp, #12]
     67c:	68f2      	ldr	r2, [r6, #12]
     67e:	4691      	mov	r9, r2
     680:	6973      	ldr	r3, [r6, #20]
     682:	9304      	str	r3, [sp, #16]
     684:	7e31      	ldrb	r1, [r6, #24]
     686:	468a      	mov	sl, r1
     688:	2326      	movs	r3, #38	; 0x26
     68a:	5cf3      	ldrb	r3, [r6, r3]
     68c:	469b      	mov	fp, r3
     68e:	6873      	ldr	r3, [r6, #4]
     690:	2b00      	cmp	r3, #0
     692:	d013      	beq.n	6bc <usart_init+0x128>
     694:	2280      	movs	r2, #128	; 0x80
     696:	0552      	lsls	r2, r2, #21
     698:	4293      	cmp	r3, r2
     69a:	d12e      	bne.n	6fa <usart_init+0x166>
     69c:	2327      	movs	r3, #39	; 0x27
     69e:	5cf3      	ldrb	r3, [r6, r3]
     6a0:	2b00      	cmp	r3, #0
     6a2:	d12e      	bne.n	702 <usart_init+0x16e>
     6a4:	6a37      	ldr	r7, [r6, #32]
     6a6:	b2c0      	uxtb	r0, r0
     6a8:	4b73      	ldr	r3, [pc, #460]	; (878 <usart_init+0x2e4>)
     6aa:	4798      	blx	r3
     6ac:	1c01      	adds	r1, r0, #0
     6ae:	1c38      	adds	r0, r7, #0
     6b0:	466a      	mov	r2, sp
     6b2:	3226      	adds	r2, #38	; 0x26
     6b4:	4b71      	ldr	r3, [pc, #452]	; (87c <usart_init+0x2e8>)
     6b6:	4798      	blx	r3
     6b8:	1c03      	adds	r3, r0, #0
     6ba:	e01f      	b.n	6fc <usart_init+0x168>
     6bc:	2327      	movs	r3, #39	; 0x27
     6be:	5cf3      	ldrb	r3, [r6, r3]
     6c0:	2b00      	cmp	r3, #0
     6c2:	d00a      	beq.n	6da <usart_init+0x146>
     6c4:	9a06      	ldr	r2, [sp, #24]
     6c6:	9200      	str	r2, [sp, #0]
     6c8:	6a30      	ldr	r0, [r6, #32]
     6ca:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     6cc:	466a      	mov	r2, sp
     6ce:	3226      	adds	r2, #38	; 0x26
     6d0:	1c3b      	adds	r3, r7, #0
     6d2:	4f6b      	ldr	r7, [pc, #428]	; (880 <usart_init+0x2ec>)
     6d4:	47b8      	blx	r7
     6d6:	1c03      	adds	r3, r0, #0
     6d8:	e010      	b.n	6fc <usart_init+0x168>
     6da:	6a31      	ldr	r1, [r6, #32]
     6dc:	9107      	str	r1, [sp, #28]
     6de:	b2c0      	uxtb	r0, r0
     6e0:	4b65      	ldr	r3, [pc, #404]	; (878 <usart_init+0x2e4>)
     6e2:	4798      	blx	r3
     6e4:	1c01      	adds	r1, r0, #0
     6e6:	9a06      	ldr	r2, [sp, #24]
     6e8:	9200      	str	r2, [sp, #0]
     6ea:	9807      	ldr	r0, [sp, #28]
     6ec:	466a      	mov	r2, sp
     6ee:	3226      	adds	r2, #38	; 0x26
     6f0:	1c3b      	adds	r3, r7, #0
     6f2:	4f63      	ldr	r7, [pc, #396]	; (880 <usart_init+0x2ec>)
     6f4:	47b8      	blx	r7
     6f6:	1c03      	adds	r3, r0, #0
     6f8:	e000      	b.n	6fc <usart_init+0x168>
     6fa:	2300      	movs	r3, #0
     6fc:	1e18      	subs	r0, r3, #0
     6fe:	d000      	beq.n	702 <usart_init+0x16e>
     700:	e0a8      	b.n	854 <usart_init+0x2c0>
     702:	7e73      	ldrb	r3, [r6, #25]
     704:	2b00      	cmp	r3, #0
     706:	d002      	beq.n	70e <usart_init+0x17a>
     708:	7eb3      	ldrb	r3, [r6, #26]
     70a:	4641      	mov	r1, r8
     70c:	738b      	strb	r3, [r1, #14]
     70e:	682a      	ldr	r2, [r5, #0]
     710:	9f02      	ldr	r7, [sp, #8]
     712:	69d3      	ldr	r3, [r2, #28]
     714:	2b00      	cmp	r3, #0
     716:	d1fc      	bne.n	712 <usart_init+0x17e>
     718:	9702      	str	r7, [sp, #8]
     71a:	466b      	mov	r3, sp
     71c:	3326      	adds	r3, #38	; 0x26
     71e:	881b      	ldrh	r3, [r3, #0]
     720:	4642      	mov	r2, r8
     722:	8193      	strh	r3, [r2, #12]
     724:	464b      	mov	r3, r9
     726:	9f03      	ldr	r7, [sp, #12]
     728:	433b      	orrs	r3, r7
     72a:	9f04      	ldr	r7, [sp, #16]
     72c:	433b      	orrs	r3, r7
     72e:	6871      	ldr	r1, [r6, #4]
     730:	430b      	orrs	r3, r1
     732:	9f02      	ldr	r7, [sp, #8]
     734:	431f      	orrs	r7, r3
     736:	4652      	mov	r2, sl
     738:	0213      	lsls	r3, r2, #8
     73a:	431f      	orrs	r7, r3
     73c:	4659      	mov	r1, fp
     73e:	074b      	lsls	r3, r1, #29
     740:	431f      	orrs	r7, r3
     742:	2327      	movs	r3, #39	; 0x27
     744:	5cf3      	ldrb	r3, [r6, r3]
     746:	2b00      	cmp	r3, #0
     748:	d101      	bne.n	74e <usart_init+0x1ba>
     74a:	2304      	movs	r3, #4
     74c:	431f      	orrs	r7, r3
     74e:	7e71      	ldrb	r1, [r6, #25]
     750:	0289      	lsls	r1, r1, #10
     752:	7f33      	ldrb	r3, [r6, #28]
     754:	025b      	lsls	r3, r3, #9
     756:	4319      	orrs	r1, r3
     758:	7af2      	ldrb	r2, [r6, #11]
     75a:	7ab3      	ldrb	r3, [r6, #10]
     75c:	4313      	orrs	r3, r2
     75e:	4319      	orrs	r1, r3
     760:	7f73      	ldrb	r3, [r6, #29]
     762:	021b      	lsls	r3, r3, #8
     764:	4319      	orrs	r1, r3
     766:	2324      	movs	r3, #36	; 0x24
     768:	5cf3      	ldrb	r3, [r6, r3]
     76a:	045b      	lsls	r3, r3, #17
     76c:	4319      	orrs	r1, r3
     76e:	2325      	movs	r3, #37	; 0x25
     770:	5cf3      	ldrb	r3, [r6, r3]
     772:	041b      	lsls	r3, r3, #16
     774:	4319      	orrs	r1, r3
     776:	8933      	ldrh	r3, [r6, #8]
     778:	2bff      	cmp	r3, #255	; 0xff
     77a:	d00b      	beq.n	794 <usart_init+0x200>
     77c:	7ef2      	ldrb	r2, [r6, #27]
     77e:	2a00      	cmp	r2, #0
     780:	d003      	beq.n	78a <usart_init+0x1f6>
     782:	22a0      	movs	r2, #160	; 0xa0
     784:	04d2      	lsls	r2, r2, #19
     786:	4317      	orrs	r7, r2
     788:	e002      	b.n	790 <usart_init+0x1fc>
     78a:	2280      	movs	r2, #128	; 0x80
     78c:	0452      	lsls	r2, r2, #17
     78e:	4317      	orrs	r7, r2
     790:	4319      	orrs	r1, r3
     792:	e005      	b.n	7a0 <usart_init+0x20c>
     794:	7ef3      	ldrb	r3, [r6, #27]
     796:	2b00      	cmp	r3, #0
     798:	d002      	beq.n	7a0 <usart_init+0x20c>
     79a:	2380      	movs	r3, #128	; 0x80
     79c:	04db      	lsls	r3, r3, #19
     79e:	431f      	orrs	r7, r3
     7a0:	232c      	movs	r3, #44	; 0x2c
     7a2:	5cf3      	ldrb	r3, [r6, r3]
     7a4:	2b00      	cmp	r3, #0
     7a6:	d103      	bne.n	7b0 <usart_init+0x21c>
     7a8:	4b36      	ldr	r3, [pc, #216]	; (884 <usart_init+0x2f0>)
     7aa:	789b      	ldrb	r3, [r3, #2]
     7ac:	079a      	lsls	r2, r3, #30
     7ae:	d501      	bpl.n	7b4 <usart_init+0x220>
     7b0:	2380      	movs	r3, #128	; 0x80
     7b2:	431f      	orrs	r7, r3
     7b4:	682a      	ldr	r2, [r5, #0]
     7b6:	69d3      	ldr	r3, [r2, #28]
     7b8:	2b00      	cmp	r3, #0
     7ba:	d1fc      	bne.n	7b6 <usart_init+0x222>
     7bc:	4643      	mov	r3, r8
     7be:	6059      	str	r1, [r3, #4]
     7c0:	682a      	ldr	r2, [r5, #0]
     7c2:	69d3      	ldr	r3, [r2, #28]
     7c4:	2b00      	cmp	r3, #0
     7c6:	d1fc      	bne.n	7c2 <usart_init+0x22e>
     7c8:	4641      	mov	r1, r8
     7ca:	600f      	str	r7, [r1, #0]
     7cc:	ab0e      	add	r3, sp, #56	; 0x38
     7ce:	2280      	movs	r2, #128	; 0x80
     7d0:	701a      	strb	r2, [r3, #0]
     7d2:	2200      	movs	r2, #0
     7d4:	705a      	strb	r2, [r3, #1]
     7d6:	70da      	strb	r2, [r3, #3]
     7d8:	709a      	strb	r2, [r3, #2]
     7da:	6b32      	ldr	r2, [r6, #48]	; 0x30
     7dc:	920a      	str	r2, [sp, #40]	; 0x28
     7de:	6b73      	ldr	r3, [r6, #52]	; 0x34
     7e0:	930b      	str	r3, [sp, #44]	; 0x2c
     7e2:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     7e4:	970c      	str	r7, [sp, #48]	; 0x30
     7e6:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     7e8:	960d      	str	r6, [sp, #52]	; 0x34
     7ea:	2700      	movs	r7, #0
     7ec:	ae0e      	add	r6, sp, #56	; 0x38
     7ee:	b2f9      	uxtb	r1, r7
     7f0:	00bb      	lsls	r3, r7, #2
     7f2:	aa0a      	add	r2, sp, #40	; 0x28
     7f4:	5898      	ldr	r0, [r3, r2]
     7f6:	2800      	cmp	r0, #0
     7f8:	d102      	bne.n	800 <usart_init+0x26c>
     7fa:	1c20      	adds	r0, r4, #0
     7fc:	4a22      	ldr	r2, [pc, #136]	; (888 <usart_init+0x2f4>)
     7fe:	4790      	blx	r2
     800:	1c43      	adds	r3, r0, #1
     802:	d005      	beq.n	810 <usart_init+0x27c>
     804:	7030      	strb	r0, [r6, #0]
     806:	0c00      	lsrs	r0, r0, #16
     808:	b2c0      	uxtb	r0, r0
     80a:	1c31      	adds	r1, r6, #0
     80c:	4a1f      	ldr	r2, [pc, #124]	; (88c <usart_init+0x2f8>)
     80e:	4790      	blx	r2
     810:	3701      	adds	r7, #1
     812:	2f04      	cmp	r7, #4
     814:	d1eb      	bne.n	7ee <usart_init+0x25a>
     816:	2300      	movs	r3, #0
     818:	60eb      	str	r3, [r5, #12]
     81a:	612b      	str	r3, [r5, #16]
     81c:	616b      	str	r3, [r5, #20]
     81e:	61ab      	str	r3, [r5, #24]
     820:	61eb      	str	r3, [r5, #28]
     822:	622b      	str	r3, [r5, #32]
     824:	62ab      	str	r3, [r5, #40]	; 0x28
     826:	626b      	str	r3, [r5, #36]	; 0x24
     828:	2200      	movs	r2, #0
     82a:	85eb      	strh	r3, [r5, #46]	; 0x2e
     82c:	85ab      	strh	r3, [r5, #44]	; 0x2c
     82e:	2330      	movs	r3, #48	; 0x30
     830:	54ea      	strb	r2, [r5, r3]
     832:	2331      	movs	r3, #49	; 0x31
     834:	54ea      	strb	r2, [r5, r3]
     836:	2332      	movs	r3, #50	; 0x32
     838:	54ea      	strb	r2, [r5, r3]
     83a:	2333      	movs	r3, #51	; 0x33
     83c:	54ea      	strb	r2, [r5, r3]
     83e:	6828      	ldr	r0, [r5, #0]
     840:	4b08      	ldr	r3, [pc, #32]	; (864 <usart_init+0x2d0>)
     842:	4798      	blx	r3
     844:	1c04      	adds	r4, r0, #0
     846:	4912      	ldr	r1, [pc, #72]	; (890 <usart_init+0x2fc>)
     848:	4b12      	ldr	r3, [pc, #72]	; (894 <usart_init+0x300>)
     84a:	4798      	blx	r3
     84c:	00a4      	lsls	r4, r4, #2
     84e:	4b12      	ldr	r3, [pc, #72]	; (898 <usart_init+0x304>)
     850:	50e5      	str	r5, [r4, r3]
     852:	2000      	movs	r0, #0
     854:	b011      	add	sp, #68	; 0x44
     856:	bc3c      	pop	{r2, r3, r4, r5}
     858:	4690      	mov	r8, r2
     85a:	4699      	mov	r9, r3
     85c:	46a2      	mov	sl, r4
     85e:	46ab      	mov	fp, r5
     860:	bdf0      	pop	{r4, r5, r6, r7, pc}
     862:	46c0      	nop			; (mov r8, r8)
     864:	000004c1 	.word	0x000004c1
     868:	40000400 	.word	0x40000400
     86c:	000014e9 	.word	0x000014e9
     870:	0000145d 	.word	0x0000145d
     874:	000002e9 	.word	0x000002e9
     878:	00001505 	.word	0x00001505
     87c:	00000111 	.word	0x00000111
     880:	00000139 	.word	0x00000139
     884:	41002000 	.word	0x41002000
     888:	00000339 	.word	0x00000339
     88c:	000015c5 	.word	0x000015c5
     890:	00000941 	.word	0x00000941
     894:	00000ae1 	.word	0x00000ae1
     898:	20000110 	.word	0x20000110

0000089c <usart_write_wait>:
     89c:	b510      	push	{r4, lr}
     89e:	1c02      	adds	r2, r0, #0
     8a0:	6803      	ldr	r3, [r0, #0]
     8a2:	79c4      	ldrb	r4, [r0, #7]
     8a4:	201c      	movs	r0, #28
     8a6:	2c00      	cmp	r4, #0
     8a8:	d00d      	beq.n	8c6 <usart_write_wait+0x2a>
     8aa:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
     8ac:	b292      	uxth	r2, r2
     8ae:	2005      	movs	r0, #5
     8b0:	2a00      	cmp	r2, #0
     8b2:	d108      	bne.n	8c6 <usart_write_wait+0x2a>
     8b4:	69da      	ldr	r2, [r3, #28]
     8b6:	2a00      	cmp	r2, #0
     8b8:	d1fc      	bne.n	8b4 <usart_write_wait+0x18>
     8ba:	8519      	strh	r1, [r3, #40]	; 0x28
     8bc:	2102      	movs	r1, #2
     8be:	7e1a      	ldrb	r2, [r3, #24]
     8c0:	420a      	tst	r2, r1
     8c2:	d0fc      	beq.n	8be <usart_write_wait+0x22>
     8c4:	2000      	movs	r0, #0
     8c6:	bd10      	pop	{r4, pc}

000008c8 <usart_read_wait>:
     8c8:	b510      	push	{r4, lr}
     8ca:	1c03      	adds	r3, r0, #0
     8cc:	6804      	ldr	r4, [r0, #0]
     8ce:	7982      	ldrb	r2, [r0, #6]
     8d0:	201c      	movs	r0, #28
     8d2:	2a00      	cmp	r2, #0
     8d4:	d033      	beq.n	93e <usart_read_wait+0x76>
     8d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
     8d8:	b29b      	uxth	r3, r3
     8da:	2005      	movs	r0, #5
     8dc:	2b00      	cmp	r3, #0
     8de:	d12e      	bne.n	93e <usart_read_wait+0x76>
     8e0:	7e23      	ldrb	r3, [r4, #24]
     8e2:	075a      	lsls	r2, r3, #29
     8e4:	d52b      	bpl.n	93e <usart_read_wait+0x76>
     8e6:	69e3      	ldr	r3, [r4, #28]
     8e8:	2b00      	cmp	r3, #0
     8ea:	d1fc      	bne.n	8e6 <usart_read_wait+0x1e>
     8ec:	8b63      	ldrh	r3, [r4, #26]
     8ee:	b2db      	uxtb	r3, r3
     8f0:	069a      	lsls	r2, r3, #26
     8f2:	d021      	beq.n	938 <usart_read_wait+0x70>
     8f4:	079a      	lsls	r2, r3, #30
     8f6:	d503      	bpl.n	900 <usart_read_wait+0x38>
     8f8:	2302      	movs	r3, #2
     8fa:	8363      	strh	r3, [r4, #26]
     8fc:	201a      	movs	r0, #26
     8fe:	e01e      	b.n	93e <usart_read_wait+0x76>
     900:	075a      	lsls	r2, r3, #29
     902:	d503      	bpl.n	90c <usart_read_wait+0x44>
     904:	2304      	movs	r3, #4
     906:	8363      	strh	r3, [r4, #26]
     908:	201e      	movs	r0, #30
     90a:	e018      	b.n	93e <usart_read_wait+0x76>
     90c:	07da      	lsls	r2, r3, #31
     90e:	d503      	bpl.n	918 <usart_read_wait+0x50>
     910:	2301      	movs	r3, #1
     912:	8363      	strh	r3, [r4, #26]
     914:	2013      	movs	r0, #19
     916:	e012      	b.n	93e <usart_read_wait+0x76>
     918:	06da      	lsls	r2, r3, #27
     91a:	d505      	bpl.n	928 <usart_read_wait+0x60>
     91c:	8b62      	ldrh	r2, [r4, #26]
     91e:	2310      	movs	r3, #16
     920:	4313      	orrs	r3, r2
     922:	8363      	strh	r3, [r4, #26]
     924:	2042      	movs	r0, #66	; 0x42
     926:	e00a      	b.n	93e <usart_read_wait+0x76>
     928:	069a      	lsls	r2, r3, #26
     92a:	d505      	bpl.n	938 <usart_read_wait+0x70>
     92c:	8b62      	ldrh	r2, [r4, #26]
     92e:	2320      	movs	r3, #32
     930:	4313      	orrs	r3, r2
     932:	8363      	strh	r3, [r4, #26]
     934:	2041      	movs	r0, #65	; 0x41
     936:	e002      	b.n	93e <usart_read_wait+0x76>
     938:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     93a:	800b      	strh	r3, [r1, #0]
     93c:	2000      	movs	r0, #0
     93e:	bd10      	pop	{r4, pc}

00000940 <_usart_interrupt_handler>:
     940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     942:	0080      	lsls	r0, r0, #2
     944:	4b64      	ldr	r3, [pc, #400]	; (ad8 <_usart_interrupt_handler+0x198>)
     946:	58c5      	ldr	r5, [r0, r3]
     948:	682c      	ldr	r4, [r5, #0]
     94a:	69e3      	ldr	r3, [r4, #28]
     94c:	2b00      	cmp	r3, #0
     94e:	d1fc      	bne.n	94a <_usart_interrupt_handler+0xa>
     950:	7e23      	ldrb	r3, [r4, #24]
     952:	7da6      	ldrb	r6, [r4, #22]
     954:	401e      	ands	r6, r3
     956:	2331      	movs	r3, #49	; 0x31
     958:	5ceb      	ldrb	r3, [r5, r3]
     95a:	2230      	movs	r2, #48	; 0x30
     95c:	5caf      	ldrb	r7, [r5, r2]
     95e:	401f      	ands	r7, r3
     960:	07f1      	lsls	r1, r6, #31
     962:	d520      	bpl.n	9a6 <_usart_interrupt_handler+0x66>
     964:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     966:	b29b      	uxth	r3, r3
     968:	2b00      	cmp	r3, #0
     96a:	d01a      	beq.n	9a2 <_usart_interrupt_handler+0x62>
     96c:	6aab      	ldr	r3, [r5, #40]	; 0x28
     96e:	781a      	ldrb	r2, [r3, #0]
     970:	b2d2      	uxtb	r2, r2
     972:	1c59      	adds	r1, r3, #1
     974:	62a9      	str	r1, [r5, #40]	; 0x28
     976:	7969      	ldrb	r1, [r5, #5]
     978:	2901      	cmp	r1, #1
     97a:	d104      	bne.n	986 <_usart_interrupt_handler+0x46>
     97c:	7859      	ldrb	r1, [r3, #1]
     97e:	0209      	lsls	r1, r1, #8
     980:	430a      	orrs	r2, r1
     982:	3302      	adds	r3, #2
     984:	62ab      	str	r3, [r5, #40]	; 0x28
     986:	05d3      	lsls	r3, r2, #23
     988:	0ddb      	lsrs	r3, r3, #23
     98a:	8523      	strh	r3, [r4, #40]	; 0x28
     98c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     98e:	3b01      	subs	r3, #1
     990:	b29b      	uxth	r3, r3
     992:	85eb      	strh	r3, [r5, #46]	; 0x2e
     994:	2b00      	cmp	r3, #0
     996:	d106      	bne.n	9a6 <_usart_interrupt_handler+0x66>
     998:	2301      	movs	r3, #1
     99a:	7523      	strb	r3, [r4, #20]
     99c:	2302      	movs	r3, #2
     99e:	75a3      	strb	r3, [r4, #22]
     9a0:	e001      	b.n	9a6 <_usart_interrupt_handler+0x66>
     9a2:	2301      	movs	r3, #1
     9a4:	7523      	strb	r3, [r4, #20]
     9a6:	07b2      	lsls	r2, r6, #30
     9a8:	d509      	bpl.n	9be <_usart_interrupt_handler+0x7e>
     9aa:	2302      	movs	r3, #2
     9ac:	7523      	strb	r3, [r4, #20]
     9ae:	2200      	movs	r2, #0
     9b0:	2333      	movs	r3, #51	; 0x33
     9b2:	54ea      	strb	r2, [r5, r3]
     9b4:	07fb      	lsls	r3, r7, #31
     9b6:	d502      	bpl.n	9be <_usart_interrupt_handler+0x7e>
     9b8:	1c28      	adds	r0, r5, #0
     9ba:	68e9      	ldr	r1, [r5, #12]
     9bc:	4788      	blx	r1
     9be:	0772      	lsls	r2, r6, #29
     9c0:	d56a      	bpl.n	a98 <_usart_interrupt_handler+0x158>
     9c2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     9c4:	b29b      	uxth	r3, r3
     9c6:	2b00      	cmp	r3, #0
     9c8:	d064      	beq.n	a94 <_usart_interrupt_handler+0x154>
     9ca:	8b63      	ldrh	r3, [r4, #26]
     9cc:	b2db      	uxtb	r3, r3
     9ce:	0719      	lsls	r1, r3, #28
     9d0:	d402      	bmi.n	9d8 <_usart_interrupt_handler+0x98>
     9d2:	223f      	movs	r2, #63	; 0x3f
     9d4:	4013      	ands	r3, r2
     9d6:	e001      	b.n	9dc <_usart_interrupt_handler+0x9c>
     9d8:	2237      	movs	r2, #55	; 0x37
     9da:	4013      	ands	r3, r2
     9dc:	2b00      	cmp	r3, #0
     9de:	d037      	beq.n	a50 <_usart_interrupt_handler+0x110>
     9e0:	079a      	lsls	r2, r3, #30
     9e2:	d507      	bpl.n	9f4 <_usart_interrupt_handler+0xb4>
     9e4:	221a      	movs	r2, #26
     9e6:	2332      	movs	r3, #50	; 0x32
     9e8:	54ea      	strb	r2, [r5, r3]
     9ea:	8b62      	ldrh	r2, [r4, #26]
     9ec:	2302      	movs	r3, #2
     9ee:	4313      	orrs	r3, r2
     9f0:	8363      	strh	r3, [r4, #26]
     9f2:	e027      	b.n	a44 <_usart_interrupt_handler+0x104>
     9f4:	0759      	lsls	r1, r3, #29
     9f6:	d507      	bpl.n	a08 <_usart_interrupt_handler+0xc8>
     9f8:	221e      	movs	r2, #30
     9fa:	2332      	movs	r3, #50	; 0x32
     9fc:	54ea      	strb	r2, [r5, r3]
     9fe:	8b62      	ldrh	r2, [r4, #26]
     a00:	2304      	movs	r3, #4
     a02:	4313      	orrs	r3, r2
     a04:	8363      	strh	r3, [r4, #26]
     a06:	e01d      	b.n	a44 <_usart_interrupt_handler+0x104>
     a08:	07da      	lsls	r2, r3, #31
     a0a:	d507      	bpl.n	a1c <_usart_interrupt_handler+0xdc>
     a0c:	2213      	movs	r2, #19
     a0e:	2332      	movs	r3, #50	; 0x32
     a10:	54ea      	strb	r2, [r5, r3]
     a12:	8b62      	ldrh	r2, [r4, #26]
     a14:	2301      	movs	r3, #1
     a16:	4313      	orrs	r3, r2
     a18:	8363      	strh	r3, [r4, #26]
     a1a:	e013      	b.n	a44 <_usart_interrupt_handler+0x104>
     a1c:	06d9      	lsls	r1, r3, #27
     a1e:	d507      	bpl.n	a30 <_usart_interrupt_handler+0xf0>
     a20:	2242      	movs	r2, #66	; 0x42
     a22:	2332      	movs	r3, #50	; 0x32
     a24:	54ea      	strb	r2, [r5, r3]
     a26:	8b62      	ldrh	r2, [r4, #26]
     a28:	2310      	movs	r3, #16
     a2a:	4313      	orrs	r3, r2
     a2c:	8363      	strh	r3, [r4, #26]
     a2e:	e009      	b.n	a44 <_usart_interrupt_handler+0x104>
     a30:	2220      	movs	r2, #32
     a32:	421a      	tst	r2, r3
     a34:	d006      	beq.n	a44 <_usart_interrupt_handler+0x104>
     a36:	2241      	movs	r2, #65	; 0x41
     a38:	2332      	movs	r3, #50	; 0x32
     a3a:	54ea      	strb	r2, [r5, r3]
     a3c:	8b62      	ldrh	r2, [r4, #26]
     a3e:	2320      	movs	r3, #32
     a40:	4313      	orrs	r3, r2
     a42:	8363      	strh	r3, [r4, #26]
     a44:	077a      	lsls	r2, r7, #29
     a46:	d527      	bpl.n	a98 <_usart_interrupt_handler+0x158>
     a48:	1c28      	adds	r0, r5, #0
     a4a:	696b      	ldr	r3, [r5, #20]
     a4c:	4798      	blx	r3
     a4e:	e023      	b.n	a98 <_usart_interrupt_handler+0x158>
     a50:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     a52:	05d2      	lsls	r2, r2, #23
     a54:	0dd2      	lsrs	r2, r2, #23
     a56:	b2d3      	uxtb	r3, r2
     a58:	6a69      	ldr	r1, [r5, #36]	; 0x24
     a5a:	700b      	strb	r3, [r1, #0]
     a5c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     a5e:	1c59      	adds	r1, r3, #1
     a60:	6269      	str	r1, [r5, #36]	; 0x24
     a62:	7969      	ldrb	r1, [r5, #5]
     a64:	2901      	cmp	r1, #1
     a66:	d104      	bne.n	a72 <_usart_interrupt_handler+0x132>
     a68:	0a12      	lsrs	r2, r2, #8
     a6a:	705a      	strb	r2, [r3, #1]
     a6c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     a6e:	3301      	adds	r3, #1
     a70:	626b      	str	r3, [r5, #36]	; 0x24
     a72:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     a74:	3b01      	subs	r3, #1
     a76:	b29b      	uxth	r3, r3
     a78:	85ab      	strh	r3, [r5, #44]	; 0x2c
     a7a:	2b00      	cmp	r3, #0
     a7c:	d10c      	bne.n	a98 <_usart_interrupt_handler+0x158>
     a7e:	2304      	movs	r3, #4
     a80:	7523      	strb	r3, [r4, #20]
     a82:	2200      	movs	r2, #0
     a84:	2332      	movs	r3, #50	; 0x32
     a86:	54ea      	strb	r2, [r5, r3]
     a88:	07ba      	lsls	r2, r7, #30
     a8a:	d505      	bpl.n	a98 <_usart_interrupt_handler+0x158>
     a8c:	1c28      	adds	r0, r5, #0
     a8e:	692b      	ldr	r3, [r5, #16]
     a90:	4798      	blx	r3
     a92:	e001      	b.n	a98 <_usart_interrupt_handler+0x158>
     a94:	2304      	movs	r3, #4
     a96:	7523      	strb	r3, [r4, #20]
     a98:	06f1      	lsls	r1, r6, #27
     a9a:	d507      	bpl.n	aac <_usart_interrupt_handler+0x16c>
     a9c:	2310      	movs	r3, #16
     a9e:	7523      	strb	r3, [r4, #20]
     aa0:	7623      	strb	r3, [r4, #24]
     aa2:	06fa      	lsls	r2, r7, #27
     aa4:	d502      	bpl.n	aac <_usart_interrupt_handler+0x16c>
     aa6:	1c28      	adds	r0, r5, #0
     aa8:	69eb      	ldr	r3, [r5, #28]
     aaa:	4798      	blx	r3
     aac:	06b1      	lsls	r1, r6, #26
     aae:	d507      	bpl.n	ac0 <_usart_interrupt_handler+0x180>
     ab0:	2320      	movs	r3, #32
     ab2:	7523      	strb	r3, [r4, #20]
     ab4:	7623      	strb	r3, [r4, #24]
     ab6:	073a      	lsls	r2, r7, #28
     ab8:	d502      	bpl.n	ac0 <_usart_interrupt_handler+0x180>
     aba:	1c28      	adds	r0, r5, #0
     abc:	69ab      	ldr	r3, [r5, #24]
     abe:	4798      	blx	r3
     ac0:	0731      	lsls	r1, r6, #28
     ac2:	d507      	bpl.n	ad4 <_usart_interrupt_handler+0x194>
     ac4:	2308      	movs	r3, #8
     ac6:	7523      	strb	r3, [r4, #20]
     ac8:	7623      	strb	r3, [r4, #24]
     aca:	06ba      	lsls	r2, r7, #26
     acc:	d502      	bpl.n	ad4 <_usart_interrupt_handler+0x194>
     ace:	6a2b      	ldr	r3, [r5, #32]
     ad0:	1c28      	adds	r0, r5, #0
     ad2:	4798      	blx	r3
     ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ad6:	46c0      	nop			; (mov r8, r8)
     ad8:	20000110 	.word	0x20000110

00000adc <_sercom_default_handler>:
     adc:	4770      	bx	lr
     ade:	46c0      	nop			; (mov r8, r8)

00000ae0 <_sercom_set_handler>:
     ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ae2:	4b0a      	ldr	r3, [pc, #40]	; (b0c <_sercom_set_handler+0x2c>)
     ae4:	781b      	ldrb	r3, [r3, #0]
     ae6:	2b00      	cmp	r3, #0
     ae8:	d10c      	bne.n	b04 <_sercom_set_handler+0x24>
     aea:	4f09      	ldr	r7, [pc, #36]	; (b10 <_sercom_set_handler+0x30>)
     aec:	4e09      	ldr	r6, [pc, #36]	; (b14 <_sercom_set_handler+0x34>)
     aee:	4d0a      	ldr	r5, [pc, #40]	; (b18 <_sercom_set_handler+0x38>)
     af0:	2400      	movs	r4, #0
     af2:	51de      	str	r6, [r3, r7]
     af4:	195a      	adds	r2, r3, r5
     af6:	6014      	str	r4, [r2, #0]
     af8:	3304      	adds	r3, #4
     afa:	2b18      	cmp	r3, #24
     afc:	d1f9      	bne.n	af2 <_sercom_set_handler+0x12>
     afe:	2201      	movs	r2, #1
     b00:	4b02      	ldr	r3, [pc, #8]	; (b0c <_sercom_set_handler+0x2c>)
     b02:	701a      	strb	r2, [r3, #0]
     b04:	0080      	lsls	r0, r0, #2
     b06:	4b02      	ldr	r3, [pc, #8]	; (b10 <_sercom_set_handler+0x30>)
     b08:	50c1      	str	r1, [r0, r3]
     b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b0c:	20000088 	.word	0x20000088
     b10:	2000008c 	.word	0x2000008c
     b14:	00000add 	.word	0x00000add
     b18:	20000110 	.word	0x20000110

00000b1c <_sercom_get_interrupt_vector>:
     b1c:	b510      	push	{r4, lr}
     b1e:	b082      	sub	sp, #8
     b20:	1c04      	adds	r4, r0, #0
     b22:	4668      	mov	r0, sp
     b24:	4905      	ldr	r1, [pc, #20]	; (b3c <_sercom_get_interrupt_vector+0x20>)
     b26:	2206      	movs	r2, #6
     b28:	4b05      	ldr	r3, [pc, #20]	; (b40 <_sercom_get_interrupt_vector+0x24>)
     b2a:	4798      	blx	r3
     b2c:	1c20      	adds	r0, r4, #0
     b2e:	4b05      	ldr	r3, [pc, #20]	; (b44 <_sercom_get_interrupt_vector+0x28>)
     b30:	4798      	blx	r3
     b32:	466b      	mov	r3, sp
     b34:	5618      	ldrsb	r0, [r3, r0]
     b36:	b002      	add	sp, #8
     b38:	bd10      	pop	{r4, pc}
     b3a:	46c0      	nop			; (mov r8, r8)
     b3c:	00003d44 	.word	0x00003d44
     b40:	00002e05 	.word	0x00002e05
     b44:	000004c1 	.word	0x000004c1

00000b48 <SERCOM0_Handler>:
     b48:	b508      	push	{r3, lr}
     b4a:	4b02      	ldr	r3, [pc, #8]	; (b54 <SERCOM0_Handler+0xc>)
     b4c:	681b      	ldr	r3, [r3, #0]
     b4e:	2000      	movs	r0, #0
     b50:	4798      	blx	r3
     b52:	bd08      	pop	{r3, pc}
     b54:	2000008c 	.word	0x2000008c

00000b58 <SERCOM1_Handler>:
     b58:	b508      	push	{r3, lr}
     b5a:	4b02      	ldr	r3, [pc, #8]	; (b64 <SERCOM1_Handler+0xc>)
     b5c:	685b      	ldr	r3, [r3, #4]
     b5e:	2001      	movs	r0, #1
     b60:	4798      	blx	r3
     b62:	bd08      	pop	{r3, pc}
     b64:	2000008c 	.word	0x2000008c

00000b68 <SERCOM2_Handler>:
     b68:	b508      	push	{r3, lr}
     b6a:	4b02      	ldr	r3, [pc, #8]	; (b74 <SERCOM2_Handler+0xc>)
     b6c:	689b      	ldr	r3, [r3, #8]
     b6e:	2002      	movs	r0, #2
     b70:	4798      	blx	r3
     b72:	bd08      	pop	{r3, pc}
     b74:	2000008c 	.word	0x2000008c

00000b78 <SERCOM3_Handler>:
     b78:	b508      	push	{r3, lr}
     b7a:	4b02      	ldr	r3, [pc, #8]	; (b84 <SERCOM3_Handler+0xc>)
     b7c:	68db      	ldr	r3, [r3, #12]
     b7e:	2003      	movs	r0, #3
     b80:	4798      	blx	r3
     b82:	bd08      	pop	{r3, pc}
     b84:	2000008c 	.word	0x2000008c

00000b88 <SERCOM4_Handler>:
     b88:	b508      	push	{r3, lr}
     b8a:	4b02      	ldr	r3, [pc, #8]	; (b94 <SERCOM4_Handler+0xc>)
     b8c:	691b      	ldr	r3, [r3, #16]
     b8e:	2004      	movs	r0, #4
     b90:	4798      	blx	r3
     b92:	bd08      	pop	{r3, pc}
     b94:	2000008c 	.word	0x2000008c

00000b98 <SERCOM5_Handler>:
     b98:	b508      	push	{r3, lr}
     b9a:	4b02      	ldr	r3, [pc, #8]	; (ba4 <SERCOM5_Handler+0xc>)
     b9c:	695b      	ldr	r3, [r3, #20]
     b9e:	2005      	movs	r0, #5
     ba0:	4798      	blx	r3
     ba2:	bd08      	pop	{r3, pc}
     ba4:	2000008c 	.word	0x2000008c

00000ba8 <cpu_irq_enter_critical>:
     ba8:	4b0c      	ldr	r3, [pc, #48]	; (bdc <cpu_irq_enter_critical+0x34>)
     baa:	681b      	ldr	r3, [r3, #0]
     bac:	2b00      	cmp	r3, #0
     bae:	d110      	bne.n	bd2 <cpu_irq_enter_critical+0x2a>
     bb0:	f3ef 8310 	mrs	r3, PRIMASK
     bb4:	2b00      	cmp	r3, #0
     bb6:	d109      	bne.n	bcc <cpu_irq_enter_critical+0x24>
     bb8:	b672      	cpsid	i
     bba:	f3bf 8f5f 	dmb	sy
     bbe:	2200      	movs	r2, #0
     bc0:	4b07      	ldr	r3, [pc, #28]	; (be0 <cpu_irq_enter_critical+0x38>)
     bc2:	701a      	strb	r2, [r3, #0]
     bc4:	2201      	movs	r2, #1
     bc6:	4b07      	ldr	r3, [pc, #28]	; (be4 <cpu_irq_enter_critical+0x3c>)
     bc8:	701a      	strb	r2, [r3, #0]
     bca:	e002      	b.n	bd2 <cpu_irq_enter_critical+0x2a>
     bcc:	2200      	movs	r2, #0
     bce:	4b05      	ldr	r3, [pc, #20]	; (be4 <cpu_irq_enter_critical+0x3c>)
     bd0:	701a      	strb	r2, [r3, #0]
     bd2:	4b02      	ldr	r3, [pc, #8]	; (bdc <cpu_irq_enter_critical+0x34>)
     bd4:	681a      	ldr	r2, [r3, #0]
     bd6:	3201      	adds	r2, #1
     bd8:	601a      	str	r2, [r3, #0]
     bda:	4770      	bx	lr
     bdc:	200000a4 	.word	0x200000a4
     be0:	20000000 	.word	0x20000000
     be4:	200000a8 	.word	0x200000a8

00000be8 <cpu_irq_leave_critical>:
     be8:	4b08      	ldr	r3, [pc, #32]	; (c0c <cpu_irq_leave_critical+0x24>)
     bea:	681a      	ldr	r2, [r3, #0]
     bec:	3a01      	subs	r2, #1
     bee:	601a      	str	r2, [r3, #0]
     bf0:	681b      	ldr	r3, [r3, #0]
     bf2:	2b00      	cmp	r3, #0
     bf4:	d109      	bne.n	c0a <cpu_irq_leave_critical+0x22>
     bf6:	4b06      	ldr	r3, [pc, #24]	; (c10 <cpu_irq_leave_critical+0x28>)
     bf8:	781b      	ldrb	r3, [r3, #0]
     bfa:	2b00      	cmp	r3, #0
     bfc:	d005      	beq.n	c0a <cpu_irq_leave_critical+0x22>
     bfe:	2201      	movs	r2, #1
     c00:	4b04      	ldr	r3, [pc, #16]	; (c14 <cpu_irq_leave_critical+0x2c>)
     c02:	701a      	strb	r2, [r3, #0]
     c04:	f3bf 8f5f 	dmb	sy
     c08:	b662      	cpsie	i
     c0a:	4770      	bx	lr
     c0c:	200000a4 	.word	0x200000a4
     c10:	200000a8 	.word	0x200000a8
     c14:	20000000 	.word	0x20000000

00000c18 <system_board_init>:
     c18:	b5f0      	push	{r4, r5, r6, r7, lr}
     c1a:	b083      	sub	sp, #12
     c1c:	ac01      	add	r4, sp, #4
     c1e:	2501      	movs	r5, #1
     c20:	7065      	strb	r5, [r4, #1]
     c22:	2700      	movs	r7, #0
     c24:	70a7      	strb	r7, [r4, #2]
     c26:	7025      	strb	r5, [r4, #0]
     c28:	203e      	movs	r0, #62	; 0x3e
     c2a:	1c21      	adds	r1, r4, #0
     c2c:	4e06      	ldr	r6, [pc, #24]	; (c48 <system_board_init+0x30>)
     c2e:	47b0      	blx	r6
     c30:	2280      	movs	r2, #128	; 0x80
     c32:	05d2      	lsls	r2, r2, #23
     c34:	4b05      	ldr	r3, [pc, #20]	; (c4c <system_board_init+0x34>)
     c36:	619a      	str	r2, [r3, #24]
     c38:	7027      	strb	r7, [r4, #0]
     c3a:	7065      	strb	r5, [r4, #1]
     c3c:	200f      	movs	r0, #15
     c3e:	1c21      	adds	r1, r4, #0
     c40:	47b0      	blx	r6
     c42:	b003      	add	sp, #12
     c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c46:	46c0      	nop			; (mov r8, r8)
     c48:	00001091 	.word	0x00001091
     c4c:	41004480 	.word	0x41004480

00000c50 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     c50:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     c52:	2200      	movs	r2, #0
     c54:	2300      	movs	r3, #0
     c56:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     c58:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     c5a:	2100      	movs	r1, #0
     c5c:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     c5e:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     c60:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     c62:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     c64:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     c66:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     c68:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     c6a:	24c0      	movs	r4, #192	; 0xc0
     c6c:	0164      	lsls	r4, r4, #5
     c6e:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     c70:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     c72:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     c74:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     c76:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     c78:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     c7a:	242a      	movs	r4, #42	; 0x2a
     c7c:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     c7e:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     c80:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     c82:	2424      	movs	r4, #36	; 0x24
     c84:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     c86:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     c88:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     c8a:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     c8c:	232b      	movs	r3, #43	; 0x2b
     c8e:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     c90:	232c      	movs	r3, #44	; 0x2c
     c92:	54c1      	strb	r1, [r0, r3]
}
     c94:	bd10      	pop	{r4, pc}
     c96:	46c0      	nop			; (mov r8, r8)

00000c98 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     c98:	b5f0      	push	{r4, r5, r6, r7, lr}
     c9a:	465f      	mov	r7, fp
     c9c:	4656      	mov	r6, sl
     c9e:	464d      	mov	r5, r9
     ca0:	4644      	mov	r4, r8
     ca2:	b4f0      	push	{r4, r5, r6, r7}
     ca4:	b099      	sub	sp, #100	; 0x64
     ca6:	1c06      	adds	r6, r0, #0
     ca8:	1c15      	adds	r5, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     caa:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     cac:	4bb5      	ldr	r3, [pc, #724]	; (f84 <adc_init+0x2ec>)
     cae:	6a18      	ldr	r0, [r3, #32]
     cb0:	2280      	movs	r2, #128	; 0x80
     cb2:	0252      	lsls	r2, r2, #9
     cb4:	4302      	orrs	r2, r0
     cb6:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     cb8:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     cba:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     cbc:	07da      	lsls	r2, r3, #31
     cbe:	d500      	bpl.n	cc2 <adc_init+0x2a>
     cc0:	e1d9      	b.n	1076 <adc_init+0x3de>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     cc2:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     cc4:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     cc6:	0799      	lsls	r1, r3, #30
     cc8:	d500      	bpl.n	ccc <adc_init+0x34>
     cca:	e1d4      	b.n	1076 <adc_init+0x3de>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     ccc:	786b      	ldrb	r3, [r5, #1]
     cce:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     cd0:	2b00      	cmp	r3, #0
     cd2:	d104      	bne.n	cde <adc_init+0x46>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     cd4:	4bac      	ldr	r3, [pc, #688]	; (f88 <adc_init+0x2f0>)
     cd6:	6c19      	ldr	r1, [r3, #64]	; 0x40
     cd8:	2204      	movs	r2, #4
     cda:	430a      	orrs	r2, r1
     cdc:	641a      	str	r2, [r3, #64]	; 0x40
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     cde:	6832      	ldr	r2, [r6, #0]
     ce0:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     ce2:	782b      	ldrb	r3, [r5, #0]
     ce4:	4668      	mov	r0, sp
     ce6:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     ce8:	201e      	movs	r0, #30
     cea:	a902      	add	r1, sp, #8
     cec:	4ba7      	ldr	r3, [pc, #668]	; (f8c <adc_init+0x2f4>)
     cee:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     cf0:	201e      	movs	r0, #30
     cf2:	4ba7      	ldr	r3, [pc, #668]	; (f90 <adc_init+0x2f8>)
     cf4:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     cf6:	232c      	movs	r3, #44	; 0x2c
     cf8:	5ceb      	ldrb	r3, [r5, r3]
     cfa:	2b00      	cmp	r3, #0
     cfc:	d042      	beq.n	d84 <adc_init+0xec>
		uint8_t offset = config->pin_scan.offset_start_scan;
     cfe:	222b      	movs	r2, #43	; 0x2b
     d00:	5cac      	ldrb	r4, [r5, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     d02:	7b29      	ldrb	r1, [r5, #12]
     d04:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     d06:	190a      	adds	r2, r1, r4
     d08:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     d0a:	18d3      	adds	r3, r2, r3
     d0c:	b2db      	uxtb	r3, r3
     d0e:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     d10:	429a      	cmp	r2, r3
     d12:	d221      	bcs.n	d58 <adc_init+0xc0>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d14:	4a9f      	ldr	r2, [pc, #636]	; (f94 <adc_init+0x2fc>)
     d16:	4693      	mov	fp, r2
     d18:	4b9f      	ldr	r3, [pc, #636]	; (f98 <adc_init+0x300>)
     d1a:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     d1c:	270f      	movs	r7, #15
     d1e:	4027      	ands	r7, r4
     d20:	7b2b      	ldrb	r3, [r5, #12]
     d22:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d24:	a804      	add	r0, sp, #16
     d26:	4659      	mov	r1, fp
     d28:	2250      	movs	r2, #80	; 0x50
     d2a:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     d2c:	2f13      	cmp	r7, #19
     d2e:	d80c      	bhi.n	d4a <adc_init+0xb2>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     d30:	00bf      	lsls	r7, r7, #2
     d32:	ab04      	add	r3, sp, #16
     d34:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d36:	a903      	add	r1, sp, #12
     d38:	2300      	movs	r3, #0
     d3a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     d3c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     d3e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     d40:	2301      	movs	r3, #1
     d42:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     d44:	b2c0      	uxtb	r0, r0
     d46:	4a95      	ldr	r2, [pc, #596]	; (f9c <adc_init+0x304>)
     d48:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     d4a:	3401      	adds	r4, #1
     d4c:	b2e4      	uxtb	r4, r4
     d4e:	4640      	mov	r0, r8
     d50:	1903      	adds	r3, r0, r4
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     d52:	b2db      	uxtb	r3, r3
     d54:	4599      	cmp	r9, r3
     d56:	d8e1      	bhi.n	d1c <adc_init+0x84>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     d58:	89ec      	ldrh	r4, [r5, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d5a:	a804      	add	r0, sp, #16
     d5c:	498d      	ldr	r1, [pc, #564]	; (f94 <adc_init+0x2fc>)
     d5e:	2250      	movs	r2, #80	; 0x50
     d60:	4b8d      	ldr	r3, [pc, #564]	; (f98 <adc_init+0x300>)
     d62:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     d64:	2c13      	cmp	r4, #19
     d66:	d837      	bhi.n	dd8 <adc_init+0x140>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     d68:	00a4      	lsls	r4, r4, #2
     d6a:	ab04      	add	r3, sp, #16
     d6c:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d6e:	a903      	add	r1, sp, #12
     d70:	2300      	movs	r3, #0
     d72:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     d74:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     d76:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     d78:	2301      	movs	r3, #1
     d7a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     d7c:	b2c0      	uxtb	r0, r0
     d7e:	4b87      	ldr	r3, [pc, #540]	; (f9c <adc_init+0x304>)
     d80:	4798      	blx	r3
     d82:	e029      	b.n	dd8 <adc_init+0x140>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     d84:	7b2c      	ldrb	r4, [r5, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d86:	a804      	add	r0, sp, #16
     d88:	4982      	ldr	r1, [pc, #520]	; (f94 <adc_init+0x2fc>)
     d8a:	2250      	movs	r2, #80	; 0x50
     d8c:	4b82      	ldr	r3, [pc, #520]	; (f98 <adc_init+0x300>)
     d8e:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     d90:	2c13      	cmp	r4, #19
     d92:	d80c      	bhi.n	dae <adc_init+0x116>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     d94:	00a4      	lsls	r4, r4, #2
     d96:	ab04      	add	r3, sp, #16
     d98:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d9a:	a903      	add	r1, sp, #12
     d9c:	2300      	movs	r3, #0
     d9e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     da0:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     da2:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     da4:	2301      	movs	r3, #1
     da6:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     da8:	b2c0      	uxtb	r0, r0
     daa:	4b7c      	ldr	r3, [pc, #496]	; (f9c <adc_init+0x304>)
     dac:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     dae:	89ec      	ldrh	r4, [r5, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     db0:	a804      	add	r0, sp, #16
     db2:	4978      	ldr	r1, [pc, #480]	; (f94 <adc_init+0x2fc>)
     db4:	2250      	movs	r2, #80	; 0x50
     db6:	4b78      	ldr	r3, [pc, #480]	; (f98 <adc_init+0x300>)
     db8:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     dba:	2c13      	cmp	r4, #19
     dbc:	d80c      	bhi.n	dd8 <adc_init+0x140>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     dbe:	00a4      	lsls	r4, r4, #2
     dc0:	ab04      	add	r3, sp, #16
     dc2:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     dc4:	a903      	add	r1, sp, #12
     dc6:	2300      	movs	r3, #0
     dc8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     dca:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     dcc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     dce:	2301      	movs	r3, #1
     dd0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     dd2:	b2c0      	uxtb	r0, r0
     dd4:	4b71      	ldr	r3, [pc, #452]	; (f9c <adc_init+0x304>)
     dd6:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     dd8:	7d6b      	ldrb	r3, [r5, #21]
     dda:	009b      	lsls	r3, r3, #2
     ddc:	b2db      	uxtb	r3, r3
     dde:	9901      	ldr	r1, [sp, #4]
     de0:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     de2:	7dab      	ldrb	r3, [r5, #22]
     de4:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     de6:	786a      	ldrb	r2, [r5, #1]
     de8:	4313      	orrs	r3, r2
     dea:	b2db      	uxtb	r3, r3
     dec:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     dee:	792b      	ldrb	r3, [r5, #4]
     df0:	2b34      	cmp	r3, #52	; 0x34
     df2:	d900      	bls.n	df6 <adc_init+0x15e>
     df4:	e13e      	b.n	1074 <adc_init+0x3dc>
     df6:	009b      	lsls	r3, r3, #2
     df8:	4a69      	ldr	r2, [pc, #420]	; (fa0 <adc_init+0x308>)
     dfa:	58d3      	ldr	r3, [r2, r3]
     dfc:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     dfe:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e00:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     e02:	2301      	movs	r3, #1
     e04:	e01a      	b.n	e3c <adc_init+0x1a4>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     e06:	7c6b      	ldrb	r3, [r5, #17]
		accumulate = config->accumulate_samples;
     e08:	7c2a      	ldrb	r2, [r5, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e0a:	2410      	movs	r4, #16
     e0c:	e016      	b.n	e3c <adc_init+0x1a4>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     e0e:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e10:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     e12:	2301      	movs	r3, #1
     e14:	e012      	b.n	e3c <adc_init+0x1a4>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     e16:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e18:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     e1a:	2300      	movs	r3, #0
     e1c:	e00e      	b.n	e3c <adc_init+0x1a4>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     e1e:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     e20:	2430      	movs	r4, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     e22:	2300      	movs	r3, #0
     e24:	e00a      	b.n	e3c <adc_init+0x1a4>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     e26:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     e28:	2420      	movs	r4, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     e2a:	2300      	movs	r3, #0
     e2c:	e006      	b.n	e3c <adc_init+0x1a4>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     e2e:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     e30:	2400      	movs	r4, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     e32:	2300      	movs	r3, #0
     e34:	e002      	b.n	e3c <adc_init+0x1a4>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     e36:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e38:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     e3a:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     e3c:	011b      	lsls	r3, r3, #4
     e3e:	2170      	movs	r1, #112	; 0x70
     e40:	400b      	ands	r3, r1
     e42:	4313      	orrs	r3, r2
     e44:	9a01      	ldr	r2, [sp, #4]
     e46:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     e48:	7deb      	ldrb	r3, [r5, #23]
		return STATUS_ERR_INVALID_ARG;
     e4a:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     e4c:	2b3f      	cmp	r3, #63	; 0x3f
     e4e:	d900      	bls.n	e52 <adc_init+0x1ba>
     e50:	e111      	b.n	1076 <adc_init+0x3de>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     e52:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     e54:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     e56:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     e58:	b25b      	sxtb	r3, r3
     e5a:	2b00      	cmp	r3, #0
     e5c:	dbfb      	blt.n	e56 <adc_init+0x1be>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     e5e:	7cea      	ldrb	r2, [r5, #19]
     e60:	886b      	ldrh	r3, [r5, #2]
     e62:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     e64:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     e66:	5caa      	ldrb	r2, [r5, r2]
     e68:	00d2      	lsls	r2, r2, #3
     e6a:	4313      	orrs	r3, r2
     e6c:	7d2a      	ldrb	r2, [r5, #20]
     e6e:	0092      	lsls	r2, r2, #2
     e70:	4313      	orrs	r3, r2
     e72:	7caa      	ldrb	r2, [r5, #18]
     e74:	0052      	lsls	r2, r2, #1
     e76:	4313      	orrs	r3, r2
     e78:	4323      	orrs	r3, r4
     e7a:	9801      	ldr	r0, [sp, #4]
     e7c:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     e7e:	7e2b      	ldrb	r3, [r5, #24]
     e80:	2b00      	cmp	r3, #0
     e82:	d101      	bne.n	e88 <adc_init+0x1f0>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     e84:	6831      	ldr	r1, [r6, #0]
     e86:	e095      	b.n	fb4 <adc_init+0x31c>
		switch (resolution) {
     e88:	2c10      	cmp	r4, #16
     e8a:	d05b      	beq.n	f44 <adc_init+0x2ac>
     e8c:	d802      	bhi.n	e94 <adc_init+0x1fc>
     e8e:	2c00      	cmp	r4, #0
     e90:	d038      	beq.n	f04 <adc_init+0x26c>
     e92:	e7f7      	b.n	e84 <adc_init+0x1ec>
     e94:	2c20      	cmp	r4, #32
     e96:	d019      	beq.n	ecc <adc_init+0x234>
     e98:	2c30      	cmp	r4, #48	; 0x30
     e9a:	d1f3      	bne.n	e84 <adc_init+0x1ec>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     e9c:	7cea      	ldrb	r2, [r5, #19]
     e9e:	2a00      	cmp	r2, #0
     ea0:	d00a      	beq.n	eb8 <adc_init+0x220>
					(config->window.window_lower_value > 127 ||
     ea2:	69ea      	ldr	r2, [r5, #28]
     ea4:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     ea6:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     ea8:	2aff      	cmp	r2, #255	; 0xff
     eaa:	d900      	bls.n	eae <adc_init+0x216>
     eac:	e0e3      	b.n	1076 <adc_init+0x3de>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     eae:	6a2a      	ldr	r2, [r5, #32]
     eb0:	3280      	adds	r2, #128	; 0x80
     eb2:	2aff      	cmp	r2, #255	; 0xff
     eb4:	d900      	bls.n	eb8 <adc_init+0x220>
     eb6:	e0de      	b.n	1076 <adc_init+0x3de>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     eb8:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     eba:	69e9      	ldr	r1, [r5, #28]
     ebc:	29ff      	cmp	r1, #255	; 0xff
     ebe:	dd00      	ble.n	ec2 <adc_init+0x22a>
     ec0:	e0d9      	b.n	1076 <adc_init+0x3de>
     ec2:	6a2a      	ldr	r2, [r5, #32]
     ec4:	2aff      	cmp	r2, #255	; 0xff
     ec6:	dd00      	ble.n	eca <adc_init+0x232>
     ec8:	e0d5      	b.n	1076 <adc_init+0x3de>
     eca:	e7db      	b.n	e84 <adc_init+0x1ec>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     ecc:	7cea      	ldrb	r2, [r5, #19]
     ece:	2a00      	cmp	r2, #0
     ed0:	d00d      	beq.n	eee <adc_init+0x256>
					(config->window.window_lower_value > 511 ||
     ed2:	69e8      	ldr	r0, [r5, #28]
     ed4:	2280      	movs	r2, #128	; 0x80
     ed6:	0092      	lsls	r2, r2, #2
     ed8:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value > -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     eda:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     edc:	4a31      	ldr	r2, [pc, #196]	; (fa4 <adc_init+0x30c>)
     ede:	4291      	cmp	r1, r2
     ee0:	d900      	bls.n	ee4 <adc_init+0x24c>
     ee2:	e0c8      	b.n	1076 <adc_init+0x3de>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
     ee4:	4a30      	ldr	r2, [pc, #192]	; (fa8 <adc_init+0x310>)
     ee6:	6a29      	ldr	r1, [r5, #32]
     ee8:	4291      	cmp	r1, r2
     eea:	db00      	blt.n	eee <adc_init+0x256>
     eec:	e0c3      	b.n	1076 <adc_init+0x3de>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     eee:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value > -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     ef0:	4a2c      	ldr	r2, [pc, #176]	; (fa4 <adc_init+0x30c>)
     ef2:	69e9      	ldr	r1, [r5, #28]
     ef4:	4291      	cmp	r1, r2
     ef6:	dd00      	ble.n	efa <adc_init+0x262>
     ef8:	e0bd      	b.n	1076 <adc_init+0x3de>
     efa:	6a29      	ldr	r1, [r5, #32]
     efc:	4291      	cmp	r1, r2
     efe:	dd00      	ble.n	f02 <adc_init+0x26a>
     f00:	e0b9      	b.n	1076 <adc_init+0x3de>
     f02:	e7bf      	b.n	e84 <adc_init+0x1ec>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     f04:	7cea      	ldrb	r2, [r5, #19]
     f06:	2a00      	cmp	r2, #0
     f08:	d011      	beq.n	f2e <adc_init+0x296>
					(config->window.window_lower_value > 2047 ||
     f0a:	69ea      	ldr	r2, [r5, #28]
     f0c:	2080      	movs	r0, #128	; 0x80
     f0e:	0100      	lsls	r0, r0, #4
     f10:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f12:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     f14:	4a25      	ldr	r2, [pc, #148]	; (fac <adc_init+0x314>)
     f16:	4291      	cmp	r1, r2
     f18:	d900      	bls.n	f1c <adc_init+0x284>
     f1a:	e0ac      	b.n	1076 <adc_init+0x3de>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     f1c:	6a2a      	ldr	r2, [r5, #32]
     f1e:	2080      	movs	r0, #128	; 0x80
     f20:	0100      	lsls	r0, r0, #4
     f22:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f24:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     f26:	4a21      	ldr	r2, [pc, #132]	; (fac <adc_init+0x314>)
     f28:	4291      	cmp	r1, r2
     f2a:	d900      	bls.n	f2e <adc_init+0x296>
     f2c:	e0a3      	b.n	1076 <adc_init+0x3de>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f2e:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     f30:	4a1e      	ldr	r2, [pc, #120]	; (fac <adc_init+0x314>)
     f32:	69e9      	ldr	r1, [r5, #28]
     f34:	4291      	cmp	r1, r2
     f36:	dd00      	ble.n	f3a <adc_init+0x2a2>
     f38:	e09d      	b.n	1076 <adc_init+0x3de>
     f3a:	6a29      	ldr	r1, [r5, #32]
     f3c:	4291      	cmp	r1, r2
     f3e:	dd00      	ble.n	f42 <adc_init+0x2aa>
     f40:	e099      	b.n	1076 <adc_init+0x3de>
     f42:	e79f      	b.n	e84 <adc_init+0x1ec>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     f44:	7cea      	ldrb	r2, [r5, #19]
     f46:	2a00      	cmp	r2, #0
     f48:	d011      	beq.n	f6e <adc_init+0x2d6>
					(config->window.window_lower_value > 32767 ||
     f4a:	69ea      	ldr	r2, [r5, #28]
     f4c:	2080      	movs	r0, #128	; 0x80
     f4e:	0200      	lsls	r0, r0, #8
     f50:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f52:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     f54:	4a16      	ldr	r2, [pc, #88]	; (fb0 <adc_init+0x318>)
     f56:	4291      	cmp	r1, r2
     f58:	d900      	bls.n	f5c <adc_init+0x2c4>
     f5a:	e08c      	b.n	1076 <adc_init+0x3de>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     f5c:	6a2a      	ldr	r2, [r5, #32]
     f5e:	2080      	movs	r0, #128	; 0x80
     f60:	0200      	lsls	r0, r0, #8
     f62:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f64:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     f66:	4a12      	ldr	r2, [pc, #72]	; (fb0 <adc_init+0x318>)
     f68:	4291      	cmp	r1, r2
     f6a:	d900      	bls.n	f6e <adc_init+0x2d6>
     f6c:	e083      	b.n	1076 <adc_init+0x3de>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f6e:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     f70:	4a0f      	ldr	r2, [pc, #60]	; (fb0 <adc_init+0x318>)
     f72:	69e9      	ldr	r1, [r5, #28]
     f74:	4291      	cmp	r1, r2
     f76:	dd00      	ble.n	f7a <adc_init+0x2e2>
     f78:	e07d      	b.n	1076 <adc_init+0x3de>
     f7a:	6a29      	ldr	r1, [r5, #32]
     f7c:	4291      	cmp	r1, r2
     f7e:	dd00      	ble.n	f82 <adc_init+0x2ea>
     f80:	e079      	b.n	1076 <adc_init+0x3de>
     f82:	e77f      	b.n	e84 <adc_init+0x1ec>
     f84:	40000400 	.word	0x40000400
     f88:	40000800 	.word	0x40000800
     f8c:	000014e9 	.word	0x000014e9
     f90:	0000145d 	.word	0x0000145d
     f94:	00003e20 	.word	0x00003e20
     f98:	00002e05 	.word	0x00002e05
     f9c:	000015c5 	.word	0x000015c5
     fa0:	00003d4c 	.word	0x00003d4c
     fa4:	000003ff 	.word	0x000003ff
     fa8:	fffffe01 	.word	0xfffffe01
     fac:	00000fff 	.word	0x00000fff
     fb0:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     fb4:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     fb6:	b252      	sxtb	r2, r2
     fb8:	2a00      	cmp	r2, #0
     fba:	dbfb      	blt.n	fb4 <adc_init+0x31c>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     fbc:	9a01      	ldr	r2, [sp, #4]
     fbe:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     fc0:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     fc2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     fc4:	b25b      	sxtb	r3, r3
     fc6:	2b00      	cmp	r3, #0
     fc8:	dbfb      	blt.n	fc2 <adc_init+0x32a>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     fca:	8bab      	ldrh	r3, [r5, #28]
     fcc:	9801      	ldr	r0, [sp, #4]
     fce:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     fd0:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     fd2:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     fd4:	b25b      	sxtb	r3, r3
     fd6:	2b00      	cmp	r3, #0
     fd8:	dbfb      	blt.n	fd2 <adc_init+0x33a>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     fda:	8c2b      	ldrh	r3, [r5, #32]
     fdc:	9901      	ldr	r1, [sp, #4]
     fde:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     fe0:	232c      	movs	r3, #44	; 0x2c
     fe2:	5ceb      	ldrb	r3, [r5, r3]
	if (inputs_to_scan > 0) {
     fe4:	2b00      	cmp	r3, #0
     fe6:	d004      	beq.n	ff2 <adc_init+0x35a>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     fe8:	3b01      	subs	r3, #1
     fea:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     fec:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     fee:	2b0f      	cmp	r3, #15
     ff0:	d841      	bhi.n	1076 <adc_init+0x3de>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     ff2:	222b      	movs	r2, #43	; 0x2b
     ff4:	5caa      	ldrb	r2, [r5, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     ff6:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     ff8:	2a0f      	cmp	r2, #15
     ffa:	d83c      	bhi.n	1076 <adc_init+0x3de>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     ffc:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     ffe:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    1000:	b240      	sxtb	r0, r0
    1002:	2800      	cmp	r0, #0
    1004:	dbfb      	blt.n	ffe <adc_init+0x366>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1006:	89e8      	ldrh	r0, [r5, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1008:	7b29      	ldrb	r1, [r5, #12]
			config->gain_factor |
    100a:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    100c:	68a8      	ldr	r0, [r5, #8]
    100e:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    1010:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1012:	430a      	orrs	r2, r1
    1014:	041b      	lsls	r3, r3, #16
			config->negative_input |
    1016:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1018:	9901      	ldr	r1, [sp, #4]
    101a:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    101c:	232a      	movs	r3, #42	; 0x2a
    101e:	5ceb      	ldrb	r3, [r5, r3]
    1020:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    1022:	230f      	movs	r3, #15
    1024:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    1026:	2324      	movs	r3, #36	; 0x24
    1028:	5ceb      	ldrb	r3, [r5, r3]
    102a:	2b00      	cmp	r3, #0
    102c:	d010      	beq.n	1050 <adc_init+0x3b8>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    102e:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    1030:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1032:	4a14      	ldr	r2, [pc, #80]	; (1084 <adc_init+0x3ec>)
    1034:	4293      	cmp	r3, r2
    1036:	d81e      	bhi.n	1076 <adc_init+0x3de>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1038:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    103a:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
    103c:	2080      	movs	r0, #128	; 0x80
    103e:	0100      	lsls	r0, r0, #4
    1040:	1819      	adds	r1, r3, r0
    1042:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    1044:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1046:	4a0f      	ldr	r2, [pc, #60]	; (1084 <adc_init+0x3ec>)
    1048:	4291      	cmp	r1, r2
    104a:	d814      	bhi.n	1076 <adc_init+0x3de>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    104c:	9901      	ldr	r1, [sp, #4]
    104e:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    1050:	4b0d      	ldr	r3, [pc, #52]	; (1088 <adc_init+0x3f0>)
    1052:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1054:	0152      	lsls	r2, r2, #5
    1056:	23e0      	movs	r3, #224	; 0xe0
    1058:	00db      	lsls	r3, r3, #3
    105a:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    105c:	4b0b      	ldr	r3, [pc, #44]	; (108c <adc_init+0x3f4>)
    105e:	6858      	ldr	r0, [r3, #4]
    1060:	0141      	lsls	r1, r0, #5
    1062:	681b      	ldr	r3, [r3, #0]
    1064:	0edb      	lsrs	r3, r3, #27
    1066:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1068:	b2db      	uxtb	r3, r3
    106a:	4313      	orrs	r3, r2
    106c:	9901      	ldr	r1, [sp, #4]
    106e:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    1070:	2000      	movs	r0, #0
    1072:	e000      	b.n	1076 <adc_init+0x3de>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    1074:	2017      	movs	r0, #23
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    1076:	b019      	add	sp, #100	; 0x64
    1078:	bc3c      	pop	{r2, r3, r4, r5}
    107a:	4690      	mov	r8, r2
    107c:	4699      	mov	r9, r3
    107e:	46a2      	mov	sl, r4
    1080:	46ab      	mov	fp, r5
    1082:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1084:	00000fff 	.word	0x00000fff
    1088:	00806024 	.word	0x00806024
    108c:	00806020 	.word	0x00806020

00001090 <port_pin_set_config>:
    1090:	b500      	push	{lr}
    1092:	b083      	sub	sp, #12
    1094:	ab01      	add	r3, sp, #4
    1096:	2280      	movs	r2, #128	; 0x80
    1098:	701a      	strb	r2, [r3, #0]
    109a:	780a      	ldrb	r2, [r1, #0]
    109c:	705a      	strb	r2, [r3, #1]
    109e:	784a      	ldrb	r2, [r1, #1]
    10a0:	709a      	strb	r2, [r3, #2]
    10a2:	788a      	ldrb	r2, [r1, #2]
    10a4:	70da      	strb	r2, [r3, #3]
    10a6:	1c19      	adds	r1, r3, #0
    10a8:	4b01      	ldr	r3, [pc, #4]	; (10b0 <port_pin_set_config+0x20>)
    10aa:	4798      	blx	r3
    10ac:	b003      	add	sp, #12
    10ae:	bd00      	pop	{pc}
    10b0:	000015c5 	.word	0x000015c5

000010b4 <system_clock_source_get_hz>:
    10b4:	b508      	push	{r3, lr}
    10b6:	2808      	cmp	r0, #8
    10b8:	d834      	bhi.n	1124 <system_clock_source_get_hz+0x70>
    10ba:	0080      	lsls	r0, r0, #2
    10bc:	4b1b      	ldr	r3, [pc, #108]	; (112c <system_clock_source_get_hz+0x78>)
    10be:	581b      	ldr	r3, [r3, r0]
    10c0:	469f      	mov	pc, r3
    10c2:	2080      	movs	r0, #128	; 0x80
    10c4:	0200      	lsls	r0, r0, #8
    10c6:	e030      	b.n	112a <system_clock_source_get_hz+0x76>
    10c8:	4b19      	ldr	r3, [pc, #100]	; (1130 <system_clock_source_get_hz+0x7c>)
    10ca:	6918      	ldr	r0, [r3, #16]
    10cc:	e02d      	b.n	112a <system_clock_source_get_hz+0x76>
    10ce:	4b19      	ldr	r3, [pc, #100]	; (1134 <system_clock_source_get_hz+0x80>)
    10d0:	6a18      	ldr	r0, [r3, #32]
    10d2:	0580      	lsls	r0, r0, #22
    10d4:	0f80      	lsrs	r0, r0, #30
    10d6:	4b18      	ldr	r3, [pc, #96]	; (1138 <system_clock_source_get_hz+0x84>)
    10d8:	40c3      	lsrs	r3, r0
    10da:	1c18      	adds	r0, r3, #0
    10dc:	e025      	b.n	112a <system_clock_source_get_hz+0x76>
    10de:	4b14      	ldr	r3, [pc, #80]	; (1130 <system_clock_source_get_hz+0x7c>)
    10e0:	6958      	ldr	r0, [r3, #20]
    10e2:	e022      	b.n	112a <system_clock_source_get_hz+0x76>
    10e4:	4b12      	ldr	r3, [pc, #72]	; (1130 <system_clock_source_get_hz+0x7c>)
    10e6:	681b      	ldr	r3, [r3, #0]
    10e8:	2002      	movs	r0, #2
    10ea:	4018      	ands	r0, r3
    10ec:	d01d      	beq.n	112a <system_clock_source_get_hz+0x76>
    10ee:	4911      	ldr	r1, [pc, #68]	; (1134 <system_clock_source_get_hz+0x80>)
    10f0:	2210      	movs	r2, #16
    10f2:	68cb      	ldr	r3, [r1, #12]
    10f4:	421a      	tst	r2, r3
    10f6:	d0fc      	beq.n	10f2 <system_clock_source_get_hz+0x3e>
    10f8:	4b0d      	ldr	r3, [pc, #52]	; (1130 <system_clock_source_get_hz+0x7c>)
    10fa:	681b      	ldr	r3, [r3, #0]
    10fc:	075a      	lsls	r2, r3, #29
    10fe:	d513      	bpl.n	1128 <system_clock_source_get_hz+0x74>
    1100:	2000      	movs	r0, #0
    1102:	4b0e      	ldr	r3, [pc, #56]	; (113c <system_clock_source_get_hz+0x88>)
    1104:	4798      	blx	r3
    1106:	4b0a      	ldr	r3, [pc, #40]	; (1130 <system_clock_source_get_hz+0x7c>)
    1108:	689b      	ldr	r3, [r3, #8]
    110a:	041b      	lsls	r3, r3, #16
    110c:	0c1b      	lsrs	r3, r3, #16
    110e:	4358      	muls	r0, r3
    1110:	e00b      	b.n	112a <system_clock_source_get_hz+0x76>
    1112:	2350      	movs	r3, #80	; 0x50
    1114:	4a07      	ldr	r2, [pc, #28]	; (1134 <system_clock_source_get_hz+0x80>)
    1116:	5cd3      	ldrb	r3, [r2, r3]
    1118:	2000      	movs	r0, #0
    111a:	075a      	lsls	r2, r3, #29
    111c:	d505      	bpl.n	112a <system_clock_source_get_hz+0x76>
    111e:	4b04      	ldr	r3, [pc, #16]	; (1130 <system_clock_source_get_hz+0x7c>)
    1120:	68d8      	ldr	r0, [r3, #12]
    1122:	e002      	b.n	112a <system_clock_source_get_hz+0x76>
    1124:	2000      	movs	r0, #0
    1126:	e000      	b.n	112a <system_clock_source_get_hz+0x76>
    1128:	4805      	ldr	r0, [pc, #20]	; (1140 <system_clock_source_get_hz+0x8c>)
    112a:	bd08      	pop	{r3, pc}
    112c:	00003e70 	.word	0x00003e70
    1130:	200000ac 	.word	0x200000ac
    1134:	40000800 	.word	0x40000800
    1138:	007a1200 	.word	0x007a1200
    113c:	00001505 	.word	0x00001505
    1140:	02dc6c00 	.word	0x02dc6c00

00001144 <system_clock_source_osc8m_set_config>:
    1144:	b570      	push	{r4, r5, r6, lr}
    1146:	4b0c      	ldr	r3, [pc, #48]	; (1178 <system_clock_source_osc8m_set_config+0x34>)
    1148:	6a1c      	ldr	r4, [r3, #32]
    114a:	7801      	ldrb	r1, [r0, #0]
    114c:	7885      	ldrb	r5, [r0, #2]
    114e:	7840      	ldrb	r0, [r0, #1]
    1150:	2201      	movs	r2, #1
    1152:	4010      	ands	r0, r2
    1154:	0180      	lsls	r0, r0, #6
    1156:	2640      	movs	r6, #64	; 0x40
    1158:	43b4      	bics	r4, r6
    115a:	4304      	orrs	r4, r0
    115c:	402a      	ands	r2, r5
    115e:	01d0      	lsls	r0, r2, #7
    1160:	2280      	movs	r2, #128	; 0x80
    1162:	4394      	bics	r4, r2
    1164:	1c22      	adds	r2, r4, #0
    1166:	4302      	orrs	r2, r0
    1168:	2003      	movs	r0, #3
    116a:	4001      	ands	r1, r0
    116c:	0209      	lsls	r1, r1, #8
    116e:	4803      	ldr	r0, [pc, #12]	; (117c <system_clock_source_osc8m_set_config+0x38>)
    1170:	4002      	ands	r2, r0
    1172:	430a      	orrs	r2, r1
    1174:	621a      	str	r2, [r3, #32]
    1176:	bd70      	pop	{r4, r5, r6, pc}
    1178:	40000800 	.word	0x40000800
    117c:	fffffcff 	.word	0xfffffcff

00001180 <system_clock_source_enable>:
    1180:	2808      	cmp	r0, #8
    1182:	d843      	bhi.n	120c <system_clock_source_enable+0x8c>
    1184:	0080      	lsls	r0, r0, #2
    1186:	4b22      	ldr	r3, [pc, #136]	; (1210 <system_clock_source_enable+0x90>)
    1188:	581b      	ldr	r3, [r3, r0]
    118a:	469f      	mov	pc, r3
    118c:	2000      	movs	r0, #0
    118e:	e03e      	b.n	120e <system_clock_source_enable+0x8e>
    1190:	4b20      	ldr	r3, [pc, #128]	; (1214 <system_clock_source_enable+0x94>)
    1192:	6a19      	ldr	r1, [r3, #32]
    1194:	2202      	movs	r2, #2
    1196:	430a      	orrs	r2, r1
    1198:	621a      	str	r2, [r3, #32]
    119a:	2000      	movs	r0, #0
    119c:	e037      	b.n	120e <system_clock_source_enable+0x8e>
    119e:	4b1d      	ldr	r3, [pc, #116]	; (1214 <system_clock_source_enable+0x94>)
    11a0:	6999      	ldr	r1, [r3, #24]
    11a2:	2202      	movs	r2, #2
    11a4:	430a      	orrs	r2, r1
    11a6:	619a      	str	r2, [r3, #24]
    11a8:	2000      	movs	r0, #0
    11aa:	e030      	b.n	120e <system_clock_source_enable+0x8e>
    11ac:	4b19      	ldr	r3, [pc, #100]	; (1214 <system_clock_source_enable+0x94>)
    11ae:	8a19      	ldrh	r1, [r3, #16]
    11b0:	2202      	movs	r2, #2
    11b2:	430a      	orrs	r2, r1
    11b4:	821a      	strh	r2, [r3, #16]
    11b6:	2000      	movs	r0, #0
    11b8:	e029      	b.n	120e <system_clock_source_enable+0x8e>
    11ba:	4b16      	ldr	r3, [pc, #88]	; (1214 <system_clock_source_enable+0x94>)
    11bc:	8a99      	ldrh	r1, [r3, #20]
    11be:	2202      	movs	r2, #2
    11c0:	430a      	orrs	r2, r1
    11c2:	829a      	strh	r2, [r3, #20]
    11c4:	2000      	movs	r0, #0
    11c6:	e022      	b.n	120e <system_clock_source_enable+0x8e>
    11c8:	4b13      	ldr	r3, [pc, #76]	; (1218 <system_clock_source_enable+0x98>)
    11ca:	6819      	ldr	r1, [r3, #0]
    11cc:	2202      	movs	r2, #2
    11ce:	430a      	orrs	r2, r1
    11d0:	601a      	str	r2, [r3, #0]
    11d2:	681a      	ldr	r2, [r3, #0]
    11d4:	4b11      	ldr	r3, [pc, #68]	; (121c <system_clock_source_enable+0x9c>)
    11d6:	401a      	ands	r2, r3
    11d8:	4b0e      	ldr	r3, [pc, #56]	; (1214 <system_clock_source_enable+0x94>)
    11da:	849a      	strh	r2, [r3, #36]	; 0x24
    11dc:	1c19      	adds	r1, r3, #0
    11de:	2210      	movs	r2, #16
    11e0:	68cb      	ldr	r3, [r1, #12]
    11e2:	421a      	tst	r2, r3
    11e4:	d0fc      	beq.n	11e0 <system_clock_source_enable+0x60>
    11e6:	4a0c      	ldr	r2, [pc, #48]	; (1218 <system_clock_source_enable+0x98>)
    11e8:	6891      	ldr	r1, [r2, #8]
    11ea:	4b0a      	ldr	r3, [pc, #40]	; (1214 <system_clock_source_enable+0x94>)
    11ec:	62d9      	str	r1, [r3, #44]	; 0x2c
    11ee:	6851      	ldr	r1, [r2, #4]
    11f0:	6299      	str	r1, [r3, #40]	; 0x28
    11f2:	6812      	ldr	r2, [r2, #0]
    11f4:	b292      	uxth	r2, r2
    11f6:	849a      	strh	r2, [r3, #36]	; 0x24
    11f8:	2000      	movs	r0, #0
    11fa:	e008      	b.n	120e <system_clock_source_enable+0x8e>
    11fc:	4a05      	ldr	r2, [pc, #20]	; (1214 <system_clock_source_enable+0x94>)
    11fe:	2344      	movs	r3, #68	; 0x44
    1200:	5cd0      	ldrb	r0, [r2, r3]
    1202:	2102      	movs	r1, #2
    1204:	4301      	orrs	r1, r0
    1206:	54d1      	strb	r1, [r2, r3]
    1208:	2000      	movs	r0, #0
    120a:	e000      	b.n	120e <system_clock_source_enable+0x8e>
    120c:	2017      	movs	r0, #23
    120e:	4770      	bx	lr
    1210:	00003e94 	.word	0x00003e94
    1214:	40000800 	.word	0x40000800
    1218:	200000ac 	.word	0x200000ac
    121c:	0000ff7f 	.word	0x0000ff7f

00001220 <system_clock_init>:
    1220:	b530      	push	{r4, r5, lr}
    1222:	b085      	sub	sp, #20
    1224:	22c2      	movs	r2, #194	; 0xc2
    1226:	00d2      	lsls	r2, r2, #3
    1228:	4b19      	ldr	r3, [pc, #100]	; (1290 <system_clock_init+0x70>)
    122a:	609a      	str	r2, [r3, #8]
    122c:	4b19      	ldr	r3, [pc, #100]	; (1294 <system_clock_init+0x74>)
    122e:	685a      	ldr	r2, [r3, #4]
    1230:	211e      	movs	r1, #30
    1232:	438a      	bics	r2, r1
    1234:	605a      	str	r2, [r3, #4]
    1236:	2301      	movs	r3, #1
    1238:	466a      	mov	r2, sp
    123a:	7013      	strb	r3, [r2, #0]
    123c:	2400      	movs	r4, #0
    123e:	4d16      	ldr	r5, [pc, #88]	; (1298 <system_clock_init+0x78>)
    1240:	b2e0      	uxtb	r0, r4
    1242:	4669      	mov	r1, sp
    1244:	47a8      	blx	r5
    1246:	3401      	adds	r4, #1
    1248:	2c25      	cmp	r4, #37	; 0x25
    124a:	d1f9      	bne.n	1240 <system_clock_init+0x20>
    124c:	a803      	add	r0, sp, #12
    124e:	2400      	movs	r4, #0
    1250:	7044      	strb	r4, [r0, #1]
    1252:	2501      	movs	r5, #1
    1254:	7085      	strb	r5, [r0, #2]
    1256:	7004      	strb	r4, [r0, #0]
    1258:	4b10      	ldr	r3, [pc, #64]	; (129c <system_clock_init+0x7c>)
    125a:	4798      	blx	r3
    125c:	2006      	movs	r0, #6
    125e:	4b10      	ldr	r3, [pc, #64]	; (12a0 <system_clock_init+0x80>)
    1260:	4798      	blx	r3
    1262:	4b10      	ldr	r3, [pc, #64]	; (12a4 <system_clock_init+0x84>)
    1264:	4798      	blx	r3
    1266:	4b10      	ldr	r3, [pc, #64]	; (12a8 <system_clock_init+0x88>)
    1268:	721c      	strb	r4, [r3, #8]
    126a:	725c      	strb	r4, [r3, #9]
    126c:	729c      	strb	r4, [r3, #10]
    126e:	9501      	str	r5, [sp, #4]
    1270:	466b      	mov	r3, sp
    1272:	705c      	strb	r4, [r3, #1]
    1274:	2306      	movs	r3, #6
    1276:	466a      	mov	r2, sp
    1278:	7013      	strb	r3, [r2, #0]
    127a:	7214      	strb	r4, [r2, #8]
    127c:	7254      	strb	r4, [r2, #9]
    127e:	2000      	movs	r0, #0
    1280:	4669      	mov	r1, sp
    1282:	4b0a      	ldr	r3, [pc, #40]	; (12ac <system_clock_init+0x8c>)
    1284:	4798      	blx	r3
    1286:	2000      	movs	r0, #0
    1288:	4b09      	ldr	r3, [pc, #36]	; (12b0 <system_clock_init+0x90>)
    128a:	4798      	blx	r3
    128c:	b005      	add	sp, #20
    128e:	bd30      	pop	{r4, r5, pc}
    1290:	40000800 	.word	0x40000800
    1294:	41004000 	.word	0x41004000
    1298:	000014e9 	.word	0x000014e9
    129c:	00001145 	.word	0x00001145
    12a0:	00001181 	.word	0x00001181
    12a4:	000012b5 	.word	0x000012b5
    12a8:	40000400 	.word	0x40000400
    12ac:	000012d9 	.word	0x000012d9
    12b0:	0000138d 	.word	0x0000138d

000012b4 <system_gclk_init>:
    12b4:	4b06      	ldr	r3, [pc, #24]	; (12d0 <system_gclk_init+0x1c>)
    12b6:	6999      	ldr	r1, [r3, #24]
    12b8:	2208      	movs	r2, #8
    12ba:	430a      	orrs	r2, r1
    12bc:	619a      	str	r2, [r3, #24]
    12be:	2201      	movs	r2, #1
    12c0:	4b04      	ldr	r3, [pc, #16]	; (12d4 <system_gclk_init+0x20>)
    12c2:	701a      	strb	r2, [r3, #0]
    12c4:	1c19      	adds	r1, r3, #0
    12c6:	780b      	ldrb	r3, [r1, #0]
    12c8:	4213      	tst	r3, r2
    12ca:	d1fc      	bne.n	12c6 <system_gclk_init+0x12>
    12cc:	4770      	bx	lr
    12ce:	46c0      	nop			; (mov r8, r8)
    12d0:	40000400 	.word	0x40000400
    12d4:	40000c00 	.word	0x40000c00

000012d8 <system_gclk_gen_set_config>:
    12d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12da:	1c06      	adds	r6, r0, #0
    12dc:	1c07      	adds	r7, r0, #0
    12de:	780d      	ldrb	r5, [r1, #0]
    12e0:	022d      	lsls	r5, r5, #8
    12e2:	4305      	orrs	r5, r0
    12e4:	784b      	ldrb	r3, [r1, #1]
    12e6:	2b00      	cmp	r3, #0
    12e8:	d002      	beq.n	12f0 <system_gclk_gen_set_config+0x18>
    12ea:	2380      	movs	r3, #128	; 0x80
    12ec:	02db      	lsls	r3, r3, #11
    12ee:	431d      	orrs	r5, r3
    12f0:	7a4b      	ldrb	r3, [r1, #9]
    12f2:	2b00      	cmp	r3, #0
    12f4:	d002      	beq.n	12fc <system_gclk_gen_set_config+0x24>
    12f6:	2380      	movs	r3, #128	; 0x80
    12f8:	031b      	lsls	r3, r3, #12
    12fa:	431d      	orrs	r5, r3
    12fc:	684c      	ldr	r4, [r1, #4]
    12fe:	2c01      	cmp	r4, #1
    1300:	d917      	bls.n	1332 <system_gclk_gen_set_config+0x5a>
    1302:	1e63      	subs	r3, r4, #1
    1304:	421c      	tst	r4, r3
    1306:	d10f      	bne.n	1328 <system_gclk_gen_set_config+0x50>
    1308:	2c02      	cmp	r4, #2
    130a:	d906      	bls.n	131a <system_gclk_gen_set_config+0x42>
    130c:	2302      	movs	r3, #2
    130e:	2200      	movs	r2, #0
    1310:	3201      	adds	r2, #1
    1312:	005b      	lsls	r3, r3, #1
    1314:	429c      	cmp	r4, r3
    1316:	d8fb      	bhi.n	1310 <system_gclk_gen_set_config+0x38>
    1318:	e000      	b.n	131c <system_gclk_gen_set_config+0x44>
    131a:	2200      	movs	r2, #0
    131c:	0217      	lsls	r7, r2, #8
    131e:	4337      	orrs	r7, r6
    1320:	2380      	movs	r3, #128	; 0x80
    1322:	035b      	lsls	r3, r3, #13
    1324:	431d      	orrs	r5, r3
    1326:	e004      	b.n	1332 <system_gclk_gen_set_config+0x5a>
    1328:	0227      	lsls	r7, r4, #8
    132a:	4337      	orrs	r7, r6
    132c:	2380      	movs	r3, #128	; 0x80
    132e:	029b      	lsls	r3, r3, #10
    1330:	431d      	orrs	r5, r3
    1332:	7a0b      	ldrb	r3, [r1, #8]
    1334:	2b00      	cmp	r3, #0
    1336:	d002      	beq.n	133e <system_gclk_gen_set_config+0x66>
    1338:	2380      	movs	r3, #128	; 0x80
    133a:	039b      	lsls	r3, r3, #14
    133c:	431d      	orrs	r5, r3
    133e:	4a0f      	ldr	r2, [pc, #60]	; (137c <system_gclk_gen_set_config+0xa4>)
    1340:	7853      	ldrb	r3, [r2, #1]
    1342:	b25b      	sxtb	r3, r3
    1344:	2b00      	cmp	r3, #0
    1346:	dbfb      	blt.n	1340 <system_gclk_gen_set_config+0x68>
    1348:	4b0d      	ldr	r3, [pc, #52]	; (1380 <system_gclk_gen_set_config+0xa8>)
    134a:	4798      	blx	r3
    134c:	4b0d      	ldr	r3, [pc, #52]	; (1384 <system_gclk_gen_set_config+0xac>)
    134e:	701e      	strb	r6, [r3, #0]
    1350:	4a0a      	ldr	r2, [pc, #40]	; (137c <system_gclk_gen_set_config+0xa4>)
    1352:	7853      	ldrb	r3, [r2, #1]
    1354:	b25b      	sxtb	r3, r3
    1356:	2b00      	cmp	r3, #0
    1358:	dbfb      	blt.n	1352 <system_gclk_gen_set_config+0x7a>
    135a:	4b08      	ldr	r3, [pc, #32]	; (137c <system_gclk_gen_set_config+0xa4>)
    135c:	609f      	str	r7, [r3, #8]
    135e:	1c1a      	adds	r2, r3, #0
    1360:	7853      	ldrb	r3, [r2, #1]
    1362:	b25b      	sxtb	r3, r3
    1364:	2b00      	cmp	r3, #0
    1366:	dbfb      	blt.n	1360 <system_gclk_gen_set_config+0x88>
    1368:	4b04      	ldr	r3, [pc, #16]	; (137c <system_gclk_gen_set_config+0xa4>)
    136a:	6859      	ldr	r1, [r3, #4]
    136c:	2280      	movs	r2, #128	; 0x80
    136e:	0252      	lsls	r2, r2, #9
    1370:	400a      	ands	r2, r1
    1372:	4315      	orrs	r5, r2
    1374:	605d      	str	r5, [r3, #4]
    1376:	4b04      	ldr	r3, [pc, #16]	; (1388 <system_gclk_gen_set_config+0xb0>)
    1378:	4798      	blx	r3
    137a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    137c:	40000c00 	.word	0x40000c00
    1380:	00000ba9 	.word	0x00000ba9
    1384:	40000c08 	.word	0x40000c08
    1388:	00000be9 	.word	0x00000be9

0000138c <system_gclk_gen_enable>:
    138c:	b510      	push	{r4, lr}
    138e:	1c04      	adds	r4, r0, #0
    1390:	4a0b      	ldr	r2, [pc, #44]	; (13c0 <system_gclk_gen_enable+0x34>)
    1392:	7853      	ldrb	r3, [r2, #1]
    1394:	b25b      	sxtb	r3, r3
    1396:	2b00      	cmp	r3, #0
    1398:	dbfb      	blt.n	1392 <system_gclk_gen_enable+0x6>
    139a:	4b0a      	ldr	r3, [pc, #40]	; (13c4 <system_gclk_gen_enable+0x38>)
    139c:	4798      	blx	r3
    139e:	4b0a      	ldr	r3, [pc, #40]	; (13c8 <system_gclk_gen_enable+0x3c>)
    13a0:	701c      	strb	r4, [r3, #0]
    13a2:	4a07      	ldr	r2, [pc, #28]	; (13c0 <system_gclk_gen_enable+0x34>)
    13a4:	7853      	ldrb	r3, [r2, #1]
    13a6:	b25b      	sxtb	r3, r3
    13a8:	2b00      	cmp	r3, #0
    13aa:	dbfb      	blt.n	13a4 <system_gclk_gen_enable+0x18>
    13ac:	4b04      	ldr	r3, [pc, #16]	; (13c0 <system_gclk_gen_enable+0x34>)
    13ae:	6859      	ldr	r1, [r3, #4]
    13b0:	2280      	movs	r2, #128	; 0x80
    13b2:	0252      	lsls	r2, r2, #9
    13b4:	430a      	orrs	r2, r1
    13b6:	605a      	str	r2, [r3, #4]
    13b8:	4b04      	ldr	r3, [pc, #16]	; (13cc <system_gclk_gen_enable+0x40>)
    13ba:	4798      	blx	r3
    13bc:	bd10      	pop	{r4, pc}
    13be:	46c0      	nop			; (mov r8, r8)
    13c0:	40000c00 	.word	0x40000c00
    13c4:	00000ba9 	.word	0x00000ba9
    13c8:	40000c04 	.word	0x40000c04
    13cc:	00000be9 	.word	0x00000be9

000013d0 <system_gclk_gen_get_hz>:
    13d0:	b570      	push	{r4, r5, r6, lr}
    13d2:	1c04      	adds	r4, r0, #0
    13d4:	4a1a      	ldr	r2, [pc, #104]	; (1440 <system_gclk_gen_get_hz+0x70>)
    13d6:	7853      	ldrb	r3, [r2, #1]
    13d8:	b25b      	sxtb	r3, r3
    13da:	2b00      	cmp	r3, #0
    13dc:	dbfb      	blt.n	13d6 <system_gclk_gen_get_hz+0x6>
    13de:	4b19      	ldr	r3, [pc, #100]	; (1444 <system_gclk_gen_get_hz+0x74>)
    13e0:	4798      	blx	r3
    13e2:	4b19      	ldr	r3, [pc, #100]	; (1448 <system_gclk_gen_get_hz+0x78>)
    13e4:	701c      	strb	r4, [r3, #0]
    13e6:	4a16      	ldr	r2, [pc, #88]	; (1440 <system_gclk_gen_get_hz+0x70>)
    13e8:	7853      	ldrb	r3, [r2, #1]
    13ea:	b25b      	sxtb	r3, r3
    13ec:	2b00      	cmp	r3, #0
    13ee:	dbfb      	blt.n	13e8 <system_gclk_gen_get_hz+0x18>
    13f0:	4e13      	ldr	r6, [pc, #76]	; (1440 <system_gclk_gen_get_hz+0x70>)
    13f2:	6870      	ldr	r0, [r6, #4]
    13f4:	04c0      	lsls	r0, r0, #19
    13f6:	0ec0      	lsrs	r0, r0, #27
    13f8:	4b14      	ldr	r3, [pc, #80]	; (144c <system_gclk_gen_get_hz+0x7c>)
    13fa:	4798      	blx	r3
    13fc:	1c05      	adds	r5, r0, #0
    13fe:	4b12      	ldr	r3, [pc, #72]	; (1448 <system_gclk_gen_get_hz+0x78>)
    1400:	701c      	strb	r4, [r3, #0]
    1402:	6876      	ldr	r6, [r6, #4]
    1404:	02f6      	lsls	r6, r6, #11
    1406:	0ff6      	lsrs	r6, r6, #31
    1408:	4b11      	ldr	r3, [pc, #68]	; (1450 <system_gclk_gen_get_hz+0x80>)
    140a:	701c      	strb	r4, [r3, #0]
    140c:	4a0c      	ldr	r2, [pc, #48]	; (1440 <system_gclk_gen_get_hz+0x70>)
    140e:	7853      	ldrb	r3, [r2, #1]
    1410:	b25b      	sxtb	r3, r3
    1412:	2b00      	cmp	r3, #0
    1414:	dbfb      	blt.n	140e <system_gclk_gen_get_hz+0x3e>
    1416:	4b0a      	ldr	r3, [pc, #40]	; (1440 <system_gclk_gen_get_hz+0x70>)
    1418:	689c      	ldr	r4, [r3, #8]
    141a:	0a24      	lsrs	r4, r4, #8
    141c:	b2a4      	uxth	r4, r4
    141e:	4b0d      	ldr	r3, [pc, #52]	; (1454 <system_gclk_gen_get_hz+0x84>)
    1420:	4798      	blx	r3
    1422:	2e00      	cmp	r6, #0
    1424:	d107      	bne.n	1436 <system_gclk_gen_get_hz+0x66>
    1426:	2c01      	cmp	r4, #1
    1428:	d907      	bls.n	143a <system_gclk_gen_get_hz+0x6a>
    142a:	1c28      	adds	r0, r5, #0
    142c:	1c21      	adds	r1, r4, #0
    142e:	4b0a      	ldr	r3, [pc, #40]	; (1458 <system_gclk_gen_get_hz+0x88>)
    1430:	4798      	blx	r3
    1432:	1c05      	adds	r5, r0, #0
    1434:	e001      	b.n	143a <system_gclk_gen_get_hz+0x6a>
    1436:	3401      	adds	r4, #1
    1438:	40e5      	lsrs	r5, r4
    143a:	1c28      	adds	r0, r5, #0
    143c:	bd70      	pop	{r4, r5, r6, pc}
    143e:	46c0      	nop			; (mov r8, r8)
    1440:	40000c00 	.word	0x40000c00
    1444:	00000ba9 	.word	0x00000ba9
    1448:	40000c04 	.word	0x40000c04
    144c:	000010b5 	.word	0x000010b5
    1450:	40000c08 	.word	0x40000c08
    1454:	00000be9 	.word	0x00000be9
    1458:	000019e9 	.word	0x000019e9

0000145c <system_gclk_chan_enable>:
    145c:	b510      	push	{r4, lr}
    145e:	1c04      	adds	r4, r0, #0
    1460:	4b06      	ldr	r3, [pc, #24]	; (147c <system_gclk_chan_enable+0x20>)
    1462:	4798      	blx	r3
    1464:	4b06      	ldr	r3, [pc, #24]	; (1480 <system_gclk_chan_enable+0x24>)
    1466:	701c      	strb	r4, [r3, #0]
    1468:	4b06      	ldr	r3, [pc, #24]	; (1484 <system_gclk_chan_enable+0x28>)
    146a:	8859      	ldrh	r1, [r3, #2]
    146c:	2280      	movs	r2, #128	; 0x80
    146e:	01d2      	lsls	r2, r2, #7
    1470:	430a      	orrs	r2, r1
    1472:	805a      	strh	r2, [r3, #2]
    1474:	4b04      	ldr	r3, [pc, #16]	; (1488 <system_gclk_chan_enable+0x2c>)
    1476:	4798      	blx	r3
    1478:	bd10      	pop	{r4, pc}
    147a:	46c0      	nop			; (mov r8, r8)
    147c:	00000ba9 	.word	0x00000ba9
    1480:	40000c02 	.word	0x40000c02
    1484:	40000c00 	.word	0x40000c00
    1488:	00000be9 	.word	0x00000be9

0000148c <system_gclk_chan_disable>:
    148c:	b510      	push	{r4, lr}
    148e:	1c04      	adds	r4, r0, #0
    1490:	4b0f      	ldr	r3, [pc, #60]	; (14d0 <system_gclk_chan_disable+0x44>)
    1492:	4798      	blx	r3
    1494:	4b0f      	ldr	r3, [pc, #60]	; (14d4 <system_gclk_chan_disable+0x48>)
    1496:	701c      	strb	r4, [r3, #0]
    1498:	4b0f      	ldr	r3, [pc, #60]	; (14d8 <system_gclk_chan_disable+0x4c>)
    149a:	8858      	ldrh	r0, [r3, #2]
    149c:	0500      	lsls	r0, r0, #20
    149e:	0f00      	lsrs	r0, r0, #28
    14a0:	8859      	ldrh	r1, [r3, #2]
    14a2:	4a0e      	ldr	r2, [pc, #56]	; (14dc <system_gclk_chan_disable+0x50>)
    14a4:	400a      	ands	r2, r1
    14a6:	805a      	strh	r2, [r3, #2]
    14a8:	8859      	ldrh	r1, [r3, #2]
    14aa:	4a0d      	ldr	r2, [pc, #52]	; (14e0 <system_gclk_chan_disable+0x54>)
    14ac:	400a      	ands	r2, r1
    14ae:	805a      	strh	r2, [r3, #2]
    14b0:	1c19      	adds	r1, r3, #0
    14b2:	2280      	movs	r2, #128	; 0x80
    14b4:	01d2      	lsls	r2, r2, #7
    14b6:	884b      	ldrh	r3, [r1, #2]
    14b8:	4213      	tst	r3, r2
    14ba:	d1fc      	bne.n	14b6 <system_gclk_chan_disable+0x2a>
    14bc:	4b06      	ldr	r3, [pc, #24]	; (14d8 <system_gclk_chan_disable+0x4c>)
    14be:	0201      	lsls	r1, r0, #8
    14c0:	8858      	ldrh	r0, [r3, #2]
    14c2:	4a06      	ldr	r2, [pc, #24]	; (14dc <system_gclk_chan_disable+0x50>)
    14c4:	4002      	ands	r2, r0
    14c6:	430a      	orrs	r2, r1
    14c8:	805a      	strh	r2, [r3, #2]
    14ca:	4b06      	ldr	r3, [pc, #24]	; (14e4 <system_gclk_chan_disable+0x58>)
    14cc:	4798      	blx	r3
    14ce:	bd10      	pop	{r4, pc}
    14d0:	00000ba9 	.word	0x00000ba9
    14d4:	40000c02 	.word	0x40000c02
    14d8:	40000c00 	.word	0x40000c00
    14dc:	fffff0ff 	.word	0xfffff0ff
    14e0:	ffffbfff 	.word	0xffffbfff
    14e4:	00000be9 	.word	0x00000be9

000014e8 <system_gclk_chan_set_config>:
    14e8:	b510      	push	{r4, lr}
    14ea:	780c      	ldrb	r4, [r1, #0]
    14ec:	0224      	lsls	r4, r4, #8
    14ee:	4304      	orrs	r4, r0
    14f0:	4b02      	ldr	r3, [pc, #8]	; (14fc <system_gclk_chan_set_config+0x14>)
    14f2:	4798      	blx	r3
    14f4:	b2a4      	uxth	r4, r4
    14f6:	4b02      	ldr	r3, [pc, #8]	; (1500 <system_gclk_chan_set_config+0x18>)
    14f8:	805c      	strh	r4, [r3, #2]
    14fa:	bd10      	pop	{r4, pc}
    14fc:	0000148d 	.word	0x0000148d
    1500:	40000c00 	.word	0x40000c00

00001504 <system_gclk_chan_get_hz>:
    1504:	b510      	push	{r4, lr}
    1506:	1c04      	adds	r4, r0, #0
    1508:	4b06      	ldr	r3, [pc, #24]	; (1524 <system_gclk_chan_get_hz+0x20>)
    150a:	4798      	blx	r3
    150c:	4b06      	ldr	r3, [pc, #24]	; (1528 <system_gclk_chan_get_hz+0x24>)
    150e:	701c      	strb	r4, [r3, #0]
    1510:	4b06      	ldr	r3, [pc, #24]	; (152c <system_gclk_chan_get_hz+0x28>)
    1512:	885c      	ldrh	r4, [r3, #2]
    1514:	0524      	lsls	r4, r4, #20
    1516:	0f24      	lsrs	r4, r4, #28
    1518:	4b05      	ldr	r3, [pc, #20]	; (1530 <system_gclk_chan_get_hz+0x2c>)
    151a:	4798      	blx	r3
    151c:	1c20      	adds	r0, r4, #0
    151e:	4b05      	ldr	r3, [pc, #20]	; (1534 <system_gclk_chan_get_hz+0x30>)
    1520:	4798      	blx	r3
    1522:	bd10      	pop	{r4, pc}
    1524:	00000ba9 	.word	0x00000ba9
    1528:	40000c02 	.word	0x40000c02
    152c:	40000c00 	.word	0x40000c00
    1530:	00000be9 	.word	0x00000be9
    1534:	000013d1 	.word	0x000013d1

00001538 <_system_pinmux_config>:
    1538:	b530      	push	{r4, r5, lr}
    153a:	78d3      	ldrb	r3, [r2, #3]
    153c:	2b00      	cmp	r3, #0
    153e:	d11e      	bne.n	157e <_system_pinmux_config+0x46>
    1540:	7813      	ldrb	r3, [r2, #0]
    1542:	2b80      	cmp	r3, #128	; 0x80
    1544:	d004      	beq.n	1550 <_system_pinmux_config+0x18>
    1546:	061b      	lsls	r3, r3, #24
    1548:	2480      	movs	r4, #128	; 0x80
    154a:	0264      	lsls	r4, r4, #9
    154c:	4323      	orrs	r3, r4
    154e:	e000      	b.n	1552 <_system_pinmux_config+0x1a>
    1550:	2300      	movs	r3, #0
    1552:	7854      	ldrb	r4, [r2, #1]
    1554:	2502      	movs	r5, #2
    1556:	43ac      	bics	r4, r5
    1558:	d10a      	bne.n	1570 <_system_pinmux_config+0x38>
    155a:	7894      	ldrb	r4, [r2, #2]
    155c:	2c00      	cmp	r4, #0
    155e:	d103      	bne.n	1568 <_system_pinmux_config+0x30>
    1560:	2480      	movs	r4, #128	; 0x80
    1562:	02a4      	lsls	r4, r4, #10
    1564:	4323      	orrs	r3, r4
    1566:	e002      	b.n	156e <_system_pinmux_config+0x36>
    1568:	24c0      	movs	r4, #192	; 0xc0
    156a:	02e4      	lsls	r4, r4, #11
    156c:	4323      	orrs	r3, r4
    156e:	6041      	str	r1, [r0, #4]
    1570:	7854      	ldrb	r4, [r2, #1]
    1572:	3c01      	subs	r4, #1
    1574:	2c01      	cmp	r4, #1
    1576:	d804      	bhi.n	1582 <_system_pinmux_config+0x4a>
    1578:	4c11      	ldr	r4, [pc, #68]	; (15c0 <_system_pinmux_config+0x88>)
    157a:	4023      	ands	r3, r4
    157c:	e001      	b.n	1582 <_system_pinmux_config+0x4a>
    157e:	6041      	str	r1, [r0, #4]
    1580:	2300      	movs	r3, #0
    1582:	040d      	lsls	r5, r1, #16
    1584:	0c2d      	lsrs	r5, r5, #16
    1586:	24a0      	movs	r4, #160	; 0xa0
    1588:	05e4      	lsls	r4, r4, #23
    158a:	432c      	orrs	r4, r5
    158c:	431c      	orrs	r4, r3
    158e:	6284      	str	r4, [r0, #40]	; 0x28
    1590:	0c0d      	lsrs	r5, r1, #16
    1592:	24d0      	movs	r4, #208	; 0xd0
    1594:	0624      	lsls	r4, r4, #24
    1596:	432c      	orrs	r4, r5
    1598:	431c      	orrs	r4, r3
    159a:	6284      	str	r4, [r0, #40]	; 0x28
    159c:	78d4      	ldrb	r4, [r2, #3]
    159e:	2c00      	cmp	r4, #0
    15a0:	d10c      	bne.n	15bc <_system_pinmux_config+0x84>
    15a2:	035c      	lsls	r4, r3, #13
    15a4:	d505      	bpl.n	15b2 <_system_pinmux_config+0x7a>
    15a6:	7893      	ldrb	r3, [r2, #2]
    15a8:	2b01      	cmp	r3, #1
    15aa:	d101      	bne.n	15b0 <_system_pinmux_config+0x78>
    15ac:	6181      	str	r1, [r0, #24]
    15ae:	e000      	b.n	15b2 <_system_pinmux_config+0x7a>
    15b0:	6141      	str	r1, [r0, #20]
    15b2:	7853      	ldrb	r3, [r2, #1]
    15b4:	3b01      	subs	r3, #1
    15b6:	2b01      	cmp	r3, #1
    15b8:	d800      	bhi.n	15bc <_system_pinmux_config+0x84>
    15ba:	6081      	str	r1, [r0, #8]
    15bc:	bd30      	pop	{r4, r5, pc}
    15be:	46c0      	nop			; (mov r8, r8)
    15c0:	fffbffff 	.word	0xfffbffff

000015c4 <system_pinmux_pin_set_config>:
    15c4:	b508      	push	{r3, lr}
    15c6:	1c03      	adds	r3, r0, #0
    15c8:	1c0a      	adds	r2, r1, #0
    15ca:	09c1      	lsrs	r1, r0, #7
    15cc:	2000      	movs	r0, #0
    15ce:	2900      	cmp	r1, #0
    15d0:	d103      	bne.n	15da <system_pinmux_pin_set_config+0x16>
    15d2:	0958      	lsrs	r0, r3, #5
    15d4:	01c0      	lsls	r0, r0, #7
    15d6:	4904      	ldr	r1, [pc, #16]	; (15e8 <system_pinmux_pin_set_config+0x24>)
    15d8:	1840      	adds	r0, r0, r1
    15da:	211f      	movs	r1, #31
    15dc:	400b      	ands	r3, r1
    15de:	2101      	movs	r1, #1
    15e0:	4099      	lsls	r1, r3
    15e2:	4b02      	ldr	r3, [pc, #8]	; (15ec <system_pinmux_pin_set_config+0x28>)
    15e4:	4798      	blx	r3
    15e6:	bd08      	pop	{r3, pc}
    15e8:	41004400 	.word	0x41004400
    15ec:	00001539 	.word	0x00001539

000015f0 <_system_dummy_init>:
    15f0:	4770      	bx	lr
    15f2:	46c0      	nop			; (mov r8, r8)

000015f4 <system_init>:
    15f4:	b508      	push	{r3, lr}
    15f6:	4b04      	ldr	r3, [pc, #16]	; (1608 <system_init+0x14>)
    15f8:	4798      	blx	r3
    15fa:	4b04      	ldr	r3, [pc, #16]	; (160c <system_init+0x18>)
    15fc:	4798      	blx	r3
    15fe:	4b04      	ldr	r3, [pc, #16]	; (1610 <system_init+0x1c>)
    1600:	4798      	blx	r3
    1602:	4b04      	ldr	r3, [pc, #16]	; (1614 <system_init+0x20>)
    1604:	4798      	blx	r3
    1606:	bd08      	pop	{r3, pc}
    1608:	00001221 	.word	0x00001221
    160c:	00000c19 	.word	0x00000c19
    1610:	000015f1 	.word	0x000015f1
    1614:	000015f1 	.word	0x000015f1

00001618 <Dummy_Handler>:
    1618:	e7fe      	b.n	1618 <Dummy_Handler>
    161a:	46c0      	nop			; (mov r8, r8)

0000161c <Reset_Handler>:
    161c:	b570      	push	{r4, r5, r6, lr}
    161e:	2102      	movs	r1, #2
    1620:	2390      	movs	r3, #144	; 0x90
    1622:	005b      	lsls	r3, r3, #1
    1624:	4a28      	ldr	r2, [pc, #160]	; (16c8 <Reset_Handler+0xac>)
    1626:	50d1      	str	r1, [r2, r3]
    1628:	4b28      	ldr	r3, [pc, #160]	; (16cc <Reset_Handler+0xb0>)
    162a:	78d8      	ldrb	r0, [r3, #3]
    162c:	2103      	movs	r1, #3
    162e:	4388      	bics	r0, r1
    1630:	2202      	movs	r2, #2
    1632:	4310      	orrs	r0, r2
    1634:	70d8      	strb	r0, [r3, #3]
    1636:	78dd      	ldrb	r5, [r3, #3]
    1638:	240c      	movs	r4, #12
    163a:	43a5      	bics	r5, r4
    163c:	2008      	movs	r0, #8
    163e:	4305      	orrs	r5, r0
    1640:	70dd      	strb	r5, [r3, #3]
    1642:	4b23      	ldr	r3, [pc, #140]	; (16d0 <Reset_Handler+0xb4>)
    1644:	7b9e      	ldrb	r6, [r3, #14]
    1646:	2530      	movs	r5, #48	; 0x30
    1648:	43ae      	bics	r6, r5
    164a:	2520      	movs	r5, #32
    164c:	4335      	orrs	r5, r6
    164e:	739d      	strb	r5, [r3, #14]
    1650:	7b9d      	ldrb	r5, [r3, #14]
    1652:	43a5      	bics	r5, r4
    1654:	4328      	orrs	r0, r5
    1656:	7398      	strb	r0, [r3, #14]
    1658:	7b98      	ldrb	r0, [r3, #14]
    165a:	4388      	bics	r0, r1
    165c:	4302      	orrs	r2, r0
    165e:	739a      	strb	r2, [r3, #14]
    1660:	4b1c      	ldr	r3, [pc, #112]	; (16d4 <Reset_Handler+0xb8>)
    1662:	4a1d      	ldr	r2, [pc, #116]	; (16d8 <Reset_Handler+0xbc>)
    1664:	429a      	cmp	r2, r3
    1666:	d003      	beq.n	1670 <Reset_Handler+0x54>
    1668:	4b1c      	ldr	r3, [pc, #112]	; (16dc <Reset_Handler+0xc0>)
    166a:	4a1a      	ldr	r2, [pc, #104]	; (16d4 <Reset_Handler+0xb8>)
    166c:	429a      	cmp	r2, r3
    166e:	d304      	bcc.n	167a <Reset_Handler+0x5e>
    1670:	4b1b      	ldr	r3, [pc, #108]	; (16e0 <Reset_Handler+0xc4>)
    1672:	4a1c      	ldr	r2, [pc, #112]	; (16e4 <Reset_Handler+0xc8>)
    1674:	429a      	cmp	r2, r3
    1676:	d310      	bcc.n	169a <Reset_Handler+0x7e>
    1678:	e01b      	b.n	16b2 <Reset_Handler+0x96>
    167a:	4b1b      	ldr	r3, [pc, #108]	; (16e8 <Reset_Handler+0xcc>)
    167c:	4817      	ldr	r0, [pc, #92]	; (16dc <Reset_Handler+0xc0>)
    167e:	3003      	adds	r0, #3
    1680:	1ac0      	subs	r0, r0, r3
    1682:	0880      	lsrs	r0, r0, #2
    1684:	3001      	adds	r0, #1
    1686:	0080      	lsls	r0, r0, #2
    1688:	2300      	movs	r3, #0
    168a:	4912      	ldr	r1, [pc, #72]	; (16d4 <Reset_Handler+0xb8>)
    168c:	4a12      	ldr	r2, [pc, #72]	; (16d8 <Reset_Handler+0xbc>)
    168e:	58d4      	ldr	r4, [r2, r3]
    1690:	50cc      	str	r4, [r1, r3]
    1692:	3304      	adds	r3, #4
    1694:	4283      	cmp	r3, r0
    1696:	d1fa      	bne.n	168e <Reset_Handler+0x72>
    1698:	e7ea      	b.n	1670 <Reset_Handler+0x54>
    169a:	4b12      	ldr	r3, [pc, #72]	; (16e4 <Reset_Handler+0xc8>)
    169c:	1d1a      	adds	r2, r3, #4
    169e:	4910      	ldr	r1, [pc, #64]	; (16e0 <Reset_Handler+0xc4>)
    16a0:	3103      	adds	r1, #3
    16a2:	1a89      	subs	r1, r1, r2
    16a4:	0889      	lsrs	r1, r1, #2
    16a6:	0089      	lsls	r1, r1, #2
    16a8:	1852      	adds	r2, r2, r1
    16aa:	2100      	movs	r1, #0
    16ac:	c302      	stmia	r3!, {r1}
    16ae:	4293      	cmp	r3, r2
    16b0:	d1fc      	bne.n	16ac <Reset_Handler+0x90>
    16b2:	4b0e      	ldr	r3, [pc, #56]	; (16ec <Reset_Handler+0xd0>)
    16b4:	217f      	movs	r1, #127	; 0x7f
    16b6:	4a0e      	ldr	r2, [pc, #56]	; (16f0 <Reset_Handler+0xd4>)
    16b8:	438a      	bics	r2, r1
    16ba:	609a      	str	r2, [r3, #8]
    16bc:	4b0d      	ldr	r3, [pc, #52]	; (16f4 <Reset_Handler+0xd8>)
    16be:	4798      	blx	r3
    16c0:	4b0d      	ldr	r3, [pc, #52]	; (16f8 <Reset_Handler+0xdc>)
    16c2:	4798      	blx	r3
    16c4:	e7fe      	b.n	16c4 <Reset_Handler+0xa8>
    16c6:	46c0      	nop			; (mov r8, r8)
    16c8:	41007000 	.word	0x41007000
    16cc:	41005000 	.word	0x41005000
    16d0:	41004800 	.word	0x41004800
    16d4:	20000000 	.word	0x20000000
    16d8:	00003fc8 	.word	0x00003fc8
    16dc:	20000068 	.word	0x20000068
    16e0:	20000134 	.word	0x20000134
    16e4:	20000068 	.word	0x20000068
    16e8:	20000004 	.word	0x20000004
    16ec:	e000ed00 	.word	0xe000ed00
    16f0:	00000000 	.word	0x00000000
    16f4:	00002db9 	.word	0x00002db9
    16f8:	000017e1 	.word	0x000017e1

000016fc <_sbrk>:
    16fc:	4b06      	ldr	r3, [pc, #24]	; (1718 <_sbrk+0x1c>)
    16fe:	681b      	ldr	r3, [r3, #0]
    1700:	2b00      	cmp	r3, #0
    1702:	d102      	bne.n	170a <_sbrk+0xe>
    1704:	4a05      	ldr	r2, [pc, #20]	; (171c <_sbrk+0x20>)
    1706:	4b04      	ldr	r3, [pc, #16]	; (1718 <_sbrk+0x1c>)
    1708:	601a      	str	r2, [r3, #0]
    170a:	4a03      	ldr	r2, [pc, #12]	; (1718 <_sbrk+0x1c>)
    170c:	6813      	ldr	r3, [r2, #0]
    170e:	1818      	adds	r0, r3, r0
    1710:	6010      	str	r0, [r2, #0]
    1712:	1c18      	adds	r0, r3, #0
    1714:	4770      	bx	lr
    1716:	46c0      	nop			; (mov r8, r8)
    1718:	200000c4 	.word	0x200000c4
    171c:	20002138 	.word	0x20002138

00001720 <_close>:
    1720:	2001      	movs	r0, #1
    1722:	4240      	negs	r0, r0
    1724:	4770      	bx	lr
    1726:	46c0      	nop			; (mov r8, r8)

00001728 <_fstat>:
    1728:	2380      	movs	r3, #128	; 0x80
    172a:	019b      	lsls	r3, r3, #6
    172c:	604b      	str	r3, [r1, #4]
    172e:	2000      	movs	r0, #0
    1730:	4770      	bx	lr
    1732:	46c0      	nop			; (mov r8, r8)

00001734 <_isatty>:
    1734:	2001      	movs	r0, #1
    1736:	4770      	bx	lr

00001738 <_lseek>:
    1738:	2000      	movs	r0, #0
    173a:	4770      	bx	lr

0000173c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    173c:	b570      	push	{r4, r5, r6, lr}
    173e:	b082      	sub	sp, #8
    1740:	1c05      	adds	r5, r0, #0
    1742:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    1744:	2200      	movs	r2, #0
    1746:	466b      	mov	r3, sp
    1748:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    174a:	4c06      	ldr	r4, [pc, #24]	; (1764 <usart_serial_getchar+0x28>)
    174c:	1c28      	adds	r0, r5, #0
    174e:	4669      	mov	r1, sp
    1750:	3106      	adds	r1, #6
    1752:	47a0      	blx	r4
    1754:	2800      	cmp	r0, #0
    1756:	d1f9      	bne.n	174c <usart_serial_getchar+0x10>

	*c = temp;
    1758:	466b      	mov	r3, sp
    175a:	3306      	adds	r3, #6
    175c:	881b      	ldrh	r3, [r3, #0]
    175e:	7033      	strb	r3, [r6, #0]
}
    1760:	b002      	add	sp, #8
    1762:	bd70      	pop	{r4, r5, r6, pc}
    1764:	000008c9 	.word	0x000008c9

00001768 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    1768:	b570      	push	{r4, r5, r6, lr}
    176a:	1c06      	adds	r6, r0, #0
    176c:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    176e:	4c03      	ldr	r4, [pc, #12]	; (177c <usart_serial_putchar+0x14>)
    1770:	1c30      	adds	r0, r6, #0
    1772:	1c29      	adds	r1, r5, #0
    1774:	47a0      	blx	r4
    1776:	2800      	cmp	r0, #0
    1778:	d1fa      	bne.n	1770 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    177a:	bd70      	pop	{r4, r5, r6, pc}
    177c:	0000089d 	.word	0x0000089d

00001780 <configure_adc>:
struct adc_module adc_instance;
//! [module_inst]

//! [setup]
void configure_adc(void)
{
    1780:	b510      	push	{r4, lr}
    1782:	b08c      	sub	sp, #48	; 0x30
//! [setup_config]
	struct adc_config config_adc;
//! [setup_config]
//! [setup_config_defaults]
	adc_get_config_defaults(&config_adc);
    1784:	4668      	mov	r0, sp
    1786:	4b11      	ldr	r3, [pc, #68]	; (17cc <configure_adc+0x4c>)
    1788:	4798      	blx	r3
//! [setup_config_defaults]

config_adc.gain_factor = ADC_GAIN_FACTOR_DIV2;
    178a:	23f0      	movs	r3, #240	; 0xf0
    178c:	051b      	lsls	r3, r3, #20
    178e:	9302      	str	r3, [sp, #8]
config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV4;
    1790:	2300      	movs	r3, #0
    1792:	466a      	mov	r2, sp
    1794:	8053      	strh	r3, [r2, #2]
config_adc.reference = ADC_REFERENCE_INT1V;
    1796:	7053      	strb	r3, [r2, #1]
config_adc.positive_input = ADC_POSITIVE_INPUT_PIN8; //PB00
    1798:	2308      	movs	r3, #8
    179a:	7313      	strb	r3, [r2, #12]
config_adc.resolution = ADC_RESOLUTION_12BIT;
    179c:	2300      	movs	r3, #0
    179e:	7113      	strb	r3, [r2, #4]

//! [setup_set_config]
	adc_init(&adc_instance, ADC, &config_adc);
    17a0:	4c0b      	ldr	r4, [pc, #44]	; (17d0 <configure_adc+0x50>)
    17a2:	1c20      	adds	r0, r4, #0
    17a4:	490b      	ldr	r1, [pc, #44]	; (17d4 <configure_adc+0x54>)
    17a6:	4b0c      	ldr	r3, [pc, #48]	; (17d8 <configure_adc+0x58>)
    17a8:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    17aa:	6823      	ldr	r3, [r4, #0]
    17ac:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    17ae:	b252      	sxtb	r2, r2
    17b0:	2a00      	cmp	r2, #0
    17b2:	dbfb      	blt.n	17ac <configure_adc+0x2c>

#if ADC_CALLBACK_MODE == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    17b4:	7819      	ldrb	r1, [r3, #0]
    17b6:	2202      	movs	r2, #2
    17b8:	430a      	orrs	r2, r1
    17ba:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    17bc:	4b04      	ldr	r3, [pc, #16]	; (17d0 <configure_adc+0x50>)
    17be:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    17c0:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    17c2:	b25b      	sxtb	r3, r3
    17c4:	2b00      	cmp	r3, #0
    17c6:	dbfb      	blt.n	17c0 <configure_adc+0x40>
//Analog functions are all on MUX setting B
config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP; 
config.mux_position = SYSTEM_PINMUX_GPIO;;
config.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
system_pinmux_pin_set_config(PIN_PB04, &config);*/
}
    17c8:	b00c      	add	sp, #48	; 0x30
    17ca:	bd10      	pop	{r4, pc}
    17cc:	00000c51 	.word	0x00000c51
    17d0:	20000128 	.word	0x20000128
    17d4:	42004000 	.word	0x42004000
    17d8:	00000c99 	.word	0x00000c99
    17dc:	00000000 	.word	0x00000000

000017e0 <main>:
//! [setup]

int main(void)
{
    17e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    17e2:	4657      	mov	r7, sl
    17e4:	464e      	mov	r6, r9
    17e6:	4645      	mov	r5, r8
    17e8:	b4e0      	push	{r5, r6, r7}
    17ea:	b090      	sub	sp, #64	; 0x40
    17ec:	260a      	movs	r6, #10
	for (int i = 0; i < 10; i++) {
	system_init();
    17ee:	4866      	ldr	r0, [pc, #408]	; (1988 <main+0x1a8>)
    17f0:	4682      	mov	sl, r0
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    17f2:	4966      	ldr	r1, [pc, #408]	; (198c <main+0x1ac>)
    17f4:	4689      	mov	r9, r1
    17f6:	47d0      	blx	sl
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    17f8:	2380      	movs	r3, #128	; 0x80
    17fa:	05db      	lsls	r3, r3, #23
    17fc:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    17fe:	2300      	movs	r3, #0
    1800:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1802:	22ff      	movs	r2, #255	; 0xff
    1804:	466c      	mov	r4, sp
    1806:	8122      	strh	r2, [r4, #8]
	config->stopbits         = USART_STOPBITS_1;
    1808:	2200      	movs	r2, #0
    180a:	72a3      	strb	r3, [r4, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    180c:	72e3      	strb	r3, [r4, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    180e:	2701      	movs	r7, #1
    1810:	2124      	movs	r1, #36	; 0x24
    1812:	5467      	strb	r7, [r4, r1]
	config->transmitter_enable = true;
    1814:	2125      	movs	r1, #37	; 0x25
    1816:	5467      	strb	r7, [r4, r1]
	config->clock_polarity_inverted = false;
    1818:	2126      	movs	r1, #38	; 0x26
    181a:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    181c:	2127      	movs	r1, #39	; 0x27
    181e:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1820:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1822:	212c      	movs	r1, #44	; 0x2c
    1824:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1826:	212d      	movs	r1, #45	; 0x2d
    1828:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    182a:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    182c:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    182e:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    1830:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    1832:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    1834:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    1836:	2313      	movs	r3, #19
    1838:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    183a:	7762      	strb	r2, [r4, #29]
static void configure_console(void)
{
	struct usart_config usart_conf;

	usart_get_config_defaults(&usart_conf);
	usart_conf.mux_setting = CONF_STDIO_MUX_SETTING;
    183c:	2380      	movs	r3, #128	; 0x80
    183e:	035b      	lsls	r3, r3, #13
    1840:	9303      	str	r3, [sp, #12]
	usart_conf.pinmux_pad0 = CONF_STDIO_PINMUX_PAD0;
    1842:	4b53      	ldr	r3, [pc, #332]	; (1990 <main+0x1b0>)
    1844:	930c      	str	r3, [sp, #48]	; 0x30
	usart_conf.pinmux_pad1 = CONF_STDIO_PINMUX_PAD1;
    1846:	4b53      	ldr	r3, [pc, #332]	; (1994 <main+0x1b4>)
    1848:	930d      	str	r3, [sp, #52]	; 0x34
	usart_conf.pinmux_pad2 = CONF_STDIO_PINMUX_PAD2;
    184a:	2301      	movs	r3, #1
    184c:	425b      	negs	r3, r3
    184e:	930e      	str	r3, [sp, #56]	; 0x38
	usart_conf.pinmux_pad3 = CONF_STDIO_PINMUX_PAD3;
    1850:	930f      	str	r3, [sp, #60]	; 0x3c
	usart_conf.baudrate    = CONF_STDIO_BAUDRATE;
    1852:	2396      	movs	r3, #150	; 0x96
    1854:	021b      	lsls	r3, r3, #8
    1856:	9308      	str	r3, [sp, #32]
    1858:	4c4f      	ldr	r4, [pc, #316]	; (1998 <main+0x1b8>)
    185a:	4649      	mov	r1, r9
    185c:	600c      	str	r4, [r1, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    185e:	4a4f      	ldr	r2, [pc, #316]	; (199c <main+0x1bc>)
    1860:	4b4f      	ldr	r3, [pc, #316]	; (19a0 <main+0x1c0>)
    1862:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1864:	4a4f      	ldr	r2, [pc, #316]	; (19a4 <main+0x1c4>)
    1866:	4b50      	ldr	r3, [pc, #320]	; (19a8 <main+0x1c8>)
    1868:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    186a:	1c20      	adds	r0, r4, #0
    186c:	494f      	ldr	r1, [pc, #316]	; (19ac <main+0x1cc>)
    186e:	466a      	mov	r2, sp
    1870:	4b4f      	ldr	r3, [pc, #316]	; (19b0 <main+0x1d0>)
    1872:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1874:	4a4f      	ldr	r2, [pc, #316]	; (19b4 <main+0x1d4>)
    1876:	4690      	mov	r8, r2
    1878:	6813      	ldr	r3, [r2, #0]
    187a:	6898      	ldr	r0, [r3, #8]
    187c:	2100      	movs	r1, #0
    187e:	4d4e      	ldr	r5, [pc, #312]	; (19b8 <main+0x1d8>)
    1880:	47a8      	blx	r5
	setbuf(stdin, NULL);
    1882:	4641      	mov	r1, r8
    1884:	680b      	ldr	r3, [r1, #0]
    1886:	6858      	ldr	r0, [r3, #4]
    1888:	2100      	movs	r1, #0
    188a:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    188c:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    188e:	1c28      	adds	r0, r5, #0
    1890:	4b4a      	ldr	r3, [pc, #296]	; (19bc <main+0x1dc>)
    1892:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1894:	231f      	movs	r3, #31
    1896:	4018      	ands	r0, r3
    1898:	4087      	lsls	r7, r0
    189a:	4b49      	ldr	r3, [pc, #292]	; (19c0 <main+0x1e0>)
    189c:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    189e:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    18a0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    18a2:	2b00      	cmp	r3, #0
    18a4:	d1fc      	bne.n	18a0 <main+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    18a6:	682a      	ldr	r2, [r5, #0]
    18a8:	2302      	movs	r3, #2
    18aa:	4313      	orrs	r3, r2
    18ac:	602b      	str	r3, [r5, #0]
	for (int i = 0; i < 10; i++) {
	system_init();
	
	configure_console();	
//! [setup_init]	
	configure_adc();
    18ae:	4b45      	ldr	r3, [pc, #276]	; (19c4 <main+0x1e4>)
    18b0:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    18b2:	4b45      	ldr	r3, [pc, #276]	; (19c8 <main+0x1e8>)
    18b4:	6819      	ldr	r1, [r3, #0]
    18b6:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
    18b8:	b25b      	sxtb	r3, r3
    18ba:	2b00      	cmp	r3, #0
    18bc:	dbfb      	blt.n	18b6 <main+0xd6>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    18be:	7b0a      	ldrb	r2, [r1, #12]
    18c0:	2302      	movs	r3, #2
    18c2:	4313      	orrs	r3, r2
    18c4:	730b      	strb	r3, [r1, #12]
    18c6:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
    18c8:	b25b      	sxtb	r3, r3
    18ca:	2b00      	cmp	r3, #0
    18cc:	dbfb      	blt.n	18c6 <main+0xe6>
	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    18ce:	2001      	movs	r0, #1
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    18d0:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    18d2:	2402      	movs	r4, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    18d4:	7e0a      	ldrb	r2, [r1, #24]
    18d6:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    18d8:	1c03      	adds	r3, r0, #0
    18da:	4013      	ands	r3, r2
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    18dc:	4215      	tst	r5, r2
    18de:	d000      	beq.n	18e2 <main+0x102>
		status_flags |= ADC_STATUS_WINDOW;
    18e0:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    18e2:	4214      	tst	r4, r2
    18e4:	d000      	beq.n	18e8 <main+0x108>
		status_flags |= ADC_STATUS_OVERRUN;
    18e6:	432b      	orrs	r3, r5
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    18e8:	4218      	tst	r0, r3
    18ea:	d0f3      	beq.n	18d4 <main+0xf4>
    18ec:	7e4b      	ldrb	r3, [r1, #25]
		return STATUS_BUSY;
	}

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
    18ee:	b25b      	sxtb	r3, r3
    18f0:	2b00      	cmp	r3, #0
    18f2:	dbfb      	blt.n	18ec <main+0x10c>
		/* Wait for synchronization */
	}

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    18f4:	8b48      	ldrh	r0, [r1, #26]
    18f6:	b280      	uxth	r0, r0
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    18f8:	2301      	movs	r3, #1
    18fa:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
    18fc:	7e0a      	ldrb	r2, [r1, #24]
    18fe:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    1900:	4013      	ands	r3, r2
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    1902:	0754      	lsls	r4, r2, #29
    1904:	d501      	bpl.n	190a <main+0x12a>
		status_flags |= ADC_STATUS_WINDOW;
    1906:	2402      	movs	r4, #2
    1908:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    190a:	0794      	lsls	r4, r2, #30
    190c:	d501      	bpl.n	1912 <main+0x132>
		status_flags |= ADC_STATUS_OVERRUN;
    190e:	2204      	movs	r2, #4
    1910:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    1912:	075a      	lsls	r2, r3, #29
    1914:	d501      	bpl.n	191a <main+0x13a>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    1916:	2302      	movs	r3, #2
    1918:	760b      	strb	r3, [r1, #24]
		do {
			// Wait for conversion to be done and read out result 						
			 a = adc_read(&adc_instance, &result);
		} while (a == STATUS_BUSY);
			//printf("%d\n", result);
			int voltage = 5.599744685 + 0.4909903275 * result;			
    191a:	4f2c      	ldr	r7, [pc, #176]	; (19cc <main+0x1ec>)
    191c:	47b8      	blx	r7
    191e:	4d2c      	ldr	r5, [pc, #176]	; (19d0 <main+0x1f0>)
    1920:	4b12      	ldr	r3, [pc, #72]	; (196c <main+0x18c>)
    1922:	4a11      	ldr	r2, [pc, #68]	; (1968 <main+0x188>)
    1924:	47a8      	blx	r5
    1926:	4a12      	ldr	r2, [pc, #72]	; (1970 <main+0x190>)
    1928:	4b12      	ldr	r3, [pc, #72]	; (1974 <main+0x194>)
    192a:	4c2a      	ldr	r4, [pc, #168]	; (19d4 <main+0x1f4>)
    192c:	47a0      	blx	r4
    192e:	4c2a      	ldr	r4, [pc, #168]	; (19d8 <main+0x1f8>)
    1930:	47a0      	blx	r4
			int temp = 0.1*voltage - 50;
    1932:	47b8      	blx	r7
    1934:	4a10      	ldr	r2, [pc, #64]	; (1978 <main+0x198>)
    1936:	4b11      	ldr	r3, [pc, #68]	; (197c <main+0x19c>)
    1938:	47a8      	blx	r5
    193a:	4a11      	ldr	r2, [pc, #68]	; (1980 <main+0x1a0>)
    193c:	4b11      	ldr	r3, [pc, #68]	; (1984 <main+0x1a4>)
    193e:	4d27      	ldr	r5, [pc, #156]	; (19dc <main+0x1fc>)
    1940:	47a8      	blx	r5
    1942:	47a0      	blx	r4
    1944:	1c01      	adds	r1, r0, #0
			//printf("%" PRIu16 "\n", result);
			printf("%d degrees Celsius\n", temp);
    1946:	4826      	ldr	r0, [pc, #152]	; (19e0 <main+0x200>)
    1948:	4b26      	ldr	r3, [pc, #152]	; (19e4 <main+0x204>)
    194a:	4798      	blx	r3
    194c:	3e01      	subs	r6, #1
}
//! [setup]

int main(void)
{
	for (int i = 0; i < 10; i++) {
    194e:	2e00      	cmp	r6, #0
    1950:	d000      	beq.n	1954 <main+0x174>
    1952:	e750      	b.n	17f6 <main+0x16>
//! [get_res]

//! [inf_loop]
//! [inf_loop]
//! [main]
}
    1954:	2000      	movs	r0, #0
    1956:	b010      	add	sp, #64	; 0x40
    1958:	bc1c      	pop	{r2, r3, r4}
    195a:	4690      	mov	r8, r2
    195c:	4699      	mov	r9, r3
    195e:	46a2      	mov	sl, r4
    1960:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1962:	46c0      	nop			; (mov r8, r8)
    1964:	46c0      	nop			; (mov r8, r8)
    1966:	46c0      	nop			; (mov r8, r8)
    1968:	b1d0f2f7 	.word	0xb1d0f2f7
    196c:	3fdf6c62 	.word	0x3fdf6c62
    1970:	7880196b 	.word	0x7880196b
    1974:	40166623 	.word	0x40166623
    1978:	9999999a 	.word	0x9999999a
    197c:	3fb99999 	.word	0x3fb99999
    1980:	00000000 	.word	0x00000000
    1984:	40490000 	.word	0x40490000
    1988:	000015f5 	.word	0x000015f5
    198c:	2000010c 	.word	0x2000010c
    1990:	00160002 	.word	0x00160002
    1994:	00170002 	.word	0x00170002
    1998:	200000c8 	.word	0x200000c8
    199c:	00001769 	.word	0x00001769
    19a0:	20000108 	.word	0x20000108
    19a4:	0000173d 	.word	0x0000173d
    19a8:	20000104 	.word	0x20000104
    19ac:	42001400 	.word	0x42001400
    19b0:	00000595 	.word	0x00000595
    19b4:	20000064 	.word	0x20000064
    19b8:	00002e5d 	.word	0x00002e5d
    19bc:	00000b1d 	.word	0x00000b1d
    19c0:	e000e100 	.word	0xe000e100
    19c4:	00001781 	.word	0x00001781
    19c8:	20000128 	.word	0x20000128
    19cc:	00002d01 	.word	0x00002d01
    19d0:	00002111 	.word	0x00002111
    19d4:	00001acd 	.word	0x00001acd
    19d8:	00002c99 	.word	0x00002c99
    19dc:	00002631 	.word	0x00002631
    19e0:	00003eb8 	.word	0x00003eb8
    19e4:	00002e29 	.word	0x00002e29

000019e8 <__aeabi_uidiv>:
    19e8:	2900      	cmp	r1, #0
    19ea:	d034      	beq.n	1a56 <.udivsi3_skip_div0_test+0x6a>

000019ec <.udivsi3_skip_div0_test>:
    19ec:	2301      	movs	r3, #1
    19ee:	2200      	movs	r2, #0
    19f0:	b410      	push	{r4}
    19f2:	4288      	cmp	r0, r1
    19f4:	d32c      	bcc.n	1a50 <.udivsi3_skip_div0_test+0x64>
    19f6:	2401      	movs	r4, #1
    19f8:	0724      	lsls	r4, r4, #28
    19fa:	42a1      	cmp	r1, r4
    19fc:	d204      	bcs.n	1a08 <.udivsi3_skip_div0_test+0x1c>
    19fe:	4281      	cmp	r1, r0
    1a00:	d202      	bcs.n	1a08 <.udivsi3_skip_div0_test+0x1c>
    1a02:	0109      	lsls	r1, r1, #4
    1a04:	011b      	lsls	r3, r3, #4
    1a06:	e7f8      	b.n	19fa <.udivsi3_skip_div0_test+0xe>
    1a08:	00e4      	lsls	r4, r4, #3
    1a0a:	42a1      	cmp	r1, r4
    1a0c:	d204      	bcs.n	1a18 <.udivsi3_skip_div0_test+0x2c>
    1a0e:	4281      	cmp	r1, r0
    1a10:	d202      	bcs.n	1a18 <.udivsi3_skip_div0_test+0x2c>
    1a12:	0049      	lsls	r1, r1, #1
    1a14:	005b      	lsls	r3, r3, #1
    1a16:	e7f8      	b.n	1a0a <.udivsi3_skip_div0_test+0x1e>
    1a18:	4288      	cmp	r0, r1
    1a1a:	d301      	bcc.n	1a20 <.udivsi3_skip_div0_test+0x34>
    1a1c:	1a40      	subs	r0, r0, r1
    1a1e:	431a      	orrs	r2, r3
    1a20:	084c      	lsrs	r4, r1, #1
    1a22:	42a0      	cmp	r0, r4
    1a24:	d302      	bcc.n	1a2c <.udivsi3_skip_div0_test+0x40>
    1a26:	1b00      	subs	r0, r0, r4
    1a28:	085c      	lsrs	r4, r3, #1
    1a2a:	4322      	orrs	r2, r4
    1a2c:	088c      	lsrs	r4, r1, #2
    1a2e:	42a0      	cmp	r0, r4
    1a30:	d302      	bcc.n	1a38 <.udivsi3_skip_div0_test+0x4c>
    1a32:	1b00      	subs	r0, r0, r4
    1a34:	089c      	lsrs	r4, r3, #2
    1a36:	4322      	orrs	r2, r4
    1a38:	08cc      	lsrs	r4, r1, #3
    1a3a:	42a0      	cmp	r0, r4
    1a3c:	d302      	bcc.n	1a44 <.udivsi3_skip_div0_test+0x58>
    1a3e:	1b00      	subs	r0, r0, r4
    1a40:	08dc      	lsrs	r4, r3, #3
    1a42:	4322      	orrs	r2, r4
    1a44:	2800      	cmp	r0, #0
    1a46:	d003      	beq.n	1a50 <.udivsi3_skip_div0_test+0x64>
    1a48:	091b      	lsrs	r3, r3, #4
    1a4a:	d001      	beq.n	1a50 <.udivsi3_skip_div0_test+0x64>
    1a4c:	0909      	lsrs	r1, r1, #4
    1a4e:	e7e3      	b.n	1a18 <.udivsi3_skip_div0_test+0x2c>
    1a50:	1c10      	adds	r0, r2, #0
    1a52:	bc10      	pop	{r4}
    1a54:	4770      	bx	lr
    1a56:	2800      	cmp	r0, #0
    1a58:	d001      	beq.n	1a5e <.udivsi3_skip_div0_test+0x72>
    1a5a:	2000      	movs	r0, #0
    1a5c:	43c0      	mvns	r0, r0
    1a5e:	b407      	push	{r0, r1, r2}
    1a60:	4802      	ldr	r0, [pc, #8]	; (1a6c <.udivsi3_skip_div0_test+0x80>)
    1a62:	a102      	add	r1, pc, #8	; (adr r1, 1a6c <.udivsi3_skip_div0_test+0x80>)
    1a64:	1840      	adds	r0, r0, r1
    1a66:	9002      	str	r0, [sp, #8]
    1a68:	bd03      	pop	{r0, r1, pc}
    1a6a:	46c0      	nop			; (mov r8, r8)
    1a6c:	00000019 	.word	0x00000019

00001a70 <__aeabi_uidivmod>:
    1a70:	2900      	cmp	r1, #0
    1a72:	d0f0      	beq.n	1a56 <.udivsi3_skip_div0_test+0x6a>
    1a74:	b503      	push	{r0, r1, lr}
    1a76:	f7ff ffb9 	bl	19ec <.udivsi3_skip_div0_test>
    1a7a:	bc0e      	pop	{r1, r2, r3}
    1a7c:	4342      	muls	r2, r0
    1a7e:	1a89      	subs	r1, r1, r2
    1a80:	4718      	bx	r3
    1a82:	46c0      	nop			; (mov r8, r8)

00001a84 <__aeabi_idiv0>:
    1a84:	4770      	bx	lr
    1a86:	46c0      	nop			; (mov r8, r8)

00001a88 <__aeabi_lmul>:
    1a88:	469c      	mov	ip, r3
    1a8a:	0403      	lsls	r3, r0, #16
    1a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a8e:	0c1b      	lsrs	r3, r3, #16
    1a90:	0417      	lsls	r7, r2, #16
    1a92:	0c3f      	lsrs	r7, r7, #16
    1a94:	0c15      	lsrs	r5, r2, #16
    1a96:	1c1e      	adds	r6, r3, #0
    1a98:	1c04      	adds	r4, r0, #0
    1a9a:	0c00      	lsrs	r0, r0, #16
    1a9c:	437e      	muls	r6, r7
    1a9e:	436b      	muls	r3, r5
    1aa0:	4347      	muls	r7, r0
    1aa2:	4345      	muls	r5, r0
    1aa4:	18fb      	adds	r3, r7, r3
    1aa6:	0c30      	lsrs	r0, r6, #16
    1aa8:	1818      	adds	r0, r3, r0
    1aaa:	4287      	cmp	r7, r0
    1aac:	d902      	bls.n	1ab4 <__aeabi_lmul+0x2c>
    1aae:	2380      	movs	r3, #128	; 0x80
    1ab0:	025b      	lsls	r3, r3, #9
    1ab2:	18ed      	adds	r5, r5, r3
    1ab4:	0c03      	lsrs	r3, r0, #16
    1ab6:	18ed      	adds	r5, r5, r3
    1ab8:	4663      	mov	r3, ip
    1aba:	435c      	muls	r4, r3
    1abc:	434a      	muls	r2, r1
    1abe:	0436      	lsls	r6, r6, #16
    1ac0:	0c36      	lsrs	r6, r6, #16
    1ac2:	18a1      	adds	r1, r4, r2
    1ac4:	0400      	lsls	r0, r0, #16
    1ac6:	1980      	adds	r0, r0, r6
    1ac8:	1949      	adds	r1, r1, r5
    1aca:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001acc <__aeabi_dadd>:
    1acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ace:	465f      	mov	r7, fp
    1ad0:	4656      	mov	r6, sl
    1ad2:	4644      	mov	r4, r8
    1ad4:	464d      	mov	r5, r9
    1ad6:	b4f0      	push	{r4, r5, r6, r7}
    1ad8:	030c      	lsls	r4, r1, #12
    1ada:	004d      	lsls	r5, r1, #1
    1adc:	0fce      	lsrs	r6, r1, #31
    1ade:	0a61      	lsrs	r1, r4, #9
    1ae0:	0f44      	lsrs	r4, r0, #29
    1ae2:	4321      	orrs	r1, r4
    1ae4:	00c4      	lsls	r4, r0, #3
    1ae6:	0318      	lsls	r0, r3, #12
    1ae8:	4680      	mov	r8, r0
    1aea:	0058      	lsls	r0, r3, #1
    1aec:	0d40      	lsrs	r0, r0, #21
    1aee:	4682      	mov	sl, r0
    1af0:	0fd8      	lsrs	r0, r3, #31
    1af2:	4684      	mov	ip, r0
    1af4:	4640      	mov	r0, r8
    1af6:	0a40      	lsrs	r0, r0, #9
    1af8:	0f53      	lsrs	r3, r2, #29
    1afa:	4303      	orrs	r3, r0
    1afc:	00d0      	lsls	r0, r2, #3
    1afe:	0d6d      	lsrs	r5, r5, #21
    1b00:	1c37      	adds	r7, r6, #0
    1b02:	4683      	mov	fp, r0
    1b04:	4652      	mov	r2, sl
    1b06:	4566      	cmp	r6, ip
    1b08:	d100      	bne.n	1b0c <__aeabi_dadd+0x40>
    1b0a:	e0a4      	b.n	1c56 <__aeabi_dadd+0x18a>
    1b0c:	1aaf      	subs	r7, r5, r2
    1b0e:	2f00      	cmp	r7, #0
    1b10:	dc00      	bgt.n	1b14 <__aeabi_dadd+0x48>
    1b12:	e109      	b.n	1d28 <__aeabi_dadd+0x25c>
    1b14:	2a00      	cmp	r2, #0
    1b16:	d13b      	bne.n	1b90 <__aeabi_dadd+0xc4>
    1b18:	4318      	orrs	r0, r3
    1b1a:	d000      	beq.n	1b1e <__aeabi_dadd+0x52>
    1b1c:	e0ea      	b.n	1cf4 <__aeabi_dadd+0x228>
    1b1e:	0763      	lsls	r3, r4, #29
    1b20:	d100      	bne.n	1b24 <__aeabi_dadd+0x58>
    1b22:	e087      	b.n	1c34 <__aeabi_dadd+0x168>
    1b24:	230f      	movs	r3, #15
    1b26:	4023      	ands	r3, r4
    1b28:	2b04      	cmp	r3, #4
    1b2a:	d100      	bne.n	1b2e <__aeabi_dadd+0x62>
    1b2c:	e082      	b.n	1c34 <__aeabi_dadd+0x168>
    1b2e:	1d22      	adds	r2, r4, #4
    1b30:	42a2      	cmp	r2, r4
    1b32:	41a4      	sbcs	r4, r4
    1b34:	4264      	negs	r4, r4
    1b36:	2380      	movs	r3, #128	; 0x80
    1b38:	1909      	adds	r1, r1, r4
    1b3a:	041b      	lsls	r3, r3, #16
    1b3c:	400b      	ands	r3, r1
    1b3e:	1c37      	adds	r7, r6, #0
    1b40:	1c14      	adds	r4, r2, #0
    1b42:	2b00      	cmp	r3, #0
    1b44:	d100      	bne.n	1b48 <__aeabi_dadd+0x7c>
    1b46:	e07c      	b.n	1c42 <__aeabi_dadd+0x176>
    1b48:	4bce      	ldr	r3, [pc, #824]	; (1e84 <__aeabi_dadd+0x3b8>)
    1b4a:	3501      	adds	r5, #1
    1b4c:	429d      	cmp	r5, r3
    1b4e:	d100      	bne.n	1b52 <__aeabi_dadd+0x86>
    1b50:	e105      	b.n	1d5e <__aeabi_dadd+0x292>
    1b52:	4bcd      	ldr	r3, [pc, #820]	; (1e88 <__aeabi_dadd+0x3bc>)
    1b54:	08e4      	lsrs	r4, r4, #3
    1b56:	4019      	ands	r1, r3
    1b58:	0748      	lsls	r0, r1, #29
    1b5a:	0249      	lsls	r1, r1, #9
    1b5c:	4304      	orrs	r4, r0
    1b5e:	0b0b      	lsrs	r3, r1, #12
    1b60:	2000      	movs	r0, #0
    1b62:	2100      	movs	r1, #0
    1b64:	031b      	lsls	r3, r3, #12
    1b66:	0b1a      	lsrs	r2, r3, #12
    1b68:	0d0b      	lsrs	r3, r1, #20
    1b6a:	056d      	lsls	r5, r5, #21
    1b6c:	051b      	lsls	r3, r3, #20
    1b6e:	4313      	orrs	r3, r2
    1b70:	086a      	lsrs	r2, r5, #1
    1b72:	4dc6      	ldr	r5, [pc, #792]	; (1e8c <__aeabi_dadd+0x3c0>)
    1b74:	07ff      	lsls	r7, r7, #31
    1b76:	401d      	ands	r5, r3
    1b78:	4315      	orrs	r5, r2
    1b7a:	006d      	lsls	r5, r5, #1
    1b7c:	086d      	lsrs	r5, r5, #1
    1b7e:	1c29      	adds	r1, r5, #0
    1b80:	4339      	orrs	r1, r7
    1b82:	1c20      	adds	r0, r4, #0
    1b84:	bc3c      	pop	{r2, r3, r4, r5}
    1b86:	4690      	mov	r8, r2
    1b88:	4699      	mov	r9, r3
    1b8a:	46a2      	mov	sl, r4
    1b8c:	46ab      	mov	fp, r5
    1b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b90:	48bc      	ldr	r0, [pc, #752]	; (1e84 <__aeabi_dadd+0x3b8>)
    1b92:	4285      	cmp	r5, r0
    1b94:	d0c3      	beq.n	1b1e <__aeabi_dadd+0x52>
    1b96:	2080      	movs	r0, #128	; 0x80
    1b98:	0400      	lsls	r0, r0, #16
    1b9a:	4303      	orrs	r3, r0
    1b9c:	2f38      	cmp	r7, #56	; 0x38
    1b9e:	dd00      	ble.n	1ba2 <__aeabi_dadd+0xd6>
    1ba0:	e0f0      	b.n	1d84 <__aeabi_dadd+0x2b8>
    1ba2:	2f1f      	cmp	r7, #31
    1ba4:	dd00      	ble.n	1ba8 <__aeabi_dadd+0xdc>
    1ba6:	e124      	b.n	1df2 <__aeabi_dadd+0x326>
    1ba8:	2020      	movs	r0, #32
    1baa:	1bc0      	subs	r0, r0, r7
    1bac:	1c1a      	adds	r2, r3, #0
    1bae:	4681      	mov	r9, r0
    1bb0:	4082      	lsls	r2, r0
    1bb2:	4658      	mov	r0, fp
    1bb4:	40f8      	lsrs	r0, r7
    1bb6:	4302      	orrs	r2, r0
    1bb8:	4694      	mov	ip, r2
    1bba:	4658      	mov	r0, fp
    1bbc:	464a      	mov	r2, r9
    1bbe:	4090      	lsls	r0, r2
    1bc0:	1e42      	subs	r2, r0, #1
    1bc2:	4190      	sbcs	r0, r2
    1bc4:	40fb      	lsrs	r3, r7
    1bc6:	4662      	mov	r2, ip
    1bc8:	4302      	orrs	r2, r0
    1bca:	1c1f      	adds	r7, r3, #0
    1bcc:	1aa2      	subs	r2, r4, r2
    1bce:	4294      	cmp	r4, r2
    1bd0:	41a4      	sbcs	r4, r4
    1bd2:	4264      	negs	r4, r4
    1bd4:	1bc9      	subs	r1, r1, r7
    1bd6:	1b09      	subs	r1, r1, r4
    1bd8:	1c14      	adds	r4, r2, #0
    1bda:	020b      	lsls	r3, r1, #8
    1bdc:	d59f      	bpl.n	1b1e <__aeabi_dadd+0x52>
    1bde:	0249      	lsls	r1, r1, #9
    1be0:	0a4f      	lsrs	r7, r1, #9
    1be2:	2f00      	cmp	r7, #0
    1be4:	d100      	bne.n	1be8 <__aeabi_dadd+0x11c>
    1be6:	e0c8      	b.n	1d7a <__aeabi_dadd+0x2ae>
    1be8:	1c38      	adds	r0, r7, #0
    1bea:	f001 f8c7 	bl	2d7c <__clzsi2>
    1bee:	1c02      	adds	r2, r0, #0
    1bf0:	3a08      	subs	r2, #8
    1bf2:	2a1f      	cmp	r2, #31
    1bf4:	dd00      	ble.n	1bf8 <__aeabi_dadd+0x12c>
    1bf6:	e0b5      	b.n	1d64 <__aeabi_dadd+0x298>
    1bf8:	2128      	movs	r1, #40	; 0x28
    1bfa:	1a09      	subs	r1, r1, r0
    1bfc:	1c20      	adds	r0, r4, #0
    1bfe:	4097      	lsls	r7, r2
    1c00:	40c8      	lsrs	r0, r1
    1c02:	4307      	orrs	r7, r0
    1c04:	4094      	lsls	r4, r2
    1c06:	4295      	cmp	r5, r2
    1c08:	dd00      	ble.n	1c0c <__aeabi_dadd+0x140>
    1c0a:	e0b2      	b.n	1d72 <__aeabi_dadd+0x2a6>
    1c0c:	1b55      	subs	r5, r2, r5
    1c0e:	1c69      	adds	r1, r5, #1
    1c10:	291f      	cmp	r1, #31
    1c12:	dd00      	ble.n	1c16 <__aeabi_dadd+0x14a>
    1c14:	e0dc      	b.n	1dd0 <__aeabi_dadd+0x304>
    1c16:	221f      	movs	r2, #31
    1c18:	1b55      	subs	r5, r2, r5
    1c1a:	1c3b      	adds	r3, r7, #0
    1c1c:	1c22      	adds	r2, r4, #0
    1c1e:	40ab      	lsls	r3, r5
    1c20:	40ca      	lsrs	r2, r1
    1c22:	40ac      	lsls	r4, r5
    1c24:	1e65      	subs	r5, r4, #1
    1c26:	41ac      	sbcs	r4, r5
    1c28:	4313      	orrs	r3, r2
    1c2a:	40cf      	lsrs	r7, r1
    1c2c:	431c      	orrs	r4, r3
    1c2e:	1c39      	adds	r1, r7, #0
    1c30:	2500      	movs	r5, #0
    1c32:	e774      	b.n	1b1e <__aeabi_dadd+0x52>
    1c34:	2380      	movs	r3, #128	; 0x80
    1c36:	041b      	lsls	r3, r3, #16
    1c38:	400b      	ands	r3, r1
    1c3a:	1c37      	adds	r7, r6, #0
    1c3c:	2b00      	cmp	r3, #0
    1c3e:	d000      	beq.n	1c42 <__aeabi_dadd+0x176>
    1c40:	e782      	b.n	1b48 <__aeabi_dadd+0x7c>
    1c42:	4b90      	ldr	r3, [pc, #576]	; (1e84 <__aeabi_dadd+0x3b8>)
    1c44:	0748      	lsls	r0, r1, #29
    1c46:	08e4      	lsrs	r4, r4, #3
    1c48:	4304      	orrs	r4, r0
    1c4a:	08c9      	lsrs	r1, r1, #3
    1c4c:	429d      	cmp	r5, r3
    1c4e:	d048      	beq.n	1ce2 <__aeabi_dadd+0x216>
    1c50:	0309      	lsls	r1, r1, #12
    1c52:	0b0b      	lsrs	r3, r1, #12
    1c54:	e784      	b.n	1b60 <__aeabi_dadd+0x94>
    1c56:	1aaa      	subs	r2, r5, r2
    1c58:	4694      	mov	ip, r2
    1c5a:	2a00      	cmp	r2, #0
    1c5c:	dc00      	bgt.n	1c60 <__aeabi_dadd+0x194>
    1c5e:	e098      	b.n	1d92 <__aeabi_dadd+0x2c6>
    1c60:	4650      	mov	r0, sl
    1c62:	2800      	cmp	r0, #0
    1c64:	d052      	beq.n	1d0c <__aeabi_dadd+0x240>
    1c66:	4887      	ldr	r0, [pc, #540]	; (1e84 <__aeabi_dadd+0x3b8>)
    1c68:	4285      	cmp	r5, r0
    1c6a:	d100      	bne.n	1c6e <__aeabi_dadd+0x1a2>
    1c6c:	e757      	b.n	1b1e <__aeabi_dadd+0x52>
    1c6e:	2080      	movs	r0, #128	; 0x80
    1c70:	0400      	lsls	r0, r0, #16
    1c72:	4303      	orrs	r3, r0
    1c74:	4662      	mov	r2, ip
    1c76:	2a38      	cmp	r2, #56	; 0x38
    1c78:	dd00      	ble.n	1c7c <__aeabi_dadd+0x1b0>
    1c7a:	e0fc      	b.n	1e76 <__aeabi_dadd+0x3aa>
    1c7c:	2a1f      	cmp	r2, #31
    1c7e:	dd00      	ble.n	1c82 <__aeabi_dadd+0x1b6>
    1c80:	e14a      	b.n	1f18 <__aeabi_dadd+0x44c>
    1c82:	2220      	movs	r2, #32
    1c84:	4660      	mov	r0, ip
    1c86:	1a10      	subs	r0, r2, r0
    1c88:	1c1a      	adds	r2, r3, #0
    1c8a:	4082      	lsls	r2, r0
    1c8c:	4682      	mov	sl, r0
    1c8e:	4691      	mov	r9, r2
    1c90:	4658      	mov	r0, fp
    1c92:	4662      	mov	r2, ip
    1c94:	40d0      	lsrs	r0, r2
    1c96:	464a      	mov	r2, r9
    1c98:	4302      	orrs	r2, r0
    1c9a:	4690      	mov	r8, r2
    1c9c:	4658      	mov	r0, fp
    1c9e:	4652      	mov	r2, sl
    1ca0:	4090      	lsls	r0, r2
    1ca2:	1e42      	subs	r2, r0, #1
    1ca4:	4190      	sbcs	r0, r2
    1ca6:	4642      	mov	r2, r8
    1ca8:	4302      	orrs	r2, r0
    1caa:	4660      	mov	r0, ip
    1cac:	40c3      	lsrs	r3, r0
    1cae:	1912      	adds	r2, r2, r4
    1cb0:	42a2      	cmp	r2, r4
    1cb2:	41a4      	sbcs	r4, r4
    1cb4:	4264      	negs	r4, r4
    1cb6:	1859      	adds	r1, r3, r1
    1cb8:	1909      	adds	r1, r1, r4
    1cba:	1c14      	adds	r4, r2, #0
    1cbc:	0208      	lsls	r0, r1, #8
    1cbe:	d400      	bmi.n	1cc2 <__aeabi_dadd+0x1f6>
    1cc0:	e72d      	b.n	1b1e <__aeabi_dadd+0x52>
    1cc2:	4b70      	ldr	r3, [pc, #448]	; (1e84 <__aeabi_dadd+0x3b8>)
    1cc4:	3501      	adds	r5, #1
    1cc6:	429d      	cmp	r5, r3
    1cc8:	d100      	bne.n	1ccc <__aeabi_dadd+0x200>
    1cca:	e122      	b.n	1f12 <__aeabi_dadd+0x446>
    1ccc:	4b6e      	ldr	r3, [pc, #440]	; (1e88 <__aeabi_dadd+0x3bc>)
    1cce:	0860      	lsrs	r0, r4, #1
    1cd0:	4019      	ands	r1, r3
    1cd2:	2301      	movs	r3, #1
    1cd4:	4023      	ands	r3, r4
    1cd6:	1c1c      	adds	r4, r3, #0
    1cd8:	4304      	orrs	r4, r0
    1cda:	07cb      	lsls	r3, r1, #31
    1cdc:	431c      	orrs	r4, r3
    1cde:	0849      	lsrs	r1, r1, #1
    1ce0:	e71d      	b.n	1b1e <__aeabi_dadd+0x52>
    1ce2:	1c23      	adds	r3, r4, #0
    1ce4:	430b      	orrs	r3, r1
    1ce6:	d03a      	beq.n	1d5e <__aeabi_dadd+0x292>
    1ce8:	2380      	movs	r3, #128	; 0x80
    1cea:	031b      	lsls	r3, r3, #12
    1cec:	430b      	orrs	r3, r1
    1cee:	031b      	lsls	r3, r3, #12
    1cf0:	0b1b      	lsrs	r3, r3, #12
    1cf2:	e735      	b.n	1b60 <__aeabi_dadd+0x94>
    1cf4:	3f01      	subs	r7, #1
    1cf6:	2f00      	cmp	r7, #0
    1cf8:	d165      	bne.n	1dc6 <__aeabi_dadd+0x2fa>
    1cfa:	4658      	mov	r0, fp
    1cfc:	1a22      	subs	r2, r4, r0
    1cfe:	4294      	cmp	r4, r2
    1d00:	41a4      	sbcs	r4, r4
    1d02:	4264      	negs	r4, r4
    1d04:	1ac9      	subs	r1, r1, r3
    1d06:	1b09      	subs	r1, r1, r4
    1d08:	1c14      	adds	r4, r2, #0
    1d0a:	e766      	b.n	1bda <__aeabi_dadd+0x10e>
    1d0c:	4658      	mov	r0, fp
    1d0e:	4318      	orrs	r0, r3
    1d10:	d100      	bne.n	1d14 <__aeabi_dadd+0x248>
    1d12:	e704      	b.n	1b1e <__aeabi_dadd+0x52>
    1d14:	2201      	movs	r2, #1
    1d16:	4252      	negs	r2, r2
    1d18:	4494      	add	ip, r2
    1d1a:	4660      	mov	r0, ip
    1d1c:	2800      	cmp	r0, #0
    1d1e:	d000      	beq.n	1d22 <__aeabi_dadd+0x256>
    1d20:	e0c5      	b.n	1eae <__aeabi_dadd+0x3e2>
    1d22:	4658      	mov	r0, fp
    1d24:	1902      	adds	r2, r0, r4
    1d26:	e7c3      	b.n	1cb0 <__aeabi_dadd+0x1e4>
    1d28:	2f00      	cmp	r7, #0
    1d2a:	d173      	bne.n	1e14 <__aeabi_dadd+0x348>
    1d2c:	1c68      	adds	r0, r5, #1
    1d2e:	0540      	lsls	r0, r0, #21
    1d30:	0d40      	lsrs	r0, r0, #21
    1d32:	2801      	cmp	r0, #1
    1d34:	dc00      	bgt.n	1d38 <__aeabi_dadd+0x26c>
    1d36:	e0de      	b.n	1ef6 <__aeabi_dadd+0x42a>
    1d38:	465a      	mov	r2, fp
    1d3a:	1aa2      	subs	r2, r4, r2
    1d3c:	4294      	cmp	r4, r2
    1d3e:	41bf      	sbcs	r7, r7
    1d40:	1ac8      	subs	r0, r1, r3
    1d42:	427f      	negs	r7, r7
    1d44:	1bc7      	subs	r7, r0, r7
    1d46:	0238      	lsls	r0, r7, #8
    1d48:	d400      	bmi.n	1d4c <__aeabi_dadd+0x280>
    1d4a:	e089      	b.n	1e60 <__aeabi_dadd+0x394>
    1d4c:	465a      	mov	r2, fp
    1d4e:	1b14      	subs	r4, r2, r4
    1d50:	45a3      	cmp	fp, r4
    1d52:	4192      	sbcs	r2, r2
    1d54:	1a59      	subs	r1, r3, r1
    1d56:	4252      	negs	r2, r2
    1d58:	1a8f      	subs	r7, r1, r2
    1d5a:	4666      	mov	r6, ip
    1d5c:	e741      	b.n	1be2 <__aeabi_dadd+0x116>
    1d5e:	2300      	movs	r3, #0
    1d60:	2400      	movs	r4, #0
    1d62:	e6fd      	b.n	1b60 <__aeabi_dadd+0x94>
    1d64:	1c27      	adds	r7, r4, #0
    1d66:	3828      	subs	r0, #40	; 0x28
    1d68:	4087      	lsls	r7, r0
    1d6a:	2400      	movs	r4, #0
    1d6c:	4295      	cmp	r5, r2
    1d6e:	dc00      	bgt.n	1d72 <__aeabi_dadd+0x2a6>
    1d70:	e74c      	b.n	1c0c <__aeabi_dadd+0x140>
    1d72:	4945      	ldr	r1, [pc, #276]	; (1e88 <__aeabi_dadd+0x3bc>)
    1d74:	1aad      	subs	r5, r5, r2
    1d76:	4039      	ands	r1, r7
    1d78:	e6d1      	b.n	1b1e <__aeabi_dadd+0x52>
    1d7a:	1c20      	adds	r0, r4, #0
    1d7c:	f000 fffe 	bl	2d7c <__clzsi2>
    1d80:	3020      	adds	r0, #32
    1d82:	e734      	b.n	1bee <__aeabi_dadd+0x122>
    1d84:	465a      	mov	r2, fp
    1d86:	431a      	orrs	r2, r3
    1d88:	1e53      	subs	r3, r2, #1
    1d8a:	419a      	sbcs	r2, r3
    1d8c:	b2d2      	uxtb	r2, r2
    1d8e:	2700      	movs	r7, #0
    1d90:	e71c      	b.n	1bcc <__aeabi_dadd+0x100>
    1d92:	2a00      	cmp	r2, #0
    1d94:	d000      	beq.n	1d98 <__aeabi_dadd+0x2cc>
    1d96:	e0dc      	b.n	1f52 <__aeabi_dadd+0x486>
    1d98:	1c68      	adds	r0, r5, #1
    1d9a:	0542      	lsls	r2, r0, #21
    1d9c:	0d52      	lsrs	r2, r2, #21
    1d9e:	2a01      	cmp	r2, #1
    1da0:	dc00      	bgt.n	1da4 <__aeabi_dadd+0x2d8>
    1da2:	e08d      	b.n	1ec0 <__aeabi_dadd+0x3f4>
    1da4:	4d37      	ldr	r5, [pc, #220]	; (1e84 <__aeabi_dadd+0x3b8>)
    1da6:	42a8      	cmp	r0, r5
    1da8:	d100      	bne.n	1dac <__aeabi_dadd+0x2e0>
    1daa:	e0f3      	b.n	1f94 <__aeabi_dadd+0x4c8>
    1dac:	465d      	mov	r5, fp
    1dae:	192a      	adds	r2, r5, r4
    1db0:	42a2      	cmp	r2, r4
    1db2:	41a4      	sbcs	r4, r4
    1db4:	4264      	negs	r4, r4
    1db6:	1859      	adds	r1, r3, r1
    1db8:	1909      	adds	r1, r1, r4
    1dba:	07cc      	lsls	r4, r1, #31
    1dbc:	0852      	lsrs	r2, r2, #1
    1dbe:	4314      	orrs	r4, r2
    1dc0:	0849      	lsrs	r1, r1, #1
    1dc2:	1c05      	adds	r5, r0, #0
    1dc4:	e6ab      	b.n	1b1e <__aeabi_dadd+0x52>
    1dc6:	482f      	ldr	r0, [pc, #188]	; (1e84 <__aeabi_dadd+0x3b8>)
    1dc8:	4285      	cmp	r5, r0
    1dca:	d000      	beq.n	1dce <__aeabi_dadd+0x302>
    1dcc:	e6e6      	b.n	1b9c <__aeabi_dadd+0xd0>
    1dce:	e6a6      	b.n	1b1e <__aeabi_dadd+0x52>
    1dd0:	1c2b      	adds	r3, r5, #0
    1dd2:	3b1f      	subs	r3, #31
    1dd4:	1c3a      	adds	r2, r7, #0
    1dd6:	40da      	lsrs	r2, r3
    1dd8:	1c13      	adds	r3, r2, #0
    1dda:	2920      	cmp	r1, #32
    1ddc:	d06c      	beq.n	1eb8 <__aeabi_dadd+0x3ec>
    1dde:	223f      	movs	r2, #63	; 0x3f
    1de0:	1b55      	subs	r5, r2, r5
    1de2:	40af      	lsls	r7, r5
    1de4:	433c      	orrs	r4, r7
    1de6:	1e60      	subs	r0, r4, #1
    1de8:	4184      	sbcs	r4, r0
    1dea:	431c      	orrs	r4, r3
    1dec:	2100      	movs	r1, #0
    1dee:	2500      	movs	r5, #0
    1df0:	e695      	b.n	1b1e <__aeabi_dadd+0x52>
    1df2:	1c38      	adds	r0, r7, #0
    1df4:	3820      	subs	r0, #32
    1df6:	1c1a      	adds	r2, r3, #0
    1df8:	40c2      	lsrs	r2, r0
    1dfa:	1c10      	adds	r0, r2, #0
    1dfc:	2f20      	cmp	r7, #32
    1dfe:	d05d      	beq.n	1ebc <__aeabi_dadd+0x3f0>
    1e00:	2240      	movs	r2, #64	; 0x40
    1e02:	1bd7      	subs	r7, r2, r7
    1e04:	40bb      	lsls	r3, r7
    1e06:	465a      	mov	r2, fp
    1e08:	431a      	orrs	r2, r3
    1e0a:	1e53      	subs	r3, r2, #1
    1e0c:	419a      	sbcs	r2, r3
    1e0e:	4302      	orrs	r2, r0
    1e10:	2700      	movs	r7, #0
    1e12:	e6db      	b.n	1bcc <__aeabi_dadd+0x100>
    1e14:	2d00      	cmp	r5, #0
    1e16:	d03b      	beq.n	1e90 <__aeabi_dadd+0x3c4>
    1e18:	4d1a      	ldr	r5, [pc, #104]	; (1e84 <__aeabi_dadd+0x3b8>)
    1e1a:	45aa      	cmp	sl, r5
    1e1c:	d100      	bne.n	1e20 <__aeabi_dadd+0x354>
    1e1e:	e093      	b.n	1f48 <__aeabi_dadd+0x47c>
    1e20:	2580      	movs	r5, #128	; 0x80
    1e22:	042d      	lsls	r5, r5, #16
    1e24:	427f      	negs	r7, r7
    1e26:	4329      	orrs	r1, r5
    1e28:	2f38      	cmp	r7, #56	; 0x38
    1e2a:	dd00      	ble.n	1e2e <__aeabi_dadd+0x362>
    1e2c:	e0ac      	b.n	1f88 <__aeabi_dadd+0x4bc>
    1e2e:	2f1f      	cmp	r7, #31
    1e30:	dd00      	ble.n	1e34 <__aeabi_dadd+0x368>
    1e32:	e129      	b.n	2088 <STACK_SIZE+0x88>
    1e34:	2520      	movs	r5, #32
    1e36:	1bed      	subs	r5, r5, r7
    1e38:	1c08      	adds	r0, r1, #0
    1e3a:	1c26      	adds	r6, r4, #0
    1e3c:	40a8      	lsls	r0, r5
    1e3e:	40fe      	lsrs	r6, r7
    1e40:	40ac      	lsls	r4, r5
    1e42:	4306      	orrs	r6, r0
    1e44:	1e65      	subs	r5, r4, #1
    1e46:	41ac      	sbcs	r4, r5
    1e48:	4334      	orrs	r4, r6
    1e4a:	40f9      	lsrs	r1, r7
    1e4c:	465d      	mov	r5, fp
    1e4e:	1b2c      	subs	r4, r5, r4
    1e50:	45a3      	cmp	fp, r4
    1e52:	4192      	sbcs	r2, r2
    1e54:	1a5b      	subs	r3, r3, r1
    1e56:	4252      	negs	r2, r2
    1e58:	1a99      	subs	r1, r3, r2
    1e5a:	4655      	mov	r5, sl
    1e5c:	4666      	mov	r6, ip
    1e5e:	e6bc      	b.n	1bda <__aeabi_dadd+0x10e>
    1e60:	1c13      	adds	r3, r2, #0
    1e62:	433b      	orrs	r3, r7
    1e64:	1c14      	adds	r4, r2, #0
    1e66:	2b00      	cmp	r3, #0
    1e68:	d000      	beq.n	1e6c <__aeabi_dadd+0x3a0>
    1e6a:	e6ba      	b.n	1be2 <__aeabi_dadd+0x116>
    1e6c:	2700      	movs	r7, #0
    1e6e:	2100      	movs	r1, #0
    1e70:	2500      	movs	r5, #0
    1e72:	2400      	movs	r4, #0
    1e74:	e6e5      	b.n	1c42 <__aeabi_dadd+0x176>
    1e76:	465a      	mov	r2, fp
    1e78:	431a      	orrs	r2, r3
    1e7a:	1e53      	subs	r3, r2, #1
    1e7c:	419a      	sbcs	r2, r3
    1e7e:	b2d2      	uxtb	r2, r2
    1e80:	2300      	movs	r3, #0
    1e82:	e714      	b.n	1cae <__aeabi_dadd+0x1e2>
    1e84:	000007ff 	.word	0x000007ff
    1e88:	ff7fffff 	.word	0xff7fffff
    1e8c:	800fffff 	.word	0x800fffff
    1e90:	1c0d      	adds	r5, r1, #0
    1e92:	4325      	orrs	r5, r4
    1e94:	d058      	beq.n	1f48 <__aeabi_dadd+0x47c>
    1e96:	43ff      	mvns	r7, r7
    1e98:	2f00      	cmp	r7, #0
    1e9a:	d151      	bne.n	1f40 <__aeabi_dadd+0x474>
    1e9c:	1b04      	subs	r4, r0, r4
    1e9e:	45a3      	cmp	fp, r4
    1ea0:	4192      	sbcs	r2, r2
    1ea2:	1a59      	subs	r1, r3, r1
    1ea4:	4252      	negs	r2, r2
    1ea6:	1a89      	subs	r1, r1, r2
    1ea8:	4655      	mov	r5, sl
    1eaa:	4666      	mov	r6, ip
    1eac:	e695      	b.n	1bda <__aeabi_dadd+0x10e>
    1eae:	4896      	ldr	r0, [pc, #600]	; (2108 <STACK_SIZE+0x108>)
    1eb0:	4285      	cmp	r5, r0
    1eb2:	d000      	beq.n	1eb6 <__aeabi_dadd+0x3ea>
    1eb4:	e6de      	b.n	1c74 <__aeabi_dadd+0x1a8>
    1eb6:	e632      	b.n	1b1e <__aeabi_dadd+0x52>
    1eb8:	2700      	movs	r7, #0
    1eba:	e793      	b.n	1de4 <__aeabi_dadd+0x318>
    1ebc:	2300      	movs	r3, #0
    1ebe:	e7a2      	b.n	1e06 <__aeabi_dadd+0x33a>
    1ec0:	1c08      	adds	r0, r1, #0
    1ec2:	4320      	orrs	r0, r4
    1ec4:	2d00      	cmp	r5, #0
    1ec6:	d000      	beq.n	1eca <__aeabi_dadd+0x3fe>
    1ec8:	e0c4      	b.n	2054 <STACK_SIZE+0x54>
    1eca:	2800      	cmp	r0, #0
    1ecc:	d100      	bne.n	1ed0 <__aeabi_dadd+0x404>
    1ece:	e0f7      	b.n	20c0 <STACK_SIZE+0xc0>
    1ed0:	4658      	mov	r0, fp
    1ed2:	4318      	orrs	r0, r3
    1ed4:	d100      	bne.n	1ed8 <__aeabi_dadd+0x40c>
    1ed6:	e622      	b.n	1b1e <__aeabi_dadd+0x52>
    1ed8:	4658      	mov	r0, fp
    1eda:	1902      	adds	r2, r0, r4
    1edc:	42a2      	cmp	r2, r4
    1ede:	41a4      	sbcs	r4, r4
    1ee0:	4264      	negs	r4, r4
    1ee2:	1859      	adds	r1, r3, r1
    1ee4:	1909      	adds	r1, r1, r4
    1ee6:	1c14      	adds	r4, r2, #0
    1ee8:	020a      	lsls	r2, r1, #8
    1eea:	d400      	bmi.n	1eee <__aeabi_dadd+0x422>
    1eec:	e617      	b.n	1b1e <__aeabi_dadd+0x52>
    1eee:	4b87      	ldr	r3, [pc, #540]	; (210c <STACK_SIZE+0x10c>)
    1ef0:	2501      	movs	r5, #1
    1ef2:	4019      	ands	r1, r3
    1ef4:	e613      	b.n	1b1e <__aeabi_dadd+0x52>
    1ef6:	1c08      	adds	r0, r1, #0
    1ef8:	4320      	orrs	r0, r4
    1efa:	2d00      	cmp	r5, #0
    1efc:	d139      	bne.n	1f72 <__aeabi_dadd+0x4a6>
    1efe:	2800      	cmp	r0, #0
    1f00:	d171      	bne.n	1fe6 <__aeabi_dadd+0x51a>
    1f02:	4659      	mov	r1, fp
    1f04:	4319      	orrs	r1, r3
    1f06:	d003      	beq.n	1f10 <__aeabi_dadd+0x444>
    1f08:	1c19      	adds	r1, r3, #0
    1f0a:	465c      	mov	r4, fp
    1f0c:	4666      	mov	r6, ip
    1f0e:	e606      	b.n	1b1e <__aeabi_dadd+0x52>
    1f10:	2700      	movs	r7, #0
    1f12:	2100      	movs	r1, #0
    1f14:	2400      	movs	r4, #0
    1f16:	e694      	b.n	1c42 <__aeabi_dadd+0x176>
    1f18:	4660      	mov	r0, ip
    1f1a:	3820      	subs	r0, #32
    1f1c:	1c1a      	adds	r2, r3, #0
    1f1e:	40c2      	lsrs	r2, r0
    1f20:	4660      	mov	r0, ip
    1f22:	4691      	mov	r9, r2
    1f24:	2820      	cmp	r0, #32
    1f26:	d100      	bne.n	1f2a <__aeabi_dadd+0x45e>
    1f28:	e0ac      	b.n	2084 <STACK_SIZE+0x84>
    1f2a:	2240      	movs	r2, #64	; 0x40
    1f2c:	1a12      	subs	r2, r2, r0
    1f2e:	4093      	lsls	r3, r2
    1f30:	465a      	mov	r2, fp
    1f32:	431a      	orrs	r2, r3
    1f34:	1e53      	subs	r3, r2, #1
    1f36:	419a      	sbcs	r2, r3
    1f38:	464b      	mov	r3, r9
    1f3a:	431a      	orrs	r2, r3
    1f3c:	2300      	movs	r3, #0
    1f3e:	e6b6      	b.n	1cae <__aeabi_dadd+0x1e2>
    1f40:	4d71      	ldr	r5, [pc, #452]	; (2108 <STACK_SIZE+0x108>)
    1f42:	45aa      	cmp	sl, r5
    1f44:	d000      	beq.n	1f48 <__aeabi_dadd+0x47c>
    1f46:	e76f      	b.n	1e28 <__aeabi_dadd+0x35c>
    1f48:	1c19      	adds	r1, r3, #0
    1f4a:	465c      	mov	r4, fp
    1f4c:	4655      	mov	r5, sl
    1f4e:	4666      	mov	r6, ip
    1f50:	e5e5      	b.n	1b1e <__aeabi_dadd+0x52>
    1f52:	2d00      	cmp	r5, #0
    1f54:	d122      	bne.n	1f9c <__aeabi_dadd+0x4d0>
    1f56:	1c0d      	adds	r5, r1, #0
    1f58:	4325      	orrs	r5, r4
    1f5a:	d077      	beq.n	204c <STACK_SIZE+0x4c>
    1f5c:	43d5      	mvns	r5, r2
    1f5e:	2d00      	cmp	r5, #0
    1f60:	d171      	bne.n	2046 <STACK_SIZE+0x46>
    1f62:	445c      	add	r4, fp
    1f64:	455c      	cmp	r4, fp
    1f66:	4192      	sbcs	r2, r2
    1f68:	1859      	adds	r1, r3, r1
    1f6a:	4252      	negs	r2, r2
    1f6c:	1889      	adds	r1, r1, r2
    1f6e:	4655      	mov	r5, sl
    1f70:	e6a4      	b.n	1cbc <__aeabi_dadd+0x1f0>
    1f72:	2800      	cmp	r0, #0
    1f74:	d14d      	bne.n	2012 <STACK_SIZE+0x12>
    1f76:	4659      	mov	r1, fp
    1f78:	4319      	orrs	r1, r3
    1f7a:	d100      	bne.n	1f7e <__aeabi_dadd+0x4b2>
    1f7c:	e094      	b.n	20a8 <STACK_SIZE+0xa8>
    1f7e:	1c19      	adds	r1, r3, #0
    1f80:	465c      	mov	r4, fp
    1f82:	4666      	mov	r6, ip
    1f84:	4d60      	ldr	r5, [pc, #384]	; (2108 <STACK_SIZE+0x108>)
    1f86:	e5ca      	b.n	1b1e <__aeabi_dadd+0x52>
    1f88:	430c      	orrs	r4, r1
    1f8a:	1e61      	subs	r1, r4, #1
    1f8c:	418c      	sbcs	r4, r1
    1f8e:	b2e4      	uxtb	r4, r4
    1f90:	2100      	movs	r1, #0
    1f92:	e75b      	b.n	1e4c <__aeabi_dadd+0x380>
    1f94:	1c05      	adds	r5, r0, #0
    1f96:	2100      	movs	r1, #0
    1f98:	2400      	movs	r4, #0
    1f9a:	e652      	b.n	1c42 <__aeabi_dadd+0x176>
    1f9c:	4d5a      	ldr	r5, [pc, #360]	; (2108 <STACK_SIZE+0x108>)
    1f9e:	45aa      	cmp	sl, r5
    1fa0:	d054      	beq.n	204c <STACK_SIZE+0x4c>
    1fa2:	4255      	negs	r5, r2
    1fa4:	2280      	movs	r2, #128	; 0x80
    1fa6:	0410      	lsls	r0, r2, #16
    1fa8:	4301      	orrs	r1, r0
    1faa:	2d38      	cmp	r5, #56	; 0x38
    1fac:	dd00      	ble.n	1fb0 <__aeabi_dadd+0x4e4>
    1fae:	e081      	b.n	20b4 <STACK_SIZE+0xb4>
    1fb0:	2d1f      	cmp	r5, #31
    1fb2:	dd00      	ble.n	1fb6 <__aeabi_dadd+0x4ea>
    1fb4:	e092      	b.n	20dc <STACK_SIZE+0xdc>
    1fb6:	2220      	movs	r2, #32
    1fb8:	1b50      	subs	r0, r2, r5
    1fba:	1c0a      	adds	r2, r1, #0
    1fbc:	4684      	mov	ip, r0
    1fbe:	4082      	lsls	r2, r0
    1fc0:	1c20      	adds	r0, r4, #0
    1fc2:	40e8      	lsrs	r0, r5
    1fc4:	4302      	orrs	r2, r0
    1fc6:	4690      	mov	r8, r2
    1fc8:	4662      	mov	r2, ip
    1fca:	4094      	lsls	r4, r2
    1fcc:	1e60      	subs	r0, r4, #1
    1fce:	4184      	sbcs	r4, r0
    1fd0:	4642      	mov	r2, r8
    1fd2:	4314      	orrs	r4, r2
    1fd4:	40e9      	lsrs	r1, r5
    1fd6:	445c      	add	r4, fp
    1fd8:	455c      	cmp	r4, fp
    1fda:	4192      	sbcs	r2, r2
    1fdc:	18cb      	adds	r3, r1, r3
    1fde:	4252      	negs	r2, r2
    1fe0:	1899      	adds	r1, r3, r2
    1fe2:	4655      	mov	r5, sl
    1fe4:	e66a      	b.n	1cbc <__aeabi_dadd+0x1f0>
    1fe6:	4658      	mov	r0, fp
    1fe8:	4318      	orrs	r0, r3
    1fea:	d100      	bne.n	1fee <__aeabi_dadd+0x522>
    1fec:	e597      	b.n	1b1e <__aeabi_dadd+0x52>
    1fee:	4658      	mov	r0, fp
    1ff0:	1a27      	subs	r7, r4, r0
    1ff2:	42bc      	cmp	r4, r7
    1ff4:	4192      	sbcs	r2, r2
    1ff6:	1ac8      	subs	r0, r1, r3
    1ff8:	4252      	negs	r2, r2
    1ffa:	1a80      	subs	r0, r0, r2
    1ffc:	0202      	lsls	r2, r0, #8
    1ffe:	d566      	bpl.n	20ce <STACK_SIZE+0xce>
    2000:	4658      	mov	r0, fp
    2002:	1b04      	subs	r4, r0, r4
    2004:	45a3      	cmp	fp, r4
    2006:	4192      	sbcs	r2, r2
    2008:	1a59      	subs	r1, r3, r1
    200a:	4252      	negs	r2, r2
    200c:	1a89      	subs	r1, r1, r2
    200e:	4666      	mov	r6, ip
    2010:	e585      	b.n	1b1e <__aeabi_dadd+0x52>
    2012:	4658      	mov	r0, fp
    2014:	4318      	orrs	r0, r3
    2016:	d033      	beq.n	2080 <STACK_SIZE+0x80>
    2018:	0748      	lsls	r0, r1, #29
    201a:	08e4      	lsrs	r4, r4, #3
    201c:	4304      	orrs	r4, r0
    201e:	2080      	movs	r0, #128	; 0x80
    2020:	08c9      	lsrs	r1, r1, #3
    2022:	0300      	lsls	r0, r0, #12
    2024:	4201      	tst	r1, r0
    2026:	d008      	beq.n	203a <STACK_SIZE+0x3a>
    2028:	08dd      	lsrs	r5, r3, #3
    202a:	4205      	tst	r5, r0
    202c:	d105      	bne.n	203a <STACK_SIZE+0x3a>
    202e:	4659      	mov	r1, fp
    2030:	08ca      	lsrs	r2, r1, #3
    2032:	075c      	lsls	r4, r3, #29
    2034:	4314      	orrs	r4, r2
    2036:	1c29      	adds	r1, r5, #0
    2038:	4666      	mov	r6, ip
    203a:	0f63      	lsrs	r3, r4, #29
    203c:	00c9      	lsls	r1, r1, #3
    203e:	4319      	orrs	r1, r3
    2040:	00e4      	lsls	r4, r4, #3
    2042:	4d31      	ldr	r5, [pc, #196]	; (2108 <STACK_SIZE+0x108>)
    2044:	e56b      	b.n	1b1e <__aeabi_dadd+0x52>
    2046:	4a30      	ldr	r2, [pc, #192]	; (2108 <STACK_SIZE+0x108>)
    2048:	4592      	cmp	sl, r2
    204a:	d1ae      	bne.n	1faa <__aeabi_dadd+0x4de>
    204c:	1c19      	adds	r1, r3, #0
    204e:	465c      	mov	r4, fp
    2050:	4655      	mov	r5, sl
    2052:	e564      	b.n	1b1e <__aeabi_dadd+0x52>
    2054:	2800      	cmp	r0, #0
    2056:	d036      	beq.n	20c6 <STACK_SIZE+0xc6>
    2058:	4658      	mov	r0, fp
    205a:	4318      	orrs	r0, r3
    205c:	d010      	beq.n	2080 <STACK_SIZE+0x80>
    205e:	2580      	movs	r5, #128	; 0x80
    2060:	0748      	lsls	r0, r1, #29
    2062:	08e4      	lsrs	r4, r4, #3
    2064:	08c9      	lsrs	r1, r1, #3
    2066:	032d      	lsls	r5, r5, #12
    2068:	4304      	orrs	r4, r0
    206a:	4229      	tst	r1, r5
    206c:	d0e5      	beq.n	203a <STACK_SIZE+0x3a>
    206e:	08d8      	lsrs	r0, r3, #3
    2070:	4228      	tst	r0, r5
    2072:	d1e2      	bne.n	203a <STACK_SIZE+0x3a>
    2074:	465d      	mov	r5, fp
    2076:	08ea      	lsrs	r2, r5, #3
    2078:	075c      	lsls	r4, r3, #29
    207a:	4314      	orrs	r4, r2
    207c:	1c01      	adds	r1, r0, #0
    207e:	e7dc      	b.n	203a <STACK_SIZE+0x3a>
    2080:	4d21      	ldr	r5, [pc, #132]	; (2108 <STACK_SIZE+0x108>)
    2082:	e54c      	b.n	1b1e <__aeabi_dadd+0x52>
    2084:	2300      	movs	r3, #0
    2086:	e753      	b.n	1f30 <__aeabi_dadd+0x464>
    2088:	1c3d      	adds	r5, r7, #0
    208a:	3d20      	subs	r5, #32
    208c:	1c0a      	adds	r2, r1, #0
    208e:	40ea      	lsrs	r2, r5
    2090:	1c15      	adds	r5, r2, #0
    2092:	2f20      	cmp	r7, #32
    2094:	d034      	beq.n	2100 <STACK_SIZE+0x100>
    2096:	2640      	movs	r6, #64	; 0x40
    2098:	1bf7      	subs	r7, r6, r7
    209a:	40b9      	lsls	r1, r7
    209c:	430c      	orrs	r4, r1
    209e:	1e61      	subs	r1, r4, #1
    20a0:	418c      	sbcs	r4, r1
    20a2:	432c      	orrs	r4, r5
    20a4:	2100      	movs	r1, #0
    20a6:	e6d1      	b.n	1e4c <__aeabi_dadd+0x380>
    20a8:	2180      	movs	r1, #128	; 0x80
    20aa:	2700      	movs	r7, #0
    20ac:	03c9      	lsls	r1, r1, #15
    20ae:	4d16      	ldr	r5, [pc, #88]	; (2108 <STACK_SIZE+0x108>)
    20b0:	2400      	movs	r4, #0
    20b2:	e5c6      	b.n	1c42 <__aeabi_dadd+0x176>
    20b4:	430c      	orrs	r4, r1
    20b6:	1e61      	subs	r1, r4, #1
    20b8:	418c      	sbcs	r4, r1
    20ba:	b2e4      	uxtb	r4, r4
    20bc:	2100      	movs	r1, #0
    20be:	e78a      	b.n	1fd6 <__aeabi_dadd+0x50a>
    20c0:	1c19      	adds	r1, r3, #0
    20c2:	465c      	mov	r4, fp
    20c4:	e52b      	b.n	1b1e <__aeabi_dadd+0x52>
    20c6:	1c19      	adds	r1, r3, #0
    20c8:	465c      	mov	r4, fp
    20ca:	4d0f      	ldr	r5, [pc, #60]	; (2108 <STACK_SIZE+0x108>)
    20cc:	e527      	b.n	1b1e <__aeabi_dadd+0x52>
    20ce:	1c03      	adds	r3, r0, #0
    20d0:	433b      	orrs	r3, r7
    20d2:	d100      	bne.n	20d6 <STACK_SIZE+0xd6>
    20d4:	e71c      	b.n	1f10 <__aeabi_dadd+0x444>
    20d6:	1c01      	adds	r1, r0, #0
    20d8:	1c3c      	adds	r4, r7, #0
    20da:	e520      	b.n	1b1e <__aeabi_dadd+0x52>
    20dc:	2020      	movs	r0, #32
    20de:	4240      	negs	r0, r0
    20e0:	1940      	adds	r0, r0, r5
    20e2:	1c0a      	adds	r2, r1, #0
    20e4:	40c2      	lsrs	r2, r0
    20e6:	4690      	mov	r8, r2
    20e8:	2d20      	cmp	r5, #32
    20ea:	d00b      	beq.n	2104 <STACK_SIZE+0x104>
    20ec:	2040      	movs	r0, #64	; 0x40
    20ee:	1b45      	subs	r5, r0, r5
    20f0:	40a9      	lsls	r1, r5
    20f2:	430c      	orrs	r4, r1
    20f4:	1e61      	subs	r1, r4, #1
    20f6:	418c      	sbcs	r4, r1
    20f8:	4645      	mov	r5, r8
    20fa:	432c      	orrs	r4, r5
    20fc:	2100      	movs	r1, #0
    20fe:	e76a      	b.n	1fd6 <__aeabi_dadd+0x50a>
    2100:	2100      	movs	r1, #0
    2102:	e7cb      	b.n	209c <STACK_SIZE+0x9c>
    2104:	2100      	movs	r1, #0
    2106:	e7f4      	b.n	20f2 <STACK_SIZE+0xf2>
    2108:	000007ff 	.word	0x000007ff
    210c:	ff7fffff 	.word	0xff7fffff

00002110 <__aeabi_dmul>:
    2110:	b5f0      	push	{r4, r5, r6, r7, lr}
    2112:	4656      	mov	r6, sl
    2114:	4644      	mov	r4, r8
    2116:	465f      	mov	r7, fp
    2118:	464d      	mov	r5, r9
    211a:	b4f0      	push	{r4, r5, r6, r7}
    211c:	1c1f      	adds	r7, r3, #0
    211e:	030b      	lsls	r3, r1, #12
    2120:	0b1b      	lsrs	r3, r3, #12
    2122:	469a      	mov	sl, r3
    2124:	004b      	lsls	r3, r1, #1
    2126:	b087      	sub	sp, #28
    2128:	1c04      	adds	r4, r0, #0
    212a:	4680      	mov	r8, r0
    212c:	0d5b      	lsrs	r3, r3, #21
    212e:	0fc8      	lsrs	r0, r1, #31
    2130:	1c16      	adds	r6, r2, #0
    2132:	9302      	str	r3, [sp, #8]
    2134:	4681      	mov	r9, r0
    2136:	2b00      	cmp	r3, #0
    2138:	d068      	beq.n	220c <__aeabi_dmul+0xfc>
    213a:	4b69      	ldr	r3, [pc, #420]	; (22e0 <__aeabi_dmul+0x1d0>)
    213c:	9902      	ldr	r1, [sp, #8]
    213e:	4299      	cmp	r1, r3
    2140:	d032      	beq.n	21a8 <__aeabi_dmul+0x98>
    2142:	2280      	movs	r2, #128	; 0x80
    2144:	4653      	mov	r3, sl
    2146:	0352      	lsls	r2, r2, #13
    2148:	431a      	orrs	r2, r3
    214a:	00d2      	lsls	r2, r2, #3
    214c:	0f63      	lsrs	r3, r4, #29
    214e:	431a      	orrs	r2, r3
    2150:	4692      	mov	sl, r2
    2152:	4a64      	ldr	r2, [pc, #400]	; (22e4 <__aeabi_dmul+0x1d4>)
    2154:	00e0      	lsls	r0, r4, #3
    2156:	1889      	adds	r1, r1, r2
    2158:	4680      	mov	r8, r0
    215a:	9102      	str	r1, [sp, #8]
    215c:	2400      	movs	r4, #0
    215e:	2500      	movs	r5, #0
    2160:	033b      	lsls	r3, r7, #12
    2162:	0b1b      	lsrs	r3, r3, #12
    2164:	469b      	mov	fp, r3
    2166:	0078      	lsls	r0, r7, #1
    2168:	0ffb      	lsrs	r3, r7, #31
    216a:	1c32      	adds	r2, r6, #0
    216c:	0d40      	lsrs	r0, r0, #21
    216e:	9303      	str	r3, [sp, #12]
    2170:	d100      	bne.n	2174 <__aeabi_dmul+0x64>
    2172:	e075      	b.n	2260 <__aeabi_dmul+0x150>
    2174:	4b5a      	ldr	r3, [pc, #360]	; (22e0 <__aeabi_dmul+0x1d0>)
    2176:	4298      	cmp	r0, r3
    2178:	d069      	beq.n	224e <__aeabi_dmul+0x13e>
    217a:	2280      	movs	r2, #128	; 0x80
    217c:	4659      	mov	r1, fp
    217e:	0352      	lsls	r2, r2, #13
    2180:	430a      	orrs	r2, r1
    2182:	0f73      	lsrs	r3, r6, #29
    2184:	00d2      	lsls	r2, r2, #3
    2186:	431a      	orrs	r2, r3
    2188:	4b56      	ldr	r3, [pc, #344]	; (22e4 <__aeabi_dmul+0x1d4>)
    218a:	4693      	mov	fp, r2
    218c:	18c0      	adds	r0, r0, r3
    218e:	00f2      	lsls	r2, r6, #3
    2190:	2300      	movs	r3, #0
    2192:	9903      	ldr	r1, [sp, #12]
    2194:	464e      	mov	r6, r9
    2196:	4071      	eors	r1, r6
    2198:	431c      	orrs	r4, r3
    219a:	2c0f      	cmp	r4, #15
    219c:	d900      	bls.n	21a0 <__aeabi_dmul+0x90>
    219e:	e0a9      	b.n	22f4 <__aeabi_dmul+0x1e4>
    21a0:	4e51      	ldr	r6, [pc, #324]	; (22e8 <__aeabi_dmul+0x1d8>)
    21a2:	00a4      	lsls	r4, r4, #2
    21a4:	5934      	ldr	r4, [r6, r4]
    21a6:	46a7      	mov	pc, r4
    21a8:	4653      	mov	r3, sl
    21aa:	431c      	orrs	r4, r3
    21ac:	d000      	beq.n	21b0 <__aeabi_dmul+0xa0>
    21ae:	e087      	b.n	22c0 <__aeabi_dmul+0x1b0>
    21b0:	2500      	movs	r5, #0
    21b2:	46aa      	mov	sl, r5
    21b4:	46a8      	mov	r8, r5
    21b6:	2408      	movs	r4, #8
    21b8:	2502      	movs	r5, #2
    21ba:	e7d1      	b.n	2160 <__aeabi_dmul+0x50>
    21bc:	4649      	mov	r1, r9
    21be:	2d02      	cmp	r5, #2
    21c0:	d06c      	beq.n	229c <__aeabi_dmul+0x18c>
    21c2:	2d03      	cmp	r5, #3
    21c4:	d100      	bne.n	21c8 <__aeabi_dmul+0xb8>
    21c6:	e217      	b.n	25f8 <__aeabi_dmul+0x4e8>
    21c8:	2d01      	cmp	r5, #1
    21ca:	d000      	beq.n	21ce <__aeabi_dmul+0xbe>
    21cc:	e158      	b.n	2480 <__aeabi_dmul+0x370>
    21ce:	400d      	ands	r5, r1
    21d0:	b2ed      	uxtb	r5, r5
    21d2:	2400      	movs	r4, #0
    21d4:	46a9      	mov	r9, r5
    21d6:	2300      	movs	r3, #0
    21d8:	46a0      	mov	r8, r4
    21da:	2000      	movs	r0, #0
    21dc:	2100      	movs	r1, #0
    21de:	0325      	lsls	r5, r4, #12
    21e0:	0d0a      	lsrs	r2, r1, #20
    21e2:	051c      	lsls	r4, r3, #20
    21e4:	0b2d      	lsrs	r5, r5, #12
    21e6:	0512      	lsls	r2, r2, #20
    21e8:	4b40      	ldr	r3, [pc, #256]	; (22ec <__aeabi_dmul+0x1dc>)
    21ea:	432a      	orrs	r2, r5
    21ec:	4013      	ands	r3, r2
    21ee:	4323      	orrs	r3, r4
    21f0:	005b      	lsls	r3, r3, #1
    21f2:	464c      	mov	r4, r9
    21f4:	085b      	lsrs	r3, r3, #1
    21f6:	07e2      	lsls	r2, r4, #31
    21f8:	1c19      	adds	r1, r3, #0
    21fa:	4640      	mov	r0, r8
    21fc:	4311      	orrs	r1, r2
    21fe:	b007      	add	sp, #28
    2200:	bc3c      	pop	{r2, r3, r4, r5}
    2202:	4690      	mov	r8, r2
    2204:	4699      	mov	r9, r3
    2206:	46a2      	mov	sl, r4
    2208:	46ab      	mov	fp, r5
    220a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    220c:	4653      	mov	r3, sl
    220e:	4323      	orrs	r3, r4
    2210:	d050      	beq.n	22b4 <__aeabi_dmul+0x1a4>
    2212:	4653      	mov	r3, sl
    2214:	2b00      	cmp	r3, #0
    2216:	d100      	bne.n	221a <__aeabi_dmul+0x10a>
    2218:	e184      	b.n	2524 <__aeabi_dmul+0x414>
    221a:	4650      	mov	r0, sl
    221c:	f000 fdae 	bl	2d7c <__clzsi2>
    2220:	1e03      	subs	r3, r0, #0
    2222:	2b27      	cmp	r3, #39	; 0x27
    2224:	dd00      	ble.n	2228 <__aeabi_dmul+0x118>
    2226:	e176      	b.n	2516 <__aeabi_dmul+0x406>
    2228:	2128      	movs	r1, #40	; 0x28
    222a:	1a0d      	subs	r5, r1, r0
    222c:	1c21      	adds	r1, r4, #0
    222e:	3b08      	subs	r3, #8
    2230:	4652      	mov	r2, sl
    2232:	40e9      	lsrs	r1, r5
    2234:	409a      	lsls	r2, r3
    2236:	1c0d      	adds	r5, r1, #0
    2238:	4315      	orrs	r5, r2
    223a:	1c22      	adds	r2, r4, #0
    223c:	409a      	lsls	r2, r3
    223e:	46aa      	mov	sl, r5
    2240:	4690      	mov	r8, r2
    2242:	4b2b      	ldr	r3, [pc, #172]	; (22f0 <__aeabi_dmul+0x1e0>)
    2244:	2400      	movs	r4, #0
    2246:	1a1b      	subs	r3, r3, r0
    2248:	9302      	str	r3, [sp, #8]
    224a:	2500      	movs	r5, #0
    224c:	e788      	b.n	2160 <__aeabi_dmul+0x50>
    224e:	465b      	mov	r3, fp
    2250:	431e      	orrs	r6, r3
    2252:	2303      	movs	r3, #3
    2254:	2e00      	cmp	r6, #0
    2256:	d19c      	bne.n	2192 <__aeabi_dmul+0x82>
    2258:	46b3      	mov	fp, r6
    225a:	2200      	movs	r2, #0
    225c:	2302      	movs	r3, #2
    225e:	e798      	b.n	2192 <__aeabi_dmul+0x82>
    2260:	465b      	mov	r3, fp
    2262:	4333      	orrs	r3, r6
    2264:	d021      	beq.n	22aa <__aeabi_dmul+0x19a>
    2266:	4658      	mov	r0, fp
    2268:	2800      	cmp	r0, #0
    226a:	d100      	bne.n	226e <__aeabi_dmul+0x15e>
    226c:	e14e      	b.n	250c <__aeabi_dmul+0x3fc>
    226e:	f000 fd85 	bl	2d7c <__clzsi2>
    2272:	2827      	cmp	r0, #39	; 0x27
    2274:	dd00      	ble.n	2278 <__aeabi_dmul+0x168>
    2276:	e142      	b.n	24fe <__aeabi_dmul+0x3ee>
    2278:	2128      	movs	r1, #40	; 0x28
    227a:	1a0f      	subs	r7, r1, r0
    227c:	1c02      	adds	r2, r0, #0
    227e:	1c31      	adds	r1, r6, #0
    2280:	3a08      	subs	r2, #8
    2282:	465b      	mov	r3, fp
    2284:	40f9      	lsrs	r1, r7
    2286:	4093      	lsls	r3, r2
    2288:	1c0f      	adds	r7, r1, #0
    228a:	431f      	orrs	r7, r3
    228c:	1c33      	adds	r3, r6, #0
    228e:	4093      	lsls	r3, r2
    2290:	46bb      	mov	fp, r7
    2292:	1c1a      	adds	r2, r3, #0
    2294:	4b16      	ldr	r3, [pc, #88]	; (22f0 <__aeabi_dmul+0x1e0>)
    2296:	1a18      	subs	r0, r3, r0
    2298:	2300      	movs	r3, #0
    229a:	e77a      	b.n	2192 <__aeabi_dmul+0x82>
    229c:	2301      	movs	r3, #1
    229e:	400b      	ands	r3, r1
    22a0:	2400      	movs	r4, #0
    22a2:	4699      	mov	r9, r3
    22a4:	46a0      	mov	r8, r4
    22a6:	4b0e      	ldr	r3, [pc, #56]	; (22e0 <__aeabi_dmul+0x1d0>)
    22a8:	e797      	b.n	21da <__aeabi_dmul+0xca>
    22aa:	2700      	movs	r7, #0
    22ac:	46bb      	mov	fp, r7
    22ae:	2200      	movs	r2, #0
    22b0:	2301      	movs	r3, #1
    22b2:	e76e      	b.n	2192 <__aeabi_dmul+0x82>
    22b4:	2100      	movs	r1, #0
    22b6:	2404      	movs	r4, #4
    22b8:	468a      	mov	sl, r1
    22ba:	4688      	mov	r8, r1
    22bc:	2501      	movs	r5, #1
    22be:	e74f      	b.n	2160 <__aeabi_dmul+0x50>
    22c0:	240c      	movs	r4, #12
    22c2:	2503      	movs	r5, #3
    22c4:	e74c      	b.n	2160 <__aeabi_dmul+0x50>
    22c6:	2500      	movs	r5, #0
    22c8:	2480      	movs	r4, #128	; 0x80
    22ca:	46a9      	mov	r9, r5
    22cc:	0324      	lsls	r4, r4, #12
    22ce:	46a8      	mov	r8, r5
    22d0:	4b03      	ldr	r3, [pc, #12]	; (22e0 <__aeabi_dmul+0x1d0>)
    22d2:	e782      	b.n	21da <__aeabi_dmul+0xca>
    22d4:	46da      	mov	sl, fp
    22d6:	4690      	mov	r8, r2
    22d8:	9903      	ldr	r1, [sp, #12]
    22da:	1c1d      	adds	r5, r3, #0
    22dc:	e76f      	b.n	21be <__aeabi_dmul+0xae>
    22de:	46c0      	nop			; (mov r8, r8)
    22e0:	000007ff 	.word	0x000007ff
    22e4:	fffffc01 	.word	0xfffffc01
    22e8:	00003ecc 	.word	0x00003ecc
    22ec:	800fffff 	.word	0x800fffff
    22f0:	fffffc0d 	.word	0xfffffc0d
    22f4:	9f02      	ldr	r7, [sp, #8]
    22f6:	0c16      	lsrs	r6, r2, #16
    22f8:	1838      	adds	r0, r7, r0
    22fa:	9004      	str	r0, [sp, #16]
    22fc:	4640      	mov	r0, r8
    22fe:	0c07      	lsrs	r7, r0, #16
    2300:	0400      	lsls	r0, r0, #16
    2302:	0c00      	lsrs	r0, r0, #16
    2304:	0412      	lsls	r2, r2, #16
    2306:	0c12      	lsrs	r2, r2, #16
    2308:	1c03      	adds	r3, r0, #0
    230a:	4353      	muls	r3, r2
    230c:	1c04      	adds	r4, r0, #0
    230e:	1c3d      	adds	r5, r7, #0
    2310:	4374      	muls	r4, r6
    2312:	4355      	muls	r5, r2
    2314:	4698      	mov	r8, r3
    2316:	1c3b      	adds	r3, r7, #0
    2318:	4373      	muls	r3, r6
    231a:	1964      	adds	r4, r4, r5
    231c:	46a4      	mov	ip, r4
    231e:	4644      	mov	r4, r8
    2320:	9302      	str	r3, [sp, #8]
    2322:	0c23      	lsrs	r3, r4, #16
    2324:	4463      	add	r3, ip
    2326:	429d      	cmp	r5, r3
    2328:	d904      	bls.n	2334 <__aeabi_dmul+0x224>
    232a:	9d02      	ldr	r5, [sp, #8]
    232c:	2480      	movs	r4, #128	; 0x80
    232e:	0264      	lsls	r4, r4, #9
    2330:	192d      	adds	r5, r5, r4
    2332:	9502      	str	r5, [sp, #8]
    2334:	0c1d      	lsrs	r5, r3, #16
    2336:	9503      	str	r5, [sp, #12]
    2338:	4645      	mov	r5, r8
    233a:	042c      	lsls	r4, r5, #16
    233c:	041b      	lsls	r3, r3, #16
    233e:	0c24      	lsrs	r4, r4, #16
    2340:	191c      	adds	r4, r3, r4
    2342:	9405      	str	r4, [sp, #20]
    2344:	465c      	mov	r4, fp
    2346:	0c23      	lsrs	r3, r4, #16
    2348:	1c05      	adds	r5, r0, #0
    234a:	4358      	muls	r0, r3
    234c:	0424      	lsls	r4, r4, #16
    234e:	0c24      	lsrs	r4, r4, #16
    2350:	4684      	mov	ip, r0
    2352:	1c38      	adds	r0, r7, #0
    2354:	4360      	muls	r0, r4
    2356:	4365      	muls	r5, r4
    2358:	435f      	muls	r7, r3
    235a:	4681      	mov	r9, r0
    235c:	44cc      	add	ip, r9
    235e:	0c28      	lsrs	r0, r5, #16
    2360:	4460      	add	r0, ip
    2362:	46bb      	mov	fp, r7
    2364:	4581      	cmp	r9, r0
    2366:	d902      	bls.n	236e <__aeabi_dmul+0x25e>
    2368:	2780      	movs	r7, #128	; 0x80
    236a:	027f      	lsls	r7, r7, #9
    236c:	44bb      	add	fp, r7
    236e:	042d      	lsls	r5, r5, #16
    2370:	0c07      	lsrs	r7, r0, #16
    2372:	0c2d      	lsrs	r5, r5, #16
    2374:	0400      	lsls	r0, r0, #16
    2376:	1940      	adds	r0, r0, r5
    2378:	4655      	mov	r5, sl
    237a:	46bc      	mov	ip, r7
    237c:	042f      	lsls	r7, r5, #16
    237e:	44e3      	add	fp, ip
    2380:	4684      	mov	ip, r0
    2382:	0c28      	lsrs	r0, r5, #16
    2384:	0c3d      	lsrs	r5, r7, #16
    2386:	1c2f      	adds	r7, r5, #0
    2388:	4357      	muls	r7, r2
    238a:	46b8      	mov	r8, r7
    238c:	1c2f      	adds	r7, r5, #0
    238e:	4377      	muls	r7, r6
    2390:	4342      	muls	r2, r0
    2392:	46b9      	mov	r9, r7
    2394:	4647      	mov	r7, r8
    2396:	0c3f      	lsrs	r7, r7, #16
    2398:	4491      	add	r9, r2
    239a:	46ba      	mov	sl, r7
    239c:	44d1      	add	r9, sl
    239e:	4346      	muls	r6, r0
    23a0:	454a      	cmp	r2, r9
    23a2:	d902      	bls.n	23aa <__aeabi_dmul+0x29a>
    23a4:	2280      	movs	r2, #128	; 0x80
    23a6:	0252      	lsls	r2, r2, #9
    23a8:	18b6      	adds	r6, r6, r2
    23aa:	464f      	mov	r7, r9
    23ac:	0c3a      	lsrs	r2, r7, #16
    23ae:	18b6      	adds	r6, r6, r2
    23b0:	043a      	lsls	r2, r7, #16
    23b2:	4647      	mov	r7, r8
    23b4:	043f      	lsls	r7, r7, #16
    23b6:	0c3f      	lsrs	r7, r7, #16
    23b8:	46b8      	mov	r8, r7
    23ba:	1c2f      	adds	r7, r5, #0
    23bc:	4367      	muls	r7, r4
    23be:	435d      	muls	r5, r3
    23c0:	4344      	muls	r4, r0
    23c2:	4358      	muls	r0, r3
    23c4:	1965      	adds	r5, r4, r5
    23c6:	9001      	str	r0, [sp, #4]
    23c8:	0c38      	lsrs	r0, r7, #16
    23ca:	182d      	adds	r5, r5, r0
    23cc:	4442      	add	r2, r8
    23ce:	46b8      	mov	r8, r7
    23d0:	42ac      	cmp	r4, r5
    23d2:	d904      	bls.n	23de <__aeabi_dmul+0x2ce>
    23d4:	9801      	ldr	r0, [sp, #4]
    23d6:	2380      	movs	r3, #128	; 0x80
    23d8:	025b      	lsls	r3, r3, #9
    23da:	18c0      	adds	r0, r0, r3
    23dc:	9001      	str	r0, [sp, #4]
    23de:	9c03      	ldr	r4, [sp, #12]
    23e0:	9f02      	ldr	r7, [sp, #8]
    23e2:	1c20      	adds	r0, r4, #0
    23e4:	4460      	add	r0, ip
    23e6:	19c0      	adds	r0, r0, r7
    23e8:	4560      	cmp	r0, ip
    23ea:	41a4      	sbcs	r4, r4
    23ec:	4647      	mov	r7, r8
    23ee:	4264      	negs	r4, r4
    23f0:	46a4      	mov	ip, r4
    23f2:	042b      	lsls	r3, r5, #16
    23f4:	043c      	lsls	r4, r7, #16
    23f6:	4699      	mov	r9, r3
    23f8:	0c24      	lsrs	r4, r4, #16
    23fa:	444c      	add	r4, r9
    23fc:	46a0      	mov	r8, r4
    23fe:	44d8      	add	r8, fp
    2400:	1880      	adds	r0, r0, r2
    2402:	46c2      	mov	sl, r8
    2404:	44e2      	add	sl, ip
    2406:	4290      	cmp	r0, r2
    2408:	4192      	sbcs	r2, r2
    240a:	4657      	mov	r7, sl
    240c:	4252      	negs	r2, r2
    240e:	4691      	mov	r9, r2
    2410:	19f2      	adds	r2, r6, r7
    2412:	45e2      	cmp	sl, ip
    2414:	41bf      	sbcs	r7, r7
    2416:	427f      	negs	r7, r7
    2418:	464b      	mov	r3, r9
    241a:	46bc      	mov	ip, r7
    241c:	45d8      	cmp	r8, fp
    241e:	41bf      	sbcs	r7, r7
    2420:	18d4      	adds	r4, r2, r3
    2422:	427f      	negs	r7, r7
    2424:	4663      	mov	r3, ip
    2426:	431f      	orrs	r7, r3
    2428:	0c2d      	lsrs	r5, r5, #16
    242a:	197f      	adds	r7, r7, r5
    242c:	42b2      	cmp	r2, r6
    242e:	4192      	sbcs	r2, r2
    2430:	454c      	cmp	r4, r9
    2432:	41ad      	sbcs	r5, r5
    2434:	4252      	negs	r2, r2
    2436:	426d      	negs	r5, r5
    2438:	4315      	orrs	r5, r2
    243a:	9e01      	ldr	r6, [sp, #4]
    243c:	197d      	adds	r5, r7, r5
    243e:	19ab      	adds	r3, r5, r6
    2440:	0de2      	lsrs	r2, r4, #23
    2442:	025b      	lsls	r3, r3, #9
    2444:	9f05      	ldr	r7, [sp, #20]
    2446:	4313      	orrs	r3, r2
    2448:	0242      	lsls	r2, r0, #9
    244a:	433a      	orrs	r2, r7
    244c:	469a      	mov	sl, r3
    244e:	1e53      	subs	r3, r2, #1
    2450:	419a      	sbcs	r2, r3
    2452:	0dc3      	lsrs	r3, r0, #23
    2454:	1c10      	adds	r0, r2, #0
    2456:	4318      	orrs	r0, r3
    2458:	0264      	lsls	r4, r4, #9
    245a:	4320      	orrs	r0, r4
    245c:	4680      	mov	r8, r0
    245e:	4650      	mov	r0, sl
    2460:	01c0      	lsls	r0, r0, #7
    2462:	d50d      	bpl.n	2480 <__aeabi_dmul+0x370>
    2464:	4645      	mov	r5, r8
    2466:	2201      	movs	r2, #1
    2468:	4656      	mov	r6, sl
    246a:	9c04      	ldr	r4, [sp, #16]
    246c:	086b      	lsrs	r3, r5, #1
    246e:	402a      	ands	r2, r5
    2470:	431a      	orrs	r2, r3
    2472:	07f3      	lsls	r3, r6, #31
    2474:	3401      	adds	r4, #1
    2476:	431a      	orrs	r2, r3
    2478:	0876      	lsrs	r6, r6, #1
    247a:	9404      	str	r4, [sp, #16]
    247c:	4690      	mov	r8, r2
    247e:	46b2      	mov	sl, r6
    2480:	9e04      	ldr	r6, [sp, #16]
    2482:	4f63      	ldr	r7, [pc, #396]	; (2610 <__aeabi_dmul+0x500>)
    2484:	19f3      	adds	r3, r6, r7
    2486:	2b00      	cmp	r3, #0
    2488:	dd61      	ble.n	254e <__aeabi_dmul+0x43e>
    248a:	4640      	mov	r0, r8
    248c:	0740      	lsls	r0, r0, #29
    248e:	d00b      	beq.n	24a8 <__aeabi_dmul+0x398>
    2490:	220f      	movs	r2, #15
    2492:	4644      	mov	r4, r8
    2494:	4022      	ands	r2, r4
    2496:	2a04      	cmp	r2, #4
    2498:	d006      	beq.n	24a8 <__aeabi_dmul+0x398>
    249a:	4642      	mov	r2, r8
    249c:	3204      	adds	r2, #4
    249e:	4542      	cmp	r2, r8
    24a0:	4180      	sbcs	r0, r0
    24a2:	4240      	negs	r0, r0
    24a4:	4482      	add	sl, r0
    24a6:	4690      	mov	r8, r2
    24a8:	4655      	mov	r5, sl
    24aa:	01ed      	lsls	r5, r5, #7
    24ac:	d507      	bpl.n	24be <__aeabi_dmul+0x3ae>
    24ae:	4b59      	ldr	r3, [pc, #356]	; (2614 <__aeabi_dmul+0x504>)
    24b0:	4656      	mov	r6, sl
    24b2:	9f04      	ldr	r7, [sp, #16]
    24b4:	2080      	movs	r0, #128	; 0x80
    24b6:	401e      	ands	r6, r3
    24b8:	00c0      	lsls	r0, r0, #3
    24ba:	46b2      	mov	sl, r6
    24bc:	183b      	adds	r3, r7, r0
    24be:	4a56      	ldr	r2, [pc, #344]	; (2618 <__aeabi_dmul+0x508>)
    24c0:	4293      	cmp	r3, r2
    24c2:	dd00      	ble.n	24c6 <__aeabi_dmul+0x3b6>
    24c4:	e6ea      	b.n	229c <__aeabi_dmul+0x18c>
    24c6:	4644      	mov	r4, r8
    24c8:	4655      	mov	r5, sl
    24ca:	08e2      	lsrs	r2, r4, #3
    24cc:	0768      	lsls	r0, r5, #29
    24ce:	4310      	orrs	r0, r2
    24d0:	2201      	movs	r2, #1
    24d2:	026c      	lsls	r4, r5, #9
    24d4:	055b      	lsls	r3, r3, #21
    24d6:	400a      	ands	r2, r1
    24d8:	4680      	mov	r8, r0
    24da:	0b24      	lsrs	r4, r4, #12
    24dc:	0d5b      	lsrs	r3, r3, #21
    24de:	4691      	mov	r9, r2
    24e0:	e67b      	b.n	21da <__aeabi_dmul+0xca>
    24e2:	46da      	mov	sl, fp
    24e4:	4690      	mov	r8, r2
    24e6:	1c1d      	adds	r5, r3, #0
    24e8:	e669      	b.n	21be <__aeabi_dmul+0xae>
    24ea:	2480      	movs	r4, #128	; 0x80
    24ec:	0324      	lsls	r4, r4, #12
    24ee:	4657      	mov	r7, sl
    24f0:	4227      	tst	r7, r4
    24f2:	d11c      	bne.n	252e <__aeabi_dmul+0x41e>
    24f4:	433c      	orrs	r4, r7
    24f6:	0324      	lsls	r4, r4, #12
    24f8:	0b24      	lsrs	r4, r4, #12
    24fa:	4b48      	ldr	r3, [pc, #288]	; (261c <__aeabi_dmul+0x50c>)
    24fc:	e66d      	b.n	21da <__aeabi_dmul+0xca>
    24fe:	1c03      	adds	r3, r0, #0
    2500:	3b28      	subs	r3, #40	; 0x28
    2502:	1c31      	adds	r1, r6, #0
    2504:	4099      	lsls	r1, r3
    2506:	468b      	mov	fp, r1
    2508:	2200      	movs	r2, #0
    250a:	e6c3      	b.n	2294 <__aeabi_dmul+0x184>
    250c:	1c30      	adds	r0, r6, #0
    250e:	f000 fc35 	bl	2d7c <__clzsi2>
    2512:	3020      	adds	r0, #32
    2514:	e6ad      	b.n	2272 <__aeabi_dmul+0x162>
    2516:	3b28      	subs	r3, #40	; 0x28
    2518:	1c21      	adds	r1, r4, #0
    251a:	4099      	lsls	r1, r3
    251c:	2200      	movs	r2, #0
    251e:	468a      	mov	sl, r1
    2520:	4690      	mov	r8, r2
    2522:	e68e      	b.n	2242 <__aeabi_dmul+0x132>
    2524:	1c20      	adds	r0, r4, #0
    2526:	f000 fc29 	bl	2d7c <__clzsi2>
    252a:	3020      	adds	r0, #32
    252c:	e678      	b.n	2220 <__aeabi_dmul+0x110>
    252e:	4658      	mov	r0, fp
    2530:	4220      	tst	r0, r4
    2532:	d107      	bne.n	2544 <__aeabi_dmul+0x434>
    2534:	4304      	orrs	r4, r0
    2536:	9903      	ldr	r1, [sp, #12]
    2538:	0324      	lsls	r4, r4, #12
    253a:	0b24      	lsrs	r4, r4, #12
    253c:	4689      	mov	r9, r1
    253e:	4690      	mov	r8, r2
    2540:	4b36      	ldr	r3, [pc, #216]	; (261c <__aeabi_dmul+0x50c>)
    2542:	e64a      	b.n	21da <__aeabi_dmul+0xca>
    2544:	433c      	orrs	r4, r7
    2546:	0324      	lsls	r4, r4, #12
    2548:	0b24      	lsrs	r4, r4, #12
    254a:	4b34      	ldr	r3, [pc, #208]	; (261c <__aeabi_dmul+0x50c>)
    254c:	e645      	b.n	21da <__aeabi_dmul+0xca>
    254e:	4b34      	ldr	r3, [pc, #208]	; (2620 <__aeabi_dmul+0x510>)
    2550:	9e04      	ldr	r6, [sp, #16]
    2552:	1b9b      	subs	r3, r3, r6
    2554:	2b38      	cmp	r3, #56	; 0x38
    2556:	dd06      	ble.n	2566 <__aeabi_dmul+0x456>
    2558:	2301      	movs	r3, #1
    255a:	400b      	ands	r3, r1
    255c:	2400      	movs	r4, #0
    255e:	4699      	mov	r9, r3
    2560:	46a0      	mov	r8, r4
    2562:	2300      	movs	r3, #0
    2564:	e639      	b.n	21da <__aeabi_dmul+0xca>
    2566:	2b1f      	cmp	r3, #31
    2568:	dc25      	bgt.n	25b6 <__aeabi_dmul+0x4a6>
    256a:	9c04      	ldr	r4, [sp, #16]
    256c:	4d2d      	ldr	r5, [pc, #180]	; (2624 <__aeabi_dmul+0x514>)
    256e:	4646      	mov	r6, r8
    2570:	1960      	adds	r0, r4, r5
    2572:	4652      	mov	r2, sl
    2574:	4644      	mov	r4, r8
    2576:	4086      	lsls	r6, r0
    2578:	40dc      	lsrs	r4, r3
    257a:	4082      	lsls	r2, r0
    257c:	4657      	mov	r7, sl
    257e:	1c30      	adds	r0, r6, #0
    2580:	4322      	orrs	r2, r4
    2582:	40df      	lsrs	r7, r3
    2584:	1e44      	subs	r4, r0, #1
    2586:	41a0      	sbcs	r0, r4
    2588:	4302      	orrs	r2, r0
    258a:	1c3b      	adds	r3, r7, #0
    258c:	0754      	lsls	r4, r2, #29
    258e:	d009      	beq.n	25a4 <__aeabi_dmul+0x494>
    2590:	200f      	movs	r0, #15
    2592:	4010      	ands	r0, r2
    2594:	2804      	cmp	r0, #4
    2596:	d005      	beq.n	25a4 <__aeabi_dmul+0x494>
    2598:	1d10      	adds	r0, r2, #4
    259a:	4290      	cmp	r0, r2
    259c:	4192      	sbcs	r2, r2
    259e:	4252      	negs	r2, r2
    25a0:	189b      	adds	r3, r3, r2
    25a2:	1c02      	adds	r2, r0, #0
    25a4:	021d      	lsls	r5, r3, #8
    25a6:	d51a      	bpl.n	25de <__aeabi_dmul+0x4ce>
    25a8:	2301      	movs	r3, #1
    25aa:	400b      	ands	r3, r1
    25ac:	2400      	movs	r4, #0
    25ae:	4699      	mov	r9, r3
    25b0:	46a0      	mov	r8, r4
    25b2:	2301      	movs	r3, #1
    25b4:	e611      	b.n	21da <__aeabi_dmul+0xca>
    25b6:	481c      	ldr	r0, [pc, #112]	; (2628 <__aeabi_dmul+0x518>)
    25b8:	9c04      	ldr	r4, [sp, #16]
    25ba:	4655      	mov	r5, sl
    25bc:	1b00      	subs	r0, r0, r4
    25be:	40c5      	lsrs	r5, r0
    25c0:	1c28      	adds	r0, r5, #0
    25c2:	2b20      	cmp	r3, #32
    25c4:	d016      	beq.n	25f4 <__aeabi_dmul+0x4e4>
    25c6:	4e19      	ldr	r6, [pc, #100]	; (262c <__aeabi_dmul+0x51c>)
    25c8:	4657      	mov	r7, sl
    25ca:	19a2      	adds	r2, r4, r6
    25cc:	4097      	lsls	r7, r2
    25ce:	1c3a      	adds	r2, r7, #0
    25d0:	4643      	mov	r3, r8
    25d2:	431a      	orrs	r2, r3
    25d4:	1e53      	subs	r3, r2, #1
    25d6:	419a      	sbcs	r2, r3
    25d8:	4302      	orrs	r2, r0
    25da:	2300      	movs	r3, #0
    25dc:	e7d6      	b.n	258c <__aeabi_dmul+0x47c>
    25de:	0758      	lsls	r0, r3, #29
    25e0:	025b      	lsls	r3, r3, #9
    25e2:	08d2      	lsrs	r2, r2, #3
    25e4:	0b1c      	lsrs	r4, r3, #12
    25e6:	2301      	movs	r3, #1
    25e8:	400b      	ands	r3, r1
    25ea:	4310      	orrs	r0, r2
    25ec:	4699      	mov	r9, r3
    25ee:	4680      	mov	r8, r0
    25f0:	2300      	movs	r3, #0
    25f2:	e5f2      	b.n	21da <__aeabi_dmul+0xca>
    25f4:	2200      	movs	r2, #0
    25f6:	e7eb      	b.n	25d0 <__aeabi_dmul+0x4c0>
    25f8:	2480      	movs	r4, #128	; 0x80
    25fa:	0324      	lsls	r4, r4, #12
    25fc:	4650      	mov	r0, sl
    25fe:	2301      	movs	r3, #1
    2600:	4304      	orrs	r4, r0
    2602:	4019      	ands	r1, r3
    2604:	0324      	lsls	r4, r4, #12
    2606:	0b24      	lsrs	r4, r4, #12
    2608:	4689      	mov	r9, r1
    260a:	4b04      	ldr	r3, [pc, #16]	; (261c <__aeabi_dmul+0x50c>)
    260c:	e5e5      	b.n	21da <__aeabi_dmul+0xca>
    260e:	46c0      	nop			; (mov r8, r8)
    2610:	000003ff 	.word	0x000003ff
    2614:	feffffff 	.word	0xfeffffff
    2618:	000007fe 	.word	0x000007fe
    261c:	000007ff 	.word	0x000007ff
    2620:	fffffc02 	.word	0xfffffc02
    2624:	0000041e 	.word	0x0000041e
    2628:	fffffbe2 	.word	0xfffffbe2
    262c:	0000043e 	.word	0x0000043e

00002630 <__aeabi_dsub>:
    2630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2632:	465f      	mov	r7, fp
    2634:	4656      	mov	r6, sl
    2636:	4644      	mov	r4, r8
    2638:	464d      	mov	r5, r9
    263a:	b4f0      	push	{r4, r5, r6, r7}
    263c:	030c      	lsls	r4, r1, #12
    263e:	004d      	lsls	r5, r1, #1
    2640:	0fcf      	lsrs	r7, r1, #31
    2642:	0a61      	lsrs	r1, r4, #9
    2644:	0f44      	lsrs	r4, r0, #29
    2646:	4321      	orrs	r1, r4
    2648:	00c4      	lsls	r4, r0, #3
    264a:	0318      	lsls	r0, r3, #12
    264c:	0fde      	lsrs	r6, r3, #31
    264e:	4680      	mov	r8, r0
    2650:	46b4      	mov	ip, r6
    2652:	4646      	mov	r6, r8
    2654:	0058      	lsls	r0, r3, #1
    2656:	0a76      	lsrs	r6, r6, #9
    2658:	0f53      	lsrs	r3, r2, #29
    265a:	4333      	orrs	r3, r6
    265c:	00d6      	lsls	r6, r2, #3
    265e:	4ad1      	ldr	r2, [pc, #836]	; (29a4 <__aeabi_dsub+0x374>)
    2660:	0d6d      	lsrs	r5, r5, #21
    2662:	46ba      	mov	sl, r7
    2664:	0d40      	lsrs	r0, r0, #21
    2666:	46b3      	mov	fp, r6
    2668:	4290      	cmp	r0, r2
    266a:	d100      	bne.n	266e <__aeabi_dsub+0x3e>
    266c:	e0f5      	b.n	285a <__aeabi_dsub+0x22a>
    266e:	4662      	mov	r2, ip
    2670:	2601      	movs	r6, #1
    2672:	4072      	eors	r2, r6
    2674:	4694      	mov	ip, r2
    2676:	4567      	cmp	r7, ip
    2678:	d100      	bne.n	267c <__aeabi_dsub+0x4c>
    267a:	e0ab      	b.n	27d4 <__aeabi_dsub+0x1a4>
    267c:	1a2f      	subs	r7, r5, r0
    267e:	2f00      	cmp	r7, #0
    2680:	dc00      	bgt.n	2684 <__aeabi_dsub+0x54>
    2682:	e111      	b.n	28a8 <__aeabi_dsub+0x278>
    2684:	2800      	cmp	r0, #0
    2686:	d13e      	bne.n	2706 <__aeabi_dsub+0xd6>
    2688:	4658      	mov	r0, fp
    268a:	4318      	orrs	r0, r3
    268c:	d000      	beq.n	2690 <__aeabi_dsub+0x60>
    268e:	e0f1      	b.n	2874 <__aeabi_dsub+0x244>
    2690:	0760      	lsls	r0, r4, #29
    2692:	d100      	bne.n	2696 <__aeabi_dsub+0x66>
    2694:	e097      	b.n	27c6 <__aeabi_dsub+0x196>
    2696:	230f      	movs	r3, #15
    2698:	4023      	ands	r3, r4
    269a:	2b04      	cmp	r3, #4
    269c:	d100      	bne.n	26a0 <__aeabi_dsub+0x70>
    269e:	e122      	b.n	28e6 <__aeabi_dsub+0x2b6>
    26a0:	1d22      	adds	r2, r4, #4
    26a2:	42a2      	cmp	r2, r4
    26a4:	41a4      	sbcs	r4, r4
    26a6:	4264      	negs	r4, r4
    26a8:	2380      	movs	r3, #128	; 0x80
    26aa:	1909      	adds	r1, r1, r4
    26ac:	041b      	lsls	r3, r3, #16
    26ae:	2701      	movs	r7, #1
    26b0:	4650      	mov	r0, sl
    26b2:	400b      	ands	r3, r1
    26b4:	4007      	ands	r7, r0
    26b6:	1c14      	adds	r4, r2, #0
    26b8:	2b00      	cmp	r3, #0
    26ba:	d100      	bne.n	26be <__aeabi_dsub+0x8e>
    26bc:	e079      	b.n	27b2 <__aeabi_dsub+0x182>
    26be:	4bb9      	ldr	r3, [pc, #740]	; (29a4 <__aeabi_dsub+0x374>)
    26c0:	3501      	adds	r5, #1
    26c2:	429d      	cmp	r5, r3
    26c4:	d100      	bne.n	26c8 <__aeabi_dsub+0x98>
    26c6:	e10b      	b.n	28e0 <__aeabi_dsub+0x2b0>
    26c8:	4bb7      	ldr	r3, [pc, #732]	; (29a8 <__aeabi_dsub+0x378>)
    26ca:	08e4      	lsrs	r4, r4, #3
    26cc:	4019      	ands	r1, r3
    26ce:	0748      	lsls	r0, r1, #29
    26d0:	0249      	lsls	r1, r1, #9
    26d2:	4304      	orrs	r4, r0
    26d4:	0b0b      	lsrs	r3, r1, #12
    26d6:	2000      	movs	r0, #0
    26d8:	2100      	movs	r1, #0
    26da:	031b      	lsls	r3, r3, #12
    26dc:	0b1a      	lsrs	r2, r3, #12
    26de:	0d0b      	lsrs	r3, r1, #20
    26e0:	056d      	lsls	r5, r5, #21
    26e2:	051b      	lsls	r3, r3, #20
    26e4:	4313      	orrs	r3, r2
    26e6:	086a      	lsrs	r2, r5, #1
    26e8:	4db0      	ldr	r5, [pc, #704]	; (29ac <__aeabi_dsub+0x37c>)
    26ea:	07ff      	lsls	r7, r7, #31
    26ec:	401d      	ands	r5, r3
    26ee:	4315      	orrs	r5, r2
    26f0:	006d      	lsls	r5, r5, #1
    26f2:	086d      	lsrs	r5, r5, #1
    26f4:	1c29      	adds	r1, r5, #0
    26f6:	4339      	orrs	r1, r7
    26f8:	1c20      	adds	r0, r4, #0
    26fa:	bc3c      	pop	{r2, r3, r4, r5}
    26fc:	4690      	mov	r8, r2
    26fe:	4699      	mov	r9, r3
    2700:	46a2      	mov	sl, r4
    2702:	46ab      	mov	fp, r5
    2704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2706:	48a7      	ldr	r0, [pc, #668]	; (29a4 <__aeabi_dsub+0x374>)
    2708:	4285      	cmp	r5, r0
    270a:	d0c1      	beq.n	2690 <__aeabi_dsub+0x60>
    270c:	2080      	movs	r0, #128	; 0x80
    270e:	0400      	lsls	r0, r0, #16
    2710:	4303      	orrs	r3, r0
    2712:	2f38      	cmp	r7, #56	; 0x38
    2714:	dd00      	ble.n	2718 <__aeabi_dsub+0xe8>
    2716:	e0fd      	b.n	2914 <__aeabi_dsub+0x2e4>
    2718:	2f1f      	cmp	r7, #31
    271a:	dd00      	ble.n	271e <__aeabi_dsub+0xee>
    271c:	e131      	b.n	2982 <__aeabi_dsub+0x352>
    271e:	2020      	movs	r0, #32
    2720:	1bc0      	subs	r0, r0, r7
    2722:	1c1a      	adds	r2, r3, #0
    2724:	465e      	mov	r6, fp
    2726:	4082      	lsls	r2, r0
    2728:	40fe      	lsrs	r6, r7
    272a:	4332      	orrs	r2, r6
    272c:	4694      	mov	ip, r2
    272e:	465a      	mov	r2, fp
    2730:	4082      	lsls	r2, r0
    2732:	1c10      	adds	r0, r2, #0
    2734:	1e42      	subs	r2, r0, #1
    2736:	4190      	sbcs	r0, r2
    2738:	40fb      	lsrs	r3, r7
    273a:	4662      	mov	r2, ip
    273c:	4302      	orrs	r2, r0
    273e:	1c1f      	adds	r7, r3, #0
    2740:	1aa2      	subs	r2, r4, r2
    2742:	4294      	cmp	r4, r2
    2744:	41a4      	sbcs	r4, r4
    2746:	4264      	negs	r4, r4
    2748:	1bc9      	subs	r1, r1, r7
    274a:	1b09      	subs	r1, r1, r4
    274c:	1c14      	adds	r4, r2, #0
    274e:	020a      	lsls	r2, r1, #8
    2750:	d59e      	bpl.n	2690 <__aeabi_dsub+0x60>
    2752:	0249      	lsls	r1, r1, #9
    2754:	0a4f      	lsrs	r7, r1, #9
    2756:	2f00      	cmp	r7, #0
    2758:	d100      	bne.n	275c <__aeabi_dsub+0x12c>
    275a:	e0d6      	b.n	290a <__aeabi_dsub+0x2da>
    275c:	1c38      	adds	r0, r7, #0
    275e:	f000 fb0d 	bl	2d7c <__clzsi2>
    2762:	1c02      	adds	r2, r0, #0
    2764:	3a08      	subs	r2, #8
    2766:	2a1f      	cmp	r2, #31
    2768:	dd00      	ble.n	276c <__aeabi_dsub+0x13c>
    276a:	e0c3      	b.n	28f4 <__aeabi_dsub+0x2c4>
    276c:	2128      	movs	r1, #40	; 0x28
    276e:	1c23      	adds	r3, r4, #0
    2770:	1a09      	subs	r1, r1, r0
    2772:	4097      	lsls	r7, r2
    2774:	40cb      	lsrs	r3, r1
    2776:	431f      	orrs	r7, r3
    2778:	4094      	lsls	r4, r2
    277a:	4295      	cmp	r5, r2
    277c:	dd00      	ble.n	2780 <__aeabi_dsub+0x150>
    277e:	e0c0      	b.n	2902 <__aeabi_dsub+0x2d2>
    2780:	1b55      	subs	r5, r2, r5
    2782:	1c69      	adds	r1, r5, #1
    2784:	291f      	cmp	r1, #31
    2786:	dd00      	ble.n	278a <__aeabi_dsub+0x15a>
    2788:	e0ea      	b.n	2960 <__aeabi_dsub+0x330>
    278a:	221f      	movs	r2, #31
    278c:	1b55      	subs	r5, r2, r5
    278e:	1c3b      	adds	r3, r7, #0
    2790:	1c22      	adds	r2, r4, #0
    2792:	40ab      	lsls	r3, r5
    2794:	40ca      	lsrs	r2, r1
    2796:	40ac      	lsls	r4, r5
    2798:	1e65      	subs	r5, r4, #1
    279a:	41ac      	sbcs	r4, r5
    279c:	4313      	orrs	r3, r2
    279e:	40cf      	lsrs	r7, r1
    27a0:	431c      	orrs	r4, r3
    27a2:	1c39      	adds	r1, r7, #0
    27a4:	2500      	movs	r5, #0
    27a6:	e773      	b.n	2690 <__aeabi_dsub+0x60>
    27a8:	2180      	movs	r1, #128	; 0x80
    27aa:	4d7e      	ldr	r5, [pc, #504]	; (29a4 <__aeabi_dsub+0x374>)
    27ac:	2700      	movs	r7, #0
    27ae:	03c9      	lsls	r1, r1, #15
    27b0:	2400      	movs	r4, #0
    27b2:	4b7c      	ldr	r3, [pc, #496]	; (29a4 <__aeabi_dsub+0x374>)
    27b4:	0748      	lsls	r0, r1, #29
    27b6:	08e4      	lsrs	r4, r4, #3
    27b8:	4304      	orrs	r4, r0
    27ba:	08c9      	lsrs	r1, r1, #3
    27bc:	429d      	cmp	r5, r3
    27be:	d050      	beq.n	2862 <__aeabi_dsub+0x232>
    27c0:	0309      	lsls	r1, r1, #12
    27c2:	0b0b      	lsrs	r3, r1, #12
    27c4:	e787      	b.n	26d6 <__aeabi_dsub+0xa6>
    27c6:	2380      	movs	r3, #128	; 0x80
    27c8:	041b      	lsls	r3, r3, #16
    27ca:	2701      	movs	r7, #1
    27cc:	4652      	mov	r2, sl
    27ce:	400b      	ands	r3, r1
    27d0:	4017      	ands	r7, r2
    27d2:	e771      	b.n	26b8 <__aeabi_dsub+0x88>
    27d4:	1a2a      	subs	r2, r5, r0
    27d6:	4694      	mov	ip, r2
    27d8:	2a00      	cmp	r2, #0
    27da:	dc00      	bgt.n	27de <__aeabi_dsub+0x1ae>
    27dc:	e0a1      	b.n	2922 <__aeabi_dsub+0x2f2>
    27de:	2800      	cmp	r0, #0
    27e0:	d054      	beq.n	288c <__aeabi_dsub+0x25c>
    27e2:	4870      	ldr	r0, [pc, #448]	; (29a4 <__aeabi_dsub+0x374>)
    27e4:	4285      	cmp	r5, r0
    27e6:	d100      	bne.n	27ea <__aeabi_dsub+0x1ba>
    27e8:	e752      	b.n	2690 <__aeabi_dsub+0x60>
    27ea:	2080      	movs	r0, #128	; 0x80
    27ec:	0400      	lsls	r0, r0, #16
    27ee:	4303      	orrs	r3, r0
    27f0:	4660      	mov	r0, ip
    27f2:	2838      	cmp	r0, #56	; 0x38
    27f4:	dd00      	ble.n	27f8 <__aeabi_dsub+0x1c8>
    27f6:	e10e      	b.n	2a16 <__aeabi_dsub+0x3e6>
    27f8:	281f      	cmp	r0, #31
    27fa:	dd00      	ble.n	27fe <__aeabi_dsub+0x1ce>
    27fc:	e157      	b.n	2aae <__aeabi_dsub+0x47e>
    27fe:	4662      	mov	r2, ip
    2800:	2020      	movs	r0, #32
    2802:	1a80      	subs	r0, r0, r2
    2804:	1c1e      	adds	r6, r3, #0
    2806:	4086      	lsls	r6, r0
    2808:	46b1      	mov	r9, r6
    280a:	465e      	mov	r6, fp
    280c:	40d6      	lsrs	r6, r2
    280e:	464a      	mov	r2, r9
    2810:	4332      	orrs	r2, r6
    2812:	465e      	mov	r6, fp
    2814:	4086      	lsls	r6, r0
    2816:	4690      	mov	r8, r2
    2818:	1c30      	adds	r0, r6, #0
    281a:	1e42      	subs	r2, r0, #1
    281c:	4190      	sbcs	r0, r2
    281e:	4642      	mov	r2, r8
    2820:	4302      	orrs	r2, r0
    2822:	4660      	mov	r0, ip
    2824:	40c3      	lsrs	r3, r0
    2826:	1912      	adds	r2, r2, r4
    2828:	42a2      	cmp	r2, r4
    282a:	41a4      	sbcs	r4, r4
    282c:	4264      	negs	r4, r4
    282e:	1859      	adds	r1, r3, r1
    2830:	1909      	adds	r1, r1, r4
    2832:	1c14      	adds	r4, r2, #0
    2834:	0208      	lsls	r0, r1, #8
    2836:	d400      	bmi.n	283a <__aeabi_dsub+0x20a>
    2838:	e72a      	b.n	2690 <__aeabi_dsub+0x60>
    283a:	4b5a      	ldr	r3, [pc, #360]	; (29a4 <__aeabi_dsub+0x374>)
    283c:	3501      	adds	r5, #1
    283e:	429d      	cmp	r5, r3
    2840:	d100      	bne.n	2844 <__aeabi_dsub+0x214>
    2842:	e131      	b.n	2aa8 <__aeabi_dsub+0x478>
    2844:	4b58      	ldr	r3, [pc, #352]	; (29a8 <__aeabi_dsub+0x378>)
    2846:	0860      	lsrs	r0, r4, #1
    2848:	4019      	ands	r1, r3
    284a:	2301      	movs	r3, #1
    284c:	4023      	ands	r3, r4
    284e:	1c1c      	adds	r4, r3, #0
    2850:	4304      	orrs	r4, r0
    2852:	07cb      	lsls	r3, r1, #31
    2854:	431c      	orrs	r4, r3
    2856:	0849      	lsrs	r1, r1, #1
    2858:	e71a      	b.n	2690 <__aeabi_dsub+0x60>
    285a:	431e      	orrs	r6, r3
    285c:	d000      	beq.n	2860 <__aeabi_dsub+0x230>
    285e:	e70a      	b.n	2676 <__aeabi_dsub+0x46>
    2860:	e705      	b.n	266e <__aeabi_dsub+0x3e>
    2862:	1c23      	adds	r3, r4, #0
    2864:	430b      	orrs	r3, r1
    2866:	d03b      	beq.n	28e0 <__aeabi_dsub+0x2b0>
    2868:	2380      	movs	r3, #128	; 0x80
    286a:	031b      	lsls	r3, r3, #12
    286c:	430b      	orrs	r3, r1
    286e:	031b      	lsls	r3, r3, #12
    2870:	0b1b      	lsrs	r3, r3, #12
    2872:	e730      	b.n	26d6 <__aeabi_dsub+0xa6>
    2874:	3f01      	subs	r7, #1
    2876:	2f00      	cmp	r7, #0
    2878:	d16d      	bne.n	2956 <__aeabi_dsub+0x326>
    287a:	465e      	mov	r6, fp
    287c:	1ba2      	subs	r2, r4, r6
    287e:	4294      	cmp	r4, r2
    2880:	41a4      	sbcs	r4, r4
    2882:	4264      	negs	r4, r4
    2884:	1ac9      	subs	r1, r1, r3
    2886:	1b09      	subs	r1, r1, r4
    2888:	1c14      	adds	r4, r2, #0
    288a:	e760      	b.n	274e <__aeabi_dsub+0x11e>
    288c:	4658      	mov	r0, fp
    288e:	4318      	orrs	r0, r3
    2890:	d100      	bne.n	2894 <__aeabi_dsub+0x264>
    2892:	e6fd      	b.n	2690 <__aeabi_dsub+0x60>
    2894:	2601      	movs	r6, #1
    2896:	4276      	negs	r6, r6
    2898:	44b4      	add	ip, r6
    289a:	4660      	mov	r0, ip
    289c:	2800      	cmp	r0, #0
    289e:	d000      	beq.n	28a2 <__aeabi_dsub+0x272>
    28a0:	e0d0      	b.n	2a44 <__aeabi_dsub+0x414>
    28a2:	465e      	mov	r6, fp
    28a4:	1932      	adds	r2, r6, r4
    28a6:	e7bf      	b.n	2828 <__aeabi_dsub+0x1f8>
    28a8:	2f00      	cmp	r7, #0
    28aa:	d000      	beq.n	28ae <__aeabi_dsub+0x27e>
    28ac:	e080      	b.n	29b0 <__aeabi_dsub+0x380>
    28ae:	1c68      	adds	r0, r5, #1
    28b0:	0540      	lsls	r0, r0, #21
    28b2:	0d40      	lsrs	r0, r0, #21
    28b4:	2801      	cmp	r0, #1
    28b6:	dc00      	bgt.n	28ba <__aeabi_dsub+0x28a>
    28b8:	e0e8      	b.n	2a8c <__aeabi_dsub+0x45c>
    28ba:	465a      	mov	r2, fp
    28bc:	1aa2      	subs	r2, r4, r2
    28be:	4294      	cmp	r4, r2
    28c0:	41bf      	sbcs	r7, r7
    28c2:	1ac8      	subs	r0, r1, r3
    28c4:	427f      	negs	r7, r7
    28c6:	1bc7      	subs	r7, r0, r7
    28c8:	023e      	lsls	r6, r7, #8
    28ca:	d400      	bmi.n	28ce <__aeabi_dsub+0x29e>
    28cc:	e098      	b.n	2a00 <__aeabi_dsub+0x3d0>
    28ce:	4658      	mov	r0, fp
    28d0:	1b04      	subs	r4, r0, r4
    28d2:	45a3      	cmp	fp, r4
    28d4:	4192      	sbcs	r2, r2
    28d6:	1a59      	subs	r1, r3, r1
    28d8:	4252      	negs	r2, r2
    28da:	1a8f      	subs	r7, r1, r2
    28dc:	46e2      	mov	sl, ip
    28de:	e73a      	b.n	2756 <__aeabi_dsub+0x126>
    28e0:	2300      	movs	r3, #0
    28e2:	2400      	movs	r4, #0
    28e4:	e6f7      	b.n	26d6 <__aeabi_dsub+0xa6>
    28e6:	2380      	movs	r3, #128	; 0x80
    28e8:	041b      	lsls	r3, r3, #16
    28ea:	2701      	movs	r7, #1
    28ec:	4656      	mov	r6, sl
    28ee:	400b      	ands	r3, r1
    28f0:	4037      	ands	r7, r6
    28f2:	e6e1      	b.n	26b8 <__aeabi_dsub+0x88>
    28f4:	1c27      	adds	r7, r4, #0
    28f6:	3828      	subs	r0, #40	; 0x28
    28f8:	4087      	lsls	r7, r0
    28fa:	2400      	movs	r4, #0
    28fc:	4295      	cmp	r5, r2
    28fe:	dc00      	bgt.n	2902 <__aeabi_dsub+0x2d2>
    2900:	e73e      	b.n	2780 <__aeabi_dsub+0x150>
    2902:	4929      	ldr	r1, [pc, #164]	; (29a8 <__aeabi_dsub+0x378>)
    2904:	1aad      	subs	r5, r5, r2
    2906:	4039      	ands	r1, r7
    2908:	e6c2      	b.n	2690 <__aeabi_dsub+0x60>
    290a:	1c20      	adds	r0, r4, #0
    290c:	f000 fa36 	bl	2d7c <__clzsi2>
    2910:	3020      	adds	r0, #32
    2912:	e726      	b.n	2762 <__aeabi_dsub+0x132>
    2914:	465a      	mov	r2, fp
    2916:	431a      	orrs	r2, r3
    2918:	1e53      	subs	r3, r2, #1
    291a:	419a      	sbcs	r2, r3
    291c:	b2d2      	uxtb	r2, r2
    291e:	2700      	movs	r7, #0
    2920:	e70e      	b.n	2740 <__aeabi_dsub+0x110>
    2922:	2a00      	cmp	r2, #0
    2924:	d000      	beq.n	2928 <__aeabi_dsub+0x2f8>
    2926:	e0de      	b.n	2ae6 <__aeabi_dsub+0x4b6>
    2928:	1c68      	adds	r0, r5, #1
    292a:	0546      	lsls	r6, r0, #21
    292c:	0d76      	lsrs	r6, r6, #21
    292e:	2e01      	cmp	r6, #1
    2930:	dc00      	bgt.n	2934 <__aeabi_dsub+0x304>
    2932:	e090      	b.n	2a56 <__aeabi_dsub+0x426>
    2934:	4d1b      	ldr	r5, [pc, #108]	; (29a4 <__aeabi_dsub+0x374>)
    2936:	42a8      	cmp	r0, r5
    2938:	d100      	bne.n	293c <__aeabi_dsub+0x30c>
    293a:	e0f5      	b.n	2b28 <__aeabi_dsub+0x4f8>
    293c:	465e      	mov	r6, fp
    293e:	1932      	adds	r2, r6, r4
    2940:	42a2      	cmp	r2, r4
    2942:	41a4      	sbcs	r4, r4
    2944:	4264      	negs	r4, r4
    2946:	1859      	adds	r1, r3, r1
    2948:	1909      	adds	r1, r1, r4
    294a:	07cc      	lsls	r4, r1, #31
    294c:	0852      	lsrs	r2, r2, #1
    294e:	4314      	orrs	r4, r2
    2950:	0849      	lsrs	r1, r1, #1
    2952:	1c05      	adds	r5, r0, #0
    2954:	e69c      	b.n	2690 <__aeabi_dsub+0x60>
    2956:	4813      	ldr	r0, [pc, #76]	; (29a4 <__aeabi_dsub+0x374>)
    2958:	4285      	cmp	r5, r0
    295a:	d000      	beq.n	295e <__aeabi_dsub+0x32e>
    295c:	e6d9      	b.n	2712 <__aeabi_dsub+0xe2>
    295e:	e697      	b.n	2690 <__aeabi_dsub+0x60>
    2960:	1c2b      	adds	r3, r5, #0
    2962:	3b1f      	subs	r3, #31
    2964:	1c3e      	adds	r6, r7, #0
    2966:	40de      	lsrs	r6, r3
    2968:	1c33      	adds	r3, r6, #0
    296a:	2920      	cmp	r1, #32
    296c:	d06f      	beq.n	2a4e <__aeabi_dsub+0x41e>
    296e:	223f      	movs	r2, #63	; 0x3f
    2970:	1b55      	subs	r5, r2, r5
    2972:	40af      	lsls	r7, r5
    2974:	433c      	orrs	r4, r7
    2976:	1e60      	subs	r0, r4, #1
    2978:	4184      	sbcs	r4, r0
    297a:	431c      	orrs	r4, r3
    297c:	2100      	movs	r1, #0
    297e:	2500      	movs	r5, #0
    2980:	e686      	b.n	2690 <__aeabi_dsub+0x60>
    2982:	1c38      	adds	r0, r7, #0
    2984:	3820      	subs	r0, #32
    2986:	1c1e      	adds	r6, r3, #0
    2988:	40c6      	lsrs	r6, r0
    298a:	1c30      	adds	r0, r6, #0
    298c:	2f20      	cmp	r7, #32
    298e:	d060      	beq.n	2a52 <__aeabi_dsub+0x422>
    2990:	2240      	movs	r2, #64	; 0x40
    2992:	1bd7      	subs	r7, r2, r7
    2994:	40bb      	lsls	r3, r7
    2996:	465a      	mov	r2, fp
    2998:	431a      	orrs	r2, r3
    299a:	1e53      	subs	r3, r2, #1
    299c:	419a      	sbcs	r2, r3
    299e:	4302      	orrs	r2, r0
    29a0:	2700      	movs	r7, #0
    29a2:	e6cd      	b.n	2740 <__aeabi_dsub+0x110>
    29a4:	000007ff 	.word	0x000007ff
    29a8:	ff7fffff 	.word	0xff7fffff
    29ac:	800fffff 	.word	0x800fffff
    29b0:	2d00      	cmp	r5, #0
    29b2:	d037      	beq.n	2a24 <__aeabi_dsub+0x3f4>
    29b4:	4db6      	ldr	r5, [pc, #728]	; (2c90 <__aeabi_dsub+0x660>)
    29b6:	42a8      	cmp	r0, r5
    29b8:	d100      	bne.n	29bc <__aeabi_dsub+0x38c>
    29ba:	e08f      	b.n	2adc <__aeabi_dsub+0x4ac>
    29bc:	2580      	movs	r5, #128	; 0x80
    29be:	042d      	lsls	r5, r5, #16
    29c0:	427f      	negs	r7, r7
    29c2:	4329      	orrs	r1, r5
    29c4:	2f38      	cmp	r7, #56	; 0x38
    29c6:	dd00      	ble.n	29ca <__aeabi_dsub+0x39a>
    29c8:	e0a8      	b.n	2b1c <__aeabi_dsub+0x4ec>
    29ca:	2f1f      	cmp	r7, #31
    29cc:	dd00      	ble.n	29d0 <__aeabi_dsub+0x3a0>
    29ce:	e124      	b.n	2c1a <__aeabi_dsub+0x5ea>
    29d0:	2520      	movs	r5, #32
    29d2:	1bed      	subs	r5, r5, r7
    29d4:	1c0e      	adds	r6, r1, #0
    29d6:	40ae      	lsls	r6, r5
    29d8:	46b0      	mov	r8, r6
    29da:	1c26      	adds	r6, r4, #0
    29dc:	40fe      	lsrs	r6, r7
    29de:	4642      	mov	r2, r8
    29e0:	40ac      	lsls	r4, r5
    29e2:	4316      	orrs	r6, r2
    29e4:	1e65      	subs	r5, r4, #1
    29e6:	41ac      	sbcs	r4, r5
    29e8:	4334      	orrs	r4, r6
    29ea:	40f9      	lsrs	r1, r7
    29ec:	465a      	mov	r2, fp
    29ee:	1b14      	subs	r4, r2, r4
    29f0:	45a3      	cmp	fp, r4
    29f2:	4192      	sbcs	r2, r2
    29f4:	1a5b      	subs	r3, r3, r1
    29f6:	4252      	negs	r2, r2
    29f8:	1a99      	subs	r1, r3, r2
    29fa:	1c05      	adds	r5, r0, #0
    29fc:	46e2      	mov	sl, ip
    29fe:	e6a6      	b.n	274e <__aeabi_dsub+0x11e>
    2a00:	1c13      	adds	r3, r2, #0
    2a02:	433b      	orrs	r3, r7
    2a04:	1c14      	adds	r4, r2, #0
    2a06:	2b00      	cmp	r3, #0
    2a08:	d000      	beq.n	2a0c <__aeabi_dsub+0x3dc>
    2a0a:	e6a4      	b.n	2756 <__aeabi_dsub+0x126>
    2a0c:	2700      	movs	r7, #0
    2a0e:	2100      	movs	r1, #0
    2a10:	2500      	movs	r5, #0
    2a12:	2400      	movs	r4, #0
    2a14:	e6cd      	b.n	27b2 <__aeabi_dsub+0x182>
    2a16:	465a      	mov	r2, fp
    2a18:	431a      	orrs	r2, r3
    2a1a:	1e53      	subs	r3, r2, #1
    2a1c:	419a      	sbcs	r2, r3
    2a1e:	b2d2      	uxtb	r2, r2
    2a20:	2300      	movs	r3, #0
    2a22:	e700      	b.n	2826 <__aeabi_dsub+0x1f6>
    2a24:	1c0d      	adds	r5, r1, #0
    2a26:	4325      	orrs	r5, r4
    2a28:	d058      	beq.n	2adc <__aeabi_dsub+0x4ac>
    2a2a:	43ff      	mvns	r7, r7
    2a2c:	2f00      	cmp	r7, #0
    2a2e:	d151      	bne.n	2ad4 <__aeabi_dsub+0x4a4>
    2a30:	465a      	mov	r2, fp
    2a32:	1b14      	subs	r4, r2, r4
    2a34:	45a3      	cmp	fp, r4
    2a36:	4192      	sbcs	r2, r2
    2a38:	1a59      	subs	r1, r3, r1
    2a3a:	4252      	negs	r2, r2
    2a3c:	1a89      	subs	r1, r1, r2
    2a3e:	1c05      	adds	r5, r0, #0
    2a40:	46e2      	mov	sl, ip
    2a42:	e684      	b.n	274e <__aeabi_dsub+0x11e>
    2a44:	4892      	ldr	r0, [pc, #584]	; (2c90 <__aeabi_dsub+0x660>)
    2a46:	4285      	cmp	r5, r0
    2a48:	d000      	beq.n	2a4c <__aeabi_dsub+0x41c>
    2a4a:	e6d1      	b.n	27f0 <__aeabi_dsub+0x1c0>
    2a4c:	e620      	b.n	2690 <__aeabi_dsub+0x60>
    2a4e:	2700      	movs	r7, #0
    2a50:	e790      	b.n	2974 <__aeabi_dsub+0x344>
    2a52:	2300      	movs	r3, #0
    2a54:	e79f      	b.n	2996 <__aeabi_dsub+0x366>
    2a56:	1c08      	adds	r0, r1, #0
    2a58:	4320      	orrs	r0, r4
    2a5a:	2d00      	cmp	r5, #0
    2a5c:	d000      	beq.n	2a60 <__aeabi_dsub+0x430>
    2a5e:	e0c2      	b.n	2be6 <__aeabi_dsub+0x5b6>
    2a60:	2800      	cmp	r0, #0
    2a62:	d100      	bne.n	2a66 <__aeabi_dsub+0x436>
    2a64:	e0ef      	b.n	2c46 <__aeabi_dsub+0x616>
    2a66:	4658      	mov	r0, fp
    2a68:	4318      	orrs	r0, r3
    2a6a:	d100      	bne.n	2a6e <__aeabi_dsub+0x43e>
    2a6c:	e610      	b.n	2690 <__aeabi_dsub+0x60>
    2a6e:	4658      	mov	r0, fp
    2a70:	1902      	adds	r2, r0, r4
    2a72:	42a2      	cmp	r2, r4
    2a74:	41a4      	sbcs	r4, r4
    2a76:	4264      	negs	r4, r4
    2a78:	1859      	adds	r1, r3, r1
    2a7a:	1909      	adds	r1, r1, r4
    2a7c:	1c14      	adds	r4, r2, #0
    2a7e:	020a      	lsls	r2, r1, #8
    2a80:	d400      	bmi.n	2a84 <__aeabi_dsub+0x454>
    2a82:	e605      	b.n	2690 <__aeabi_dsub+0x60>
    2a84:	4b83      	ldr	r3, [pc, #524]	; (2c94 <__aeabi_dsub+0x664>)
    2a86:	2501      	movs	r5, #1
    2a88:	4019      	ands	r1, r3
    2a8a:	e601      	b.n	2690 <__aeabi_dsub+0x60>
    2a8c:	1c08      	adds	r0, r1, #0
    2a8e:	4320      	orrs	r0, r4
    2a90:	2d00      	cmp	r5, #0
    2a92:	d138      	bne.n	2b06 <__aeabi_dsub+0x4d6>
    2a94:	2800      	cmp	r0, #0
    2a96:	d16f      	bne.n	2b78 <__aeabi_dsub+0x548>
    2a98:	4659      	mov	r1, fp
    2a9a:	4319      	orrs	r1, r3
    2a9c:	d003      	beq.n	2aa6 <__aeabi_dsub+0x476>
    2a9e:	1c19      	adds	r1, r3, #0
    2aa0:	465c      	mov	r4, fp
    2aa2:	46e2      	mov	sl, ip
    2aa4:	e5f4      	b.n	2690 <__aeabi_dsub+0x60>
    2aa6:	2700      	movs	r7, #0
    2aa8:	2100      	movs	r1, #0
    2aaa:	2400      	movs	r4, #0
    2aac:	e681      	b.n	27b2 <__aeabi_dsub+0x182>
    2aae:	4660      	mov	r0, ip
    2ab0:	3820      	subs	r0, #32
    2ab2:	1c1a      	adds	r2, r3, #0
    2ab4:	40c2      	lsrs	r2, r0
    2ab6:	4666      	mov	r6, ip
    2ab8:	1c10      	adds	r0, r2, #0
    2aba:	2e20      	cmp	r6, #32
    2abc:	d100      	bne.n	2ac0 <__aeabi_dsub+0x490>
    2abe:	e0aa      	b.n	2c16 <__aeabi_dsub+0x5e6>
    2ac0:	2240      	movs	r2, #64	; 0x40
    2ac2:	1b92      	subs	r2, r2, r6
    2ac4:	4093      	lsls	r3, r2
    2ac6:	465a      	mov	r2, fp
    2ac8:	431a      	orrs	r2, r3
    2aca:	1e53      	subs	r3, r2, #1
    2acc:	419a      	sbcs	r2, r3
    2ace:	4302      	orrs	r2, r0
    2ad0:	2300      	movs	r3, #0
    2ad2:	e6a8      	b.n	2826 <__aeabi_dsub+0x1f6>
    2ad4:	4d6e      	ldr	r5, [pc, #440]	; (2c90 <__aeabi_dsub+0x660>)
    2ad6:	42a8      	cmp	r0, r5
    2ad8:	d000      	beq.n	2adc <__aeabi_dsub+0x4ac>
    2ada:	e773      	b.n	29c4 <__aeabi_dsub+0x394>
    2adc:	1c19      	adds	r1, r3, #0
    2ade:	465c      	mov	r4, fp
    2ae0:	1c05      	adds	r5, r0, #0
    2ae2:	46e2      	mov	sl, ip
    2ae4:	e5d4      	b.n	2690 <__aeabi_dsub+0x60>
    2ae6:	2d00      	cmp	r5, #0
    2ae8:	d122      	bne.n	2b30 <__aeabi_dsub+0x500>
    2aea:	1c0d      	adds	r5, r1, #0
    2aec:	4325      	orrs	r5, r4
    2aee:	d076      	beq.n	2bde <__aeabi_dsub+0x5ae>
    2af0:	43d5      	mvns	r5, r2
    2af2:	2d00      	cmp	r5, #0
    2af4:	d170      	bne.n	2bd8 <__aeabi_dsub+0x5a8>
    2af6:	445c      	add	r4, fp
    2af8:	455c      	cmp	r4, fp
    2afa:	4192      	sbcs	r2, r2
    2afc:	1859      	adds	r1, r3, r1
    2afe:	4252      	negs	r2, r2
    2b00:	1889      	adds	r1, r1, r2
    2b02:	1c05      	adds	r5, r0, #0
    2b04:	e696      	b.n	2834 <__aeabi_dsub+0x204>
    2b06:	2800      	cmp	r0, #0
    2b08:	d14c      	bne.n	2ba4 <__aeabi_dsub+0x574>
    2b0a:	4659      	mov	r1, fp
    2b0c:	4319      	orrs	r1, r3
    2b0e:	d100      	bne.n	2b12 <__aeabi_dsub+0x4e2>
    2b10:	e64a      	b.n	27a8 <__aeabi_dsub+0x178>
    2b12:	1c19      	adds	r1, r3, #0
    2b14:	465c      	mov	r4, fp
    2b16:	46e2      	mov	sl, ip
    2b18:	4d5d      	ldr	r5, [pc, #372]	; (2c90 <__aeabi_dsub+0x660>)
    2b1a:	e5b9      	b.n	2690 <__aeabi_dsub+0x60>
    2b1c:	430c      	orrs	r4, r1
    2b1e:	1e61      	subs	r1, r4, #1
    2b20:	418c      	sbcs	r4, r1
    2b22:	b2e4      	uxtb	r4, r4
    2b24:	2100      	movs	r1, #0
    2b26:	e761      	b.n	29ec <__aeabi_dsub+0x3bc>
    2b28:	1c05      	adds	r5, r0, #0
    2b2a:	2100      	movs	r1, #0
    2b2c:	2400      	movs	r4, #0
    2b2e:	e640      	b.n	27b2 <__aeabi_dsub+0x182>
    2b30:	4d57      	ldr	r5, [pc, #348]	; (2c90 <__aeabi_dsub+0x660>)
    2b32:	42a8      	cmp	r0, r5
    2b34:	d053      	beq.n	2bde <__aeabi_dsub+0x5ae>
    2b36:	4255      	negs	r5, r2
    2b38:	2280      	movs	r2, #128	; 0x80
    2b3a:	0416      	lsls	r6, r2, #16
    2b3c:	4331      	orrs	r1, r6
    2b3e:	2d38      	cmp	r5, #56	; 0x38
    2b40:	dc7b      	bgt.n	2c3a <__aeabi_dsub+0x60a>
    2b42:	2d1f      	cmp	r5, #31
    2b44:	dd00      	ble.n	2b48 <__aeabi_dsub+0x518>
    2b46:	e08c      	b.n	2c62 <__aeabi_dsub+0x632>
    2b48:	2220      	movs	r2, #32
    2b4a:	1b56      	subs	r6, r2, r5
    2b4c:	1c0a      	adds	r2, r1, #0
    2b4e:	46b4      	mov	ip, r6
    2b50:	40b2      	lsls	r2, r6
    2b52:	1c26      	adds	r6, r4, #0
    2b54:	40ee      	lsrs	r6, r5
    2b56:	4332      	orrs	r2, r6
    2b58:	4690      	mov	r8, r2
    2b5a:	4662      	mov	r2, ip
    2b5c:	4094      	lsls	r4, r2
    2b5e:	1e66      	subs	r6, r4, #1
    2b60:	41b4      	sbcs	r4, r6
    2b62:	4642      	mov	r2, r8
    2b64:	4314      	orrs	r4, r2
    2b66:	40e9      	lsrs	r1, r5
    2b68:	445c      	add	r4, fp
    2b6a:	455c      	cmp	r4, fp
    2b6c:	4192      	sbcs	r2, r2
    2b6e:	18cb      	adds	r3, r1, r3
    2b70:	4252      	negs	r2, r2
    2b72:	1899      	adds	r1, r3, r2
    2b74:	1c05      	adds	r5, r0, #0
    2b76:	e65d      	b.n	2834 <__aeabi_dsub+0x204>
    2b78:	4658      	mov	r0, fp
    2b7a:	4318      	orrs	r0, r3
    2b7c:	d100      	bne.n	2b80 <__aeabi_dsub+0x550>
    2b7e:	e587      	b.n	2690 <__aeabi_dsub+0x60>
    2b80:	465e      	mov	r6, fp
    2b82:	1ba7      	subs	r7, r4, r6
    2b84:	42bc      	cmp	r4, r7
    2b86:	4192      	sbcs	r2, r2
    2b88:	1ac8      	subs	r0, r1, r3
    2b8a:	4252      	negs	r2, r2
    2b8c:	1a80      	subs	r0, r0, r2
    2b8e:	0206      	lsls	r6, r0, #8
    2b90:	d560      	bpl.n	2c54 <__aeabi_dsub+0x624>
    2b92:	4658      	mov	r0, fp
    2b94:	1b04      	subs	r4, r0, r4
    2b96:	45a3      	cmp	fp, r4
    2b98:	4192      	sbcs	r2, r2
    2b9a:	1a59      	subs	r1, r3, r1
    2b9c:	4252      	negs	r2, r2
    2b9e:	1a89      	subs	r1, r1, r2
    2ba0:	46e2      	mov	sl, ip
    2ba2:	e575      	b.n	2690 <__aeabi_dsub+0x60>
    2ba4:	4658      	mov	r0, fp
    2ba6:	4318      	orrs	r0, r3
    2ba8:	d033      	beq.n	2c12 <__aeabi_dsub+0x5e2>
    2baa:	0748      	lsls	r0, r1, #29
    2bac:	08e4      	lsrs	r4, r4, #3
    2bae:	4304      	orrs	r4, r0
    2bb0:	2080      	movs	r0, #128	; 0x80
    2bb2:	08c9      	lsrs	r1, r1, #3
    2bb4:	0300      	lsls	r0, r0, #12
    2bb6:	4201      	tst	r1, r0
    2bb8:	d008      	beq.n	2bcc <__aeabi_dsub+0x59c>
    2bba:	08dd      	lsrs	r5, r3, #3
    2bbc:	4205      	tst	r5, r0
    2bbe:	d105      	bne.n	2bcc <__aeabi_dsub+0x59c>
    2bc0:	4659      	mov	r1, fp
    2bc2:	08ca      	lsrs	r2, r1, #3
    2bc4:	075c      	lsls	r4, r3, #29
    2bc6:	4314      	orrs	r4, r2
    2bc8:	1c29      	adds	r1, r5, #0
    2bca:	46e2      	mov	sl, ip
    2bcc:	0f63      	lsrs	r3, r4, #29
    2bce:	00c9      	lsls	r1, r1, #3
    2bd0:	4319      	orrs	r1, r3
    2bd2:	00e4      	lsls	r4, r4, #3
    2bd4:	4d2e      	ldr	r5, [pc, #184]	; (2c90 <__aeabi_dsub+0x660>)
    2bd6:	e55b      	b.n	2690 <__aeabi_dsub+0x60>
    2bd8:	4a2d      	ldr	r2, [pc, #180]	; (2c90 <__aeabi_dsub+0x660>)
    2bda:	4290      	cmp	r0, r2
    2bdc:	d1af      	bne.n	2b3e <__aeabi_dsub+0x50e>
    2bde:	1c19      	adds	r1, r3, #0
    2be0:	465c      	mov	r4, fp
    2be2:	1c05      	adds	r5, r0, #0
    2be4:	e554      	b.n	2690 <__aeabi_dsub+0x60>
    2be6:	2800      	cmp	r0, #0
    2be8:	d030      	beq.n	2c4c <__aeabi_dsub+0x61c>
    2bea:	4658      	mov	r0, fp
    2bec:	4318      	orrs	r0, r3
    2bee:	d010      	beq.n	2c12 <__aeabi_dsub+0x5e2>
    2bf0:	2580      	movs	r5, #128	; 0x80
    2bf2:	0748      	lsls	r0, r1, #29
    2bf4:	08e4      	lsrs	r4, r4, #3
    2bf6:	08c9      	lsrs	r1, r1, #3
    2bf8:	032d      	lsls	r5, r5, #12
    2bfa:	4304      	orrs	r4, r0
    2bfc:	4229      	tst	r1, r5
    2bfe:	d0e5      	beq.n	2bcc <__aeabi_dsub+0x59c>
    2c00:	08d8      	lsrs	r0, r3, #3
    2c02:	4228      	tst	r0, r5
    2c04:	d1e2      	bne.n	2bcc <__aeabi_dsub+0x59c>
    2c06:	465d      	mov	r5, fp
    2c08:	08ea      	lsrs	r2, r5, #3
    2c0a:	075c      	lsls	r4, r3, #29
    2c0c:	4314      	orrs	r4, r2
    2c0e:	1c01      	adds	r1, r0, #0
    2c10:	e7dc      	b.n	2bcc <__aeabi_dsub+0x59c>
    2c12:	4d1f      	ldr	r5, [pc, #124]	; (2c90 <__aeabi_dsub+0x660>)
    2c14:	e53c      	b.n	2690 <__aeabi_dsub+0x60>
    2c16:	2300      	movs	r3, #0
    2c18:	e755      	b.n	2ac6 <__aeabi_dsub+0x496>
    2c1a:	1c3d      	adds	r5, r7, #0
    2c1c:	3d20      	subs	r5, #32
    2c1e:	1c0e      	adds	r6, r1, #0
    2c20:	40ee      	lsrs	r6, r5
    2c22:	1c35      	adds	r5, r6, #0
    2c24:	2f20      	cmp	r7, #32
    2c26:	d02e      	beq.n	2c86 <__aeabi_dsub+0x656>
    2c28:	2640      	movs	r6, #64	; 0x40
    2c2a:	1bf7      	subs	r7, r6, r7
    2c2c:	40b9      	lsls	r1, r7
    2c2e:	430c      	orrs	r4, r1
    2c30:	1e61      	subs	r1, r4, #1
    2c32:	418c      	sbcs	r4, r1
    2c34:	432c      	orrs	r4, r5
    2c36:	2100      	movs	r1, #0
    2c38:	e6d8      	b.n	29ec <__aeabi_dsub+0x3bc>
    2c3a:	430c      	orrs	r4, r1
    2c3c:	1e61      	subs	r1, r4, #1
    2c3e:	418c      	sbcs	r4, r1
    2c40:	b2e4      	uxtb	r4, r4
    2c42:	2100      	movs	r1, #0
    2c44:	e790      	b.n	2b68 <__aeabi_dsub+0x538>
    2c46:	1c19      	adds	r1, r3, #0
    2c48:	465c      	mov	r4, fp
    2c4a:	e521      	b.n	2690 <__aeabi_dsub+0x60>
    2c4c:	1c19      	adds	r1, r3, #0
    2c4e:	465c      	mov	r4, fp
    2c50:	4d0f      	ldr	r5, [pc, #60]	; (2c90 <__aeabi_dsub+0x660>)
    2c52:	e51d      	b.n	2690 <__aeabi_dsub+0x60>
    2c54:	1c03      	adds	r3, r0, #0
    2c56:	433b      	orrs	r3, r7
    2c58:	d100      	bne.n	2c5c <__aeabi_dsub+0x62c>
    2c5a:	e724      	b.n	2aa6 <__aeabi_dsub+0x476>
    2c5c:	1c01      	adds	r1, r0, #0
    2c5e:	1c3c      	adds	r4, r7, #0
    2c60:	e516      	b.n	2690 <__aeabi_dsub+0x60>
    2c62:	2620      	movs	r6, #32
    2c64:	4276      	negs	r6, r6
    2c66:	1976      	adds	r6, r6, r5
    2c68:	1c0a      	adds	r2, r1, #0
    2c6a:	40f2      	lsrs	r2, r6
    2c6c:	4690      	mov	r8, r2
    2c6e:	2d20      	cmp	r5, #32
    2c70:	d00b      	beq.n	2c8a <__aeabi_dsub+0x65a>
    2c72:	2640      	movs	r6, #64	; 0x40
    2c74:	1b75      	subs	r5, r6, r5
    2c76:	40a9      	lsls	r1, r5
    2c78:	430c      	orrs	r4, r1
    2c7a:	1e61      	subs	r1, r4, #1
    2c7c:	418c      	sbcs	r4, r1
    2c7e:	4645      	mov	r5, r8
    2c80:	432c      	orrs	r4, r5
    2c82:	2100      	movs	r1, #0
    2c84:	e770      	b.n	2b68 <__aeabi_dsub+0x538>
    2c86:	2100      	movs	r1, #0
    2c88:	e7d1      	b.n	2c2e <__aeabi_dsub+0x5fe>
    2c8a:	2100      	movs	r1, #0
    2c8c:	e7f4      	b.n	2c78 <__aeabi_dsub+0x648>
    2c8e:	46c0      	nop			; (mov r8, r8)
    2c90:	000007ff 	.word	0x000007ff
    2c94:	ff7fffff 	.word	0xff7fffff

00002c98 <__aeabi_d2iz>:
    2c98:	b570      	push	{r4, r5, r6, lr}
    2c9a:	1c0b      	adds	r3, r1, #0
    2c9c:	4c12      	ldr	r4, [pc, #72]	; (2ce8 <__aeabi_d2iz+0x50>)
    2c9e:	0309      	lsls	r1, r1, #12
    2ca0:	0b0e      	lsrs	r6, r1, #12
    2ca2:	0059      	lsls	r1, r3, #1
    2ca4:	1c02      	adds	r2, r0, #0
    2ca6:	0d49      	lsrs	r1, r1, #21
    2ca8:	0fdd      	lsrs	r5, r3, #31
    2caa:	2000      	movs	r0, #0
    2cac:	42a1      	cmp	r1, r4
    2cae:	dd11      	ble.n	2cd4 <__aeabi_d2iz+0x3c>
    2cb0:	480e      	ldr	r0, [pc, #56]	; (2cec <__aeabi_d2iz+0x54>)
    2cb2:	4281      	cmp	r1, r0
    2cb4:	dc0f      	bgt.n	2cd6 <__aeabi_d2iz+0x3e>
    2cb6:	2080      	movs	r0, #128	; 0x80
    2cb8:	0340      	lsls	r0, r0, #13
    2cba:	4306      	orrs	r6, r0
    2cbc:	480c      	ldr	r0, [pc, #48]	; (2cf0 <__aeabi_d2iz+0x58>)
    2cbe:	1a40      	subs	r0, r0, r1
    2cc0:	281f      	cmp	r0, #31
    2cc2:	dd0b      	ble.n	2cdc <__aeabi_d2iz+0x44>
    2cc4:	4a0b      	ldr	r2, [pc, #44]	; (2cf4 <__aeabi_d2iz+0x5c>)
    2cc6:	1a52      	subs	r2, r2, r1
    2cc8:	40d6      	lsrs	r6, r2
    2cca:	1c32      	adds	r2, r6, #0
    2ccc:	4250      	negs	r0, r2
    2cce:	2d00      	cmp	r5, #0
    2cd0:	d100      	bne.n	2cd4 <__aeabi_d2iz+0x3c>
    2cd2:	1c10      	adds	r0, r2, #0
    2cd4:	bd70      	pop	{r4, r5, r6, pc}
    2cd6:	4b08      	ldr	r3, [pc, #32]	; (2cf8 <__aeabi_d2iz+0x60>)
    2cd8:	18e8      	adds	r0, r5, r3
    2cda:	e7fb      	b.n	2cd4 <__aeabi_d2iz+0x3c>
    2cdc:	4b07      	ldr	r3, [pc, #28]	; (2cfc <__aeabi_d2iz+0x64>)
    2cde:	40c2      	lsrs	r2, r0
    2ce0:	18c9      	adds	r1, r1, r3
    2ce2:	408e      	lsls	r6, r1
    2ce4:	4332      	orrs	r2, r6
    2ce6:	e7f1      	b.n	2ccc <__aeabi_d2iz+0x34>
    2ce8:	000003fe 	.word	0x000003fe
    2cec:	0000041d 	.word	0x0000041d
    2cf0:	00000433 	.word	0x00000433
    2cf4:	00000413 	.word	0x00000413
    2cf8:	7fffffff 	.word	0x7fffffff
    2cfc:	fffffbed 	.word	0xfffffbed

00002d00 <__aeabi_i2d>:
    2d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d02:	1e04      	subs	r4, r0, #0
    2d04:	d031      	beq.n	2d6a <__aeabi_i2d+0x6a>
    2d06:	0fc7      	lsrs	r7, r0, #31
    2d08:	d000      	beq.n	2d0c <__aeabi_i2d+0xc>
    2d0a:	4244      	negs	r4, r0
    2d0c:	1c20      	adds	r0, r4, #0
    2d0e:	f000 f835 	bl	2d7c <__clzsi2>
    2d12:	4d18      	ldr	r5, [pc, #96]	; (2d74 <__aeabi_i2d+0x74>)
    2d14:	1a2d      	subs	r5, r5, r0
    2d16:	280a      	cmp	r0, #10
    2d18:	dd19      	ble.n	2d4e <__aeabi_i2d+0x4e>
    2d1a:	380b      	subs	r0, #11
    2d1c:	4084      	lsls	r4, r0
    2d1e:	0324      	lsls	r4, r4, #12
    2d20:	056d      	lsls	r5, r5, #21
    2d22:	0b24      	lsrs	r4, r4, #12
    2d24:	0d6d      	lsrs	r5, r5, #21
    2d26:	1c3a      	adds	r2, r7, #0
    2d28:	2600      	movs	r6, #0
    2d2a:	2000      	movs	r0, #0
    2d2c:	2100      	movs	r1, #0
    2d2e:	0d0b      	lsrs	r3, r1, #20
    2d30:	0324      	lsls	r4, r4, #12
    2d32:	0b24      	lsrs	r4, r4, #12
    2d34:	051b      	lsls	r3, r3, #20
    2d36:	4323      	orrs	r3, r4
    2d38:	4c0f      	ldr	r4, [pc, #60]	; (2d78 <__aeabi_i2d+0x78>)
    2d3a:	052d      	lsls	r5, r5, #20
    2d3c:	401c      	ands	r4, r3
    2d3e:	432c      	orrs	r4, r5
    2d40:	0064      	lsls	r4, r4, #1
    2d42:	0864      	lsrs	r4, r4, #1
    2d44:	07d3      	lsls	r3, r2, #31
    2d46:	1c21      	adds	r1, r4, #0
    2d48:	1c30      	adds	r0, r6, #0
    2d4a:	4319      	orrs	r1, r3
    2d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2d4e:	1c06      	adds	r6, r0, #0
    2d50:	3615      	adds	r6, #21
    2d52:	1c23      	adds	r3, r4, #0
    2d54:	40b3      	lsls	r3, r6
    2d56:	1c1e      	adds	r6, r3, #0
    2d58:	230b      	movs	r3, #11
    2d5a:	1a18      	subs	r0, r3, r0
    2d5c:	40c4      	lsrs	r4, r0
    2d5e:	0324      	lsls	r4, r4, #12
    2d60:	056d      	lsls	r5, r5, #21
    2d62:	0b24      	lsrs	r4, r4, #12
    2d64:	0d6d      	lsrs	r5, r5, #21
    2d66:	1c3a      	adds	r2, r7, #0
    2d68:	e7df      	b.n	2d2a <__aeabi_i2d+0x2a>
    2d6a:	2200      	movs	r2, #0
    2d6c:	2500      	movs	r5, #0
    2d6e:	2400      	movs	r4, #0
    2d70:	2600      	movs	r6, #0
    2d72:	e7da      	b.n	2d2a <__aeabi_i2d+0x2a>
    2d74:	0000041e 	.word	0x0000041e
    2d78:	800fffff 	.word	0x800fffff

00002d7c <__clzsi2>:
    2d7c:	211c      	movs	r1, #28
    2d7e:	2301      	movs	r3, #1
    2d80:	041b      	lsls	r3, r3, #16
    2d82:	4298      	cmp	r0, r3
    2d84:	d301      	bcc.n	2d8a <__clzsi2+0xe>
    2d86:	0c00      	lsrs	r0, r0, #16
    2d88:	3910      	subs	r1, #16
    2d8a:	0a1b      	lsrs	r3, r3, #8
    2d8c:	4298      	cmp	r0, r3
    2d8e:	d301      	bcc.n	2d94 <__clzsi2+0x18>
    2d90:	0a00      	lsrs	r0, r0, #8
    2d92:	3908      	subs	r1, #8
    2d94:	091b      	lsrs	r3, r3, #4
    2d96:	4298      	cmp	r0, r3
    2d98:	d301      	bcc.n	2d9e <__clzsi2+0x22>
    2d9a:	0900      	lsrs	r0, r0, #4
    2d9c:	3904      	subs	r1, #4
    2d9e:	a202      	add	r2, pc, #8	; (adr r2, 2da8 <__clzsi2+0x2c>)
    2da0:	5c10      	ldrb	r0, [r2, r0]
    2da2:	1840      	adds	r0, r0, r1
    2da4:	4770      	bx	lr
    2da6:	46c0      	nop			; (mov r8, r8)
    2da8:	02020304 	.word	0x02020304
    2dac:	01010101 	.word	0x01010101
	...

00002db8 <__libc_init_array>:
    2db8:	b570      	push	{r4, r5, r6, lr}
    2dba:	4b0e      	ldr	r3, [pc, #56]	; (2df4 <__libc_init_array+0x3c>)
    2dbc:	4d0e      	ldr	r5, [pc, #56]	; (2df8 <__libc_init_array+0x40>)
    2dbe:	2400      	movs	r4, #0
    2dc0:	1aed      	subs	r5, r5, r3
    2dc2:	10ad      	asrs	r5, r5, #2
    2dc4:	1c1e      	adds	r6, r3, #0
    2dc6:	42ac      	cmp	r4, r5
    2dc8:	d004      	beq.n	2dd4 <__libc_init_array+0x1c>
    2dca:	00a3      	lsls	r3, r4, #2
    2dcc:	58f3      	ldr	r3, [r6, r3]
    2dce:	4798      	blx	r3
    2dd0:	3401      	adds	r4, #1
    2dd2:	e7f8      	b.n	2dc6 <__libc_init_array+0xe>
    2dd4:	f001 f8e8 	bl	3fa8 <_init>
    2dd8:	4b08      	ldr	r3, [pc, #32]	; (2dfc <__libc_init_array+0x44>)
    2dda:	4d09      	ldr	r5, [pc, #36]	; (2e00 <__libc_init_array+0x48>)
    2ddc:	2400      	movs	r4, #0
    2dde:	1aed      	subs	r5, r5, r3
    2de0:	10ad      	asrs	r5, r5, #2
    2de2:	1c1e      	adds	r6, r3, #0
    2de4:	42ac      	cmp	r4, r5
    2de6:	d004      	beq.n	2df2 <__libc_init_array+0x3a>
    2de8:	00a3      	lsls	r3, r4, #2
    2dea:	58f3      	ldr	r3, [r6, r3]
    2dec:	4798      	blx	r3
    2dee:	3401      	adds	r4, #1
    2df0:	e7f8      	b.n	2de4 <__libc_init_array+0x2c>
    2df2:	bd70      	pop	{r4, r5, r6, pc}
    2df4:	00003fb4 	.word	0x00003fb4
    2df8:	00003fb4 	.word	0x00003fb4
    2dfc:	00003fb4 	.word	0x00003fb4
    2e00:	00003fb8 	.word	0x00003fb8

00002e04 <memcpy>:
    2e04:	b510      	push	{r4, lr}
    2e06:	2300      	movs	r3, #0
    2e08:	4293      	cmp	r3, r2
    2e0a:	d003      	beq.n	2e14 <memcpy+0x10>
    2e0c:	5ccc      	ldrb	r4, [r1, r3]
    2e0e:	54c4      	strb	r4, [r0, r3]
    2e10:	3301      	adds	r3, #1
    2e12:	e7f9      	b.n	2e08 <memcpy+0x4>
    2e14:	bd10      	pop	{r4, pc}

00002e16 <memset>:
    2e16:	1c03      	adds	r3, r0, #0
    2e18:	1882      	adds	r2, r0, r2
    2e1a:	4293      	cmp	r3, r2
    2e1c:	d002      	beq.n	2e24 <memset+0xe>
    2e1e:	7019      	strb	r1, [r3, #0]
    2e20:	3301      	adds	r3, #1
    2e22:	e7fa      	b.n	2e1a <memset+0x4>
    2e24:	4770      	bx	lr
	...

00002e28 <iprintf>:
    2e28:	b40f      	push	{r0, r1, r2, r3}
    2e2a:	4b0b      	ldr	r3, [pc, #44]	; (2e58 <iprintf+0x30>)
    2e2c:	b513      	push	{r0, r1, r4, lr}
    2e2e:	681c      	ldr	r4, [r3, #0]
    2e30:	2c00      	cmp	r4, #0
    2e32:	d005      	beq.n	2e40 <iprintf+0x18>
    2e34:	69a3      	ldr	r3, [r4, #24]
    2e36:	2b00      	cmp	r3, #0
    2e38:	d102      	bne.n	2e40 <iprintf+0x18>
    2e3a:	1c20      	adds	r0, r4, #0
    2e3c:	f000 fd2c 	bl	3898 <__sinit>
    2e40:	ab05      	add	r3, sp, #20
    2e42:	68a1      	ldr	r1, [r4, #8]
    2e44:	1c20      	adds	r0, r4, #0
    2e46:	9a04      	ldr	r2, [sp, #16]
    2e48:	9301      	str	r3, [sp, #4]
    2e4a:	f000 f8bf 	bl	2fcc <_vfiprintf_r>
    2e4e:	bc16      	pop	{r1, r2, r4}
    2e50:	bc08      	pop	{r3}
    2e52:	b004      	add	sp, #16
    2e54:	4718      	bx	r3
    2e56:	46c0      	nop			; (mov r8, r8)
    2e58:	20000064 	.word	0x20000064

00002e5c <setbuf>:
    2e5c:	b508      	push	{r3, lr}
    2e5e:	424a      	negs	r2, r1
    2e60:	414a      	adcs	r2, r1
    2e62:	2380      	movs	r3, #128	; 0x80
    2e64:	0052      	lsls	r2, r2, #1
    2e66:	00db      	lsls	r3, r3, #3
    2e68:	f000 f802 	bl	2e70 <setvbuf>
    2e6c:	bd08      	pop	{r3, pc}
	...

00002e70 <setvbuf>:
    2e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2e72:	1c1e      	adds	r6, r3, #0
    2e74:	4b3c      	ldr	r3, [pc, #240]	; (2f68 <setvbuf+0xf8>)
    2e76:	1c04      	adds	r4, r0, #0
    2e78:	681d      	ldr	r5, [r3, #0]
    2e7a:	1c0f      	adds	r7, r1, #0
    2e7c:	9201      	str	r2, [sp, #4]
    2e7e:	2d00      	cmp	r5, #0
    2e80:	d005      	beq.n	2e8e <setvbuf+0x1e>
    2e82:	69aa      	ldr	r2, [r5, #24]
    2e84:	2a00      	cmp	r2, #0
    2e86:	d102      	bne.n	2e8e <setvbuf+0x1e>
    2e88:	1c28      	adds	r0, r5, #0
    2e8a:	f000 fd05 	bl	3898 <__sinit>
    2e8e:	4b37      	ldr	r3, [pc, #220]	; (2f6c <setvbuf+0xfc>)
    2e90:	429c      	cmp	r4, r3
    2e92:	d101      	bne.n	2e98 <setvbuf+0x28>
    2e94:	686c      	ldr	r4, [r5, #4]
    2e96:	e008      	b.n	2eaa <setvbuf+0x3a>
    2e98:	4b35      	ldr	r3, [pc, #212]	; (2f70 <setvbuf+0x100>)
    2e9a:	429c      	cmp	r4, r3
    2e9c:	d101      	bne.n	2ea2 <setvbuf+0x32>
    2e9e:	68ac      	ldr	r4, [r5, #8]
    2ea0:	e003      	b.n	2eaa <setvbuf+0x3a>
    2ea2:	4b34      	ldr	r3, [pc, #208]	; (2f74 <setvbuf+0x104>)
    2ea4:	429c      	cmp	r4, r3
    2ea6:	d100      	bne.n	2eaa <setvbuf+0x3a>
    2ea8:	68ec      	ldr	r4, [r5, #12]
    2eaa:	9b01      	ldr	r3, [sp, #4]
    2eac:	2b02      	cmp	r3, #2
    2eae:	d857      	bhi.n	2f60 <setvbuf+0xf0>
    2eb0:	2e00      	cmp	r6, #0
    2eb2:	db55      	blt.n	2f60 <setvbuf+0xf0>
    2eb4:	1c28      	adds	r0, r5, #0
    2eb6:	1c21      	adds	r1, r4, #0
    2eb8:	f000 fc6e 	bl	3798 <_fflush_r>
    2ebc:	2300      	movs	r3, #0
    2ebe:	6063      	str	r3, [r4, #4]
    2ec0:	61a3      	str	r3, [r4, #24]
    2ec2:	89a3      	ldrh	r3, [r4, #12]
    2ec4:	061a      	lsls	r2, r3, #24
    2ec6:	d503      	bpl.n	2ed0 <setvbuf+0x60>
    2ec8:	1c28      	adds	r0, r5, #0
    2eca:	6921      	ldr	r1, [r4, #16]
    2ecc:	f000 fdba 	bl	3a44 <_free_r>
    2ed0:	89a3      	ldrh	r3, [r4, #12]
    2ed2:	2283      	movs	r2, #131	; 0x83
    2ed4:	4393      	bics	r3, r2
    2ed6:	81a3      	strh	r3, [r4, #12]
    2ed8:	9b01      	ldr	r3, [sp, #4]
    2eda:	2b02      	cmp	r3, #2
    2edc:	d013      	beq.n	2f06 <setvbuf+0x96>
    2ede:	2f00      	cmp	r7, #0
    2ee0:	d125      	bne.n	2f2e <setvbuf+0xbe>
    2ee2:	2e00      	cmp	r6, #0
    2ee4:	d101      	bne.n	2eea <setvbuf+0x7a>
    2ee6:	2680      	movs	r6, #128	; 0x80
    2ee8:	00f6      	lsls	r6, r6, #3
    2eea:	1c30      	adds	r0, r6, #0
    2eec:	f000 fd94 	bl	3a18 <malloc>
    2ef0:	1e07      	subs	r7, r0, #0
    2ef2:	d118      	bne.n	2f26 <setvbuf+0xb6>
    2ef4:	2080      	movs	r0, #128	; 0x80
    2ef6:	00c0      	lsls	r0, r0, #3
    2ef8:	f000 fd8e 	bl	3a18 <malloc>
    2efc:	1e07      	subs	r7, r0, #0
    2efe:	d110      	bne.n	2f22 <setvbuf+0xb2>
    2f00:	2001      	movs	r0, #1
    2f02:	4240      	negs	r0, r0
    2f04:	e000      	b.n	2f08 <setvbuf+0x98>
    2f06:	2000      	movs	r0, #0
    2f08:	89a3      	ldrh	r3, [r4, #12]
    2f0a:	2202      	movs	r2, #2
    2f0c:	4313      	orrs	r3, r2
    2f0e:	81a3      	strh	r3, [r4, #12]
    2f10:	2300      	movs	r3, #0
    2f12:	60a3      	str	r3, [r4, #8]
    2f14:	1c23      	adds	r3, r4, #0
    2f16:	3347      	adds	r3, #71	; 0x47
    2f18:	6023      	str	r3, [r4, #0]
    2f1a:	6123      	str	r3, [r4, #16]
    2f1c:	2301      	movs	r3, #1
    2f1e:	6163      	str	r3, [r4, #20]
    2f20:	e020      	b.n	2f64 <setvbuf+0xf4>
    2f22:	2680      	movs	r6, #128	; 0x80
    2f24:	00f6      	lsls	r6, r6, #3
    2f26:	89a3      	ldrh	r3, [r4, #12]
    2f28:	2280      	movs	r2, #128	; 0x80
    2f2a:	4313      	orrs	r3, r2
    2f2c:	81a3      	strh	r3, [r4, #12]
    2f2e:	9a01      	ldr	r2, [sp, #4]
    2f30:	2a01      	cmp	r2, #1
    2f32:	d104      	bne.n	2f3e <setvbuf+0xce>
    2f34:	89a3      	ldrh	r3, [r4, #12]
    2f36:	4313      	orrs	r3, r2
    2f38:	81a3      	strh	r3, [r4, #12]
    2f3a:	4273      	negs	r3, r6
    2f3c:	61a3      	str	r3, [r4, #24]
    2f3e:	4b0e      	ldr	r3, [pc, #56]	; (2f78 <setvbuf+0x108>)
    2f40:	2000      	movs	r0, #0
    2f42:	62ab      	str	r3, [r5, #40]	; 0x28
    2f44:	89a3      	ldrh	r3, [r4, #12]
    2f46:	6027      	str	r7, [r4, #0]
    2f48:	6127      	str	r7, [r4, #16]
    2f4a:	6166      	str	r6, [r4, #20]
    2f4c:	071a      	lsls	r2, r3, #28
    2f4e:	d509      	bpl.n	2f64 <setvbuf+0xf4>
    2f50:	2203      	movs	r2, #3
    2f52:	4013      	ands	r3, r2
    2f54:	425a      	negs	r2, r3
    2f56:	4153      	adcs	r3, r2
    2f58:	425b      	negs	r3, r3
    2f5a:	401e      	ands	r6, r3
    2f5c:	60a6      	str	r6, [r4, #8]
    2f5e:	e001      	b.n	2f64 <setvbuf+0xf4>
    2f60:	2001      	movs	r0, #1
    2f62:	4240      	negs	r0, r0
    2f64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2f66:	46c0      	nop			; (mov r8, r8)
    2f68:	20000064 	.word	0x20000064
    2f6c:	00003f48 	.word	0x00003f48
    2f70:	00003f68 	.word	0x00003f68
    2f74:	00003f88 	.word	0x00003f88
    2f78:	000037f1 	.word	0x000037f1

00002f7c <__sfputc_r>:
    2f7c:	6893      	ldr	r3, [r2, #8]
    2f7e:	b510      	push	{r4, lr}
    2f80:	3b01      	subs	r3, #1
    2f82:	6093      	str	r3, [r2, #8]
    2f84:	2b00      	cmp	r3, #0
    2f86:	da05      	bge.n	2f94 <__sfputc_r+0x18>
    2f88:	6994      	ldr	r4, [r2, #24]
    2f8a:	42a3      	cmp	r3, r4
    2f8c:	db08      	blt.n	2fa0 <__sfputc_r+0x24>
    2f8e:	b2cb      	uxtb	r3, r1
    2f90:	2b0a      	cmp	r3, #10
    2f92:	d005      	beq.n	2fa0 <__sfputc_r+0x24>
    2f94:	6813      	ldr	r3, [r2, #0]
    2f96:	1c58      	adds	r0, r3, #1
    2f98:	6010      	str	r0, [r2, #0]
    2f9a:	7019      	strb	r1, [r3, #0]
    2f9c:	b2c8      	uxtb	r0, r1
    2f9e:	e001      	b.n	2fa4 <__sfputc_r+0x28>
    2fa0:	f000 faa6 	bl	34f0 <__swbuf_r>
    2fa4:	bd10      	pop	{r4, pc}

00002fa6 <__sfputs_r>:
    2fa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2fa8:	1c06      	adds	r6, r0, #0
    2faa:	1c0f      	adds	r7, r1, #0
    2fac:	1c14      	adds	r4, r2, #0
    2fae:	18d5      	adds	r5, r2, r3
    2fb0:	42ac      	cmp	r4, r5
    2fb2:	d008      	beq.n	2fc6 <__sfputs_r+0x20>
    2fb4:	7821      	ldrb	r1, [r4, #0]
    2fb6:	1c30      	adds	r0, r6, #0
    2fb8:	1c3a      	adds	r2, r7, #0
    2fba:	f7ff ffdf 	bl	2f7c <__sfputc_r>
    2fbe:	3401      	adds	r4, #1
    2fc0:	1c43      	adds	r3, r0, #1
    2fc2:	d1f5      	bne.n	2fb0 <__sfputs_r+0xa>
    2fc4:	e000      	b.n	2fc8 <__sfputs_r+0x22>
    2fc6:	2000      	movs	r0, #0
    2fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00002fcc <_vfiprintf_r>:
    2fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fce:	b09f      	sub	sp, #124	; 0x7c
    2fd0:	1c06      	adds	r6, r0, #0
    2fd2:	1c0f      	adds	r7, r1, #0
    2fd4:	9203      	str	r2, [sp, #12]
    2fd6:	9305      	str	r3, [sp, #20]
    2fd8:	2800      	cmp	r0, #0
    2fda:	d004      	beq.n	2fe6 <_vfiprintf_r+0x1a>
    2fdc:	6981      	ldr	r1, [r0, #24]
    2fde:	2900      	cmp	r1, #0
    2fe0:	d101      	bne.n	2fe6 <_vfiprintf_r+0x1a>
    2fe2:	f000 fc59 	bl	3898 <__sinit>
    2fe6:	4b75      	ldr	r3, [pc, #468]	; (31bc <_vfiprintf_r+0x1f0>)
    2fe8:	429f      	cmp	r7, r3
    2fea:	d101      	bne.n	2ff0 <_vfiprintf_r+0x24>
    2fec:	6877      	ldr	r7, [r6, #4]
    2fee:	e008      	b.n	3002 <_vfiprintf_r+0x36>
    2ff0:	4b73      	ldr	r3, [pc, #460]	; (31c0 <_vfiprintf_r+0x1f4>)
    2ff2:	429f      	cmp	r7, r3
    2ff4:	d101      	bne.n	2ffa <_vfiprintf_r+0x2e>
    2ff6:	68b7      	ldr	r7, [r6, #8]
    2ff8:	e003      	b.n	3002 <_vfiprintf_r+0x36>
    2ffa:	4b72      	ldr	r3, [pc, #456]	; (31c4 <_vfiprintf_r+0x1f8>)
    2ffc:	429f      	cmp	r7, r3
    2ffe:	d100      	bne.n	3002 <_vfiprintf_r+0x36>
    3000:	68f7      	ldr	r7, [r6, #12]
    3002:	89bb      	ldrh	r3, [r7, #12]
    3004:	071a      	lsls	r2, r3, #28
    3006:	d50a      	bpl.n	301e <_vfiprintf_r+0x52>
    3008:	693b      	ldr	r3, [r7, #16]
    300a:	2b00      	cmp	r3, #0
    300c:	d007      	beq.n	301e <_vfiprintf_r+0x52>
    300e:	ad06      	add	r5, sp, #24
    3010:	2300      	movs	r3, #0
    3012:	616b      	str	r3, [r5, #20]
    3014:	2320      	movs	r3, #32
    3016:	766b      	strb	r3, [r5, #25]
    3018:	2330      	movs	r3, #48	; 0x30
    301a:	76ab      	strb	r3, [r5, #26]
    301c:	e03b      	b.n	3096 <_vfiprintf_r+0xca>
    301e:	1c30      	adds	r0, r6, #0
    3020:	1c39      	adds	r1, r7, #0
    3022:	f000 fabd 	bl	35a0 <__swsetup_r>
    3026:	2800      	cmp	r0, #0
    3028:	d0f1      	beq.n	300e <_vfiprintf_r+0x42>
    302a:	2001      	movs	r0, #1
    302c:	4240      	negs	r0, r0
    302e:	e0c2      	b.n	31b6 <_vfiprintf_r+0x1ea>
    3030:	9a05      	ldr	r2, [sp, #20]
    3032:	1d11      	adds	r1, r2, #4
    3034:	6812      	ldr	r2, [r2, #0]
    3036:	9105      	str	r1, [sp, #20]
    3038:	2a00      	cmp	r2, #0
    303a:	db76      	blt.n	312a <_vfiprintf_r+0x15e>
    303c:	9209      	str	r2, [sp, #36]	; 0x24
    303e:	3401      	adds	r4, #1
    3040:	7823      	ldrb	r3, [r4, #0]
    3042:	2b2e      	cmp	r3, #46	; 0x2e
    3044:	d100      	bne.n	3048 <_vfiprintf_r+0x7c>
    3046:	e081      	b.n	314c <_vfiprintf_r+0x180>
    3048:	7821      	ldrb	r1, [r4, #0]
    304a:	485f      	ldr	r0, [pc, #380]	; (31c8 <_vfiprintf_r+0x1fc>)
    304c:	2203      	movs	r2, #3
    304e:	f000 fced 	bl	3a2c <memchr>
    3052:	2800      	cmp	r0, #0
    3054:	d007      	beq.n	3066 <_vfiprintf_r+0x9a>
    3056:	495c      	ldr	r1, [pc, #368]	; (31c8 <_vfiprintf_r+0x1fc>)
    3058:	682a      	ldr	r2, [r5, #0]
    305a:	1a43      	subs	r3, r0, r1
    305c:	2040      	movs	r0, #64	; 0x40
    305e:	4098      	lsls	r0, r3
    3060:	4310      	orrs	r0, r2
    3062:	6028      	str	r0, [r5, #0]
    3064:	3401      	adds	r4, #1
    3066:	7821      	ldrb	r1, [r4, #0]
    3068:	1c63      	adds	r3, r4, #1
    306a:	4858      	ldr	r0, [pc, #352]	; (31cc <_vfiprintf_r+0x200>)
    306c:	2206      	movs	r2, #6
    306e:	9303      	str	r3, [sp, #12]
    3070:	7629      	strb	r1, [r5, #24]
    3072:	f000 fcdb 	bl	3a2c <memchr>
    3076:	2800      	cmp	r0, #0
    3078:	d100      	bne.n	307c <_vfiprintf_r+0xb0>
    307a:	e08a      	b.n	3192 <_vfiprintf_r+0x1c6>
    307c:	4b54      	ldr	r3, [pc, #336]	; (31d0 <_vfiprintf_r+0x204>)
    307e:	2b00      	cmp	r3, #0
    3080:	d17e      	bne.n	3180 <_vfiprintf_r+0x1b4>
    3082:	9b05      	ldr	r3, [sp, #20]
    3084:	2207      	movs	r2, #7
    3086:	3307      	adds	r3, #7
    3088:	4393      	bics	r3, r2
    308a:	3308      	adds	r3, #8
    308c:	9305      	str	r3, [sp, #20]
    308e:	696a      	ldr	r2, [r5, #20]
    3090:	9904      	ldr	r1, [sp, #16]
    3092:	1853      	adds	r3, r2, r1
    3094:	616b      	str	r3, [r5, #20]
    3096:	9c03      	ldr	r4, [sp, #12]
    3098:	7823      	ldrb	r3, [r4, #0]
    309a:	2b00      	cmp	r3, #0
    309c:	d104      	bne.n	30a8 <_vfiprintf_r+0xdc>
    309e:	9903      	ldr	r1, [sp, #12]
    30a0:	1a61      	subs	r1, r4, r1
    30a2:	9102      	str	r1, [sp, #8]
    30a4:	d010      	beq.n	30c8 <_vfiprintf_r+0xfc>
    30a6:	e003      	b.n	30b0 <_vfiprintf_r+0xe4>
    30a8:	2b25      	cmp	r3, #37	; 0x25
    30aa:	d0f8      	beq.n	309e <_vfiprintf_r+0xd2>
    30ac:	3401      	adds	r4, #1
    30ae:	e7f3      	b.n	3098 <_vfiprintf_r+0xcc>
    30b0:	1c30      	adds	r0, r6, #0
    30b2:	1c39      	adds	r1, r7, #0
    30b4:	9a03      	ldr	r2, [sp, #12]
    30b6:	9b02      	ldr	r3, [sp, #8]
    30b8:	f7ff ff75 	bl	2fa6 <__sfputs_r>
    30bc:	3001      	adds	r0, #1
    30be:	d075      	beq.n	31ac <_vfiprintf_r+0x1e0>
    30c0:	696a      	ldr	r2, [r5, #20]
    30c2:	9902      	ldr	r1, [sp, #8]
    30c4:	1853      	adds	r3, r2, r1
    30c6:	616b      	str	r3, [r5, #20]
    30c8:	7823      	ldrb	r3, [r4, #0]
    30ca:	2b00      	cmp	r3, #0
    30cc:	d06e      	beq.n	31ac <_vfiprintf_r+0x1e0>
    30ce:	2201      	movs	r2, #1
    30d0:	4252      	negs	r2, r2
    30d2:	606a      	str	r2, [r5, #4]
    30d4:	466a      	mov	r2, sp
    30d6:	2300      	movs	r3, #0
    30d8:	325b      	adds	r2, #91	; 0x5b
    30da:	3401      	adds	r4, #1
    30dc:	602b      	str	r3, [r5, #0]
    30de:	60eb      	str	r3, [r5, #12]
    30e0:	60ab      	str	r3, [r5, #8]
    30e2:	7013      	strb	r3, [r2, #0]
    30e4:	65ab      	str	r3, [r5, #88]	; 0x58
    30e6:	7821      	ldrb	r1, [r4, #0]
    30e8:	483a      	ldr	r0, [pc, #232]	; (31d4 <_vfiprintf_r+0x208>)
    30ea:	2205      	movs	r2, #5
    30ec:	f000 fc9e 	bl	3a2c <memchr>
    30f0:	2800      	cmp	r0, #0
    30f2:	d008      	beq.n	3106 <_vfiprintf_r+0x13a>
    30f4:	4a37      	ldr	r2, [pc, #220]	; (31d4 <_vfiprintf_r+0x208>)
    30f6:	3401      	adds	r4, #1
    30f8:	1a83      	subs	r3, r0, r2
    30fa:	2001      	movs	r0, #1
    30fc:	4098      	lsls	r0, r3
    30fe:	682b      	ldr	r3, [r5, #0]
    3100:	4318      	orrs	r0, r3
    3102:	6028      	str	r0, [r5, #0]
    3104:	e7ef      	b.n	30e6 <_vfiprintf_r+0x11a>
    3106:	682b      	ldr	r3, [r5, #0]
    3108:	06d9      	lsls	r1, r3, #27
    310a:	d503      	bpl.n	3114 <_vfiprintf_r+0x148>
    310c:	466a      	mov	r2, sp
    310e:	2120      	movs	r1, #32
    3110:	325b      	adds	r2, #91	; 0x5b
    3112:	7011      	strb	r1, [r2, #0]
    3114:	071a      	lsls	r2, r3, #28
    3116:	d503      	bpl.n	3120 <_vfiprintf_r+0x154>
    3118:	466a      	mov	r2, sp
    311a:	212b      	movs	r1, #43	; 0x2b
    311c:	325b      	adds	r2, #91	; 0x5b
    311e:	7011      	strb	r1, [r2, #0]
    3120:	7822      	ldrb	r2, [r4, #0]
    3122:	2a2a      	cmp	r2, #42	; 0x2a
    3124:	d084      	beq.n	3030 <_vfiprintf_r+0x64>
    3126:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3128:	e005      	b.n	3136 <_vfiprintf_r+0x16a>
    312a:	4252      	negs	r2, r2
    312c:	60ea      	str	r2, [r5, #12]
    312e:	2202      	movs	r2, #2
    3130:	4313      	orrs	r3, r2
    3132:	602b      	str	r3, [r5, #0]
    3134:	e783      	b.n	303e <_vfiprintf_r+0x72>
    3136:	7822      	ldrb	r2, [r4, #0]
    3138:	3a30      	subs	r2, #48	; 0x30
    313a:	2a09      	cmp	r2, #9
    313c:	d804      	bhi.n	3148 <_vfiprintf_r+0x17c>
    313e:	210a      	movs	r1, #10
    3140:	434b      	muls	r3, r1
    3142:	3401      	adds	r4, #1
    3144:	189b      	adds	r3, r3, r2
    3146:	e7f6      	b.n	3136 <_vfiprintf_r+0x16a>
    3148:	9309      	str	r3, [sp, #36]	; 0x24
    314a:	e779      	b.n	3040 <_vfiprintf_r+0x74>
    314c:	7863      	ldrb	r3, [r4, #1]
    314e:	2b2a      	cmp	r3, #42	; 0x2a
    3150:	d109      	bne.n	3166 <_vfiprintf_r+0x19a>
    3152:	9b05      	ldr	r3, [sp, #20]
    3154:	3402      	adds	r4, #2
    3156:	1d1a      	adds	r2, r3, #4
    3158:	681b      	ldr	r3, [r3, #0]
    315a:	9205      	str	r2, [sp, #20]
    315c:	2b00      	cmp	r3, #0
    315e:	da0d      	bge.n	317c <_vfiprintf_r+0x1b0>
    3160:	2301      	movs	r3, #1
    3162:	425b      	negs	r3, r3
    3164:	e00a      	b.n	317c <_vfiprintf_r+0x1b0>
    3166:	3401      	adds	r4, #1
    3168:	2300      	movs	r3, #0
    316a:	7822      	ldrb	r2, [r4, #0]
    316c:	3a30      	subs	r2, #48	; 0x30
    316e:	2a09      	cmp	r2, #9
    3170:	d804      	bhi.n	317c <_vfiprintf_r+0x1b0>
    3172:	210a      	movs	r1, #10
    3174:	434b      	muls	r3, r1
    3176:	3401      	adds	r4, #1
    3178:	189b      	adds	r3, r3, r2
    317a:	e7f6      	b.n	316a <_vfiprintf_r+0x19e>
    317c:	9307      	str	r3, [sp, #28]
    317e:	e763      	b.n	3048 <_vfiprintf_r+0x7c>
    3180:	ab05      	add	r3, sp, #20
    3182:	9300      	str	r3, [sp, #0]
    3184:	1c30      	adds	r0, r6, #0
    3186:	1c29      	adds	r1, r5, #0
    3188:	1c3a      	adds	r2, r7, #0
    318a:	4b13      	ldr	r3, [pc, #76]	; (31d8 <_vfiprintf_r+0x20c>)
    318c:	e000      	b.n	3190 <_vfiprintf_r+0x1c4>
    318e:	bf00      	nop
    3190:	e007      	b.n	31a2 <_vfiprintf_r+0x1d6>
    3192:	ab05      	add	r3, sp, #20
    3194:	9300      	str	r3, [sp, #0]
    3196:	1c30      	adds	r0, r6, #0
    3198:	1c29      	adds	r1, r5, #0
    319a:	1c3a      	adds	r2, r7, #0
    319c:	4b0e      	ldr	r3, [pc, #56]	; (31d8 <_vfiprintf_r+0x20c>)
    319e:	f000 f891 	bl	32c4 <_printf_i>
    31a2:	9004      	str	r0, [sp, #16]
    31a4:	9904      	ldr	r1, [sp, #16]
    31a6:	3101      	adds	r1, #1
    31a8:	d000      	beq.n	31ac <_vfiprintf_r+0x1e0>
    31aa:	e770      	b.n	308e <_vfiprintf_r+0xc2>
    31ac:	89bb      	ldrh	r3, [r7, #12]
    31ae:	065a      	lsls	r2, r3, #25
    31b0:	d500      	bpl.n	31b4 <_vfiprintf_r+0x1e8>
    31b2:	e73a      	b.n	302a <_vfiprintf_r+0x5e>
    31b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    31b6:	b01f      	add	sp, #124	; 0x7c
    31b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    31ba:	46c0      	nop			; (mov r8, r8)
    31bc:	00003f48 	.word	0x00003f48
    31c0:	00003f68 	.word	0x00003f68
    31c4:	00003f88 	.word	0x00003f88
    31c8:	00003f1a 	.word	0x00003f1a
    31cc:	00003f1e 	.word	0x00003f1e
    31d0:	00000000 	.word	0x00000000
    31d4:	00003f14 	.word	0x00003f14
    31d8:	00002fa7 	.word	0x00002fa7

000031dc <_printf_common>:
    31dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    31de:	1c15      	adds	r5, r2, #0
    31e0:	9301      	str	r3, [sp, #4]
    31e2:	690a      	ldr	r2, [r1, #16]
    31e4:	688b      	ldr	r3, [r1, #8]
    31e6:	1c06      	adds	r6, r0, #0
    31e8:	1c0c      	adds	r4, r1, #0
    31ea:	4293      	cmp	r3, r2
    31ec:	da00      	bge.n	31f0 <_printf_common+0x14>
    31ee:	1c13      	adds	r3, r2, #0
    31f0:	1c22      	adds	r2, r4, #0
    31f2:	602b      	str	r3, [r5, #0]
    31f4:	3243      	adds	r2, #67	; 0x43
    31f6:	7812      	ldrb	r2, [r2, #0]
    31f8:	2a00      	cmp	r2, #0
    31fa:	d001      	beq.n	3200 <_printf_common+0x24>
    31fc:	3301      	adds	r3, #1
    31fe:	602b      	str	r3, [r5, #0]
    3200:	6820      	ldr	r0, [r4, #0]
    3202:	0680      	lsls	r0, r0, #26
    3204:	d502      	bpl.n	320c <_printf_common+0x30>
    3206:	682b      	ldr	r3, [r5, #0]
    3208:	3302      	adds	r3, #2
    320a:	602b      	str	r3, [r5, #0]
    320c:	6821      	ldr	r1, [r4, #0]
    320e:	2706      	movs	r7, #6
    3210:	400f      	ands	r7, r1
    3212:	d01f      	beq.n	3254 <_printf_common+0x78>
    3214:	1c23      	adds	r3, r4, #0
    3216:	3343      	adds	r3, #67	; 0x43
    3218:	781b      	ldrb	r3, [r3, #0]
    321a:	1e5a      	subs	r2, r3, #1
    321c:	4193      	sbcs	r3, r2
    321e:	6822      	ldr	r2, [r4, #0]
    3220:	0692      	lsls	r2, r2, #26
    3222:	d51f      	bpl.n	3264 <_printf_common+0x88>
    3224:	18e1      	adds	r1, r4, r3
    3226:	3140      	adds	r1, #64	; 0x40
    3228:	2030      	movs	r0, #48	; 0x30
    322a:	70c8      	strb	r0, [r1, #3]
    322c:	1c21      	adds	r1, r4, #0
    322e:	1c5a      	adds	r2, r3, #1
    3230:	3145      	adds	r1, #69	; 0x45
    3232:	7809      	ldrb	r1, [r1, #0]
    3234:	18a2      	adds	r2, r4, r2
    3236:	3240      	adds	r2, #64	; 0x40
    3238:	3302      	adds	r3, #2
    323a:	70d1      	strb	r1, [r2, #3]
    323c:	e012      	b.n	3264 <_printf_common+0x88>
    323e:	1c22      	adds	r2, r4, #0
    3240:	1c30      	adds	r0, r6, #0
    3242:	9901      	ldr	r1, [sp, #4]
    3244:	3219      	adds	r2, #25
    3246:	2301      	movs	r3, #1
    3248:	9f08      	ldr	r7, [sp, #32]
    324a:	47b8      	blx	r7
    324c:	3001      	adds	r0, #1
    324e:	d011      	beq.n	3274 <_printf_common+0x98>
    3250:	9f00      	ldr	r7, [sp, #0]
    3252:	3701      	adds	r7, #1
    3254:	9700      	str	r7, [sp, #0]
    3256:	68e0      	ldr	r0, [r4, #12]
    3258:	6829      	ldr	r1, [r5, #0]
    325a:	9f00      	ldr	r7, [sp, #0]
    325c:	1a43      	subs	r3, r0, r1
    325e:	429f      	cmp	r7, r3
    3260:	dbed      	blt.n	323e <_printf_common+0x62>
    3262:	e7d7      	b.n	3214 <_printf_common+0x38>
    3264:	1c22      	adds	r2, r4, #0
    3266:	1c30      	adds	r0, r6, #0
    3268:	9901      	ldr	r1, [sp, #4]
    326a:	3243      	adds	r2, #67	; 0x43
    326c:	9f08      	ldr	r7, [sp, #32]
    326e:	47b8      	blx	r7
    3270:	3001      	adds	r0, #1
    3272:	d102      	bne.n	327a <_printf_common+0x9e>
    3274:	2001      	movs	r0, #1
    3276:	4240      	negs	r0, r0
    3278:	e023      	b.n	32c2 <_printf_common+0xe6>
    327a:	6820      	ldr	r0, [r4, #0]
    327c:	2106      	movs	r1, #6
    327e:	682b      	ldr	r3, [r5, #0]
    3280:	68e2      	ldr	r2, [r4, #12]
    3282:	4001      	ands	r1, r0
    3284:	2500      	movs	r5, #0
    3286:	2904      	cmp	r1, #4
    3288:	d103      	bne.n	3292 <_printf_common+0xb6>
    328a:	1ad5      	subs	r5, r2, r3
    328c:	43eb      	mvns	r3, r5
    328e:	17db      	asrs	r3, r3, #31
    3290:	401d      	ands	r5, r3
    3292:	68a2      	ldr	r2, [r4, #8]
    3294:	6923      	ldr	r3, [r4, #16]
    3296:	429a      	cmp	r2, r3
    3298:	dd01      	ble.n	329e <_printf_common+0xc2>
    329a:	1ad3      	subs	r3, r2, r3
    329c:	18ed      	adds	r5, r5, r3
    329e:	2700      	movs	r7, #0
    32a0:	9700      	str	r7, [sp, #0]
    32a2:	9f00      	ldr	r7, [sp, #0]
    32a4:	42af      	cmp	r7, r5
    32a6:	da0b      	bge.n	32c0 <_printf_common+0xe4>
    32a8:	1c22      	adds	r2, r4, #0
    32aa:	1c30      	adds	r0, r6, #0
    32ac:	9901      	ldr	r1, [sp, #4]
    32ae:	321a      	adds	r2, #26
    32b0:	2301      	movs	r3, #1
    32b2:	9f08      	ldr	r7, [sp, #32]
    32b4:	47b8      	blx	r7
    32b6:	3001      	adds	r0, #1
    32b8:	d0dc      	beq.n	3274 <_printf_common+0x98>
    32ba:	9f00      	ldr	r7, [sp, #0]
    32bc:	3701      	adds	r7, #1
    32be:	e7ef      	b.n	32a0 <_printf_common+0xc4>
    32c0:	2000      	movs	r0, #0
    32c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000032c4 <_printf_i>:
    32c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    32c6:	1c0d      	adds	r5, r1, #0
    32c8:	b08b      	sub	sp, #44	; 0x2c
    32ca:	3543      	adds	r5, #67	; 0x43
    32cc:	9206      	str	r2, [sp, #24]
    32ce:	9005      	str	r0, [sp, #20]
    32d0:	9307      	str	r3, [sp, #28]
    32d2:	9504      	str	r5, [sp, #16]
    32d4:	7e0b      	ldrb	r3, [r1, #24]
    32d6:	1c0c      	adds	r4, r1, #0
    32d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    32da:	2b6e      	cmp	r3, #110	; 0x6e
    32dc:	d100      	bne.n	32e0 <_printf_i+0x1c>
    32de:	e0a7      	b.n	3430 <_printf_i+0x16c>
    32e0:	d811      	bhi.n	3306 <_printf_i+0x42>
    32e2:	2b63      	cmp	r3, #99	; 0x63
    32e4:	d022      	beq.n	332c <_printf_i+0x68>
    32e6:	d809      	bhi.n	32fc <_printf_i+0x38>
    32e8:	2b00      	cmp	r3, #0
    32ea:	d100      	bne.n	32ee <_printf_i+0x2a>
    32ec:	e0b0      	b.n	3450 <_printf_i+0x18c>
    32ee:	2b58      	cmp	r3, #88	; 0x58
    32f0:	d000      	beq.n	32f4 <_printf_i+0x30>
    32f2:	e0c0      	b.n	3476 <_printf_i+0x1b2>
    32f4:	3145      	adds	r1, #69	; 0x45
    32f6:	700b      	strb	r3, [r1, #0]
    32f8:	4d7b      	ldr	r5, [pc, #492]	; (34e8 <_printf_i+0x224>)
    32fa:	e04e      	b.n	339a <_printf_i+0xd6>
    32fc:	2b64      	cmp	r3, #100	; 0x64
    32fe:	d01c      	beq.n	333a <_printf_i+0x76>
    3300:	2b69      	cmp	r3, #105	; 0x69
    3302:	d01a      	beq.n	333a <_printf_i+0x76>
    3304:	e0b7      	b.n	3476 <_printf_i+0x1b2>
    3306:	2b73      	cmp	r3, #115	; 0x73
    3308:	d100      	bne.n	330c <_printf_i+0x48>
    330a:	e0a5      	b.n	3458 <_printf_i+0x194>
    330c:	d809      	bhi.n	3322 <_printf_i+0x5e>
    330e:	2b6f      	cmp	r3, #111	; 0x6f
    3310:	d029      	beq.n	3366 <_printf_i+0xa2>
    3312:	2b70      	cmp	r3, #112	; 0x70
    3314:	d000      	beq.n	3318 <_printf_i+0x54>
    3316:	e0ae      	b.n	3476 <_printf_i+0x1b2>
    3318:	680e      	ldr	r6, [r1, #0]
    331a:	2320      	movs	r3, #32
    331c:	4333      	orrs	r3, r6
    331e:	600b      	str	r3, [r1, #0]
    3320:	e036      	b.n	3390 <_printf_i+0xcc>
    3322:	2b75      	cmp	r3, #117	; 0x75
    3324:	d01f      	beq.n	3366 <_printf_i+0xa2>
    3326:	2b78      	cmp	r3, #120	; 0x78
    3328:	d032      	beq.n	3390 <_printf_i+0xcc>
    332a:	e0a4      	b.n	3476 <_printf_i+0x1b2>
    332c:	6813      	ldr	r3, [r2, #0]
    332e:	1c0d      	adds	r5, r1, #0
    3330:	1d19      	adds	r1, r3, #4
    3332:	3542      	adds	r5, #66	; 0x42
    3334:	6011      	str	r1, [r2, #0]
    3336:	681b      	ldr	r3, [r3, #0]
    3338:	e09f      	b.n	347a <_printf_i+0x1b6>
    333a:	6821      	ldr	r1, [r4, #0]
    333c:	6813      	ldr	r3, [r2, #0]
    333e:	060e      	lsls	r6, r1, #24
    3340:	d503      	bpl.n	334a <_printf_i+0x86>
    3342:	1d19      	adds	r1, r3, #4
    3344:	6011      	str	r1, [r2, #0]
    3346:	681e      	ldr	r6, [r3, #0]
    3348:	e005      	b.n	3356 <_printf_i+0x92>
    334a:	0648      	lsls	r0, r1, #25
    334c:	d5f9      	bpl.n	3342 <_printf_i+0x7e>
    334e:	1d19      	adds	r1, r3, #4
    3350:	6011      	str	r1, [r2, #0]
    3352:	2100      	movs	r1, #0
    3354:	5e5e      	ldrsh	r6, [r3, r1]
    3356:	4b64      	ldr	r3, [pc, #400]	; (34e8 <_printf_i+0x224>)
    3358:	2e00      	cmp	r6, #0
    335a:	da3b      	bge.n	33d4 <_printf_i+0x110>
    335c:	9d04      	ldr	r5, [sp, #16]
    335e:	222d      	movs	r2, #45	; 0x2d
    3360:	4276      	negs	r6, r6
    3362:	702a      	strb	r2, [r5, #0]
    3364:	e036      	b.n	33d4 <_printf_i+0x110>
    3366:	6821      	ldr	r1, [r4, #0]
    3368:	6813      	ldr	r3, [r2, #0]
    336a:	060e      	lsls	r6, r1, #24
    336c:	d503      	bpl.n	3376 <_printf_i+0xb2>
    336e:	1d19      	adds	r1, r3, #4
    3370:	6011      	str	r1, [r2, #0]
    3372:	681e      	ldr	r6, [r3, #0]
    3374:	e004      	b.n	3380 <_printf_i+0xbc>
    3376:	0648      	lsls	r0, r1, #25
    3378:	d5f9      	bpl.n	336e <_printf_i+0xaa>
    337a:	1d19      	adds	r1, r3, #4
    337c:	881e      	ldrh	r6, [r3, #0]
    337e:	6011      	str	r1, [r2, #0]
    3380:	4b59      	ldr	r3, [pc, #356]	; (34e8 <_printf_i+0x224>)
    3382:	7e22      	ldrb	r2, [r4, #24]
    3384:	9303      	str	r3, [sp, #12]
    3386:	2708      	movs	r7, #8
    3388:	2a6f      	cmp	r2, #111	; 0x6f
    338a:	d01e      	beq.n	33ca <_printf_i+0x106>
    338c:	270a      	movs	r7, #10
    338e:	e01c      	b.n	33ca <_printf_i+0x106>
    3390:	1c23      	adds	r3, r4, #0
    3392:	2178      	movs	r1, #120	; 0x78
    3394:	3345      	adds	r3, #69	; 0x45
    3396:	4d55      	ldr	r5, [pc, #340]	; (34ec <_printf_i+0x228>)
    3398:	7019      	strb	r1, [r3, #0]
    339a:	6811      	ldr	r1, [r2, #0]
    339c:	6823      	ldr	r3, [r4, #0]
    339e:	1d08      	adds	r0, r1, #4
    33a0:	9503      	str	r5, [sp, #12]
    33a2:	6010      	str	r0, [r2, #0]
    33a4:	061e      	lsls	r6, r3, #24
    33a6:	d501      	bpl.n	33ac <_printf_i+0xe8>
    33a8:	680e      	ldr	r6, [r1, #0]
    33aa:	e002      	b.n	33b2 <_printf_i+0xee>
    33ac:	0658      	lsls	r0, r3, #25
    33ae:	d5fb      	bpl.n	33a8 <_printf_i+0xe4>
    33b0:	880e      	ldrh	r6, [r1, #0]
    33b2:	07d9      	lsls	r1, r3, #31
    33b4:	d502      	bpl.n	33bc <_printf_i+0xf8>
    33b6:	2220      	movs	r2, #32
    33b8:	4313      	orrs	r3, r2
    33ba:	6023      	str	r3, [r4, #0]
    33bc:	2710      	movs	r7, #16
    33be:	2e00      	cmp	r6, #0
    33c0:	d103      	bne.n	33ca <_printf_i+0x106>
    33c2:	6822      	ldr	r2, [r4, #0]
    33c4:	2320      	movs	r3, #32
    33c6:	439a      	bics	r2, r3
    33c8:	6022      	str	r2, [r4, #0]
    33ca:	1c23      	adds	r3, r4, #0
    33cc:	2200      	movs	r2, #0
    33ce:	3343      	adds	r3, #67	; 0x43
    33d0:	701a      	strb	r2, [r3, #0]
    33d2:	e001      	b.n	33d8 <_printf_i+0x114>
    33d4:	9303      	str	r3, [sp, #12]
    33d6:	270a      	movs	r7, #10
    33d8:	6863      	ldr	r3, [r4, #4]
    33da:	60a3      	str	r3, [r4, #8]
    33dc:	2b00      	cmp	r3, #0
    33de:	db03      	blt.n	33e8 <_printf_i+0x124>
    33e0:	6825      	ldr	r5, [r4, #0]
    33e2:	2204      	movs	r2, #4
    33e4:	4395      	bics	r5, r2
    33e6:	6025      	str	r5, [r4, #0]
    33e8:	2e00      	cmp	r6, #0
    33ea:	d102      	bne.n	33f2 <_printf_i+0x12e>
    33ec:	9d04      	ldr	r5, [sp, #16]
    33ee:	2b00      	cmp	r3, #0
    33f0:	d00e      	beq.n	3410 <_printf_i+0x14c>
    33f2:	9d04      	ldr	r5, [sp, #16]
    33f4:	1c30      	adds	r0, r6, #0
    33f6:	1c39      	adds	r1, r7, #0
    33f8:	f7fe fb3a 	bl	1a70 <__aeabi_uidivmod>
    33fc:	9803      	ldr	r0, [sp, #12]
    33fe:	3d01      	subs	r5, #1
    3400:	5c43      	ldrb	r3, [r0, r1]
    3402:	1c30      	adds	r0, r6, #0
    3404:	702b      	strb	r3, [r5, #0]
    3406:	1c39      	adds	r1, r7, #0
    3408:	f7fe faee 	bl	19e8 <__aeabi_uidiv>
    340c:	1e06      	subs	r6, r0, #0
    340e:	d1f1      	bne.n	33f4 <_printf_i+0x130>
    3410:	2f08      	cmp	r7, #8
    3412:	d109      	bne.n	3428 <_printf_i+0x164>
    3414:	6821      	ldr	r1, [r4, #0]
    3416:	07c9      	lsls	r1, r1, #31
    3418:	d506      	bpl.n	3428 <_printf_i+0x164>
    341a:	6862      	ldr	r2, [r4, #4]
    341c:	6923      	ldr	r3, [r4, #16]
    341e:	429a      	cmp	r2, r3
    3420:	dc02      	bgt.n	3428 <_printf_i+0x164>
    3422:	3d01      	subs	r5, #1
    3424:	2330      	movs	r3, #48	; 0x30
    3426:	702b      	strb	r3, [r5, #0]
    3428:	9e04      	ldr	r6, [sp, #16]
    342a:	1b73      	subs	r3, r6, r5
    342c:	6123      	str	r3, [r4, #16]
    342e:	e02a      	b.n	3486 <_printf_i+0x1c2>
    3430:	6808      	ldr	r0, [r1, #0]
    3432:	6813      	ldr	r3, [r2, #0]
    3434:	6949      	ldr	r1, [r1, #20]
    3436:	0605      	lsls	r5, r0, #24
    3438:	d504      	bpl.n	3444 <_printf_i+0x180>
    343a:	1d18      	adds	r0, r3, #4
    343c:	6010      	str	r0, [r2, #0]
    343e:	681b      	ldr	r3, [r3, #0]
    3440:	6019      	str	r1, [r3, #0]
    3442:	e005      	b.n	3450 <_printf_i+0x18c>
    3444:	0646      	lsls	r6, r0, #25
    3446:	d5f8      	bpl.n	343a <_printf_i+0x176>
    3448:	1d18      	adds	r0, r3, #4
    344a:	6010      	str	r0, [r2, #0]
    344c:	681b      	ldr	r3, [r3, #0]
    344e:	8019      	strh	r1, [r3, #0]
    3450:	2300      	movs	r3, #0
    3452:	6123      	str	r3, [r4, #16]
    3454:	9d04      	ldr	r5, [sp, #16]
    3456:	e016      	b.n	3486 <_printf_i+0x1c2>
    3458:	6813      	ldr	r3, [r2, #0]
    345a:	1d19      	adds	r1, r3, #4
    345c:	6011      	str	r1, [r2, #0]
    345e:	681d      	ldr	r5, [r3, #0]
    3460:	1c28      	adds	r0, r5, #0
    3462:	f000 fbe9 	bl	3c38 <strlen>
    3466:	6863      	ldr	r3, [r4, #4]
    3468:	6120      	str	r0, [r4, #16]
    346a:	4298      	cmp	r0, r3
    346c:	d900      	bls.n	3470 <_printf_i+0x1ac>
    346e:	6123      	str	r3, [r4, #16]
    3470:	6920      	ldr	r0, [r4, #16]
    3472:	6060      	str	r0, [r4, #4]
    3474:	e004      	b.n	3480 <_printf_i+0x1bc>
    3476:	1c25      	adds	r5, r4, #0
    3478:	3542      	adds	r5, #66	; 0x42
    347a:	702b      	strb	r3, [r5, #0]
    347c:	2301      	movs	r3, #1
    347e:	6123      	str	r3, [r4, #16]
    3480:	9e04      	ldr	r6, [sp, #16]
    3482:	2300      	movs	r3, #0
    3484:	7033      	strb	r3, [r6, #0]
    3486:	9e07      	ldr	r6, [sp, #28]
    3488:	9805      	ldr	r0, [sp, #20]
    348a:	9600      	str	r6, [sp, #0]
    348c:	1c21      	adds	r1, r4, #0
    348e:	aa09      	add	r2, sp, #36	; 0x24
    3490:	9b06      	ldr	r3, [sp, #24]
    3492:	f7ff fea3 	bl	31dc <_printf_common>
    3496:	3001      	adds	r0, #1
    3498:	d102      	bne.n	34a0 <_printf_i+0x1dc>
    349a:	2001      	movs	r0, #1
    349c:	4240      	negs	r0, r0
    349e:	e021      	b.n	34e4 <_printf_i+0x220>
    34a0:	1c2a      	adds	r2, r5, #0
    34a2:	9805      	ldr	r0, [sp, #20]
    34a4:	9906      	ldr	r1, [sp, #24]
    34a6:	6923      	ldr	r3, [r4, #16]
    34a8:	9d07      	ldr	r5, [sp, #28]
    34aa:	47a8      	blx	r5
    34ac:	3001      	adds	r0, #1
    34ae:	d0f4      	beq.n	349a <_printf_i+0x1d6>
    34b0:	6826      	ldr	r6, [r4, #0]
    34b2:	07b6      	lsls	r6, r6, #30
    34b4:	d405      	bmi.n	34c2 <_printf_i+0x1fe>
    34b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    34b8:	68e0      	ldr	r0, [r4, #12]
    34ba:	4298      	cmp	r0, r3
    34bc:	da12      	bge.n	34e4 <_printf_i+0x220>
    34be:	1c18      	adds	r0, r3, #0
    34c0:	e010      	b.n	34e4 <_printf_i+0x220>
    34c2:	2500      	movs	r5, #0
    34c4:	68e0      	ldr	r0, [r4, #12]
    34c6:	9909      	ldr	r1, [sp, #36]	; 0x24
    34c8:	1a43      	subs	r3, r0, r1
    34ca:	429d      	cmp	r5, r3
    34cc:	daf3      	bge.n	34b6 <_printf_i+0x1f2>
    34ce:	1c22      	adds	r2, r4, #0
    34d0:	9805      	ldr	r0, [sp, #20]
    34d2:	9906      	ldr	r1, [sp, #24]
    34d4:	3219      	adds	r2, #25
    34d6:	2301      	movs	r3, #1
    34d8:	9e07      	ldr	r6, [sp, #28]
    34da:	47b0      	blx	r6
    34dc:	3001      	adds	r0, #1
    34de:	d0dc      	beq.n	349a <_printf_i+0x1d6>
    34e0:	3501      	adds	r5, #1
    34e2:	e7ef      	b.n	34c4 <_printf_i+0x200>
    34e4:	b00b      	add	sp, #44	; 0x2c
    34e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34e8:	00003f25 	.word	0x00003f25
    34ec:	00003f36 	.word	0x00003f36

000034f0 <__swbuf_r>:
    34f0:	b570      	push	{r4, r5, r6, lr}
    34f2:	1c05      	adds	r5, r0, #0
    34f4:	1c0e      	adds	r6, r1, #0
    34f6:	1c14      	adds	r4, r2, #0
    34f8:	2800      	cmp	r0, #0
    34fa:	d004      	beq.n	3506 <__swbuf_r+0x16>
    34fc:	6982      	ldr	r2, [r0, #24]
    34fe:	2a00      	cmp	r2, #0
    3500:	d101      	bne.n	3506 <__swbuf_r+0x16>
    3502:	f000 f9c9 	bl	3898 <__sinit>
    3506:	4b23      	ldr	r3, [pc, #140]	; (3594 <__swbuf_r+0xa4>)
    3508:	429c      	cmp	r4, r3
    350a:	d101      	bne.n	3510 <__swbuf_r+0x20>
    350c:	686c      	ldr	r4, [r5, #4]
    350e:	e008      	b.n	3522 <__swbuf_r+0x32>
    3510:	4b21      	ldr	r3, [pc, #132]	; (3598 <__swbuf_r+0xa8>)
    3512:	429c      	cmp	r4, r3
    3514:	d101      	bne.n	351a <__swbuf_r+0x2a>
    3516:	68ac      	ldr	r4, [r5, #8]
    3518:	e003      	b.n	3522 <__swbuf_r+0x32>
    351a:	4b20      	ldr	r3, [pc, #128]	; (359c <__swbuf_r+0xac>)
    351c:	429c      	cmp	r4, r3
    351e:	d100      	bne.n	3522 <__swbuf_r+0x32>
    3520:	68ec      	ldr	r4, [r5, #12]
    3522:	69a3      	ldr	r3, [r4, #24]
    3524:	60a3      	str	r3, [r4, #8]
    3526:	89a3      	ldrh	r3, [r4, #12]
    3528:	071a      	lsls	r2, r3, #28
    352a:	d50a      	bpl.n	3542 <__swbuf_r+0x52>
    352c:	6923      	ldr	r3, [r4, #16]
    352e:	2b00      	cmp	r3, #0
    3530:	d007      	beq.n	3542 <__swbuf_r+0x52>
    3532:	6822      	ldr	r2, [r4, #0]
    3534:	6923      	ldr	r3, [r4, #16]
    3536:	b2f6      	uxtb	r6, r6
    3538:	1ad0      	subs	r0, r2, r3
    353a:	6962      	ldr	r2, [r4, #20]
    353c:	4290      	cmp	r0, r2
    353e:	db0f      	blt.n	3560 <__swbuf_r+0x70>
    3540:	e008      	b.n	3554 <__swbuf_r+0x64>
    3542:	1c28      	adds	r0, r5, #0
    3544:	1c21      	adds	r1, r4, #0
    3546:	f000 f82b 	bl	35a0 <__swsetup_r>
    354a:	2800      	cmp	r0, #0
    354c:	d0f1      	beq.n	3532 <__swbuf_r+0x42>
    354e:	2001      	movs	r0, #1
    3550:	4240      	negs	r0, r0
    3552:	e01d      	b.n	3590 <__swbuf_r+0xa0>
    3554:	1c28      	adds	r0, r5, #0
    3556:	1c21      	adds	r1, r4, #0
    3558:	f000 f91e 	bl	3798 <_fflush_r>
    355c:	2800      	cmp	r0, #0
    355e:	d1f6      	bne.n	354e <__swbuf_r+0x5e>
    3560:	68a3      	ldr	r3, [r4, #8]
    3562:	3001      	adds	r0, #1
    3564:	3b01      	subs	r3, #1
    3566:	60a3      	str	r3, [r4, #8]
    3568:	6823      	ldr	r3, [r4, #0]
    356a:	1c5a      	adds	r2, r3, #1
    356c:	6022      	str	r2, [r4, #0]
    356e:	701e      	strb	r6, [r3, #0]
    3570:	6963      	ldr	r3, [r4, #20]
    3572:	4298      	cmp	r0, r3
    3574:	d005      	beq.n	3582 <__swbuf_r+0x92>
    3576:	89a3      	ldrh	r3, [r4, #12]
    3578:	1c30      	adds	r0, r6, #0
    357a:	07da      	lsls	r2, r3, #31
    357c:	d508      	bpl.n	3590 <__swbuf_r+0xa0>
    357e:	2e0a      	cmp	r6, #10
    3580:	d106      	bne.n	3590 <__swbuf_r+0xa0>
    3582:	1c28      	adds	r0, r5, #0
    3584:	1c21      	adds	r1, r4, #0
    3586:	f000 f907 	bl	3798 <_fflush_r>
    358a:	2800      	cmp	r0, #0
    358c:	d1df      	bne.n	354e <__swbuf_r+0x5e>
    358e:	1c30      	adds	r0, r6, #0
    3590:	bd70      	pop	{r4, r5, r6, pc}
    3592:	46c0      	nop			; (mov r8, r8)
    3594:	00003f48 	.word	0x00003f48
    3598:	00003f68 	.word	0x00003f68
    359c:	00003f88 	.word	0x00003f88

000035a0 <__swsetup_r>:
    35a0:	4b34      	ldr	r3, [pc, #208]	; (3674 <__swsetup_r+0xd4>)
    35a2:	b570      	push	{r4, r5, r6, lr}
    35a4:	681d      	ldr	r5, [r3, #0]
    35a6:	1c06      	adds	r6, r0, #0
    35a8:	1c0c      	adds	r4, r1, #0
    35aa:	2d00      	cmp	r5, #0
    35ac:	d005      	beq.n	35ba <__swsetup_r+0x1a>
    35ae:	69a9      	ldr	r1, [r5, #24]
    35b0:	2900      	cmp	r1, #0
    35b2:	d102      	bne.n	35ba <__swsetup_r+0x1a>
    35b4:	1c28      	adds	r0, r5, #0
    35b6:	f000 f96f 	bl	3898 <__sinit>
    35ba:	4b2f      	ldr	r3, [pc, #188]	; (3678 <__swsetup_r+0xd8>)
    35bc:	429c      	cmp	r4, r3
    35be:	d101      	bne.n	35c4 <__swsetup_r+0x24>
    35c0:	686c      	ldr	r4, [r5, #4]
    35c2:	e008      	b.n	35d6 <__swsetup_r+0x36>
    35c4:	4b2d      	ldr	r3, [pc, #180]	; (367c <__swsetup_r+0xdc>)
    35c6:	429c      	cmp	r4, r3
    35c8:	d101      	bne.n	35ce <__swsetup_r+0x2e>
    35ca:	68ac      	ldr	r4, [r5, #8]
    35cc:	e003      	b.n	35d6 <__swsetup_r+0x36>
    35ce:	4b2c      	ldr	r3, [pc, #176]	; (3680 <__swsetup_r+0xe0>)
    35d0:	429c      	cmp	r4, r3
    35d2:	d100      	bne.n	35d6 <__swsetup_r+0x36>
    35d4:	68ec      	ldr	r4, [r5, #12]
    35d6:	89a2      	ldrh	r2, [r4, #12]
    35d8:	b293      	uxth	r3, r2
    35da:	0719      	lsls	r1, r3, #28
    35dc:	d421      	bmi.n	3622 <__swsetup_r+0x82>
    35de:	06d9      	lsls	r1, r3, #27
    35e0:	d405      	bmi.n	35ee <__swsetup_r+0x4e>
    35e2:	2309      	movs	r3, #9
    35e4:	6033      	str	r3, [r6, #0]
    35e6:	2340      	movs	r3, #64	; 0x40
    35e8:	431a      	orrs	r2, r3
    35ea:	81a2      	strh	r2, [r4, #12]
    35ec:	e03f      	b.n	366e <__swsetup_r+0xce>
    35ee:	075a      	lsls	r2, r3, #29
    35f0:	d513      	bpl.n	361a <__swsetup_r+0x7a>
    35f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    35f4:	2900      	cmp	r1, #0
    35f6:	d008      	beq.n	360a <__swsetup_r+0x6a>
    35f8:	1c23      	adds	r3, r4, #0
    35fa:	3344      	adds	r3, #68	; 0x44
    35fc:	4299      	cmp	r1, r3
    35fe:	d002      	beq.n	3606 <__swsetup_r+0x66>
    3600:	1c30      	adds	r0, r6, #0
    3602:	f000 fa1f 	bl	3a44 <_free_r>
    3606:	2300      	movs	r3, #0
    3608:	6363      	str	r3, [r4, #52]	; 0x34
    360a:	89a3      	ldrh	r3, [r4, #12]
    360c:	2224      	movs	r2, #36	; 0x24
    360e:	4393      	bics	r3, r2
    3610:	81a3      	strh	r3, [r4, #12]
    3612:	2300      	movs	r3, #0
    3614:	6063      	str	r3, [r4, #4]
    3616:	6923      	ldr	r3, [r4, #16]
    3618:	6023      	str	r3, [r4, #0]
    361a:	89a3      	ldrh	r3, [r4, #12]
    361c:	2208      	movs	r2, #8
    361e:	4313      	orrs	r3, r2
    3620:	81a3      	strh	r3, [r4, #12]
    3622:	6921      	ldr	r1, [r4, #16]
    3624:	2900      	cmp	r1, #0
    3626:	d10b      	bne.n	3640 <__swsetup_r+0xa0>
    3628:	89a3      	ldrh	r3, [r4, #12]
    362a:	22a0      	movs	r2, #160	; 0xa0
    362c:	0092      	lsls	r2, r2, #2
    362e:	401a      	ands	r2, r3
    3630:	2380      	movs	r3, #128	; 0x80
    3632:	009b      	lsls	r3, r3, #2
    3634:	429a      	cmp	r2, r3
    3636:	d003      	beq.n	3640 <__swsetup_r+0xa0>
    3638:	1c30      	adds	r0, r6, #0
    363a:	1c21      	adds	r1, r4, #0
    363c:	f000 f99c 	bl	3978 <__smakebuf_r>
    3640:	89a3      	ldrh	r3, [r4, #12]
    3642:	2201      	movs	r2, #1
    3644:	401a      	ands	r2, r3
    3646:	d005      	beq.n	3654 <__swsetup_r+0xb4>
    3648:	6961      	ldr	r1, [r4, #20]
    364a:	2200      	movs	r2, #0
    364c:	60a2      	str	r2, [r4, #8]
    364e:	424a      	negs	r2, r1
    3650:	61a2      	str	r2, [r4, #24]
    3652:	e003      	b.n	365c <__swsetup_r+0xbc>
    3654:	0799      	lsls	r1, r3, #30
    3656:	d400      	bmi.n	365a <__swsetup_r+0xba>
    3658:	6962      	ldr	r2, [r4, #20]
    365a:	60a2      	str	r2, [r4, #8]
    365c:	6922      	ldr	r2, [r4, #16]
    365e:	2000      	movs	r0, #0
    3660:	4282      	cmp	r2, r0
    3662:	d106      	bne.n	3672 <__swsetup_r+0xd2>
    3664:	0619      	lsls	r1, r3, #24
    3666:	d504      	bpl.n	3672 <__swsetup_r+0xd2>
    3668:	2240      	movs	r2, #64	; 0x40
    366a:	4313      	orrs	r3, r2
    366c:	81a3      	strh	r3, [r4, #12]
    366e:	2001      	movs	r0, #1
    3670:	4240      	negs	r0, r0
    3672:	bd70      	pop	{r4, r5, r6, pc}
    3674:	20000064 	.word	0x20000064
    3678:	00003f48 	.word	0x00003f48
    367c:	00003f68 	.word	0x00003f68
    3680:	00003f88 	.word	0x00003f88

00003684 <__sflush_r>:
    3684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3686:	898b      	ldrh	r3, [r1, #12]
    3688:	1c05      	adds	r5, r0, #0
    368a:	1c0c      	adds	r4, r1, #0
    368c:	0719      	lsls	r1, r3, #28
    368e:	d45e      	bmi.n	374e <__sflush_r+0xca>
    3690:	6862      	ldr	r2, [r4, #4]
    3692:	2a00      	cmp	r2, #0
    3694:	dc02      	bgt.n	369c <__sflush_r+0x18>
    3696:	6c27      	ldr	r7, [r4, #64]	; 0x40
    3698:	2f00      	cmp	r7, #0
    369a:	dd1a      	ble.n	36d2 <__sflush_r+0x4e>
    369c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    369e:	2f00      	cmp	r7, #0
    36a0:	d017      	beq.n	36d2 <__sflush_r+0x4e>
    36a2:	2200      	movs	r2, #0
    36a4:	682e      	ldr	r6, [r5, #0]
    36a6:	602a      	str	r2, [r5, #0]
    36a8:	2280      	movs	r2, #128	; 0x80
    36aa:	0152      	lsls	r2, r2, #5
    36ac:	401a      	ands	r2, r3
    36ae:	d001      	beq.n	36b4 <__sflush_r+0x30>
    36b0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    36b2:	e015      	b.n	36e0 <__sflush_r+0x5c>
    36b4:	1c28      	adds	r0, r5, #0
    36b6:	6a21      	ldr	r1, [r4, #32]
    36b8:	2301      	movs	r3, #1
    36ba:	47b8      	blx	r7
    36bc:	1c02      	adds	r2, r0, #0
    36be:	1c41      	adds	r1, r0, #1
    36c0:	d10e      	bne.n	36e0 <__sflush_r+0x5c>
    36c2:	682b      	ldr	r3, [r5, #0]
    36c4:	2b00      	cmp	r3, #0
    36c6:	d00b      	beq.n	36e0 <__sflush_r+0x5c>
    36c8:	2b1d      	cmp	r3, #29
    36ca:	d001      	beq.n	36d0 <__sflush_r+0x4c>
    36cc:	2b16      	cmp	r3, #22
    36ce:	d102      	bne.n	36d6 <__sflush_r+0x52>
    36d0:	602e      	str	r6, [r5, #0]
    36d2:	2000      	movs	r0, #0
    36d4:	e05e      	b.n	3794 <__sflush_r+0x110>
    36d6:	89a3      	ldrh	r3, [r4, #12]
    36d8:	2140      	movs	r1, #64	; 0x40
    36da:	430b      	orrs	r3, r1
    36dc:	81a3      	strh	r3, [r4, #12]
    36de:	e059      	b.n	3794 <__sflush_r+0x110>
    36e0:	89a3      	ldrh	r3, [r4, #12]
    36e2:	075f      	lsls	r7, r3, #29
    36e4:	d506      	bpl.n	36f4 <__sflush_r+0x70>
    36e6:	6861      	ldr	r1, [r4, #4]
    36e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    36ea:	1a52      	subs	r2, r2, r1
    36ec:	2b00      	cmp	r3, #0
    36ee:	d001      	beq.n	36f4 <__sflush_r+0x70>
    36f0:	6c27      	ldr	r7, [r4, #64]	; 0x40
    36f2:	1bd2      	subs	r2, r2, r7
    36f4:	1c28      	adds	r0, r5, #0
    36f6:	6a21      	ldr	r1, [r4, #32]
    36f8:	2300      	movs	r3, #0
    36fa:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    36fc:	47b8      	blx	r7
    36fe:	89a2      	ldrh	r2, [r4, #12]
    3700:	1c41      	adds	r1, r0, #1
    3702:	d106      	bne.n	3712 <__sflush_r+0x8e>
    3704:	682b      	ldr	r3, [r5, #0]
    3706:	2b00      	cmp	r3, #0
    3708:	d003      	beq.n	3712 <__sflush_r+0x8e>
    370a:	2b1d      	cmp	r3, #29
    370c:	d001      	beq.n	3712 <__sflush_r+0x8e>
    370e:	2b16      	cmp	r3, #22
    3710:	d119      	bne.n	3746 <__sflush_r+0xc2>
    3712:	2300      	movs	r3, #0
    3714:	6063      	str	r3, [r4, #4]
    3716:	6923      	ldr	r3, [r4, #16]
    3718:	6023      	str	r3, [r4, #0]
    371a:	04d7      	lsls	r7, r2, #19
    371c:	d505      	bpl.n	372a <__sflush_r+0xa6>
    371e:	1c41      	adds	r1, r0, #1
    3720:	d102      	bne.n	3728 <__sflush_r+0xa4>
    3722:	682a      	ldr	r2, [r5, #0]
    3724:	2a00      	cmp	r2, #0
    3726:	d100      	bne.n	372a <__sflush_r+0xa6>
    3728:	6560      	str	r0, [r4, #84]	; 0x54
    372a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    372c:	602e      	str	r6, [r5, #0]
    372e:	2900      	cmp	r1, #0
    3730:	d0cf      	beq.n	36d2 <__sflush_r+0x4e>
    3732:	1c23      	adds	r3, r4, #0
    3734:	3344      	adds	r3, #68	; 0x44
    3736:	4299      	cmp	r1, r3
    3738:	d002      	beq.n	3740 <__sflush_r+0xbc>
    373a:	1c28      	adds	r0, r5, #0
    373c:	f000 f982 	bl	3a44 <_free_r>
    3740:	2000      	movs	r0, #0
    3742:	6360      	str	r0, [r4, #52]	; 0x34
    3744:	e026      	b.n	3794 <__sflush_r+0x110>
    3746:	2340      	movs	r3, #64	; 0x40
    3748:	431a      	orrs	r2, r3
    374a:	81a2      	strh	r2, [r4, #12]
    374c:	e022      	b.n	3794 <__sflush_r+0x110>
    374e:	6926      	ldr	r6, [r4, #16]
    3750:	2e00      	cmp	r6, #0
    3752:	d0be      	beq.n	36d2 <__sflush_r+0x4e>
    3754:	6827      	ldr	r7, [r4, #0]
    3756:	2200      	movs	r2, #0
    3758:	1bbf      	subs	r7, r7, r6
    375a:	9701      	str	r7, [sp, #4]
    375c:	6026      	str	r6, [r4, #0]
    375e:	0799      	lsls	r1, r3, #30
    3760:	d100      	bne.n	3764 <__sflush_r+0xe0>
    3762:	6962      	ldr	r2, [r4, #20]
    3764:	60a2      	str	r2, [r4, #8]
    3766:	9f01      	ldr	r7, [sp, #4]
    3768:	2f00      	cmp	r7, #0
    376a:	ddb2      	ble.n	36d2 <__sflush_r+0x4e>
    376c:	1c28      	adds	r0, r5, #0
    376e:	6a21      	ldr	r1, [r4, #32]
    3770:	1c32      	adds	r2, r6, #0
    3772:	9b01      	ldr	r3, [sp, #4]
    3774:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    3776:	47b8      	blx	r7
    3778:	2800      	cmp	r0, #0
    377a:	dc06      	bgt.n	378a <__sflush_r+0x106>
    377c:	89a3      	ldrh	r3, [r4, #12]
    377e:	2240      	movs	r2, #64	; 0x40
    3780:	4313      	orrs	r3, r2
    3782:	2001      	movs	r0, #1
    3784:	81a3      	strh	r3, [r4, #12]
    3786:	4240      	negs	r0, r0
    3788:	e004      	b.n	3794 <__sflush_r+0x110>
    378a:	9f01      	ldr	r7, [sp, #4]
    378c:	1836      	adds	r6, r6, r0
    378e:	1a3f      	subs	r7, r7, r0
    3790:	9701      	str	r7, [sp, #4]
    3792:	e7e8      	b.n	3766 <__sflush_r+0xe2>
    3794:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00003798 <_fflush_r>:
    3798:	690a      	ldr	r2, [r1, #16]
    379a:	b538      	push	{r3, r4, r5, lr}
    379c:	1c05      	adds	r5, r0, #0
    379e:	1c0c      	adds	r4, r1, #0
    37a0:	2a00      	cmp	r2, #0
    37a2:	d101      	bne.n	37a8 <_fflush_r+0x10>
    37a4:	2000      	movs	r0, #0
    37a6:	e01c      	b.n	37e2 <_fflush_r+0x4a>
    37a8:	2800      	cmp	r0, #0
    37aa:	d004      	beq.n	37b6 <_fflush_r+0x1e>
    37ac:	6983      	ldr	r3, [r0, #24]
    37ae:	2b00      	cmp	r3, #0
    37b0:	d101      	bne.n	37b6 <_fflush_r+0x1e>
    37b2:	f000 f871 	bl	3898 <__sinit>
    37b6:	4b0b      	ldr	r3, [pc, #44]	; (37e4 <_fflush_r+0x4c>)
    37b8:	429c      	cmp	r4, r3
    37ba:	d101      	bne.n	37c0 <_fflush_r+0x28>
    37bc:	686c      	ldr	r4, [r5, #4]
    37be:	e008      	b.n	37d2 <_fflush_r+0x3a>
    37c0:	4b09      	ldr	r3, [pc, #36]	; (37e8 <_fflush_r+0x50>)
    37c2:	429c      	cmp	r4, r3
    37c4:	d101      	bne.n	37ca <_fflush_r+0x32>
    37c6:	68ac      	ldr	r4, [r5, #8]
    37c8:	e003      	b.n	37d2 <_fflush_r+0x3a>
    37ca:	4b08      	ldr	r3, [pc, #32]	; (37ec <_fflush_r+0x54>)
    37cc:	429c      	cmp	r4, r3
    37ce:	d100      	bne.n	37d2 <_fflush_r+0x3a>
    37d0:	68ec      	ldr	r4, [r5, #12]
    37d2:	220c      	movs	r2, #12
    37d4:	5ea3      	ldrsh	r3, [r4, r2]
    37d6:	2b00      	cmp	r3, #0
    37d8:	d0e4      	beq.n	37a4 <_fflush_r+0xc>
    37da:	1c28      	adds	r0, r5, #0
    37dc:	1c21      	adds	r1, r4, #0
    37de:	f7ff ff51 	bl	3684 <__sflush_r>
    37e2:	bd38      	pop	{r3, r4, r5, pc}
    37e4:	00003f48 	.word	0x00003f48
    37e8:	00003f68 	.word	0x00003f68
    37ec:	00003f88 	.word	0x00003f88

000037f0 <_cleanup_r>:
    37f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    37f2:	1c04      	adds	r4, r0, #0
    37f4:	1c07      	adds	r7, r0, #0
    37f6:	3448      	adds	r4, #72	; 0x48
    37f8:	2c00      	cmp	r4, #0
    37fa:	d012      	beq.n	3822 <_cleanup_r+0x32>
    37fc:	68a5      	ldr	r5, [r4, #8]
    37fe:	6866      	ldr	r6, [r4, #4]
    3800:	3e01      	subs	r6, #1
    3802:	d40c      	bmi.n	381e <_cleanup_r+0x2e>
    3804:	89ab      	ldrh	r3, [r5, #12]
    3806:	2b01      	cmp	r3, #1
    3808:	d907      	bls.n	381a <_cleanup_r+0x2a>
    380a:	220e      	movs	r2, #14
    380c:	5eab      	ldrsh	r3, [r5, r2]
    380e:	3301      	adds	r3, #1
    3810:	d003      	beq.n	381a <_cleanup_r+0x2a>
    3812:	1c38      	adds	r0, r7, #0
    3814:	1c29      	adds	r1, r5, #0
    3816:	f7ff ffbf 	bl	3798 <_fflush_r>
    381a:	3568      	adds	r5, #104	; 0x68
    381c:	e7f0      	b.n	3800 <_cleanup_r+0x10>
    381e:	6824      	ldr	r4, [r4, #0]
    3820:	e7ea      	b.n	37f8 <_cleanup_r+0x8>
    3822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00003824 <std.isra.0>:
    3824:	2300      	movs	r3, #0
    3826:	b510      	push	{r4, lr}
    3828:	1c04      	adds	r4, r0, #0
    382a:	6003      	str	r3, [r0, #0]
    382c:	6043      	str	r3, [r0, #4]
    382e:	6083      	str	r3, [r0, #8]
    3830:	8181      	strh	r1, [r0, #12]
    3832:	6643      	str	r3, [r0, #100]	; 0x64
    3834:	81c2      	strh	r2, [r0, #14]
    3836:	6103      	str	r3, [r0, #16]
    3838:	6143      	str	r3, [r0, #20]
    383a:	6183      	str	r3, [r0, #24]
    383c:	1c19      	adds	r1, r3, #0
    383e:	2208      	movs	r2, #8
    3840:	305c      	adds	r0, #92	; 0x5c
    3842:	f7ff fae8 	bl	2e16 <memset>
    3846:	4b05      	ldr	r3, [pc, #20]	; (385c <std.isra.0+0x38>)
    3848:	6224      	str	r4, [r4, #32]
    384a:	6263      	str	r3, [r4, #36]	; 0x24
    384c:	4b04      	ldr	r3, [pc, #16]	; (3860 <std.isra.0+0x3c>)
    384e:	62a3      	str	r3, [r4, #40]	; 0x28
    3850:	4b04      	ldr	r3, [pc, #16]	; (3864 <std.isra.0+0x40>)
    3852:	62e3      	str	r3, [r4, #44]	; 0x2c
    3854:	4b04      	ldr	r3, [pc, #16]	; (3868 <std.isra.0+0x44>)
    3856:	6323      	str	r3, [r4, #48]	; 0x30
    3858:	bd10      	pop	{r4, pc}
    385a:	46c0      	nop			; (mov r8, r8)
    385c:	00003ba1 	.word	0x00003ba1
    3860:	00003bc9 	.word	0x00003bc9
    3864:	00003c01 	.word	0x00003c01
    3868:	00003c2d 	.word	0x00003c2d

0000386c <__sfmoreglue>:
    386c:	b570      	push	{r4, r5, r6, lr}
    386e:	1e4b      	subs	r3, r1, #1
    3870:	2568      	movs	r5, #104	; 0x68
    3872:	435d      	muls	r5, r3
    3874:	1c0e      	adds	r6, r1, #0
    3876:	1c29      	adds	r1, r5, #0
    3878:	3174      	adds	r1, #116	; 0x74
    387a:	f000 f92b 	bl	3ad4 <_malloc_r>
    387e:	1e04      	subs	r4, r0, #0
    3880:	d008      	beq.n	3894 <__sfmoreglue+0x28>
    3882:	2100      	movs	r1, #0
    3884:	6001      	str	r1, [r0, #0]
    3886:	6046      	str	r6, [r0, #4]
    3888:	1c2a      	adds	r2, r5, #0
    388a:	300c      	adds	r0, #12
    388c:	60a0      	str	r0, [r4, #8]
    388e:	3268      	adds	r2, #104	; 0x68
    3890:	f7ff fac1 	bl	2e16 <memset>
    3894:	1c20      	adds	r0, r4, #0
    3896:	bd70      	pop	{r4, r5, r6, pc}

00003898 <__sinit>:
    3898:	6983      	ldr	r3, [r0, #24]
    389a:	b513      	push	{r0, r1, r4, lr}
    389c:	1c04      	adds	r4, r0, #0
    389e:	2b00      	cmp	r3, #0
    38a0:	d127      	bne.n	38f2 <__sinit+0x5a>
    38a2:	6483      	str	r3, [r0, #72]	; 0x48
    38a4:	64c3      	str	r3, [r0, #76]	; 0x4c
    38a6:	6503      	str	r3, [r0, #80]	; 0x50
    38a8:	4b12      	ldr	r3, [pc, #72]	; (38f4 <__sinit+0x5c>)
    38aa:	4a13      	ldr	r2, [pc, #76]	; (38f8 <__sinit+0x60>)
    38ac:	681b      	ldr	r3, [r3, #0]
    38ae:	6282      	str	r2, [r0, #40]	; 0x28
    38b0:	4298      	cmp	r0, r3
    38b2:	d101      	bne.n	38b8 <__sinit+0x20>
    38b4:	2301      	movs	r3, #1
    38b6:	6183      	str	r3, [r0, #24]
    38b8:	1c20      	adds	r0, r4, #0
    38ba:	f000 f81f 	bl	38fc <__sfp>
    38be:	6060      	str	r0, [r4, #4]
    38c0:	1c20      	adds	r0, r4, #0
    38c2:	f000 f81b 	bl	38fc <__sfp>
    38c6:	60a0      	str	r0, [r4, #8]
    38c8:	1c20      	adds	r0, r4, #0
    38ca:	f000 f817 	bl	38fc <__sfp>
    38ce:	2104      	movs	r1, #4
    38d0:	60e0      	str	r0, [r4, #12]
    38d2:	2200      	movs	r2, #0
    38d4:	6860      	ldr	r0, [r4, #4]
    38d6:	f7ff ffa5 	bl	3824 <std.isra.0>
    38da:	68a0      	ldr	r0, [r4, #8]
    38dc:	2109      	movs	r1, #9
    38de:	2201      	movs	r2, #1
    38e0:	f7ff ffa0 	bl	3824 <std.isra.0>
    38e4:	68e0      	ldr	r0, [r4, #12]
    38e6:	2112      	movs	r1, #18
    38e8:	2202      	movs	r2, #2
    38ea:	f7ff ff9b 	bl	3824 <std.isra.0>
    38ee:	2301      	movs	r3, #1
    38f0:	61a3      	str	r3, [r4, #24]
    38f2:	bd13      	pop	{r0, r1, r4, pc}
    38f4:	00003f10 	.word	0x00003f10
    38f8:	000037f1 	.word	0x000037f1

000038fc <__sfp>:
    38fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    38fe:	4b1d      	ldr	r3, [pc, #116]	; (3974 <__sfp+0x78>)
    3900:	1c07      	adds	r7, r0, #0
    3902:	681e      	ldr	r6, [r3, #0]
    3904:	69b2      	ldr	r2, [r6, #24]
    3906:	2a00      	cmp	r2, #0
    3908:	d102      	bne.n	3910 <__sfp+0x14>
    390a:	1c30      	adds	r0, r6, #0
    390c:	f7ff ffc4 	bl	3898 <__sinit>
    3910:	3648      	adds	r6, #72	; 0x48
    3912:	68b4      	ldr	r4, [r6, #8]
    3914:	6873      	ldr	r3, [r6, #4]
    3916:	3b01      	subs	r3, #1
    3918:	d405      	bmi.n	3926 <__sfp+0x2a>
    391a:	220c      	movs	r2, #12
    391c:	5ea5      	ldrsh	r5, [r4, r2]
    391e:	2d00      	cmp	r5, #0
    3920:	d010      	beq.n	3944 <__sfp+0x48>
    3922:	3468      	adds	r4, #104	; 0x68
    3924:	e7f7      	b.n	3916 <__sfp+0x1a>
    3926:	6833      	ldr	r3, [r6, #0]
    3928:	2b00      	cmp	r3, #0
    392a:	d106      	bne.n	393a <__sfp+0x3e>
    392c:	1c38      	adds	r0, r7, #0
    392e:	2104      	movs	r1, #4
    3930:	f7ff ff9c 	bl	386c <__sfmoreglue>
    3934:	6030      	str	r0, [r6, #0]
    3936:	2800      	cmp	r0, #0
    3938:	d001      	beq.n	393e <__sfp+0x42>
    393a:	6836      	ldr	r6, [r6, #0]
    393c:	e7e9      	b.n	3912 <__sfp+0x16>
    393e:	230c      	movs	r3, #12
    3940:	603b      	str	r3, [r7, #0]
    3942:	e016      	b.n	3972 <__sfp+0x76>
    3944:	2301      	movs	r3, #1
    3946:	425b      	negs	r3, r3
    3948:	81e3      	strh	r3, [r4, #14]
    394a:	1c20      	adds	r0, r4, #0
    394c:	2301      	movs	r3, #1
    394e:	81a3      	strh	r3, [r4, #12]
    3950:	6665      	str	r5, [r4, #100]	; 0x64
    3952:	6025      	str	r5, [r4, #0]
    3954:	60a5      	str	r5, [r4, #8]
    3956:	6065      	str	r5, [r4, #4]
    3958:	6125      	str	r5, [r4, #16]
    395a:	6165      	str	r5, [r4, #20]
    395c:	61a5      	str	r5, [r4, #24]
    395e:	305c      	adds	r0, #92	; 0x5c
    3960:	1c29      	adds	r1, r5, #0
    3962:	2208      	movs	r2, #8
    3964:	f7ff fa57 	bl	2e16 <memset>
    3968:	6365      	str	r5, [r4, #52]	; 0x34
    396a:	63a5      	str	r5, [r4, #56]	; 0x38
    396c:	64a5      	str	r5, [r4, #72]	; 0x48
    396e:	64e5      	str	r5, [r4, #76]	; 0x4c
    3970:	1c20      	adds	r0, r4, #0
    3972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3974:	00003f10 	.word	0x00003f10

00003978 <__smakebuf_r>:
    3978:	b5f0      	push	{r4, r5, r6, r7, lr}
    397a:	898b      	ldrh	r3, [r1, #12]
    397c:	b091      	sub	sp, #68	; 0x44
    397e:	1c05      	adds	r5, r0, #0
    3980:	1c0c      	adds	r4, r1, #0
    3982:	079a      	lsls	r2, r3, #30
    3984:	d425      	bmi.n	39d2 <__smakebuf_r+0x5a>
    3986:	230e      	movs	r3, #14
    3988:	5ec9      	ldrsh	r1, [r1, r3]
    398a:	2900      	cmp	r1, #0
    398c:	da06      	bge.n	399c <__smakebuf_r+0x24>
    398e:	89a7      	ldrh	r7, [r4, #12]
    3990:	2380      	movs	r3, #128	; 0x80
    3992:	401f      	ands	r7, r3
    3994:	d00f      	beq.n	39b6 <__smakebuf_r+0x3e>
    3996:	2700      	movs	r7, #0
    3998:	2640      	movs	r6, #64	; 0x40
    399a:	e00e      	b.n	39ba <__smakebuf_r+0x42>
    399c:	aa01      	add	r2, sp, #4
    399e:	f000 f979 	bl	3c94 <_fstat_r>
    39a2:	2800      	cmp	r0, #0
    39a4:	dbf3      	blt.n	398e <__smakebuf_r+0x16>
    39a6:	9b02      	ldr	r3, [sp, #8]
    39a8:	27f0      	movs	r7, #240	; 0xf0
    39aa:	023f      	lsls	r7, r7, #8
    39ac:	4a18      	ldr	r2, [pc, #96]	; (3a10 <__smakebuf_r+0x98>)
    39ae:	401f      	ands	r7, r3
    39b0:	18bf      	adds	r7, r7, r2
    39b2:	427b      	negs	r3, r7
    39b4:	415f      	adcs	r7, r3
    39b6:	2680      	movs	r6, #128	; 0x80
    39b8:	00f6      	lsls	r6, r6, #3
    39ba:	1c28      	adds	r0, r5, #0
    39bc:	1c31      	adds	r1, r6, #0
    39be:	f000 f889 	bl	3ad4 <_malloc_r>
    39c2:	2800      	cmp	r0, #0
    39c4:	d10c      	bne.n	39e0 <__smakebuf_r+0x68>
    39c6:	89a3      	ldrh	r3, [r4, #12]
    39c8:	059a      	lsls	r2, r3, #22
    39ca:	d41f      	bmi.n	3a0c <__smakebuf_r+0x94>
    39cc:	2202      	movs	r2, #2
    39ce:	4313      	orrs	r3, r2
    39d0:	81a3      	strh	r3, [r4, #12]
    39d2:	1c23      	adds	r3, r4, #0
    39d4:	3347      	adds	r3, #71	; 0x47
    39d6:	6023      	str	r3, [r4, #0]
    39d8:	6123      	str	r3, [r4, #16]
    39da:	2301      	movs	r3, #1
    39dc:	6163      	str	r3, [r4, #20]
    39de:	e015      	b.n	3a0c <__smakebuf_r+0x94>
    39e0:	4b0c      	ldr	r3, [pc, #48]	; (3a14 <__smakebuf_r+0x9c>)
    39e2:	2280      	movs	r2, #128	; 0x80
    39e4:	62ab      	str	r3, [r5, #40]	; 0x28
    39e6:	89a3      	ldrh	r3, [r4, #12]
    39e8:	6020      	str	r0, [r4, #0]
    39ea:	4313      	orrs	r3, r2
    39ec:	81a3      	strh	r3, [r4, #12]
    39ee:	6120      	str	r0, [r4, #16]
    39f0:	6166      	str	r6, [r4, #20]
    39f2:	2f00      	cmp	r7, #0
    39f4:	d00a      	beq.n	3a0c <__smakebuf_r+0x94>
    39f6:	230e      	movs	r3, #14
    39f8:	5ee1      	ldrsh	r1, [r4, r3]
    39fa:	1c28      	adds	r0, r5, #0
    39fc:	f000 f95c 	bl	3cb8 <_isatty_r>
    3a00:	2800      	cmp	r0, #0
    3a02:	d003      	beq.n	3a0c <__smakebuf_r+0x94>
    3a04:	89a3      	ldrh	r3, [r4, #12]
    3a06:	2201      	movs	r2, #1
    3a08:	4313      	orrs	r3, r2
    3a0a:	81a3      	strh	r3, [r4, #12]
    3a0c:	b011      	add	sp, #68	; 0x44
    3a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a10:	ffffe000 	.word	0xffffe000
    3a14:	000037f1 	.word	0x000037f1

00003a18 <malloc>:
    3a18:	b508      	push	{r3, lr}
    3a1a:	4b03      	ldr	r3, [pc, #12]	; (3a28 <malloc+0x10>)
    3a1c:	1c01      	adds	r1, r0, #0
    3a1e:	6818      	ldr	r0, [r3, #0]
    3a20:	f000 f858 	bl	3ad4 <_malloc_r>
    3a24:	bd08      	pop	{r3, pc}
    3a26:	46c0      	nop			; (mov r8, r8)
    3a28:	20000064 	.word	0x20000064

00003a2c <memchr>:
    3a2c:	b2c9      	uxtb	r1, r1
    3a2e:	1882      	adds	r2, r0, r2
    3a30:	4290      	cmp	r0, r2
    3a32:	d004      	beq.n	3a3e <memchr+0x12>
    3a34:	7803      	ldrb	r3, [r0, #0]
    3a36:	428b      	cmp	r3, r1
    3a38:	d002      	beq.n	3a40 <memchr+0x14>
    3a3a:	3001      	adds	r0, #1
    3a3c:	e7f8      	b.n	3a30 <memchr+0x4>
    3a3e:	2000      	movs	r0, #0
    3a40:	4770      	bx	lr
	...

00003a44 <_free_r>:
    3a44:	b530      	push	{r4, r5, lr}
    3a46:	2900      	cmp	r1, #0
    3a48:	d040      	beq.n	3acc <_free_r+0x88>
    3a4a:	3904      	subs	r1, #4
    3a4c:	680b      	ldr	r3, [r1, #0]
    3a4e:	2b00      	cmp	r3, #0
    3a50:	da00      	bge.n	3a54 <_free_r+0x10>
    3a52:	18c9      	adds	r1, r1, r3
    3a54:	4a1e      	ldr	r2, [pc, #120]	; (3ad0 <_free_r+0x8c>)
    3a56:	6813      	ldr	r3, [r2, #0]
    3a58:	1c14      	adds	r4, r2, #0
    3a5a:	2b00      	cmp	r3, #0
    3a5c:	d102      	bne.n	3a64 <_free_r+0x20>
    3a5e:	604b      	str	r3, [r1, #4]
    3a60:	6011      	str	r1, [r2, #0]
    3a62:	e033      	b.n	3acc <_free_r+0x88>
    3a64:	4299      	cmp	r1, r3
    3a66:	d20f      	bcs.n	3a88 <_free_r+0x44>
    3a68:	6808      	ldr	r0, [r1, #0]
    3a6a:	180a      	adds	r2, r1, r0
    3a6c:	429a      	cmp	r2, r3
    3a6e:	d105      	bne.n	3a7c <_free_r+0x38>
    3a70:	6813      	ldr	r3, [r2, #0]
    3a72:	6852      	ldr	r2, [r2, #4]
    3a74:	18c0      	adds	r0, r0, r3
    3a76:	6008      	str	r0, [r1, #0]
    3a78:	604a      	str	r2, [r1, #4]
    3a7a:	e000      	b.n	3a7e <_free_r+0x3a>
    3a7c:	604b      	str	r3, [r1, #4]
    3a7e:	6021      	str	r1, [r4, #0]
    3a80:	e024      	b.n	3acc <_free_r+0x88>
    3a82:	428a      	cmp	r2, r1
    3a84:	d803      	bhi.n	3a8e <_free_r+0x4a>
    3a86:	1c13      	adds	r3, r2, #0
    3a88:	685a      	ldr	r2, [r3, #4]
    3a8a:	2a00      	cmp	r2, #0
    3a8c:	d1f9      	bne.n	3a82 <_free_r+0x3e>
    3a8e:	681d      	ldr	r5, [r3, #0]
    3a90:	195c      	adds	r4, r3, r5
    3a92:	428c      	cmp	r4, r1
    3a94:	d10b      	bne.n	3aae <_free_r+0x6a>
    3a96:	6809      	ldr	r1, [r1, #0]
    3a98:	1869      	adds	r1, r5, r1
    3a9a:	1858      	adds	r0, r3, r1
    3a9c:	6019      	str	r1, [r3, #0]
    3a9e:	4290      	cmp	r0, r2
    3aa0:	d114      	bne.n	3acc <_free_r+0x88>
    3aa2:	6814      	ldr	r4, [r2, #0]
    3aa4:	6852      	ldr	r2, [r2, #4]
    3aa6:	1909      	adds	r1, r1, r4
    3aa8:	6019      	str	r1, [r3, #0]
    3aaa:	605a      	str	r2, [r3, #4]
    3aac:	e00e      	b.n	3acc <_free_r+0x88>
    3aae:	428c      	cmp	r4, r1
    3ab0:	d902      	bls.n	3ab8 <_free_r+0x74>
    3ab2:	230c      	movs	r3, #12
    3ab4:	6003      	str	r3, [r0, #0]
    3ab6:	e009      	b.n	3acc <_free_r+0x88>
    3ab8:	6808      	ldr	r0, [r1, #0]
    3aba:	180c      	adds	r4, r1, r0
    3abc:	4294      	cmp	r4, r2
    3abe:	d103      	bne.n	3ac8 <_free_r+0x84>
    3ac0:	6814      	ldr	r4, [r2, #0]
    3ac2:	6852      	ldr	r2, [r2, #4]
    3ac4:	1900      	adds	r0, r0, r4
    3ac6:	6008      	str	r0, [r1, #0]
    3ac8:	604a      	str	r2, [r1, #4]
    3aca:	6059      	str	r1, [r3, #4]
    3acc:	bd30      	pop	{r4, r5, pc}
    3ace:	46c0      	nop			; (mov r8, r8)
    3ad0:	20000100 	.word	0x20000100

00003ad4 <_malloc_r>:
    3ad4:	b570      	push	{r4, r5, r6, lr}
    3ad6:	2303      	movs	r3, #3
    3ad8:	1ccd      	adds	r5, r1, #3
    3ada:	439d      	bics	r5, r3
    3adc:	3508      	adds	r5, #8
    3ade:	1c06      	adds	r6, r0, #0
    3ae0:	2d0c      	cmp	r5, #12
    3ae2:	d201      	bcs.n	3ae8 <_malloc_r+0x14>
    3ae4:	250c      	movs	r5, #12
    3ae6:	e001      	b.n	3aec <_malloc_r+0x18>
    3ae8:	2d00      	cmp	r5, #0
    3aea:	db3f      	blt.n	3b6c <_malloc_r+0x98>
    3aec:	428d      	cmp	r5, r1
    3aee:	d33d      	bcc.n	3b6c <_malloc_r+0x98>
    3af0:	4b20      	ldr	r3, [pc, #128]	; (3b74 <_malloc_r+0xa0>)
    3af2:	681c      	ldr	r4, [r3, #0]
    3af4:	1c1a      	adds	r2, r3, #0
    3af6:	1c21      	adds	r1, r4, #0
    3af8:	2900      	cmp	r1, #0
    3afa:	d013      	beq.n	3b24 <_malloc_r+0x50>
    3afc:	6808      	ldr	r0, [r1, #0]
    3afe:	1b43      	subs	r3, r0, r5
    3b00:	d40d      	bmi.n	3b1e <_malloc_r+0x4a>
    3b02:	2b0b      	cmp	r3, #11
    3b04:	d902      	bls.n	3b0c <_malloc_r+0x38>
    3b06:	600b      	str	r3, [r1, #0]
    3b08:	18cc      	adds	r4, r1, r3
    3b0a:	e01e      	b.n	3b4a <_malloc_r+0x76>
    3b0c:	428c      	cmp	r4, r1
    3b0e:	d102      	bne.n	3b16 <_malloc_r+0x42>
    3b10:	6863      	ldr	r3, [r4, #4]
    3b12:	6013      	str	r3, [r2, #0]
    3b14:	e01a      	b.n	3b4c <_malloc_r+0x78>
    3b16:	6848      	ldr	r0, [r1, #4]
    3b18:	6060      	str	r0, [r4, #4]
    3b1a:	1c0c      	adds	r4, r1, #0
    3b1c:	e016      	b.n	3b4c <_malloc_r+0x78>
    3b1e:	1c0c      	adds	r4, r1, #0
    3b20:	6849      	ldr	r1, [r1, #4]
    3b22:	e7e9      	b.n	3af8 <_malloc_r+0x24>
    3b24:	4c14      	ldr	r4, [pc, #80]	; (3b78 <_malloc_r+0xa4>)
    3b26:	6820      	ldr	r0, [r4, #0]
    3b28:	2800      	cmp	r0, #0
    3b2a:	d103      	bne.n	3b34 <_malloc_r+0x60>
    3b2c:	1c30      	adds	r0, r6, #0
    3b2e:	f000 f825 	bl	3b7c <_sbrk_r>
    3b32:	6020      	str	r0, [r4, #0]
    3b34:	1c30      	adds	r0, r6, #0
    3b36:	1c29      	adds	r1, r5, #0
    3b38:	f000 f820 	bl	3b7c <_sbrk_r>
    3b3c:	1c43      	adds	r3, r0, #1
    3b3e:	d015      	beq.n	3b6c <_malloc_r+0x98>
    3b40:	1cc4      	adds	r4, r0, #3
    3b42:	2303      	movs	r3, #3
    3b44:	439c      	bics	r4, r3
    3b46:	4284      	cmp	r4, r0
    3b48:	d10a      	bne.n	3b60 <_malloc_r+0x8c>
    3b4a:	6025      	str	r5, [r4, #0]
    3b4c:	1c20      	adds	r0, r4, #0
    3b4e:	300b      	adds	r0, #11
    3b50:	2207      	movs	r2, #7
    3b52:	1d23      	adds	r3, r4, #4
    3b54:	4390      	bics	r0, r2
    3b56:	1ac3      	subs	r3, r0, r3
    3b58:	d00b      	beq.n	3b72 <_malloc_r+0x9e>
    3b5a:	425a      	negs	r2, r3
    3b5c:	50e2      	str	r2, [r4, r3]
    3b5e:	e008      	b.n	3b72 <_malloc_r+0x9e>
    3b60:	1a21      	subs	r1, r4, r0
    3b62:	1c30      	adds	r0, r6, #0
    3b64:	f000 f80a 	bl	3b7c <_sbrk_r>
    3b68:	3001      	adds	r0, #1
    3b6a:	d1ee      	bne.n	3b4a <_malloc_r+0x76>
    3b6c:	230c      	movs	r3, #12
    3b6e:	6033      	str	r3, [r6, #0]
    3b70:	2000      	movs	r0, #0
    3b72:	bd70      	pop	{r4, r5, r6, pc}
    3b74:	20000100 	.word	0x20000100
    3b78:	200000fc 	.word	0x200000fc

00003b7c <_sbrk_r>:
    3b7c:	b538      	push	{r3, r4, r5, lr}
    3b7e:	4c07      	ldr	r4, [pc, #28]	; (3b9c <_sbrk_r+0x20>)
    3b80:	2300      	movs	r3, #0
    3b82:	1c05      	adds	r5, r0, #0
    3b84:	1c08      	adds	r0, r1, #0
    3b86:	6023      	str	r3, [r4, #0]
    3b88:	f7fd fdb8 	bl	16fc <_sbrk>
    3b8c:	1c43      	adds	r3, r0, #1
    3b8e:	d103      	bne.n	3b98 <_sbrk_r+0x1c>
    3b90:	6823      	ldr	r3, [r4, #0]
    3b92:	2b00      	cmp	r3, #0
    3b94:	d000      	beq.n	3b98 <_sbrk_r+0x1c>
    3b96:	602b      	str	r3, [r5, #0]
    3b98:	bd38      	pop	{r3, r4, r5, pc}
    3b9a:	46c0      	nop			; (mov r8, r8)
    3b9c:	20000130 	.word	0x20000130

00003ba0 <__sread>:
    3ba0:	b538      	push	{r3, r4, r5, lr}
    3ba2:	1c0c      	adds	r4, r1, #0
    3ba4:	250e      	movs	r5, #14
    3ba6:	5f49      	ldrsh	r1, [r1, r5]
    3ba8:	f000 f8ac 	bl	3d04 <_read_r>
    3bac:	2800      	cmp	r0, #0
    3bae:	db03      	blt.n	3bb8 <__sread+0x18>
    3bb0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    3bb2:	1813      	adds	r3, r2, r0
    3bb4:	6563      	str	r3, [r4, #84]	; 0x54
    3bb6:	e003      	b.n	3bc0 <__sread+0x20>
    3bb8:	89a2      	ldrh	r2, [r4, #12]
    3bba:	4b02      	ldr	r3, [pc, #8]	; (3bc4 <__sread+0x24>)
    3bbc:	4013      	ands	r3, r2
    3bbe:	81a3      	strh	r3, [r4, #12]
    3bc0:	bd38      	pop	{r3, r4, r5, pc}
    3bc2:	46c0      	nop			; (mov r8, r8)
    3bc4:	ffffefff 	.word	0xffffefff

00003bc8 <__swrite>:
    3bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3bca:	1c1e      	adds	r6, r3, #0
    3bcc:	898b      	ldrh	r3, [r1, #12]
    3bce:	1c05      	adds	r5, r0, #0
    3bd0:	1c0c      	adds	r4, r1, #0
    3bd2:	1c17      	adds	r7, r2, #0
    3bd4:	05da      	lsls	r2, r3, #23
    3bd6:	d505      	bpl.n	3be4 <__swrite+0x1c>
    3bd8:	230e      	movs	r3, #14
    3bda:	5ec9      	ldrsh	r1, [r1, r3]
    3bdc:	2200      	movs	r2, #0
    3bde:	2302      	movs	r3, #2
    3be0:	f000 f87c 	bl	3cdc <_lseek_r>
    3be4:	89a2      	ldrh	r2, [r4, #12]
    3be6:	4b05      	ldr	r3, [pc, #20]	; (3bfc <__swrite+0x34>)
    3be8:	1c28      	adds	r0, r5, #0
    3bea:	4013      	ands	r3, r2
    3bec:	81a3      	strh	r3, [r4, #12]
    3bee:	220e      	movs	r2, #14
    3bf0:	5ea1      	ldrsh	r1, [r4, r2]
    3bf2:	1c33      	adds	r3, r6, #0
    3bf4:	1c3a      	adds	r2, r7, #0
    3bf6:	f000 f827 	bl	3c48 <_write_r>
    3bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3bfc:	ffffefff 	.word	0xffffefff

00003c00 <__sseek>:
    3c00:	b538      	push	{r3, r4, r5, lr}
    3c02:	1c0c      	adds	r4, r1, #0
    3c04:	250e      	movs	r5, #14
    3c06:	5f49      	ldrsh	r1, [r1, r5]
    3c08:	f000 f868 	bl	3cdc <_lseek_r>
    3c0c:	89a3      	ldrh	r3, [r4, #12]
    3c0e:	1c42      	adds	r2, r0, #1
    3c10:	d103      	bne.n	3c1a <__sseek+0x1a>
    3c12:	4a05      	ldr	r2, [pc, #20]	; (3c28 <__sseek+0x28>)
    3c14:	4013      	ands	r3, r2
    3c16:	81a3      	strh	r3, [r4, #12]
    3c18:	e004      	b.n	3c24 <__sseek+0x24>
    3c1a:	2280      	movs	r2, #128	; 0x80
    3c1c:	0152      	lsls	r2, r2, #5
    3c1e:	4313      	orrs	r3, r2
    3c20:	81a3      	strh	r3, [r4, #12]
    3c22:	6560      	str	r0, [r4, #84]	; 0x54
    3c24:	bd38      	pop	{r3, r4, r5, pc}
    3c26:	46c0      	nop			; (mov r8, r8)
    3c28:	ffffefff 	.word	0xffffefff

00003c2c <__sclose>:
    3c2c:	b508      	push	{r3, lr}
    3c2e:	230e      	movs	r3, #14
    3c30:	5ec9      	ldrsh	r1, [r1, r3]
    3c32:	f000 f81d 	bl	3c70 <_close_r>
    3c36:	bd08      	pop	{r3, pc}

00003c38 <strlen>:
    3c38:	2300      	movs	r3, #0
    3c3a:	5cc2      	ldrb	r2, [r0, r3]
    3c3c:	3301      	adds	r3, #1
    3c3e:	2a00      	cmp	r2, #0
    3c40:	d1fb      	bne.n	3c3a <strlen+0x2>
    3c42:	1e58      	subs	r0, r3, #1
    3c44:	4770      	bx	lr
	...

00003c48 <_write_r>:
    3c48:	b538      	push	{r3, r4, r5, lr}
    3c4a:	4c08      	ldr	r4, [pc, #32]	; (3c6c <_write_r+0x24>)
    3c4c:	1c05      	adds	r5, r0, #0
    3c4e:	2000      	movs	r0, #0
    3c50:	6020      	str	r0, [r4, #0]
    3c52:	1c08      	adds	r0, r1, #0
    3c54:	1c11      	adds	r1, r2, #0
    3c56:	1c1a      	adds	r2, r3, #0
    3c58:	f7fc fc72 	bl	540 <_write>
    3c5c:	1c43      	adds	r3, r0, #1
    3c5e:	d103      	bne.n	3c68 <_write_r+0x20>
    3c60:	6823      	ldr	r3, [r4, #0]
    3c62:	2b00      	cmp	r3, #0
    3c64:	d000      	beq.n	3c68 <_write_r+0x20>
    3c66:	602b      	str	r3, [r5, #0]
    3c68:	bd38      	pop	{r3, r4, r5, pc}
    3c6a:	46c0      	nop			; (mov r8, r8)
    3c6c:	20000130 	.word	0x20000130

00003c70 <_close_r>:
    3c70:	b538      	push	{r3, r4, r5, lr}
    3c72:	4c07      	ldr	r4, [pc, #28]	; (3c90 <_close_r+0x20>)
    3c74:	2300      	movs	r3, #0
    3c76:	1c05      	adds	r5, r0, #0
    3c78:	1c08      	adds	r0, r1, #0
    3c7a:	6023      	str	r3, [r4, #0]
    3c7c:	f7fd fd50 	bl	1720 <_close>
    3c80:	1c43      	adds	r3, r0, #1
    3c82:	d103      	bne.n	3c8c <_close_r+0x1c>
    3c84:	6823      	ldr	r3, [r4, #0]
    3c86:	2b00      	cmp	r3, #0
    3c88:	d000      	beq.n	3c8c <_close_r+0x1c>
    3c8a:	602b      	str	r3, [r5, #0]
    3c8c:	bd38      	pop	{r3, r4, r5, pc}
    3c8e:	46c0      	nop			; (mov r8, r8)
    3c90:	20000130 	.word	0x20000130

00003c94 <_fstat_r>:
    3c94:	b538      	push	{r3, r4, r5, lr}
    3c96:	4c07      	ldr	r4, [pc, #28]	; (3cb4 <_fstat_r+0x20>)
    3c98:	2300      	movs	r3, #0
    3c9a:	1c05      	adds	r5, r0, #0
    3c9c:	1c08      	adds	r0, r1, #0
    3c9e:	1c11      	adds	r1, r2, #0
    3ca0:	6023      	str	r3, [r4, #0]
    3ca2:	f7fd fd41 	bl	1728 <_fstat>
    3ca6:	1c43      	adds	r3, r0, #1
    3ca8:	d103      	bne.n	3cb2 <_fstat_r+0x1e>
    3caa:	6823      	ldr	r3, [r4, #0]
    3cac:	2b00      	cmp	r3, #0
    3cae:	d000      	beq.n	3cb2 <_fstat_r+0x1e>
    3cb0:	602b      	str	r3, [r5, #0]
    3cb2:	bd38      	pop	{r3, r4, r5, pc}
    3cb4:	20000130 	.word	0x20000130

00003cb8 <_isatty_r>:
    3cb8:	b538      	push	{r3, r4, r5, lr}
    3cba:	4c07      	ldr	r4, [pc, #28]	; (3cd8 <_isatty_r+0x20>)
    3cbc:	2300      	movs	r3, #0
    3cbe:	1c05      	adds	r5, r0, #0
    3cc0:	1c08      	adds	r0, r1, #0
    3cc2:	6023      	str	r3, [r4, #0]
    3cc4:	f7fd fd36 	bl	1734 <_isatty>
    3cc8:	1c43      	adds	r3, r0, #1
    3cca:	d103      	bne.n	3cd4 <_isatty_r+0x1c>
    3ccc:	6823      	ldr	r3, [r4, #0]
    3cce:	2b00      	cmp	r3, #0
    3cd0:	d000      	beq.n	3cd4 <_isatty_r+0x1c>
    3cd2:	602b      	str	r3, [r5, #0]
    3cd4:	bd38      	pop	{r3, r4, r5, pc}
    3cd6:	46c0      	nop			; (mov r8, r8)
    3cd8:	20000130 	.word	0x20000130

00003cdc <_lseek_r>:
    3cdc:	b538      	push	{r3, r4, r5, lr}
    3cde:	4c08      	ldr	r4, [pc, #32]	; (3d00 <_lseek_r+0x24>)
    3ce0:	1c05      	adds	r5, r0, #0
    3ce2:	2000      	movs	r0, #0
    3ce4:	6020      	str	r0, [r4, #0]
    3ce6:	1c08      	adds	r0, r1, #0
    3ce8:	1c11      	adds	r1, r2, #0
    3cea:	1c1a      	adds	r2, r3, #0
    3cec:	f7fd fd24 	bl	1738 <_lseek>
    3cf0:	1c43      	adds	r3, r0, #1
    3cf2:	d103      	bne.n	3cfc <_lseek_r+0x20>
    3cf4:	6823      	ldr	r3, [r4, #0]
    3cf6:	2b00      	cmp	r3, #0
    3cf8:	d000      	beq.n	3cfc <_lseek_r+0x20>
    3cfa:	602b      	str	r3, [r5, #0]
    3cfc:	bd38      	pop	{r3, r4, r5, pc}
    3cfe:	46c0      	nop			; (mov r8, r8)
    3d00:	20000130 	.word	0x20000130

00003d04 <_read_r>:
    3d04:	b538      	push	{r3, r4, r5, lr}
    3d06:	4c08      	ldr	r4, [pc, #32]	; (3d28 <_read_r+0x24>)
    3d08:	1c05      	adds	r5, r0, #0
    3d0a:	2000      	movs	r0, #0
    3d0c:	6020      	str	r0, [r4, #0]
    3d0e:	1c08      	adds	r0, r1, #0
    3d10:	1c11      	adds	r1, r2, #0
    3d12:	1c1a      	adds	r2, r3, #0
    3d14:	f7fc fbf2 	bl	4fc <_read>
    3d18:	1c43      	adds	r3, r0, #1
    3d1a:	d103      	bne.n	3d24 <_read_r+0x20>
    3d1c:	6823      	ldr	r3, [r4, #0]
    3d1e:	2b00      	cmp	r3, #0
    3d20:	d000      	beq.n	3d24 <_read_r+0x20>
    3d22:	602b      	str	r3, [r5, #0]
    3d24:	bd38      	pop	{r3, r4, r5, pc}
    3d26:	46c0      	nop			; (mov r8, r8)
    3d28:	20000130 	.word	0x20000130
    3d2c:	42000800 	.word	0x42000800
    3d30:	42000c00 	.word	0x42000c00
    3d34:	42001000 	.word	0x42001000
    3d38:	42001400 	.word	0x42001400
    3d3c:	42001800 	.word	0x42001800
    3d40:	42001c00 	.word	0x42001c00
    3d44:	0c0b0a09 	.word	0x0c0b0a09
    3d48:	00000e0d 	.word	0x00000e0d
    3d4c:	00000e2e 	.word	0x00000e2e
    3d50:	00001074 	.word	0x00001074
    3d54:	00001074 	.word	0x00001074
    3d58:	00001074 	.word	0x00001074
    3d5c:	00001074 	.word	0x00001074
    3d60:	00001074 	.word	0x00001074
    3d64:	00001074 	.word	0x00001074
    3d68:	00001074 	.word	0x00001074
    3d6c:	00001074 	.word	0x00001074
    3d70:	00001074 	.word	0x00001074
    3d74:	00001074 	.word	0x00001074
    3d78:	00001074 	.word	0x00001074
    3d7c:	00001074 	.word	0x00001074
    3d80:	00001074 	.word	0x00001074
    3d84:	00001074 	.word	0x00001074
    3d88:	00001074 	.word	0x00001074
    3d8c:	00000e16 	.word	0x00000e16
    3d90:	00001074 	.word	0x00001074
    3d94:	00001074 	.word	0x00001074
    3d98:	00001074 	.word	0x00001074
    3d9c:	00001074 	.word	0x00001074
    3da0:	00001074 	.word	0x00001074
    3da4:	00001074 	.word	0x00001074
    3da8:	00001074 	.word	0x00001074
    3dac:	00001074 	.word	0x00001074
    3db0:	00001074 	.word	0x00001074
    3db4:	00001074 	.word	0x00001074
    3db8:	00001074 	.word	0x00001074
    3dbc:	00001074 	.word	0x00001074
    3dc0:	00001074 	.word	0x00001074
    3dc4:	00001074 	.word	0x00001074
    3dc8:	00001074 	.word	0x00001074
    3dcc:	00000e26 	.word	0x00000e26
    3dd0:	00001074 	.word	0x00001074
    3dd4:	00001074 	.word	0x00001074
    3dd8:	00001074 	.word	0x00001074
    3ddc:	00001074 	.word	0x00001074
    3de0:	00001074 	.word	0x00001074
    3de4:	00001074 	.word	0x00001074
    3de8:	00001074 	.word	0x00001074
    3dec:	00001074 	.word	0x00001074
    3df0:	00001074 	.word	0x00001074
    3df4:	00001074 	.word	0x00001074
    3df8:	00001074 	.word	0x00001074
    3dfc:	00001074 	.word	0x00001074
    3e00:	00001074 	.word	0x00001074
    3e04:	00001074 	.word	0x00001074
    3e08:	00001074 	.word	0x00001074
    3e0c:	00000e1e 	.word	0x00000e1e
    3e10:	00000dfe 	.word	0x00000dfe
    3e14:	00000e36 	.word	0x00000e36
    3e18:	00000e0e 	.word	0x00000e0e
    3e1c:	00000e06 	.word	0x00000e06
    3e20:	00000002 	.word	0x00000002
    3e24:	00000003 	.word	0x00000003
    3e28:	00000028 	.word	0x00000028
    3e2c:	00000029 	.word	0x00000029
    3e30:	00000004 	.word	0x00000004
    3e34:	00000005 	.word	0x00000005
    3e38:	00000006 	.word	0x00000006
    3e3c:	00000007 	.word	0x00000007
    3e40:	00000020 	.word	0x00000020
    3e44:	00000021 	.word	0x00000021
    3e48:	00000022 	.word	0x00000022
    3e4c:	00000023 	.word	0x00000023
    3e50:	00000024 	.word	0x00000024
    3e54:	00000025 	.word	0x00000025
    3e58:	00000026 	.word	0x00000026
    3e5c:	00000027 	.word	0x00000027
    3e60:	00000008 	.word	0x00000008
    3e64:	00000009 	.word	0x00000009
    3e68:	0000000a 	.word	0x0000000a
    3e6c:	0000000b 	.word	0x0000000b
    3e70:	000010c8 	.word	0x000010c8
    3e74:	00001124 	.word	0x00001124
    3e78:	00001124 	.word	0x00001124
    3e7c:	000010c2 	.word	0x000010c2
    3e80:	000010c2 	.word	0x000010c2
    3e84:	000010de 	.word	0x000010de
    3e88:	000010ce 	.word	0x000010ce
    3e8c:	000010e4 	.word	0x000010e4
    3e90:	00001112 	.word	0x00001112
    3e94:	000011ac 	.word	0x000011ac
    3e98:	0000120c 	.word	0x0000120c
    3e9c:	0000120c 	.word	0x0000120c
    3ea0:	0000118c 	.word	0x0000118c
    3ea4:	0000119e 	.word	0x0000119e
    3ea8:	000011ba 	.word	0x000011ba
    3eac:	00001190 	.word	0x00001190
    3eb0:	000011c8 	.word	0x000011c8
    3eb4:	000011fc 	.word	0x000011fc
    3eb8:	64206425 	.word	0x64206425
    3ebc:	65726765 	.word	0x65726765
    3ec0:	43207365 	.word	0x43207365
    3ec4:	69736c65 	.word	0x69736c65
    3ec8:	000a7375 	.word	0x000a7375
    3ecc:	000022f4 	.word	0x000022f4
    3ed0:	000024e2 	.word	0x000024e2
    3ed4:	000024e2 	.word	0x000024e2
    3ed8:	000022d4 	.word	0x000022d4
    3edc:	000021be 	.word	0x000021be
    3ee0:	000021be 	.word	0x000021be
    3ee4:	000022c6 	.word	0x000022c6
    3ee8:	000022d4 	.word	0x000022d4
    3eec:	000021be 	.word	0x000021be
    3ef0:	000022c6 	.word	0x000022c6
    3ef4:	000021be 	.word	0x000021be
    3ef8:	000022d4 	.word	0x000022d4
    3efc:	000021bc 	.word	0x000021bc
    3f00:	000021bc 	.word	0x000021bc
    3f04:	000021bc 	.word	0x000021bc
    3f08:	000024ea 	.word	0x000024ea
    3f0c:	00000043 	.word	0x00000043

00003f10 <_global_impure_ptr>:
    3f10:	20000004 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    3f20:	47464567 32313000 36353433 41393837     gEFG.0123456789A
    3f30:	45444342 31300046 35343332 39383736     BCDEF.0123456789
    3f40:	64636261 00006665                       abcdef..

00003f48 <__sf_fake_stdin>:
	...

00003f68 <__sf_fake_stdout>:
	...

00003f88 <__sf_fake_stderr>:
	...

00003fa8 <_init>:
    3fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3faa:	46c0      	nop			; (mov r8, r8)
    3fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3fae:	bc08      	pop	{r3}
    3fb0:	469e      	mov	lr, r3
    3fb2:	4770      	bx	lr

00003fb4 <__init_array_start>:
    3fb4:	000000d9 	.word	0x000000d9

00003fb8 <_fini>:
    3fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3fba:	46c0      	nop			; (mov r8, r8)
    3fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3fbe:	bc08      	pop	{r3}
    3fc0:	469e      	mov	lr, r3
    3fc2:	4770      	bx	lr

00003fc4 <__fini_array_start>:
    3fc4:	000000b1 	.word	0x000000b1
