
---------- Begin Simulation Statistics ----------
final_tick                                35290847000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196657                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492096                       # Number of bytes of host memory used
host_op_rate                                   368238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    99.35                       # Real time elapsed on the host
host_tick_rate                              355231099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19537083                       # Number of instructions simulated
sim_ops                                      36583004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035291                       # Number of seconds simulated
sim_ticks                                 35290847000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9537083                       # Number of instructions committed
system.cpu0.committedOps                     15605462                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.400762                       # CPI: cycles per instruction
system.cpu0.discardedOps                      4928277                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1409883                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2703                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     632842                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           91                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       39309773                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.135121                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4564897                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          274                       # TLB misses on write requests
system.cpu0.numCycles                        70581686                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12559      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               13425781     86.03%     86.11% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1585      0.01%     86.16% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.89%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.09% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.20% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.20% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.20% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.39% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.39% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.39% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.22%     87.61% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.61% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.61% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.31%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.92% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1204815      7.72%     95.64% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               553504      3.55%     99.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.52%     99.71% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.29%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                15605462                       # Class of committed instruction
system.cpu0.tickCycles                       31271913                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.058169                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5692408                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2460858                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35069                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493546                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          537                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       30056697                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.141680                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5357109                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          615                       # TLB misses on write requests
system.cpu1.numCycles                        70581694                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40524997                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       330685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        662394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1865465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3730996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2214                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             303867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       125037                       # Transaction distribution
system.membus.trans_dist::CleanEvict           205648                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27842                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27842                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        303867                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       994103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       994103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 994103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29231744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29231744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29231744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            331709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  331709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              331709                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1275374000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1760279000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4493030                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4493030                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4493030                       # number of overall hits
system.cpu0.icache.overall_hits::total        4493030                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        71803                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         71803                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        71803                       # number of overall misses
system.cpu0.icache.overall_misses::total        71803                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1586186000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1586186000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1586186000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1586186000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4564833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4564833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4564833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4564833                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015730                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015730                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015730                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015730                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22090.804005                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22090.804005                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22090.804005                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22090.804005                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71787                       # number of writebacks
system.cpu0.icache.writebacks::total            71787                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71803                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71803                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71803                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71803                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1514383000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1514383000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1514383000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1514383000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015730                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015730                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015730                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015730                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21090.804005                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21090.804005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21090.804005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21090.804005                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71787                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4493030                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4493030                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        71803                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        71803                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1586186000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1586186000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4564833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4564833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015730                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015730                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22090.804005                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22090.804005                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71803                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71803                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1514383000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1514383000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015730                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015730                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21090.804005                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21090.804005                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999613                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4564833                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71803                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            63.574405                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999613                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         36590467                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        36590467                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1726855                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1726855                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1726912                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1726912                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       275483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        275483                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       275540                       # number of overall misses
system.cpu0.dcache.overall_misses::total       275540                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  20675649000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20675649000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  20675649000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20675649000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2002338                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2002338                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2002452                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2002452                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137601                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137601                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75052.358948                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75052.358948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75036.833128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75036.833128                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       111279                       # number of writebacks
system.cpu0.dcache.writebacks::total           111279                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10089                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10089                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10089                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10089                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       265394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       265394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       265451                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       265451                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  19783185500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19783185500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  19784663000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  19784663000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.132542                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.132542                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.132563                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.132563                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74542.700664                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74542.700664                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74532.260191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74532.260191                       # average overall mshr miss latency
system.cpu0.dcache.replacements                265434                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1148292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1148292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       255085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       255085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  19346268500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19346268500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1403377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1403377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.181765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.181765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75842.438795                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75842.438795                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1465                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       253620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       253620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  19017777500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  19017777500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.180721                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.180721                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74985.322530                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74985.322530                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       578563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        578563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20398                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20398                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1329380500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1329380500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       598961                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       598961                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.034056                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.034056                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65172.100206                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65172.100206                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8624                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8624                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11774                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11774                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    765408000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    765408000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019657                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019657                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65008.323424                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65008.323424                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1477500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1477500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 25921.052632                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 25921.052632                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999637                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1992362                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           265450                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.505602                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999637                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         16285066                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        16285066                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4215478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4215478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4215478                       # number of overall hits
system.cpu1.icache.overall_hits::total        4215478                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1141472                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1141472                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1141472                       # number of overall misses
system.cpu1.icache.overall_misses::total      1141472                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  17324464500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  17324464500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  17324464500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  17324464500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5356950                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5356950                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5356950                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5356950                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213082                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213082                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213082                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213082                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15177.301327                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15177.301327                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15177.301327                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15177.301327                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1141455                       # number of writebacks
system.cpu1.icache.writebacks::total          1141455                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1141472                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1141472                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1141472                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1141472                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  16182993500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  16182993500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  16182993500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  16182993500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213082                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213082                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213082                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213082                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14177.302203                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14177.302203                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14177.302203                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14177.302203                       # average overall mshr miss latency
system.cpu1.icache.replacements               1141455                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4215478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4215478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1141472                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1141472                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  17324464500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  17324464500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5356950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5356950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15177.301327                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15177.301327                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1141472                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1141472                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  16182993500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  16182993500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213082                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213082                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14177.302203                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14177.302203                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999595                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5356949                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1141471                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.693022                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999595                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43997071                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43997071                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3326698                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3326698                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3327657                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3327657                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462639                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462639                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463734                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463734                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  10405945000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10405945000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  10405945000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10405945000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789337                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789337                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791391                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791391                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122090                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122090                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122312                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122312                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 22492.580608                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22492.580608                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 22439.469610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22439.469610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       186961                       # number of writebacks
system.cpu1.dcache.writebacks::total           186961                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76872                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76872                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385767                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385767                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386805                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386805                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7873129500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7873129500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7921554000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7921554000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101803                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101803                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102022                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102022                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 20409.027988                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20409.027988                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20479.450886                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20479.450886                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386789                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074655                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074655                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297581                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297581                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5921472000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5921472000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 19898.689769                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19898.689769                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12905                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12905                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284676                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284676                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5343448000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5343448000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 18770.279195                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18770.279195                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       165058                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       165058                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4484473000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4484473000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116476                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116476                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27169.073901                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27169.073901                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101091                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101091                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2529681500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2529681500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25023.805284                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25023.805284                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          959                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          959                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1095                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1095                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.533106                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.533106                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     48424500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     48424500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 46651.734104                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 46651.734104                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999620                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3714462                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386805                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.602932                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999620                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30717933                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30717933                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               63622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               14430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1111833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              343936                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1533821                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              63622                       # number of overall hits
system.l2.overall_hits::.cpu0.data              14430                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1111833                       # number of overall hits
system.l2.overall_hits::.cpu1.data             343936                       # number of overall hits
system.l2.overall_hits::total                 1533821                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8181                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            251021                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             29639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             42869                       # number of demand (read+write) misses
system.l2.demand_misses::total                 331710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8181                       # number of overall misses
system.l2.overall_misses::.cpu0.data           251021                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            29639                       # number of overall misses
system.l2.overall_misses::.cpu1.data            42869                       # number of overall misses
system.l2.overall_misses::total                331710                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    674150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  19218106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2574448500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3662825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26129530000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    674150000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  19218106000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2574448500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3662825500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26129530000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          265451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1141472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1865531                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         265451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1141472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1865531                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.113937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.945640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.025966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.110828                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177810                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.113937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.945640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.025966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.110828                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177810                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82404.351546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76559.753965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86860.167347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85442.289300                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78772.210666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82404.351546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76559.753965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86860.167347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85442.289300                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78772.210666                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              125037                       # number of writebacks
system.l2.writebacks::total                    125037                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         8181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       251021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        42869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            331710                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       251021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        42869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           331710                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    592340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  16707906000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2278058500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3234135500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22812440000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    592340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  16707906000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2278058500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3234135500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22812440000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.113937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.945640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.025966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.110828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177810                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.113937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.945640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.025966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.110828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177810                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72404.351546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66559.793802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76860.167347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75442.289300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68772.240813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72404.351546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66559.793802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76860.167347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75442.289300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68772.240813                       # average overall mshr miss latency
system.l2.replacements                         332849                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       298240                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           298240                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       298240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       298240                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1213242                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1213242                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1213242                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1213242                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           50                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            50                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27842                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    720621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1480686500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2201307500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.798539                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.182354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.246616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76645.500957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80297.532538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79064.273400                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    626601000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1296286500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1922887500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.798539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.182354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.246616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66645.500957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70297.532538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69064.273400                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         63622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1111833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1175455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        29639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    674150000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2574448500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3248598500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1141472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1213275                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.113937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.025966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82404.351546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86860.167347                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85896.311475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29639                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    592340000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2278058500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2870398500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.113937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.025966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72404.351546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76860.167347                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75896.311475                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        12058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       261254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            273312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       241619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        24429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          266048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  18497485000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2182139000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20679624000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       253677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        539360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.952467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.085511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.493266                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76556.417335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89325.760367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77728.921097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       241619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        24429                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       266048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  16081305000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1937849000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18019154000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.952467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.085511                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.493266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66556.458722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79325.760367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67728.958684                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.283880                       # Cycle average of tags in use
system.l2.tags.total_refs                     3730945                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    333873                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.174743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.200863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       12.113962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      370.504632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      285.842963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      331.621460                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.361821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.279144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.323849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999301                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30181841                       # Number of tag accesses
system.l2.tags.data_accesses                 30181841                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        523584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      16065280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1896896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2743616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21229376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       523584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1896896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2420480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8002368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8002368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         251020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          42869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              331709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       125037                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             125037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14836255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        455225118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         53750368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77742991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             601554732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14836255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     53750368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68586622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226754773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226754773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226754773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14836255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       455225118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        53750368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77742991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            828309505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    123605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    245064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     40937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001009180750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              771372                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116370                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      331709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     125037                       # Number of write requests accepted
system.mem_ctrls.readBursts                    331709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   125037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7888                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1432                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1808                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3162423000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1619105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9234066750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9765.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28515.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   257066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  107570                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                331709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               125037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  290829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.958026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.523796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.388452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36412     43.99%     43.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14714     17.78%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5172      6.25%     68.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3281      3.96%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2472      2.99%     74.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2049      2.48%     77.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1741      2.10%     79.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1576      1.90%     81.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15348     18.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82765                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.727641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.960623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.658344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           6770     91.46%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          319      4.31%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           61      0.82%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           39      0.53%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           17      0.23%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           27      0.36%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           41      0.55%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           27      0.36%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           17      0.23%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           18      0.24%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.04%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           10      0.14%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            8      0.11%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            7      0.09%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           12      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            6      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7402                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.696163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4700     63.50%     63.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              421      5.69%     69.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2125     28.71%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      1.92%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7402                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20724544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  504832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7909440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21229376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8002368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       587.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    601.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35290703000                       # Total gap between requests
system.mem_ctrls.avgGap                      77265.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       523584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     15684096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1896896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2619968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7909440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14836254.851009951904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 444423904.022479236126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 53750367.623650401831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74239306.299449265003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224121568.972260713577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       251020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        42869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       125037                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    257139500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6433797000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1058110500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1485019750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 860561083750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31431.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25630.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35699.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34640.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6882451.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            279359640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            148471785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1150703820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          332665380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2785548480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14094340980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1682766720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20473856805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.146371                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4226391500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1178320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29886135500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            311618160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            165621390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1161378120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312448320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2785548480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14606105220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1251807360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20594527050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.565678                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3111608500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1178320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31000918500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1752633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       423277                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1213242                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          561795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           112896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          112896                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1213275                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       539360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       796335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3424398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5596525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9189760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     24110656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146107264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     36721024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              216128704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          332849                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8002368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2198380                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031719                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2196166     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2214      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2198380                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3376980000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580302809                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1712253406                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         400914510                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107815777                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  35290847000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
