# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../MQP.gen/sources_1/ip/clk_wiz_0" \
"../../../../MQP.srcs/sources_1/new/FSM_Exhaustive.sv" \
"../../../../MQP.srcs/sources_1/new/lfsr16.sv" \

verilog xil_defaultlib  --include "../../../../MQP.gen/sources_1/ip/clk_wiz_0" \
"../../../../MQP.srcs/sim_1/new/exhaust_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
