WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2507457 heartbeat IPC: 3.988 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2507458 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2507458 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 8568669 heartbeat IPC: 1.65 cumulative IPC: 1.65 (Simulation time: 00 hr 01 min 48 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 6061225 cumulative IPC: 1.65 (Simulation time: 00 hr 01 min 48 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 6061225 cumulative IPC: 1.65 (Simulation time: 00 hr 01 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_183B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.65 instructions: 10000001 cycles: 6061225
CPU 0 Branch Prediction Accuracy: 90.53% MPKI: 17.22 Average ROB Occupancy at Mispredict: 36.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0312
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      72836 HIT:      63719 MISS:       9117
LLC LOAD         ACCESS:      33328 HIT:      28629 MISS:       4699
LLC RFO          ACCESS:      17387 HIT:      12987 MISS:       4400
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      22081 HIT:      22081 MISS:          0
LLC TRANSLATION  ACCESS:         40 HIT:         22 MISS:         18
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 808.8 cycles
cpu0_DTLB TOTAL        ACCESS:    2497571 HIT:    2453362 MISS:      44209
cpu0_DTLB LOAD         ACCESS:    2497571 HIT:    2453362 MISS:      44209
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.301 cycles
cpu0_ITLB TOTAL        ACCESS:         64 HIT:         64 MISS:          0
cpu0_ITLB LOAD         ACCESS:         64 HIT:         64 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3359249 HIT:    3121550 MISS:     237699
cpu0_L1D LOAD         ACCESS:    2773187 HIT:    2570648 MISS:     202539
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     586018 HIT:     550901 MISS:      35117
cpu0_L1D TRANSLATION  ACCESS:         44 HIT:          1 MISS:         43
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 37.94 cycles
cpu0_L1I TOTAL        ACCESS:         64 HIT:         63 MISS:          1
cpu0_L1I LOAD         ACCESS:         64 HIT:         63 MISS:          1
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 238 cycles
cpu0_L2C TOTAL        ACCESS:     139801 HIT:      89030 MISS:      50771
cpu0_L2C LOAD         ACCESS:      92112 HIT:      58784 MISS:      33328
cpu0_L2C RFO          ACCESS:      21389 HIT:       4002 MISS:      17387
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26257 HIT:      26241 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:         43 HIT:          3 MISS:         40
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 165.5 cycles
cpu0_STLB TOTAL        ACCESS:      28716 HIT:      28672 MISS:         44
cpu0_STLB LOAD         ACCESS:      28716 HIT:      28672 MISS:         44
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 358.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1299
  ROW_BUFFER_MISS:       7784
 AVG DBUS CONGESTED CYCLE: 3.949
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        463
  FULL:       3812
