Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Sep  4 13:30:01 2020
| Host         : Gertrude running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   217 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |              26 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal               |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  genblk2[4].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | genblk1[0].nolabel_line54/Q_i_1__12_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | nolabel_line46/Q_i_1__10_n_0            |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | genblk1[2].nolabel_line52/Q_i_1__15_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | genblk1[1].nolabel_line54/Q_i_1__14_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | genblk1[3].nolabel_line52/Q_i_1__17_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | genblk1[3].nolabel_line54/Q_i_1__18_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | genblk1[2].nolabel_line54/Q_i_1__16_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | genblk1[0].nolabel_line52/Q_i_1__11_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | genblk1[1].nolabel_line52/Q_i_1__13_n_0 |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | nolabel_line45/p_0_in                   |                  |                1 |              1 |         1.00 |
|  genblk2[1].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[13].nolabel_line75/clkOut_reg_0 |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[12].nolabel_line75/clkOut_reg_0 |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[10].nolabel_line75/clkOut_reg_0 |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[3].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[2].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[5].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[6].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[7].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[8].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[9].nolabel_line75/clkOut_reg_0  |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[11].nolabel_line75/clkOut_reg_0 |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[14].nolabel_line75/clkOut_reg_0 |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[15].nolabel_line75/clkOut_reg_0 |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[16].nolabel_line75/clkOut_reg_0 |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[17].nolabel_line75/clkOut_reg_0 |                                         |                  |                1 |              1 |         1.00 |
|  genblk2[0].nolabel_line75/clkOut        |                                         |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                           | bcd2/E[0]                               |                  |                2 |              4 |         2.00 |
|  genblk2[18].nolabel_line75/CLK          |                                         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                           | bcd3/bout_reg_1[0]                      |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                           | bcd1/E[0]                               |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                           | bcd0/E[0]                               |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                           |                                         | bcd3/bout_reg_0  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                           |                                         |                  |                7 |             31 |         4.43 |
+------------------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+


