

================================================================
== Vitis HLS Report for 'histogram_map'
================================================================
* Date:           Thu Jun  9 19:58:58 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.727 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1066|     1066|  10.660 us|  10.660 us|  1066|  1066|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_histogram_map_Pipeline_VITIS_LOOP_4_1_fu_57   |histogram_map_Pipeline_VITIS_LOOP_4_1   |      546|      546|  5.460 us|  5.460 us|  546|  546|       no|
        |grp_histogram_map_Pipeline_VITIS_LOOP_10_2_fu_63  |histogram_map_Pipeline_VITIS_LOOP_10_2  |      516|      516|  5.160 us|  5.160 us|  516|  516|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     128|    224|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    157|    -|
|Register         |        -|    -|      50|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     178|    383|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_histogram_map_Pipeline_VITIS_LOOP_10_2_fu_63  |histogram_map_Pipeline_VITIS_LOOP_10_2  |        0|   0|  116|  173|    0|
    |grp_histogram_map_Pipeline_VITIS_LOOP_4_1_fu_57   |histogram_map_Pipeline_VITIS_LOOP_4_1   |        0|   0|   12|   51|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                        |        0|   0|  128|  224|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  31|          6|    1|          6|
    |ap_done          |   9|          2|    1|          2|
    |hist_address0    |  20|          4|   10|         40|
    |hist_ce0         |  20|          4|    1|          4|
    |hist_ce1         |   9|          2|    1|          2|
    |hist_d0          |  20|          4|   32|        128|
    |hist_we0         |  20|          4|    1|          4|
    |inputA_address0  |  14|          3|    9|         27|
    |inputA_ce0       |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 157|         32|   57|        216|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   5|   0|    5|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |grp_histogram_map_Pipeline_VITIS_LOOP_10_2_fu_63_ap_start_reg  |   1|   0|    1|          0|
    |grp_histogram_map_Pipeline_VITIS_LOOP_4_1_fu_57_ap_start_reg   |   1|   0|    1|          0|
    |old_1_loc_fu_22                                                |  10|   0|   10|          0|
    |old_reg_103                                                    |  32|   0|   32|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  50|   0|   50|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  histogram_map|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  histogram_map|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  histogram_map|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  histogram_map|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  histogram_map|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  histogram_map|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  histogram_map|  return value|
|inputA_address0  |  out|    9|   ap_memory|         inputA|         array|
|inputA_ce0       |  out|    1|   ap_memory|         inputA|         array|
|inputA_q0        |   in|   32|   ap_memory|         inputA|         array|
|hist_address0    |  out|   10|   ap_memory|           hist|         array|
|hist_ce0         |  out|    1|   ap_memory|           hist|         array|
|hist_we0         |  out|    1|   ap_memory|           hist|         array|
|hist_d0          |  out|   32|   ap_memory|           hist|         array|
|hist_address1    |  out|   10|   ap_memory|           hist|         array|
|hist_ce1         |  out|    1|   ap_memory|           hist|         array|
|hist_q1          |   in|   32|   ap_memory|           hist|         array|
+-----------------+-----+-----+------------+---------------+--------------+

