\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Goals}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Expected Outcome}{section.1}% 3
\BOOKMARK [1][-]{section.2}{Primary Objectives}{}% 4
\BOOKMARK [2][-]{subsection.2.1}{Processor Design in Verilog}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.2}{Register-Transfer-Level Simulation and Verification}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.3}{Standard-Cell Synthesis}{section.2}% 7
\BOOKMARK [3][-]{subsubsection.2.3.1}{Synthesis using TSMC 45nm Standard Cells}{subsection.2.3}% 8
\BOOKMARK [3][-]{subsubsection.2.3.2}{Gate-Level Simulation and Verification}{subsection.2.3}% 9
\BOOKMARK [1][-]{section.3}{Secondary Objectives}{}% 10
\BOOKMARK [2][-]{subsection.3.1}{Instruction/Data Cache}{section.3}% 11
\BOOKMARK [2][-]{subsection.3.2}{Branch Prediction}{section.3}% 12
\BOOKMARK [2][-]{subsection.3.3}{Superscalar Execution}{section.3}% 13
\BOOKMARK [2][-]{subsection.3.4}{Balanced Pipeline}{section.3}% 14
\BOOKMARK [1][-]{section.4}{Best Practices}{}% 15
\BOOKMARK [2][-]{subsection.4.1}{Coding}{section.4}% 16
\BOOKMARK [2][-]{subsection.4.2}{Tools}{section.4}% 17
\BOOKMARK [2][-]{subsection.4.3}{Group Work}{section.4}% 18
\BOOKMARK [1][-]{section.5}{Deliverables}{}% 19
\BOOKMARK [1][-]{section.6}{Examination - HDL Lab}{}% 20
\BOOKMARK [1][-]{appendix.A}{IES Servers and Tools}{}% 21
\BOOKMARK [2][-]{subsection.A.1}{Login Procedure}{appendix.A}% 22
\BOOKMARK [1][-]{appendix.B}{Verilog and SystemVerilog Templates}{}% 23
\BOOKMARK [1][-]{appendix.C}{Software Templates}{}% 24
\BOOKMARK [2][-]{subsection.C.1}{Test Programs}{appendix.C}% 25
\BOOKMARK [2][-]{subsection.C.2}{Makefile and Linker Script}{appendix.C}% 26
\BOOKMARK [1][-]{appendix.D}{Gate-Level-Simulation Script for Modelsim}{}% 27
